
IWF_Ch_Testbench.elf:     file format elf32-littlenios2
IWF_Ch_Testbench.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80200244

Program Header:
    LOAD off    0x00001020 vaddr 0x80200020 paddr 0x80200020 align 2**12
         filesz 0x00012d1c memsz 0x000132e4 flags rwx
    LOAD off    0x00014000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00014000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  80200020  80200020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00010730  80200244  80200244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000694  80210974  80210974  00011974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001d34  80211008  80211008  00012008  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000005c8  80212d3c  80212d3c  00013d3c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  80213304  80213304  00014000  2**0
                  CONTENTS
  7 .descriptor_memory 00000000  81200800  81200800  00014000  2**0
                  CONTENTS
  8 .ext_flash    00000000  86020020  86020020  00014000  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  00014000  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000d58  00000000  00000000  00014028  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002278b  00000000  00000000  00014d80  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00008759  00000000  00000000  0003750b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a8da  00000000  00000000  0003fc64  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003200  00000000  00000000  0004a540  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005098  00000000  00000000  0004d740  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00005012  00000000  00000000  000527d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  000577ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000006e8  00000000  00000000  00057830  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0005c8f1  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  0005c8f4  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0005c900  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0005c901  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0005c902  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0005c906  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0005c90a  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   0000000b  00000000  00000000  0005c90e  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    0000000b  00000000  00000000  0005c919  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   0000000b  00000000  00000000  0005c924  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000011  00000000  00000000  0005c92f  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000057  00000000  00000000  0005c940  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     00290e5f  00000000  00000000  0005c997  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
80200020 l    d  .exceptions	00000000 .exceptions
80200244 l    d  .text	00000000 .text
80210974 l    d  .rodata	00000000 .rodata
80211008 l    d  .rwdata	00000000 .rwdata
80212d3c l    d  .bss	00000000 .bss
80213304 l    d  .onchip_memory	00000000 .onchip_memory
81200800 l    d  .descriptor_memory	00000000 .descriptor_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../IWF_Ch_Testbench_bsp//obj/HAL/src/crt0.o
802002e8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 iwf_simucam_dma.c
00000000 l    df *ABS*	00000000 ctrl_io_lvds.c
80212ce8 l     O .rwdata	00000001 ucIoValue
80201754 l     F .text	00000074 bCtrlIoLvdsDrive
00000000 l    df *ABS*	00000000 data_buffers.c
00000000 l    df *ABS*	00000000 data_controller.c
80212d50 l     O .bss	00000004 viCh1HoldContext
80212d54 l     O .bss	00000004 viCh2HoldContext
80212d58 l     O .bss	00000004 viCh3HoldContext
80212d5c l     O .bss	00000004 viCh4HoldContext
80212d60 l     O .bss	00000004 viCh5HoldContext
80212d64 l     O .bss	00000004 viCh6HoldContext
80212d68 l     O .bss	00000004 viCh7HoldContext
80212d6c l     O .bss	00000004 viCh8HoldContext
00000000 l    df *ABS*	00000000 data_scheduler.c
00000000 l    df *ABS*	00000000 dcom_channel.c
00000000 l    df *ABS*	00000000 spw_controller.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 msgdma.c
80205bd8 l     F .text	00000134 msgdma_write_extended_descriptor
80205d0c l     F .text	0000015c msgdma_construct_extended_descriptor
80205e68 l     F .text	00000270 msgdma_descriptor_async_transfer
802060d8 l     F .text	000002fc msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 reset.c
8020663c l     F .text	0000004c vRstcWriteReg
80206688 l     F .text	00000048 uliRstReadReg
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
80206d20 l     F .text	00000008 __fp_unlock
80206d34 l     F .text	0000019c __sinit.part.1
80206ed0 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
80211008 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
8020995c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
80209a88 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
80209ab4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
80209d20 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_log_macro.o
80209e08 l       .text	00000000 tx_next_char
80209e30 l       .text	00000000 end_tx
80209e10 l       .text	00000000 wait_tx_ready_loop
00000000 l    df *ABS*	00000000 alt_log_printf.c
00000000 l    df *ABS*	00000000 alt_lseek.c
8020a8bc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
8020ab68 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
80212d20 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
8020af88 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
8020b0c8 l     F .text	00000034 alt_dev_reg
80211a78 l     O .rwdata	00001060 jtag_uart_0
80212ad8 l     O .rwdata	00000030 sgdma_rx
80212b08 l     O .rwdata	00000030 sgdma_tx
80212b38 l     O .rwdata	000000c4 rs232_uart
80212bfc l     O .rwdata	00000060 dma_DDR_M1
80212c5c l     O .rwdata	00000060 dma_DDR_M2
80212cbc l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
8020b4ec l     F .text	00000224 altera_avalon_jtag_uart_irq
8020b710 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
8020bd48 l     F .text	0000003c alt_get_errno
8020c978 l     F .text	000000bc alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
8020cadc l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
8020cd90 l     F .text	0000009c altera_avalon_uart_irq
8020ce2c l     F .text	000000e4 altera_avalon_uart_rxirq
8020cf10 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
8020d0ac l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
8020d2c4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
8020d4ac l     F .text	0000003c alt_get_errno
8020d4e8 l     F .text	00000094 alt_msgdma_write_standard_descriptor
8020d57c l     F .text	0000012c alt_msgdma_write_extended_descriptor
8020d6a8 l     F .text	00000184 alt_msgdma_irq
8020d82c l     F .text	0000008c alt_msgdma_construct_standard_descriptor
8020d8b8 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
8020da0c l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
8020dcdc l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
8020e324 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
8020e3c8 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8020f47c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8020f94c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
8020fa8c l     F .text	0000003c alt_get_errno
8020fac8 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
80212dac g     O .bss	00000004 alt_instruction_exception_handler
8020f238 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
802055f4 g     F .text	00000100 I2C_Read
8020962c g     F .text	00000054 _isatty_r
80202f3c g     F .text	000001c0 vDctrInitIrq
80201abc g     F .text	00000104 vDctrCh1HandleIrq
8020a9cc g     F .text	00000154 alt_main
80206bb4 g     F .text	000000c0 _puts_r
80213204 g     O .bss	00000100 alt_irq
80209354 g     F .text	00000060 _lseek_r
80203e14 g     F .text	000000a8 uliDschGetTime
80212d48 g     O .bss	00000004 EIdmaChBufferId
80204698 g     F .text	000000f4 bDcomInitCh
80201ecc g     F .text	00000104 vDctrCh5HandleIrq
8020e104 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
802020d4 g     F .text	00000104 vDctrCh7HandleIrq
80213304 g       *ABS*	00000000 __alt_heap_start
8020bea8 g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
80204dc8 g     F .text	000001d8 bSpwcSetTxTimecode
80208908 g     F .text	0000005c __sseek
80207070 g     F .text	00000010 __sinit
8020648c g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
802104d0 g     F .text	00000140 __swbuf_r
80204b20 g     F .text	00000174 bSpwcGetLinkError
80206ed8 g     F .text	00000068 __sfmoreglue
8020ab44 g     F .text	00000024 __malloc_unlock
80200fa4 g     F .text	00000078 uliXorshift32
802052ac g     F .text	000001f0 bSpwcInitCh
8020a6bc g     F .text	0000005c alt_log_jtag_uart_isr_proc
8020c5c0 g     F .text	000003b8 alt_avalon_sgdma_construct_descriptor_burst
80207ff4 g     F .text	0000015c memmove
80207058 g     F .text	00000018 _cleanup
80203fc4 g     F .text	00000108 bDschRunTimer
80212d70 g     O .bss	00000004 EDctrIrqFlags
8020e054 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
80212d40 g     O .bss	00000004 pxDmaM1Dev
80212d88 g     O .bss	00000001 alt_log_write_on_flag
802013a8 g     F .text	00000224 bIdmaDmaM2Transfer
802040cc g     F .text	00000108 bDschStopTimer
802015cc g     F .text	00000034 bEnableIsoDrivers
8020ff48 g     F .text	00000024 altera_nios2_gen2_irq_init
80212d4c g     O .bss	00000004 EDcomSpwCh
80212d8b g     O .bss	00000001 alt_log_jtag_uart_isr_on_flag
80205950 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
802042dc g     F .text	000001cc bDschInitCh
8020c110 g     F .text	00000078 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
80201dc8 g     F .text	00000104 vDctrCh4HandleIrq
802095d0 g     F .text	0000005c _fstat_r
80201cc4 g     F .text	00000104 vDctrCh3HandleIrq
80212d80 g     O .bss	00000004 errno
80208884 g     F .text	00000008 __seofread
802131d8 g     O .bss	00000011 alt_log_write_buf
8020101c g     F .text	000000b4 bIdmaInitM1Dma
80202720 g     F .text	0000009c vDctrCh8IrqFlagClr
80212d9c g     O .bss	00000004 alt_argv
8021ace8 g       *ABS*	00000000 _gp
8020af58 g     F .text	00000030 usleep
8020254c g     F .text	0000009c vDctrCh5IrqFlagClr
8020eb74 g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8021185c g     O .rwdata	00000180 alt_fd_list
802119f8 g     O .rwdata	0000001d alt_log_msg_alt_main
802025e8 g     F .text	0000009c vDctrCh6IrqFlagClr
80212d8a g     O .bss	00000001 alt_log_jtag_uart_alarm_on_flag
8020f61c g     F .text	00000090 alt_find_dev
80206a6c g     F .text	00000148 memcpy
80206d28 g     F .text	0000000c _cleanup_r
8020fa10 g     F .text	0000007c alt_io_redirect
80210974 g       *ABS*	00000000 __DTOR_END__
8020ef94 g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
8020f274 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8020f1e4 g     F .text	00000054 alt_msgdma_register_callback
80206c74 g     F .text	00000014 puts
80210118 g     F .text	0000009c alt_exception_cause_generated_bad_addr
8020c208 g     F .text	0000008c alt_avalon_sgdma_construct_mem_to_stream_desc_burst
8020b908 g     F .text	0000021c altera_avalon_jtag_uart_read
8020e854 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
80209778 g     F .text	00000064 .hidden __udivsi3
80209d5c g     F .text	000000a4 isatty
802056f4 g     F .text	00000158 I2C_MultipleRead
8020a850 g     F .text	0000006c alt_log_system_clock
80212d7c g     O .bss	00000004 __malloc_top_pad
802065d4 g     F .text	00000068 vRstcHoldDeviceReset
802070c0 g     F .text	000004bc __sfvwrite_r
8020c340 g     F .text	0000005c alt_avalon_sgdma_stop
8020a490 g     F .text	00000058 alt_log_printf_proc
802087dc g     F .text	00000054 _sbrk_r
80212d8c g     O .bss	00000001 alt_log_jtag_uart_startup_info_on_flag
80209570 g     F .text	00000060 _read_r
8020f454 g     F .text	00000028 alt_dcache_flush
80200dd0 g     F .text	000001d4 bDdr2MemoryRandomReadTest
80212d10 g     O .rwdata	00000004 alt_max_fd
80208b74 g     F .text	000000f0 _fclose_r
80208ef0 g     F .text	00000030 fflush
80212d78 g     O .bss	00000004 __malloc_max_sbrked_mem
80209ba0 g     F .text	00000180 alt_irq_register
8020549c g     F .text	00000080 I2C_TestAdress
802131ec g     O .bss	00000018 alt_log_jtag_uart_alarm_1
80201bc0 g     F .text	00000104 vDctrCh2HandleIrq
8020e5b4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
8020a8f8 g     F .text	000000d4 lseek
80204c94 g     F .text	00000134 bSpwcGetLinkStatus
80201fd0 g     F .text	00000104 vDctrCh6HandleIrq
80212cf0 g     O .rwdata	00000004 _global_impure_ptr
80208278 g     F .text	00000564 _realloc_r
80213304 g       *ABS*	00000000 __bss_end
8020f85c g     F .text	000000f0 alt_iic_isr_register
8020bd84 g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
8020ae50 g     F .text	00000108 alt_tick
80206504 g     F .text	00000064 vRstcSimucamReset
8020f078 g     F .text	0000016c alt_msgdma_init
80212d90 g     O .bss	00000004 alt_system_clock_in_sec
8020a670 g     F .text	0000004c alt_log_jtag_uart_startup_info
8020cce4 g     F .text	000000ac altera_avalon_uart_init
8020f2ec g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
80207090 g     F .text	00000018 __fp_lock_all
8020f810 g     F .text	0000004c alt_ic_irq_enabled
8020551c g     F .text	000000d8 I2C_Write
8020adb4 g     F .text	0000009c alt_alarm_stop
80212d89 g     O .bss	00000001 alt_log_sys_clk_on_flag
81200800 g       *ABS*	00000000 __alt_mem_descriptor_memory
80212d84 g     O .bss	00000004 alt_irq_active
802050dc g     F .text	000001d0 bSpwcGetRxTimecode
802000fc g     F .exceptions	000000d4 alt_irq_handler
80209ee0 g     F .text	000005b0 alt_log_private_printf
80204fa0 g     F .text	0000013c bSpwcGetTxTimecode
80211834 g     O .rwdata	00000028 alt_dev_null
8020e1ec g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
802119dc g     O .rwdata	00000019 alt_log_msg_bss
8020c39c g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
8020584c g     F .text	0000008c i2c_start
8020ef08 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
80209a68 g     F .text	00000020 alt_dcache_flush_all
80212cea g     O .rwdata	00000002 cuiDataBufferSize
80200000 g       *ABS*	00000000 __alt_mem_onchip_memory
80212d08 g     O .rwdata	00000008 alt_dev_list
8020afc4 g     F .text	00000104 write
8020c4e0 g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
8021027c g     F .text	000000a0 _putc_r
8020299c g     F .text	000000f0 vDctrCh3IrqFlag
80209af0 g     F .text	000000b0 fstat
802044a8 g     F .text	000001f0 bDcomSetGlobalIrqEn
802097dc g     F .text	00000058 .hidden __umodsi3
8020c188 g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_stream_desc
8020e60c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
8020c294 g     F .text	00000054 alt_avalon_sgdma_register_callback
80213304 g       *ABS*	00000000 end
802041d4 g     F .text	00000108 bDschClrTimer
8020d300 g     F .text	000001ac altera_avalon_uart_write
80209e34 g     F .text	0000004c alt_log_txchar
802035b4 g     F .text	000000f8 bDctrGetControllerConfig
8020b3ac g     F .text	00000140 altera_avalon_jtag_uart_init
802001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
80210974 g       *ABS*	00000000 __CTOR_LIST__
802e0000 g       *ABS*	00000000 __alt_stack_pointer
8020c560 g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
80200bec g     F .text	000001e4 bDdr2MemoryRandomWriteTest
8020cb58 g     F .text	0000007c alt_avalon_timer_sc_init
8020cc34 g     F .text	00000060 altera_avalon_uart_write_fd
8020cc94 g     F .text	00000050 altera_avalon_uart_close_fd
8020bb24 g     F .text	00000224 altera_avalon_jtag_uart_write
8020bfb8 g     F .text	00000074 alt_avalon_sgdma_construct_mem_to_mem_desc
80207080 g     F .text	00000004 __sfp_lock_acquire
80207f10 g     F .text	000000e4 memchr
8020c0b0 g     F .text	00000060 alt_avalon_sgdma_construct_stream_to_mem_desc
80209044 g     F .text	00000310 _free_r
8020fce0 g     F .text	0000022c alt_printf
80202684 g     F .text	0000009c vDctrCh7IrqFlagClr
80210740 g     F .text	00000180 __call_exitprocs
80212cf8 g     O .rwdata	00000004 __malloc_sbrk_base
80200244 g     F .text	000000a8 _start
80212da4 g     O .bss	00000004 _alt_tick_rate
8020c400 g     F .text	00000054 alt_avalon_sgdma_open
802022dc g     F .text	0000009c vDctrCh1IrqFlagClr
8020e0ac g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
80203b88 g     F .text	00000178 bDschGetTimerStatus
80212da8 g     O .bss	00000004 _alt_nticks
8020aba4 g     F .text	000000fc read
8020b134 g     F .text	00000114 alt_sys_init
802004a0 g     F .text	00000108 bDdr2EepromDump
80210628 g     F .text	00000118 __register_exitproc
80209e00 g       .text	00000000 tx_log_str
8020b7b0 g     F .text	00000068 altera_avalon_jtag_uart_close
802103e4 g     F .text	000000ec strncpy
80212db0 g     O .bss	00000028 __malloc_current_mallinfo
8020118c g     F .text	0000021c bIdmaDmaM1Transfer
80212d1c g     O .rwdata	00000004 alt_log_boot_on_flag
8020b248 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
80210074 g     F .text	000000a4 alt_get_fd
8020478c g     F .text	0000021c bSpwcSetLink
80209834 g     F .text	00000128 alt_busy_sleep
80208b20 g     F .text	00000054 _close_r
8020a580 g     F .text	000000f0 alt_log_jtag_uart_print_control_reg
8020e55c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
80210200 g     F .text	0000007c memcmp
8020b308 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
802017c8 g     F .text	00000154 bDatbGetBuffersStatus
80213304 g       *ABS*	00000000 __alt_stack_base
8020b358 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
8020e664 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
802089cc g     F .text	00000154 __swsetup_r
80206f40 g     F .text	00000118 __sfp
8021142c g     O .rwdata	00000408 __malloc_av_
8020708c g     F .text	00000004 __sinit_lock_release
80212d3c g     O .bss	00000004 uliInitialState
802058d8 g     F .text	00000078 i2c_stop
80208830 g     F .text	00000054 __sread
80212cec g     O .rwdata	00000001 cucDctrIrqFlagsQtd
8020ff6c g     F .text	00000108 alt_find_file
80202e4c g     F .text	000000f0 vDctrCh8IrqFlag
80202b7c g     F .text	000000f0 vDctrCh5IrqFlag
8020f4b8 g     F .text	000000a4 alt_dev_llist_insert
8020ab20 g     F .text	00000024 __malloc_lock
8020ad04 g     F .text	000000b0 sbrk
80203874 g     F .text	000001e4 bDschSetTimerConfig
8020c2e8 g     F .text	00000058 alt_avalon_sgdma_start
80208e94 g     F .text	0000005c _fflush_r
80203450 g     F .text	00000164 bDctrSetControllerConfig
80212d3c g       *ABS*	00000000 __bss_start
80208150 g     F .text	00000128 memset
8020f020 g     F .text	00000058 alt_msgdma_open
802066d0 g     F .text	0000039c main
80212da0 g     O .bss	00000004 alt_envp
80212d74 g     O .bss	00000004 __malloc_max_total_mem
8020e944 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
8020b2a8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
80205a80 g     F .text	00000158 i2c_read
80210610 g     F .text	00000018 __swbuf
802010d0 g     F .text	000000bc bIdmaInitM2Dma
80201600 g     F .text	00000034 bDisableIsoDrivers
80212d2c g     O .rwdata	00000008 alt_sgdma_list
802021d8 g     F .text	00000104 vDctrCh8HandleIrq
80208964 g     F .text	00000008 __sclose
802e0000 g       *ABS*	00000000 __alt_heap_limit
80208c64 g     F .text	00000014 fclose
8020ec48 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
80207704 g     F .text	0000080c _malloc_r
80212d14 g     O .rwdata	00000004 alt_errno
8020e79c g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
802049a8 g     F .text	00000178 bSpwcGetLink
8020a4e8 g     F .text	00000098 altera_avalon_jtag_uart_report_log
8020757c g     F .text	000000c4 _fwalk
8021031c g     F .text	000000c8 putc
80209680 g     F .text	00000084 .hidden __divsi3
80211a4c g     O .rwdata	0000002a alt_log_msg_cache
80208f20 g     F .text	00000124 _malloc_trim_r
80210974 g       *ABS*	00000000 __CTOR_END__
802002ec g     F .text	000001b4 bDdr2EepromTest
80210974 g       *ABS*	00000000 __DTOR_LIST__
802036ac g     F .text	000001c8 bDctrInitCh
8020b0fc g     F .text	00000038 alt_irq_init
8020aca0 g     F .text	00000064 alt_release_fd
8020f2b0 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
80211a18 g     O .rwdata	00000031 alt_log_msg_stackpointer
80200624 g     F .text	00000358 bDdr2MemoryWriteTest
802024b0 g     F .text	0000009c vDctrCh4IrqFlagClr
802063d4 g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
802101b4 g     F .text	00000014 atexit
8020896c g     F .text	00000060 _write_r
80206568 g     F .text	0000006c vRstcReleaseDeviceReset
8020e704 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
80212cf4 g     O .rwdata	00000004 _impure_ptr
80212d98 g     O .bss	00000004 alt_argc
80208c78 g     F .text	0000021c __sflush_r
8020f5bc g     F .text	00000060 _do_dtors
80203260 g     F .text	000000f8 bDctrGetIrqControl
80201634 g     F .text	00000034 bEnableLvdsBoard
80202414 g     F .text	0000009c vDctrCh3IrqFlagClr
8020169c g     F .text	000000b8 bSetPreEmphasys
80200020 g       .exceptions	00000000 alt_irq_entry
802070a8 g     F .text	00000018 __fp_unlock_all
8020191c g     F .text	000001a0 bDatbInitCh
80212d00 g     O .rwdata	00000008 alt_fs_list
80212dd8 g     O .bss	00000400 xSZData
80202a8c g     F .text	000000f0 vDctrCh4IrqFlag
80212d94 g     O .bss	00000004 alt_log_sys_clk_count
8020a718 g     F .text	00000138 alt_log_write
8020f6ac g     F .text	00000050 alt_ic_isr_register
80212d3c g       *ABS*	00000000 _edata
8020cbd4 g     F .text	00000060 altera_avalon_uart_read_fd
80213304 g       *ABS*	00000000 _end
802005a8 g     F .text	0000007c bDdr2SwitchMemory
8020b818 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
8020f784 g     F .text	0000008c alt_ic_irq_disable
8020c454 g     F .text	0000008c alt_avalon_sgdma_construct_descriptor
8020888c g     F .text	0000007c __swrite
80212cfc g     O .rwdata	00000004 __malloc_trim_threshold
802064c8 g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
802101c8 g     F .text	00000038 exit
80207640 g     F .text	000000c4 _fwalk_reent
8020eadc g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
80209704 g     F .text	00000074 .hidden __modsi3
802e0000 g       *ABS*	00000000 __alt_data_end
80200020 g     F .exceptions	00000000 alt_exception
80207084 g     F .text	00000004 __sfp_lock_release
8020e27c g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
8020097c g     F .text	00000270 bDdr2MemoryReadTest
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
8020e15c g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
8020d058 g     F .text	00000054 altera_avalon_uart_close
802108c0 g     F .text	000000b4 _exit
8020f328 g     F .text	0000012c alt_alarm_start
802093b4 g     F .text	000001bc __smakebuf_r
80212d34 g     O .rwdata	00000008 alt_msgdma_list
80206c88 g     F .text	00000098 strlen
8020fb8c g     F .text	00000154 open
802027bc g     F .text	000000f0 vDctrCh1IrqFlag
8020ff0c g     F .text	0000003c alt_putchar
80202c6c g     F .text	000000f0 vDctrCh6IrqFlag
80203ebc g     F .text	00000108 bDschStartTimer
802030fc g     F .text	00000164 bDctrSetIrqControl
802028ac g     F .text	000000f0 vDctrCh2IrqFlag
80212d44 g     O .bss	00000004 pxDmaM2Dev
80203a58 g     F .text	00000130 bDschGetTimerConfig
80203358 g     F .text	000000f8 bDctrGetIrqFlags
80212d18 g     O .rwdata	00000004 alt_priority_mask
80201668 g     F .text	00000034 bDisableLvdsBoard
8020f6fc g     F .text	00000088 alt_ic_irq_enable
80203d00 g     F .text	00000114 bDschSetTime
8020d0e8 g     F .text	000001dc altera_avalon_uart_read
80202378 g     F .text	0000009c vDctrCh2IrqFlagClr
8020c02c g     F .text	00000084 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
80212d24 g     O .rwdata	00000008 alt_alarm_list
8020f55c g     F .text	00000060 _do_ctors
80209998 g     F .text	000000d0 close
80209e80 g     F .text	00000060 alt_log_repchar
80202d5c g     F .text	000000f0 vDctrCh7IrqFlag
8020ca34 g     F .text	000000a8 alt_avalon_sgdma_init
80207088 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .exceptions:

80200020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
80200020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
80200024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
80200028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8020002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
80200030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
80200034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
80200038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8020003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
80200040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
80200044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
80200048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8020004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
80200050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
80200054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
80200058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8020005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
80200060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
80200064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
80200068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8020006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
80200070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
80200074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
80200078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8020007c:	10000326 	beq	r2,zero,8020008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
80200080:	20000226 	beq	r4,zero,8020008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
80200084:	02000fc0 	call	802000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
80200088:	00000706 	br	802000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8020008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
80200090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
80200094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
80200098:	02001d00 	call	802001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8020009c:	1000021e 	bne	r2,zero,802000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
802000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
802000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
802000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
802000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
802000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
802000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
802000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
802000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
802000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
802000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
802000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
802000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
802000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
802000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
802000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
802000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
802000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
802000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
802000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
802000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
802000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
802000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
802000f8:	ef80083a 	eret

802000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
802000fc:	defff904 	addi	sp,sp,-28
80200100:	dfc00615 	stw	ra,24(sp)
80200104:	df000515 	stw	fp,20(sp)
80200108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8020010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
80200110:	0005313a 	rdctl	r2,ipending
80200114:	e0bffe15 	stw	r2,-8(fp)

  return active;
80200118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8020011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
80200120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
80200124:	00800044 	movi	r2,1
80200128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8020012c:	e0fffb17 	ldw	r3,-20(fp)
80200130:	e0bffc17 	ldw	r2,-16(fp)
80200134:	1884703a 	and	r2,r3,r2
80200138:	10001426 	beq	r2,zero,8020018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8020013c:	00a00874 	movhi	r2,32801
80200140:	108c8104 	addi	r2,r2,12804
80200144:	e0fffd17 	ldw	r3,-12(fp)
80200148:	180690fa 	slli	r3,r3,3
8020014c:	10c5883a 	add	r2,r2,r3
80200150:	10c00017 	ldw	r3,0(r2)
80200154:	00a00874 	movhi	r2,32801
80200158:	108c8104 	addi	r2,r2,12804
8020015c:	e13ffd17 	ldw	r4,-12(fp)
80200160:	200890fa 	slli	r4,r4,3
80200164:	1105883a 	add	r2,r2,r4
80200168:	10800104 	addi	r2,r2,4
8020016c:	10800017 	ldw	r2,0(r2)
80200170:	1009883a 	mov	r4,r2
80200174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
80200178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8020017c:	0005313a 	rdctl	r2,ipending
80200180:	e0bfff15 	stw	r2,-4(fp)

  return active;
80200184:	e0bfff17 	ldw	r2,-4(fp)
80200188:	00000706 	br	802001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8020018c:	e0bffc17 	ldw	r2,-16(fp)
80200190:	1085883a 	add	r2,r2,r2
80200194:	e0bffc15 	stw	r2,-16(fp)
      i++;
80200198:	e0bffd17 	ldw	r2,-12(fp)
8020019c:	10800044 	addi	r2,r2,1
802001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
802001a4:	003fe106 	br	8020012c <__reset+0xfa1e012c>

    active = alt_irq_pending ();
802001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
802001ac:	e0bffb17 	ldw	r2,-20(fp)
802001b0:	103fdb1e 	bne	r2,zero,80200120 <__reset+0xfa1e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
802001b4:	0001883a 	nop
}
802001b8:	0001883a 	nop
802001bc:	e037883a 	mov	sp,fp
802001c0:	dfc00117 	ldw	ra,4(sp)
802001c4:	df000017 	ldw	fp,0(sp)
802001c8:	dec00204 	addi	sp,sp,8
802001cc:	f800283a 	ret

802001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
802001d0:	defffb04 	addi	sp,sp,-20
802001d4:	dfc00415 	stw	ra,16(sp)
802001d8:	df000315 	stw	fp,12(sp)
802001dc:	df000304 	addi	fp,sp,12
802001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
802001e4:	000531fa 	rdctl	r2,exception
802001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
802001ec:	e0bffd17 	ldw	r2,-12(fp)
802001f0:	10801f0c 	andi	r2,r2,124
802001f4:	1004d0ba 	srli	r2,r2,2
802001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
802001fc:	0005333a 	rdctl	r2,badaddr
80200200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
80200204:	d0a03117 	ldw	r2,-32572(gp)
80200208:	10000726 	beq	r2,zero,80200228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8020020c:	d0a03117 	ldw	r2,-32572(gp)
80200210:	e0fffd17 	ldw	r3,-12(fp)
80200214:	e1bffe17 	ldw	r6,-8(fp)
80200218:	e17fff17 	ldw	r5,-4(fp)
8020021c:	1809883a 	mov	r4,r3
80200220:	103ee83a 	callr	r2
80200224:	00000206 	br	80200230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
80200228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8020022c:	0005883a 	mov	r2,zero
}
80200230:	e037883a 	mov	sp,fp
80200234:	dfc00117 	ldw	ra,4(sp)
80200238:	df000017 	ldw	fp,0(sp)
8020023c:	dec00204 	addi	sp,sp,8
80200240:	f800283a 	ret

Disassembly of section .text:

80200244 <_start>:
    .int 2, 1, 0b, 1b
    .popsection
#endif /* Initialize Data Cache */

    /* Log that caches have been initialized. */
    ALT_LOG_PUTS(alt_log_msg_cache)
80200244:	01200874 	movhi	r4,32801
80200248:	210b4704 	addi	r4,r4,11548
8020024c:	21400037 	ldwio	r5,0(r4)
80200250:	01400326 	beq	zero,r5,80200260 <_start+0x1c>
80200254:	01200874 	movhi	r4,32801
80200258:	21069304 	addi	r4,r4,6732
8020025c:	0209e000 	call	80209e00 <tx_log_str>

    /* Log that the stack pointer is about to be setup. */
    ALT_LOG_PUTS(alt_log_msg_stackpointer)
80200260:	01200874 	movhi	r4,32801
80200264:	210b4704 	addi	r4,r4,11548
80200268:	21400037 	ldwio	r5,0(r4)
8020026c:	01400326 	beq	zero,r5,8020027c <_start+0x38>
80200270:	01200874 	movhi	r4,32801
80200274:	21068604 	addi	r4,r4,6680
80200278:	0209e000 	call	80209e00 <tx_log_str>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
8020027c:	06e00bb4 	movhi	sp,32814
    ori sp, sp, %lo(__alt_stack_pointer)
80200280:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
80200284:	06a00874 	movhi	gp,32801
    ori gp, gp, %lo(_gp)
80200288:	d6ab3a14 	ori	gp,gp,44264
 * by the linker script. They mark the begining and the end of the bss
 * region. The linker script guarantees that these values are word aligned.
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)
8020028c:	01200874 	movhi	r4,32801
80200290:	210b4704 	addi	r4,r4,11548
80200294:	21400037 	ldwio	r5,0(r4)
80200298:	01400326 	beq	zero,r5,802002a8 <_start+0x64>
8020029c:	01200874 	movhi	r4,32801
802002a0:	21067704 	addi	r4,r4,6620
802002a4:	0209e000 	call	80209e00 <tx_log_str>

    movhi r2, %hi(__bss_start)
802002a8:	00a00874 	movhi	r2,32801
    ori r2, r2, %lo(__bss_start)
802002ac:	108b4f14 	ori	r2,r2,11580

    movhi r3, %hi(__bss_end)
802002b0:	00e00874 	movhi	r3,32801
    ori r3, r3, %lo(__bss_end)
802002b4:	18ccc114 	ori	r3,r3,13060

    beq r2, r3, 1f
802002b8:	10c00326 	beq	r2,r3,802002c8 <_start+0x84>

0:
    stw zero, (r2)
802002bc:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
802002c0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
802002c4:	10fffd36 	bltu	r2,r3,802002bc <__reset+0xfa1e02bc>

    ldw   et, %gprel(alt_stack_limit_value)(gp)
#endif

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)
802002c8:	01200874 	movhi	r4,32801
802002cc:	210b4704 	addi	r4,r4,11548
802002d0:	21400037 	ldwio	r5,0(r4)
802002d4:	01400326 	beq	zero,r5,802002e4 <_start+0xa0>
802002d8:	01200874 	movhi	r4,32801
802002dc:	21067e04 	addi	r4,r4,6648
802002e0:	0209e000 	call	80209e00 <tx_log_str>

    /* Call the C entry point. It should never return. */
    call alt_main
802002e4:	020a9cc0 	call	8020a9cc <alt_main>

802002e8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
802002e8:	003fff06 	br	802002e8 <__reset+0xfa1e02e8>

802002ec <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
802002ec:	defff604 	addi	sp,sp,-40
802002f0:	dfc00915 	stw	ra,36(sp)
802002f4:	df000815 	stw	fp,32(sp)
802002f8:	df000804 	addi	fp,sp,32
802002fc:	2005883a 	mov	r2,r4
80200300:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
80200304:	00bfe804 	movi	r2,-96
80200308:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess = FALSE;
8020030c:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
80200310:	e0bfff03 	ldbu	r2,-4(fp)
80200314:	10000326 	beq	r2,zero,80200324 <bDdr2EepromTest+0x38>
80200318:	10800060 	cmpeqi	r2,r2,1
8020031c:	10000a1e 	bne	r2,zero,80200348 <bDdr2EepromTest+0x5c>
80200320:	00001206 	br	8020036c <bDdr2EepromTest+0x80>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
80200324:	00a08034 	movhi	r2,33280
80200328:	10828004 	addi	r2,r2,2560
8020032c:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
80200330:	00a08034 	movhi	r2,33280
80200334:	10828404 	addi	r2,r2,2576
80200338:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
8020033c:	00800044 	movi	r2,1
80200340:	e0bff915 	stw	r2,-28(fp)
		break;
80200344:	00000c06 	br	80200378 <bDdr2EepromTest+0x8c>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
80200348:	00a08034 	movhi	r2,33280
8020034c:	10825c04 	addi	r2,r2,2416
80200350:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200354:	00a08034 	movhi	r2,33280
80200358:	10826004 	addi	r2,r2,2432
8020035c:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200360:	00800044 	movi	r2,1
80200364:	e0bff915 	stw	r2,-28(fp)
		break;
80200368:	00000306 	br	80200378 <bDdr2EepromTest+0x8c>
	default:
		bSuccess = FALSE;
8020036c:	e03ff915 	stw	zero,-28(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200370:	e0bff917 	ldw	r2,-28(fp)
80200374:	00004506 	br	8020048c <bDdr2EepromTest+0x1a0>
	alt_u8 ucControlAddr, ucValue;
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
80200378:	01138804 	movi	r4,20000
8020037c:	020af580 	call	8020af58 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
80200380:	e03ffc15 	stw	zero,-16(fp)
80200384:	00001206 	br	802003d0 <bDdr2EepromTest+0xe4>
		ucControlAddr = iI;
80200388:	e0bffc17 	ldw	r2,-16(fp)
8020038c:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200390:	e0bffd03 	ldbu	r2,-12(fp)
80200394:	10c03fcc 	andi	r3,r2,255
80200398:	18c0201c 	xori	r3,r3,128
8020039c:	18ffe004 	addi	r3,r3,-128
802003a0:	e13ffd43 	ldbu	r4,-11(fp)
802003a4:	e0bffe04 	addi	r2,fp,-8
802003a8:	d8800015 	stw	r2,0(sp)
802003ac:	200f883a 	mov	r7,r4
802003b0:	180d883a 	mov	r6,r3
802003b4:	e17ffb17 	ldw	r5,-20(fp)
802003b8:	e13ffa17 	ldw	r4,-24(fp)
802003bc:	02055f40 	call	802055f4 <I2C_Read>
802003c0:	e0bff915 	stw	r2,-28(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
802003c4:	e0bffc17 	ldw	r2,-16(fp)
802003c8:	10800044 	addi	r2,r2,1
802003cc:	e0bffc15 	stw	r2,-16(fp)
802003d0:	e0bffc17 	ldw	r2,-16(fp)
802003d4:	10804008 	cmpgei	r2,r2,256
802003d8:	1000021e 	bne	r2,zero,802003e4 <bDdr2EepromTest+0xf8>
802003dc:	e0bff917 	ldw	r2,-28(fp)
802003e0:	103fe91e 	bne	r2,zero,80200388 <__reset+0xfa1e0388>

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
	debug(fp, cDebugBuffer);
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
802003e4:	00800484 	movi	r2,18
802003e8:	e0bffd85 	stb	r2,-10(fp)
802003ec:	00bfe004 	movi	r2,-128
802003f0:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
802003f4:	01138804 	movi	r4,20000
802003f8:	020af580 	call	8020af58 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802003fc:	e0bffd03 	ldbu	r2,-12(fp)
80200400:	10c03fcc 	andi	r3,r2,255
80200404:	18c0201c 	xori	r3,r3,128
80200408:	18ffe004 	addi	r3,r3,-128
8020040c:	e13ffdc3 	ldbu	r4,-9(fp)
80200410:	e0bffd83 	ldbu	r2,-10(fp)
80200414:	d8800015 	stw	r2,0(sp)
80200418:	200f883a 	mov	r7,r4
8020041c:	180d883a 	mov	r6,r3
80200420:	e17ffb17 	ldw	r5,-20(fp)
80200424:	e13ffa17 	ldw	r4,-24(fp)
80200428:	020551c0 	call	8020551c <I2C_Write>
8020042c:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
80200430:	e0bff917 	ldw	r2,-28(fp)
80200434:	10001426 	beq	r2,zero,80200488 <bDdr2EepromTest+0x19c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
		debug(fp, cDebugBuffer);
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200438:	e0bffd03 	ldbu	r2,-12(fp)
8020043c:	10c03fcc 	andi	r3,r2,255
80200440:	18c0201c 	xori	r3,r3,128
80200444:	18ffe004 	addi	r3,r3,-128
80200448:	e13ffdc3 	ldbu	r4,-9(fp)
8020044c:	e0bffe44 	addi	r2,fp,-7
80200450:	d8800015 	stw	r2,0(sp)
80200454:	200f883a 	mov	r7,r4
80200458:	180d883a 	mov	r6,r3
8020045c:	e17ffb17 	ldw	r5,-20(fp)
80200460:	e13ffa17 	ldw	r4,-24(fp)
80200464:	02055f40 	call	802055f4 <I2C_Read>
80200468:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
8020046c:	e0bff917 	ldw	r2,-28(fp)
80200470:	10000526 	beq	r2,zero,80200488 <bDdr2EepromTest+0x19c>
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
			debug(fp, cDebugBuffer);
#endif
		} else {
			if (ucReadData != ucWriteData) {
80200474:	e0bffe43 	ldbu	r2,-7(fp)
80200478:	10c03fcc 	andi	r3,r2,255
8020047c:	e0bffd83 	ldbu	r2,-10(fp)
80200480:	18800126 	beq	r3,r2,80200488 <bDdr2EepromTest+0x19c>
				bSuccess = FALSE;
80200484:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200488:	e0bff917 	ldw	r2,-28(fp)
}
8020048c:	e037883a 	mov	sp,fp
80200490:	dfc00117 	ldw	ra,4(sp)
80200494:	df000017 	ldw	fp,0(sp)
80200498:	dec00204 	addi	sp,sp,8
8020049c:	f800283a 	ret

802004a0 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
802004a0:	deffb704 	addi	sp,sp,-292
802004a4:	dfc04815 	stw	ra,288(sp)
802004a8:	df004715 	stw	fp,284(sp)
802004ac:	df004704 	addi	fp,sp,284
802004b0:	2005883a 	mov	r2,r4
802004b4:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
	debug(fp, cDebugBuffer);
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
802004b8:	00bfe804 	movi	r2,-96
802004bc:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess = FALSE;
802004c0:	e03fbe15 	stw	zero,-264(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
802004c4:	e0bfff03 	ldbu	r2,-4(fp)
802004c8:	10000326 	beq	r2,zero,802004d8 <bDdr2EepromDump+0x38>
802004cc:	10800060 	cmpeqi	r2,r2,1
802004d0:	10000a1e 	bne	r2,zero,802004fc <bDdr2EepromDump+0x5c>
802004d4:	00001206 	br	80200520 <bDdr2EepromDump+0x80>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
802004d8:	00a08034 	movhi	r2,33280
802004dc:	10828004 	addi	r2,r2,2560
802004e0:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
802004e4:	00a08034 	movhi	r2,33280
802004e8:	10828404 	addi	r2,r2,2576
802004ec:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802004f0:	00800044 	movi	r2,1
802004f4:	e0bfbe15 	stw	r2,-264(fp)
		break;
802004f8:	00000c06 	br	8020052c <bDdr2EepromDump+0x8c>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
802004fc:	00a08034 	movhi	r2,33280
80200500:	10825c04 	addi	r2,r2,2416
80200504:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200508:	00a08034 	movhi	r2,33280
8020050c:	10826004 	addi	r2,r2,2432
80200510:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
80200514:	00800044 	movi	r2,1
80200518:	e0bfbe15 	stw	r2,-264(fp)
		break;
8020051c:	00000306 	br	8020052c <bDdr2EepromDump+0x8c>
	default:
		bSuccess = FALSE;
80200520:	e03fbe15 	stw	zero,-264(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200524:	e0bfbe17 	ldw	r2,-264(fp)
80200528:	00001a06 	br	80200594 <bDdr2EepromDump+0xf4>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
8020052c:	e0bfbd03 	ldbu	r2,-268(fp)
80200530:	10c03fcc 	andi	r3,r2,255
80200534:	18c0201c 	xori	r3,r3,128
80200538:	18ffe004 	addi	r3,r3,-128
8020053c:	e13fbf04 	addi	r4,fp,-260
80200540:	00804004 	movi	r2,256
80200544:	d8800015 	stw	r2,0(sp)
80200548:	200f883a 	mov	r7,r4
8020054c:	180d883a 	mov	r6,r3
80200550:	e17fbb17 	ldw	r5,-276(fp)
80200554:	e13fba17 	ldw	r4,-280(fp)
80200558:	02056f40 	call	802056f4 <I2C_MultipleRead>
8020055c:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
80200560:	e0bfbe17 	ldw	r2,-264(fp)
80200564:	10000a26 	beq	r2,zero,80200590 <bDdr2EepromDump+0xf0>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80200568:	e03fbc15 	stw	zero,-272(fp)
8020056c:	00000306 	br	8020057c <bDdr2EepromDump+0xdc>
80200570:	e0bfbc17 	ldw	r2,-272(fp)
80200574:	10800044 	addi	r2,r2,1
80200578:	e0bfbc15 	stw	r2,-272(fp)
8020057c:	e0bfbc17 	ldw	r2,-272(fp)
80200580:	10804008 	cmpgei	r2,r2,256
80200584:	1000021e 	bne	r2,zero,80200590 <bDdr2EepromDump+0xf0>
80200588:	e0bfbe17 	ldw	r2,-264(fp)
8020058c:	103ff81e 	bne	r2,zero,80200570 <__reset+0xfa1e0570>
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200590:	e0bfbe17 	ldw	r2,-264(fp)
}
80200594:	e037883a 	mov	sp,fp
80200598:	dfc00117 	ldw	ra,4(sp)
8020059c:	df000017 	ldw	fp,0(sp)
802005a0:	dec00204 	addi	sp,sp,8
802005a4:	f800283a 	ret

802005a8 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
802005a8:	defffc04 	addi	sp,sp,-16
802005ac:	df000315 	stw	fp,12(sp)
802005b0:	df000304 	addi	fp,sp,12
802005b4:	2005883a 	mov	r2,r4
802005b8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess = FALSE;
802005bc:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
802005c0:	00a00034 	movhi	r2,32768
802005c4:	108b2204 	addi	r2,r2,11400
802005c8:	e0bffe15 	stw	r2,-8(fp)

	switch (ucMemoryId) {
802005cc:	e0bfff03 	ldbu	r2,-4(fp)
802005d0:	10000326 	beq	r2,zero,802005e0 <bDdr2SwitchMemory+0x38>
802005d4:	10800060 	cmpeqi	r2,r2,1
802005d8:	1000061e 	bne	r2,zero,802005f4 <bDdr2SwitchMemory+0x4c>
802005dc:	00000b06 	br	8020060c <bDdr2SwitchMemory+0x64>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
802005e0:	e0bffe17 	ldw	r2,-8(fp)
802005e4:	10000015 	stw	zero,0(r2)
		bSuccess = TRUE;
802005e8:	00800044 	movi	r2,1
802005ec:	e0bffd15 	stw	r2,-12(fp)
		break;
802005f0:	00000706 	br	80200610 <bDdr2SwitchMemory+0x68>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
802005f4:	e0bffe17 	ldw	r2,-8(fp)
802005f8:	00e00034 	movhi	r3,32768
802005fc:	10c00015 	stw	r3,0(r2)
		bSuccess = TRUE;
80200600:	00800044 	movi	r2,1
80200604:	e0bffd15 	stw	r2,-12(fp)
		break;
80200608:	00000106 	br	80200610 <bDdr2SwitchMemory+0x68>
	default:
		bSuccess = FALSE;
8020060c:	e03ffd15 	stw	zero,-12(fp)
		debug(fp, cDebugBuffer)
		;
#endif
	}

	return bSuccess;
80200610:	e0bffd17 	ldw	r2,-12(fp)
}
80200614:	e037883a 	mov	sp,fp
80200618:	df000017 	ldw	fp,0(sp)
8020061c:	dec00104 	addi	sp,sp,4
80200620:	f800283a 	ret

80200624 <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
80200624:	deffe304 	addi	sp,sp,-116
80200628:	dfc01c15 	stw	ra,112(sp)
8020062c:	df001b15 	stw	fp,108(sp)
80200630:	dc401a15 	stw	r17,104(sp)
80200634:	dc001915 	stw	r16,100(sp)
80200638:	df001b04 	addi	fp,sp,108
8020063c:	2005883a 	mov	r2,r4
80200640:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
80200644:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80200648:	e0bffd03 	ldbu	r2,-12(fp)
8020064c:	10000326 	beq	r2,zero,8020065c <bDdr2MemoryWriteTest+0x38>
80200650:	10800060 	cmpeqi	r2,r2,1
80200654:	10000a1e 	bne	r2,zero,80200680 <bDdr2MemoryWriteTest+0x5c>
80200658:	00001206 	br	802006a4 <bDdr2MemoryWriteTest+0x80>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
8020065c:	e0bffd03 	ldbu	r2,-12(fp)
80200660:	1009883a 	mov	r4,r2
80200664:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200668:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
8020066c:	00a00034 	movhi	r2,32768
80200670:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80200674:	00800044 	movi	r2,1
80200678:	e0bfe515 	stw	r2,-108(fp)
		break;
8020067c:	00000c06 	br	802006b0 <bDdr2MemoryWriteTest+0x8c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200680:	e0bffd03 	ldbu	r2,-12(fp)
80200684:	1009883a 	mov	r4,r2
80200688:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
8020068c:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80200690:	00a00034 	movhi	r2,32768
80200694:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80200698:	00800044 	movi	r2,1
8020069c:	e0bfe515 	stw	r2,-108(fp)
		break;
802006a0:	00000306 	br	802006b0 <bDdr2MemoryWriteTest+0x8c>
	default:
		bSuccess = FALSE;
802006a4:	e03fe515 	stw	zero,-108(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
802006a8:	e0bfe517 	ldw	r2,-108(fp)
802006ac:	0000ac06 	br	80200960 <bDdr2MemoryWriteTest+0x33c>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
802006b0:	00800104 	movi	r2,4
802006b4:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
802006b8:	e03fed15 	stw	zero,-76(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
802006bc:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
802006c0:	e03fe815 	stw	zero,-96(fp)
802006c4:	00001506 	br	8020071c <bDdr2MemoryWriteTest+0xf8>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
802006c8:	e0ffe717 	ldw	r3,-100(fp)
802006cc:	00b33374 	movhi	r2,52429
802006d0:	10b33344 	addi	r2,r2,-13107
802006d4:	1888383a 	mulxuu	r4,r3,r2
802006d8:	1885383a 	mul	r2,r3,r2
802006dc:	1021883a 	mov	r16,r2
802006e0:	2023883a 	mov	r17,r4
802006e4:	8804d0fa 	srli	r2,r17,3
802006e8:	e0ffe817 	ldw	r3,-96(fp)
802006ec:	18c00044 	addi	r3,r3,1
802006f0:	10c7383a 	mul	r3,r2,r3
802006f4:	e0bfe817 	ldw	r2,-96(fp)
802006f8:	1085883a 	add	r2,r2,r2
802006fc:	1085883a 	add	r2,r2,r2
80200700:	e13fe504 	addi	r4,fp,-108
80200704:	2085883a 	add	r2,r4,r2
80200708:	10800e04 	addi	r2,r2,56
8020070c:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80200710:	e0bfe817 	ldw	r2,-96(fp)
80200714:	10800044 	addi	r2,r2,1
80200718:	e0bfe815 	stw	r2,-96(fp)
8020071c:	e0bfe817 	ldw	r2,-96(fp)
80200720:	10800290 	cmplti	r2,r2,10
80200724:	103fe81e 	bne	r2,zero,802006c8 <__reset+0xfa1e06c8>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80200728:	d0a03017 	ldw	r2,-32576(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
8020072c:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
80200730:	00804004 	movi	r2,256
80200734:	e0bfeb15 	stw	r2,-84(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
80200738:	e03fe815 	stw	zero,-96(fp)
8020073c:	00001e06 	br	802007b8 <bDdr2MemoryWriteTest+0x194>
		if (iI == 0) {
80200740:	e0bfe817 	ldw	r2,-96(fp)
80200744:	1000091e 	bne	r2,zero,8020076c <bDdr2MemoryWriteTest+0x148>
			xSZData[iI] = uliInitValue;
80200748:	00a00874 	movhi	r2,32801
8020074c:	108b7604 	addi	r2,r2,11736
80200750:	e0ffe817 	ldw	r3,-96(fp)
80200754:	18c7883a 	add	r3,r3,r3
80200758:	18c7883a 	add	r3,r3,r3
8020075c:	10c5883a 	add	r2,r2,r3
80200760:	e0fff017 	ldw	r3,-64(fp)
80200764:	10c00015 	stw	r3,0(r2)
80200768:	00001006 	br	802007ac <bDdr2MemoryWriteTest+0x188>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
8020076c:	e0bfe817 	ldw	r2,-96(fp)
80200770:	10ffffc4 	addi	r3,r2,-1
80200774:	00a00874 	movhi	r2,32801
80200778:	108b7604 	addi	r2,r2,11736
8020077c:	18c7883a 	add	r3,r3,r3
80200780:	18c7883a 	add	r3,r3,r3
80200784:	10c5883a 	add	r2,r2,r3
80200788:	10800017 	ldw	r2,0(r2)
8020078c:	11000364 	muli	r4,r2,13
80200790:	00a00874 	movhi	r2,32801
80200794:	108b7604 	addi	r2,r2,11736
80200798:	e0ffe817 	ldw	r3,-96(fp)
8020079c:	18c7883a 	add	r3,r3,r3
802007a0:	18c7883a 	add	r3,r3,r3
802007a4:	10c5883a 	add	r2,r2,r3
802007a8:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
802007ac:	e0bfe817 	ldw	r2,-96(fp)
802007b0:	10800044 	addi	r2,r2,1
802007b4:	e0bfe815 	stw	r2,-96(fp)
802007b8:	e0ffe817 	ldw	r3,-96(fp)
802007bc:	e0bfeb17 	ldw	r2,-84(fp)
802007c0:	18bfdf16 	blt	r3,r2,80200740 <__reset+0xfa1e0740>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
802007c4:	e0bfeb17 	ldw	r2,-84(fp)
802007c8:	10ffffc4 	addi	r3,r2,-1
802007cc:	00a00874 	movhi	r2,32801
802007d0:	108b7604 	addi	r2,r2,11736
802007d4:	18c7883a 	add	r3,r3,r3
802007d8:	18c7883a 	add	r3,r3,r3
802007dc:	10c7883a 	add	r3,r2,r3
802007e0:	00aaaaf4 	movhi	r2,43691
802007e4:	10aaaa84 	addi	r2,r2,-21846
802007e8:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
802007ec:	e0bfeb17 	ldw	r2,-84(fp)
802007f0:	10ffff84 	addi	r3,r2,-2
802007f4:	00a00874 	movhi	r2,32801
802007f8:	108b7604 	addi	r2,r2,11736
802007fc:	18c7883a 	add	r3,r3,r3
80200800:	18c7883a 	add	r3,r3,r3
80200804:	10c7883a 	add	r3,r2,r3
80200808:	00955574 	movhi	r2,21845
8020080c:	10955544 	addi	r2,r2,21845
80200810:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
80200814:	e0bfeb17 	ldw	r2,-84(fp)
80200818:	10ffff44 	addi	r3,r2,-3
8020081c:	00a00874 	movhi	r2,32801
80200820:	108b7604 	addi	r2,r2,11736
80200824:	18c7883a 	add	r3,r3,r3
80200828:	18c7883a 	add	r3,r3,r3
8020082c:	10c5883a 	add	r2,r2,r3
80200830:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
80200834:	e0bfeb17 	ldw	r2,-84(fp)
80200838:	10ffff04 	addi	r3,r2,-4
8020083c:	00a00874 	movhi	r2,32801
80200840:	108b7604 	addi	r2,r2,11736
80200844:	18c7883a 	add	r3,r3,r3
80200848:	18c7883a 	add	r3,r3,r3
8020084c:	10c5883a 	add	r2,r2,r3
80200850:	00ffffc4 	movi	r3,-1
80200854:	10c00015 	stw	r3,0(r2)
80200858:	d0a03017 	ldw	r2,-32576(gp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
	debug(fp, cDebugBuffer);
#endif
	iTimeStart = alt_nticks();
8020085c:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
80200860:	e0bfe617 	ldw	r2,-104(fp)
80200864:	e0bfea15 	stw	r2,-88(fp)
	iNAccessLen = sizeof(xSZData);
80200868:	00810004 	movi	r2,1024
8020086c:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80200870:	e0ffe917 	ldw	r3,-92(fp)
80200874:	e0bfee17 	ldw	r2,-72(fp)
80200878:	1885283a 	div	r2,r3,r2
8020087c:	e0bfeb15 	stw	r2,-84(fp)
	iNPos = 0;
80200880:	e03fec15 	stw	zero,-80(fp)
	while (iNPos < uliByteLen) {
80200884:	00002d06 	br	8020093c <bDdr2MemoryWriteTest+0x318>
		iNRemainedLen = uliByteLen - iNPos;
80200888:	e0bfec17 	ldw	r2,-80(fp)
8020088c:	e0ffe717 	ldw	r3,-100(fp)
80200890:	1885c83a 	sub	r2,r3,r2
80200894:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80200898:	e0bfe917 	ldw	r2,-92(fp)
8020089c:	e0fff217 	ldw	r3,-56(fp)
802008a0:	1880060e 	bge	r3,r2,802008bc <bDdr2MemoryWriteTest+0x298>
			iNAccessLen = iNRemainedLen;
802008a4:	e0bff217 	ldw	r2,-56(fp)
802008a8:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
802008ac:	e0ffe917 	ldw	r3,-92(fp)
802008b0:	e0bfee17 	ldw	r2,-72(fp)
802008b4:	1885283a 	div	r2,r3,r2
802008b8:	e0bfeb15 	stw	r2,-84(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
802008bc:	e0bfe917 	ldw	r2,-92(fp)
802008c0:	100d883a 	mov	r6,r2
802008c4:	01600874 	movhi	r5,32801
802008c8:	294b7604 	addi	r5,r5,11736
802008cc:	e13fea17 	ldw	r4,-88(fp)
802008d0:	0206a6c0 	call	80206a6c <memcpy>
		pxDes += iNItemNum;
802008d4:	e0bfeb17 	ldw	r2,-84(fp)
802008d8:	1085883a 	add	r2,r2,r2
802008dc:	1085883a 	add	r2,r2,r2
802008e0:	1007883a 	mov	r3,r2
802008e4:	e0bfea17 	ldw	r2,-88(fp)
802008e8:	10c5883a 	add	r2,r2,r3
802008ec:	e0bfea15 	stw	r2,-88(fp)
		iNPos += iNAccessLen;
802008f0:	e0ffec17 	ldw	r3,-80(fp)
802008f4:	e0bfe917 	ldw	r2,-92(fp)
802008f8:	1885883a 	add	r2,r3,r2
802008fc:	e0bfec15 	stw	r2,-80(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80200900:	e0bfed17 	ldw	r2,-76(fp)
80200904:	10800288 	cmpgei	r2,r2,10
80200908:	10000c1e 	bne	r2,zero,8020093c <bDdr2MemoryWriteTest+0x318>
8020090c:	e0bfed17 	ldw	r2,-76(fp)
80200910:	1085883a 	add	r2,r2,r2
80200914:	1085883a 	add	r2,r2,r2
80200918:	e0ffe504 	addi	r3,fp,-108
8020091c:	1885883a 	add	r2,r3,r2
80200920:	10800e04 	addi	r2,r2,56
80200924:	10800017 	ldw	r2,0(r2)
80200928:	e0ffec17 	ldw	r3,-80(fp)
8020092c:	18800336 	bltu	r3,r2,8020093c <bDdr2MemoryWriteTest+0x318>
			iNProgressIndex++;
80200930:	e0bfed17 	ldw	r2,-76(fp)
80200934:	10800044 	addi	r2,r2,1
80200938:	e0bfed15 	stw	r2,-76(fp)
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
8020093c:	e0ffec17 	ldw	r3,-80(fp)
80200940:	e0bfe717 	ldw	r2,-100(fp)
80200944:	18bfd036 	bltu	r3,r2,80200888 <__reset+0xfa1e0888>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
80200948:	0209a680 	call	80209a68 <alt_dcache_flush_all>
8020094c:	d0e03017 	ldw	r3,-32576(gp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80200950:	e0bff117 	ldw	r2,-60(fp)
80200954:	1885c83a 	sub	r2,r3,r2
80200958:	e0bfef15 	stw	r2,-68(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
8020095c:	e0bfe517 	ldw	r2,-108(fp)
}
80200960:	e6fffe04 	addi	sp,fp,-8
80200964:	dfc00317 	ldw	ra,12(sp)
80200968:	df000217 	ldw	fp,8(sp)
8020096c:	dc400117 	ldw	r17,4(sp)
80200970:	dc000017 	ldw	r16,0(sp)
80200974:	dec00404 	addi	sp,sp,16
80200978:	f800283a 	ret

8020097c <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
8020097c:	deffe304 	addi	sp,sp,-116
80200980:	dfc01c15 	stw	ra,112(sp)
80200984:	df001b15 	stw	fp,108(sp)
80200988:	dc401a15 	stw	r17,104(sp)
8020098c:	dc001915 	stw	r16,100(sp)
80200990:	df001b04 	addi	fp,sp,108
80200994:	2005883a 	mov	r2,r4
80200998:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
8020099c:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802009a0:	e0bffd03 	ldbu	r2,-12(fp)
802009a4:	10000326 	beq	r2,zero,802009b4 <bDdr2MemoryReadTest+0x38>
802009a8:	10800060 	cmpeqi	r2,r2,1
802009ac:	10000a1e 	bne	r2,zero,802009d8 <bDdr2MemoryReadTest+0x5c>
802009b0:	00001206 	br	802009fc <bDdr2MemoryReadTest+0x80>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802009b4:	e0bffd03 	ldbu	r2,-12(fp)
802009b8:	1009883a 	mov	r4,r2
802009bc:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802009c0:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802009c4:	00a00034 	movhi	r2,32768
802009c8:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802009cc:	00800044 	movi	r2,1
802009d0:	e0bfe515 	stw	r2,-108(fp)
		break;
802009d4:	00000c06 	br	80200a08 <bDdr2MemoryReadTest+0x8c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802009d8:	e0bffd03 	ldbu	r2,-12(fp)
802009dc:	1009883a 	mov	r4,r2
802009e0:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802009e4:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
802009e8:	00a00034 	movhi	r2,32768
802009ec:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802009f0:	00800044 	movi	r2,1
802009f4:	e0bfe515 	stw	r2,-108(fp)
		break;
802009f8:	00000306 	br	80200a08 <bDdr2MemoryReadTest+0x8c>
	default:
		bSuccess = FALSE;
802009fc:	e03fe515 	stw	zero,-108(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200a00:	e0bfe517 	ldw	r2,-108(fp)
80200a04:	00007206 	br	80200bd0 <bDdr2MemoryReadTest+0x254>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
80200a08:	00804004 	movi	r2,256
80200a0c:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
80200a10:	00800104 	movi	r2,4
80200a14:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
80200a18:	e0ffec17 	ldw	r3,-80(fp)
80200a1c:	e0bfef17 	ldw	r2,-68(fp)
80200a20:	1885383a 	mul	r2,r3,r2
80200a24:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
80200a28:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
80200a2c:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
80200a30:	e03fe815 	stw	zero,-96(fp)
80200a34:	00001506 	br	80200a8c <bDdr2MemoryReadTest+0x110>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
80200a38:	e0ffe717 	ldw	r3,-100(fp)
80200a3c:	00b33374 	movhi	r2,52429
80200a40:	10b33344 	addi	r2,r2,-13107
80200a44:	1888383a 	mulxuu	r4,r3,r2
80200a48:	1885383a 	mul	r2,r3,r2
80200a4c:	1021883a 	mov	r16,r2
80200a50:	2023883a 	mov	r17,r4
80200a54:	8804d0fa 	srli	r2,r17,3
80200a58:	e0ffe817 	ldw	r3,-96(fp)
80200a5c:	18c00044 	addi	r3,r3,1
80200a60:	10c7383a 	mul	r3,r2,r3
80200a64:	e0bfe817 	ldw	r2,-96(fp)
80200a68:	1085883a 	add	r2,r2,r2
80200a6c:	1085883a 	add	r2,r2,r2
80200a70:	e13fe504 	addi	r4,fp,-108
80200a74:	2085883a 	add	r2,r4,r2
80200a78:	10800e04 	addi	r2,r2,56
80200a7c:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80200a80:	e0bfe817 	ldw	r2,-96(fp)
80200a84:	10800044 	addi	r2,r2,1
80200a88:	e0bfe815 	stw	r2,-96(fp)
80200a8c:	e0bfe817 	ldw	r2,-96(fp)
80200a90:	10800290 	cmplti	r2,r2,10
80200a94:	103fe81e 	bne	r2,zero,80200a38 <__reset+0xfa1e0a38>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
80200a98:	e03fee15 	stw	zero,-72(fp)
80200a9c:	d0a03017 	ldw	r2,-32576(gp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
	debug(fp, cDebugBuffer);
#endif
	iTimeStart = alt_nticks();
80200aa0:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
80200aa4:	e0bfe617 	ldw	r2,-104(fp)
80200aa8:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
80200aac:	00810004 	movi	r2,1024
80200ab0:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80200ab4:	e0ffe917 	ldw	r3,-92(fp)
80200ab8:	e0bfef17 	ldw	r2,-68(fp)
80200abc:	1885283a 	div	r2,r3,r2
80200ac0:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
80200ac4:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
80200ac8:	00003706 	br	80200ba8 <bDdr2MemoryReadTest+0x22c>
		iNRemainedLen = uliByteLen - iNPos;
80200acc:	e0bfed17 	ldw	r2,-76(fp)
80200ad0:	e0ffe717 	ldw	r3,-100(fp)
80200ad4:	1885c83a 	sub	r2,r3,r2
80200ad8:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80200adc:	e0bfe917 	ldw	r2,-92(fp)
80200ae0:	e0fff217 	ldw	r3,-56(fp)
80200ae4:	1880060e 	bge	r3,r2,80200b00 <bDdr2MemoryReadTest+0x184>
			iNAccessLen = iNRemainedLen;
80200ae8:	e0bff217 	ldw	r2,-56(fp)
80200aec:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
80200af0:	e0ffe917 	ldw	r3,-92(fp)
80200af4:	e0bfef17 	ldw	r2,-68(fp)
80200af8:	1885283a 	div	r2,r3,r2
80200afc:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
80200b00:	00a00874 	movhi	r2,32801
80200b04:	108b7604 	addi	r2,r2,11736
80200b08:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80200b0c:	e03fe815 	stw	zero,-96(fp)
80200b10:	00000d06 	br	80200b48 <bDdr2MemoryReadTest+0x1cc>
			if (*pxSrc++ != *pxDes++) {
80200b14:	e0bfeb17 	ldw	r2,-84(fp)
80200b18:	10c00104 	addi	r3,r2,4
80200b1c:	e0ffeb15 	stw	r3,-84(fp)
80200b20:	10c00017 	ldw	r3,0(r2)
80200b24:	e0bfea17 	ldw	r2,-88(fp)
80200b28:	11000104 	addi	r4,r2,4
80200b2c:	e13fea15 	stw	r4,-88(fp)
80200b30:	10800017 	ldw	r2,0(r2)
80200b34:	18800126 	beq	r3,r2,80200b3c <bDdr2MemoryReadTest+0x1c0>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
80200b38:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80200b3c:	e0bfe817 	ldw	r2,-96(fp)
80200b40:	10800044 	addi	r2,r2,1
80200b44:	e0bfe815 	stw	r2,-96(fp)
80200b48:	e0ffe817 	ldw	r3,-96(fp)
80200b4c:	e0bfec17 	ldw	r2,-80(fp)
80200b50:	1880020e 	bge	r3,r2,80200b5c <bDdr2MemoryReadTest+0x1e0>
80200b54:	e0bfe517 	ldw	r2,-108(fp)
80200b58:	103fee1e 	bne	r2,zero,80200b14 <__reset+0xfa1e0b14>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
80200b5c:	e0ffed17 	ldw	r3,-76(fp)
80200b60:	e0bfe917 	ldw	r2,-92(fp)
80200b64:	1885883a 	add	r2,r3,r2
80200b68:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80200b6c:	e0bfee17 	ldw	r2,-72(fp)
80200b70:	10800288 	cmpgei	r2,r2,10
80200b74:	10000c1e 	bne	r2,zero,80200ba8 <bDdr2MemoryReadTest+0x22c>
80200b78:	e0bfee17 	ldw	r2,-72(fp)
80200b7c:	1085883a 	add	r2,r2,r2
80200b80:	1085883a 	add	r2,r2,r2
80200b84:	e0ffe504 	addi	r3,fp,-108
80200b88:	1885883a 	add	r2,r3,r2
80200b8c:	10800e04 	addi	r2,r2,56
80200b90:	10800017 	ldw	r2,0(r2)
80200b94:	e0ffed17 	ldw	r3,-76(fp)
80200b98:	18800336 	bltu	r3,r2,80200ba8 <bDdr2MemoryReadTest+0x22c>
			iNProgressIndex++;
80200b9c:	e0bfee17 	ldw	r2,-72(fp)
80200ba0:	10800044 	addi	r2,r2,1
80200ba4:	e0bfee15 	stw	r2,-72(fp)

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
80200ba8:	e0bfe517 	ldw	r2,-108(fp)
80200bac:	10000326 	beq	r2,zero,80200bbc <bDdr2MemoryReadTest+0x240>
80200bb0:	e0ffed17 	ldw	r3,-76(fp)
80200bb4:	e0bfe717 	ldw	r2,-100(fp)
80200bb8:	18bfc436 	bltu	r3,r2,80200acc <__reset+0xfa1e0acc>
80200bbc:	d0e03017 	ldw	r3,-32576(gp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80200bc0:	e0bff117 	ldw	r2,-60(fp)
80200bc4:	1885c83a 	sub	r2,r3,r2
80200bc8:	e0bff015 	stw	r2,-64(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200bcc:	e0bfe517 	ldw	r2,-108(fp)
}
80200bd0:	e6fffe04 	addi	sp,fp,-8
80200bd4:	dfc00317 	ldw	ra,12(sp)
80200bd8:	df000217 	ldw	fp,8(sp)
80200bdc:	dc400117 	ldw	r17,4(sp)
80200be0:	dc000017 	ldw	r16,0(sp)
80200be4:	dec00404 	addi	sp,sp,16
80200be8:	f800283a 	ret

80200bec <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a dura√ß√£o da fun√ß√£o ser√° medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80200bec:	deffed04 	addi	sp,sp,-76
80200bf0:	dfc01215 	stw	ra,72(sp)
80200bf4:	df001115 	stw	fp,68(sp)
80200bf8:	dcc01015 	stw	r19,64(sp)
80200bfc:	dc800f15 	stw	r18,60(sp)
80200c00:	dc400e15 	stw	r17,56(sp)
80200c04:	dc000d15 	stw	r16,52(sp)
80200c08:	df001104 	addi	fp,sp,68
80200c0c:	2005883a 	mov	r2,r4
80200c10:	e17ffa15 	stw	r5,-24(fp)
80200c14:	e1bffb15 	stw	r6,-20(fp)
80200c18:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
80200c1c:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80200c20:	e0bff903 	ldbu	r2,-28(fp)
80200c24:	10000326 	beq	r2,zero,80200c34 <bDdr2MemoryRandomWriteTest+0x48>
80200c28:	10800060 	cmpeqi	r2,r2,1
80200c2c:	10000a1e 	bne	r2,zero,80200c58 <bDdr2MemoryRandomWriteTest+0x6c>
80200c30:	00001206 	br	80200c7c <bDdr2MemoryRandomWriteTest+0x90>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200c34:	e0bff903 	ldbu	r2,-28(fp)
80200c38:	1009883a 	mov	r4,r2
80200c3c:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200c40:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80200c44:	00a00034 	movhi	r2,32768
80200c48:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200c4c:	00800044 	movi	r2,1
80200c50:	e0bfef15 	stw	r2,-68(fp)
		break;
80200c54:	00000c06 	br	80200c88 <bDdr2MemoryRandomWriteTest+0x9c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200c58:	e0bff903 	ldbu	r2,-28(fp)
80200c5c:	1009883a 	mov	r4,r2
80200c60:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200c64:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80200c68:	00a00034 	movhi	r2,32768
80200c6c:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200c70:	00800044 	movi	r2,1
80200c74:	e0bfef15 	stw	r2,-68(fp)
		break;
80200c78:	00000306 	br	80200c88 <bDdr2MemoryRandomWriteTest+0x9c>
	default:
		bSuccess = FALSE;
80200c7c:	e03fef15 	stw	zero,-68(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200c80:	e0bfef17 	ldw	r2,-68(fp)
80200c84:	00004906 	br	80200dac <bDdr2MemoryRandomWriteTest+0x1c0>
80200c88:	d0a03017 	ldw	r2,-32576(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
80200c8c:	d0a01515 	stw	r2,-32684(gp)
	uliCurrentState = uliInitialState;
80200c90:	d0a01517 	ldw	r2,-32684(gp)
80200c94:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80200c98:	e0fff017 	ldw	r3,-64(fp)
80200c9c:	e0bff117 	ldw	r2,-60(fp)
80200ca0:	1885883a 	add	r2,r3,r2
80200ca4:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80200ca8:	e0fff117 	ldw	r3,-60(fp)
80200cac:	00b33374 	movhi	r2,52429
80200cb0:	10b33344 	addi	r2,r2,-13107
80200cb4:	1888383a 	mulxuu	r4,r3,r2
80200cb8:	1885383a 	mul	r2,r3,r2
80200cbc:	1025883a 	mov	r18,r2
80200cc0:	2027883a 	mov	r19,r4
80200cc4:	9806d13a 	srli	r3,r19,4
80200cc8:	e0bff017 	ldw	r2,-64(fp)
80200ccc:	1885883a 	add	r2,r3,r2
80200cd0:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80200cd4:	00800144 	movi	r2,5
80200cd8:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
		debug(fp, cDebugBuffer);
#endif
	}
	int TimeStart, TimeElapsed = 0;
80200cdc:	e03ff615 	stw	zero,-40(fp)
80200ce0:	d0a03017 	ldw	r2,-32576(gp)

	TimeStart = alt_nticks();
80200ce4:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
80200ce8:	e0bff017 	ldw	r2,-64(fp)
80200cec:	e0bff215 	stw	r2,-56(fp)
80200cf0:	00002006 	br	80200d74 <bDdr2MemoryRandomWriteTest+0x188>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
80200cf4:	e0bff804 	addi	r2,fp,-32
80200cf8:	1009883a 	mov	r4,r2
80200cfc:	0200fa40 	call	80200fa4 <uliXorshift32>
80200d00:	1007883a 	mov	r3,r2
80200d04:	e0bff217 	ldw	r2,-56(fp)
80200d08:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
80200d0c:	e0bffa17 	ldw	r2,-24(fp)
80200d10:	10800060 	cmpeqi	r2,r2,1
80200d14:	1009883a 	mov	r4,r2
80200d18:	e0bff217 	ldw	r2,-56(fp)
80200d1c:	e0fff317 	ldw	r3,-52(fp)
80200d20:	1885803a 	cmpltu	r2,r3,r2
80200d24:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
80200d28:	10803fcc 	andi	r2,r2,255
80200d2c:	10000e26 	beq	r2,zero,80200d68 <bDdr2MemoryRandomWriteTest+0x17c>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
			debug(fp, cDebugBuffer);
#endif
			uliNextMilestone += uliByteLen / 20;
80200d30:	e0fff117 	ldw	r3,-60(fp)
80200d34:	00b33374 	movhi	r2,52429
80200d38:	10b33344 	addi	r2,r2,-13107
80200d3c:	1888383a 	mulxuu	r4,r3,r2
80200d40:	1885383a 	mul	r2,r3,r2
80200d44:	1021883a 	mov	r16,r2
80200d48:	2023883a 	mov	r17,r4
80200d4c:	8804d13a 	srli	r2,r17,4
80200d50:	e0fff317 	ldw	r3,-52(fp)
80200d54:	1885883a 	add	r2,r3,r2
80200d58:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80200d5c:	e0bff403 	ldbu	r2,-48(fp)
80200d60:	10800144 	addi	r2,r2,5
80200d64:	e0bff405 	stb	r2,-48(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
80200d68:	e0bff217 	ldw	r2,-56(fp)
80200d6c:	10800104 	addi	r2,r2,4
80200d70:	e0bff215 	stw	r2,-56(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
80200d74:	e0fff217 	ldw	r3,-56(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
80200d78:	e0bff517 	ldw	r2,-44(fp)
80200d7c:	18bfdd36 	bltu	r3,r2,80200cf4 <__reset+0xfa1e0cf4>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
80200d80:	0209a680 	call	80209a68 <alt_dcache_flush_all>
		sprintf(cDebugBuffer, "..100%%\n");
		debug(fp, cDebugBuffer);
#endif
	}

	if (bSuccess) {
80200d84:	e0bfef17 	ldw	r2,-68(fp)
80200d88:	10000726 	beq	r2,zero,80200da8 <bDdr2MemoryRandomWriteTest+0x1bc>
		if (bTime == TRUE) {
80200d8c:	e0bffb17 	ldw	r2,-20(fp)
80200d90:	10800058 	cmpnei	r2,r2,1
80200d94:	1000041e 	bne	r2,zero,80200da8 <bDdr2MemoryRandomWriteTest+0x1bc>
80200d98:	d0e03017 	ldw	r3,-32576(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80200d9c:	e0bff717 	ldw	r2,-36(fp)
80200da0:	1885c83a 	sub	r2,r3,r2
80200da4:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200da8:	e0bfef17 	ldw	r2,-68(fp)
}
80200dac:	e6fffc04 	addi	sp,fp,-16
80200db0:	dfc00517 	ldw	ra,20(sp)
80200db4:	df000417 	ldw	fp,16(sp)
80200db8:	dcc00317 	ldw	r19,12(sp)
80200dbc:	dc800217 	ldw	r18,8(sp)
80200dc0:	dc400117 	ldw	r17,4(sp)
80200dc4:	dc000017 	ldw	r16,0(sp)
80200dc8:	dec00604 	addi	sp,sp,24
80200dcc:	f800283a 	ret

80200dd0 <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a dura√ß√£o da fun√ß√£o ser√° medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80200dd0:	deffed04 	addi	sp,sp,-76
80200dd4:	dfc01215 	stw	ra,72(sp)
80200dd8:	df001115 	stw	fp,68(sp)
80200ddc:	dcc01015 	stw	r19,64(sp)
80200de0:	dc800f15 	stw	r18,60(sp)
80200de4:	dc400e15 	stw	r17,56(sp)
80200de8:	dc000d15 	stw	r16,52(sp)
80200dec:	df001104 	addi	fp,sp,68
80200df0:	2005883a 	mov	r2,r4
80200df4:	e17ffa15 	stw	r5,-24(fp)
80200df8:	e1bffb15 	stw	r6,-20(fp)
80200dfc:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
80200e00:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80200e04:	e0bff903 	ldbu	r2,-28(fp)
80200e08:	10000326 	beq	r2,zero,80200e18 <bDdr2MemoryRandomReadTest+0x48>
80200e0c:	10800060 	cmpeqi	r2,r2,1
80200e10:	10000a1e 	bne	r2,zero,80200e3c <bDdr2MemoryRandomReadTest+0x6c>
80200e14:	00001206 	br	80200e60 <bDdr2MemoryRandomReadTest+0x90>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200e18:	e0bff903 	ldbu	r2,-28(fp)
80200e1c:	1009883a 	mov	r4,r2
80200e20:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200e24:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80200e28:	00a00034 	movhi	r2,32768
80200e2c:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200e30:	00800044 	movi	r2,1
80200e34:	e0bfef15 	stw	r2,-68(fp)
		break;
80200e38:	00000c06 	br	80200e6c <bDdr2MemoryRandomReadTest+0x9c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200e3c:	e0bff903 	ldbu	r2,-28(fp)
80200e40:	1009883a 	mov	r4,r2
80200e44:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200e48:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80200e4c:	00a00034 	movhi	r2,32768
80200e50:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200e54:	00800044 	movi	r2,1
80200e58:	e0bfef15 	stw	r2,-68(fp)
		break;
80200e5c:	00000306 	br	80200e6c <bDdr2MemoryRandomReadTest+0x9c>
	default:
		bSuccess = FALSE;
80200e60:	e03fef15 	stw	zero,-68(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200e64:	e0bfef17 	ldw	r2,-68(fp)
80200e68:	00004506 	br	80200f80 <bDdr2MemoryRandomReadTest+0x1b0>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
80200e6c:	d0a01517 	ldw	r2,-32684(gp)
80200e70:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80200e74:	e0fff017 	ldw	r3,-64(fp)
80200e78:	e0bff117 	ldw	r2,-60(fp)
80200e7c:	1885883a 	add	r2,r3,r2
80200e80:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80200e84:	e0fff117 	ldw	r3,-60(fp)
80200e88:	00b33374 	movhi	r2,52429
80200e8c:	10b33344 	addi	r2,r2,-13107
80200e90:	1888383a 	mulxuu	r4,r3,r2
80200e94:	1885383a 	mul	r2,r3,r2
80200e98:	1025883a 	mov	r18,r2
80200e9c:	2027883a 	mov	r19,r4
80200ea0:	9806d13a 	srli	r3,r19,4
80200ea4:	e0bff017 	ldw	r2,-64(fp)
80200ea8:	1885883a 	add	r2,r3,r2
80200eac:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80200eb0:	00800144 	movi	r2,5
80200eb4:	e0bff405 	stb	r2,-48(fp)
		sprintf(cDebugBuffer, "00%%..");
		debug(fp, cDebugBuffer);
#endif
	}

	int TimeStart, TimeElapsed = 0;
80200eb8:	e03ff615 	stw	zero,-40(fp)
80200ebc:	d0a03017 	ldw	r2,-32576(gp)

	TimeStart = alt_nticks();
80200ec0:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
80200ec4:	e0bff017 	ldw	r2,-64(fp)
80200ec8:	e0bff215 	stw	r2,-56(fp)
80200ecc:	00001f06 	br	80200f4c <bDdr2MemoryRandomReadTest+0x17c>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
80200ed0:	e0bff804 	addi	r2,fp,-32
80200ed4:	1009883a 	mov	r4,r2
80200ed8:	0200fa40 	call	80200fa4 <uliXorshift32>
80200edc:	1007883a 	mov	r3,r2
80200ee0:	e0bff217 	ldw	r2,-56(fp)
80200ee4:	10800017 	ldw	r2,0(r2)
80200ee8:	18800126 	beq	r3,r2,80200ef0 <bDdr2MemoryRandomReadTest+0x120>
			bSuccess = FALSE;
80200eec:	e03fef15 	stw	zero,-68(fp)
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
80200ef0:	e0bffa17 	ldw	r2,-24(fp)
80200ef4:	10800058 	cmpnei	r2,r2,1
80200ef8:	1000111e 	bne	r2,zero,80200f40 <bDdr2MemoryRandomReadTest+0x170>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
80200efc:	e0bff217 	ldw	r2,-56(fp)
80200f00:	e0fff317 	ldw	r3,-52(fp)
80200f04:	18800e2e 	bgeu	r3,r2,80200f40 <bDdr2MemoryRandomReadTest+0x170>
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
			debug(fp, cDebugBuffer);
#endif
			uliNextMilestone += uliByteLen / 20;
80200f08:	e0fff117 	ldw	r3,-60(fp)
80200f0c:	00b33374 	movhi	r2,52429
80200f10:	10b33344 	addi	r2,r2,-13107
80200f14:	1888383a 	mulxuu	r4,r3,r2
80200f18:	1885383a 	mul	r2,r3,r2
80200f1c:	1021883a 	mov	r16,r2
80200f20:	2023883a 	mov	r17,r4
80200f24:	8804d13a 	srli	r2,r17,4
80200f28:	e0fff317 	ldw	r3,-52(fp)
80200f2c:	1885883a 	add	r2,r3,r2
80200f30:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80200f34:	e0bff403 	ldbu	r2,-48(fp)
80200f38:	10800144 	addi	r2,r2,5
80200f3c:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
80200f40:	e0bff217 	ldw	r2,-56(fp)
80200f44:	10800104 	addi	r2,r2,4
80200f48:	e0bff215 	stw	r2,-56(fp)
80200f4c:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
80200f50:	e0bff517 	ldw	r2,-44(fp)
80200f54:	18bfde36 	bltu	r3,r2,80200ed0 <__reset+0xfa1e0ed0>
		sprintf(cDebugBuffer, "..100%%\n");
		debug(fp, cDebugBuffer);
#endif
	}

	if (bSuccess) {
80200f58:	e0bfef17 	ldw	r2,-68(fp)
80200f5c:	10000726 	beq	r2,zero,80200f7c <bDdr2MemoryRandomReadTest+0x1ac>
		if (bTime == TRUE) {
80200f60:	e0bffb17 	ldw	r2,-20(fp)
80200f64:	10800058 	cmpnei	r2,r2,1
80200f68:	1000041e 	bne	r2,zero,80200f7c <bDdr2MemoryRandomReadTest+0x1ac>
80200f6c:	d0e03017 	ldw	r3,-32576(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80200f70:	e0bff717 	ldw	r2,-36(fp)
80200f74:	1885c83a 	sub	r2,r3,r2
80200f78:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200f7c:	e0bfef17 	ldw	r2,-68(fp)
}
80200f80:	e6fffc04 	addi	sp,fp,-16
80200f84:	dfc00517 	ldw	ra,20(sp)
80200f88:	df000417 	ldw	fp,16(sp)
80200f8c:	dcc00317 	ldw	r19,12(sp)
80200f90:	dc800217 	ldw	r18,8(sp)
80200f94:	dc400117 	ldw	r17,4(sp)
80200f98:	dc000017 	ldw	r16,0(sp)
80200f9c:	dec00604 	addi	sp,sp,24
80200fa0:	f800283a 	ret

80200fa4 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval N√∫mero aleat√≥rio resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
80200fa4:	defffd04 	addi	sp,sp,-12
80200fa8:	df000215 	stw	fp,8(sp)
80200fac:	df000204 	addi	fp,sp,8
80200fb0:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
80200fb4:	e0bfff17 	ldw	r2,-4(fp)
80200fb8:	10800017 	ldw	r2,0(r2)
80200fbc:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
80200fc0:	e0bffe17 	ldw	r2,-8(fp)
80200fc4:	1004937a 	slli	r2,r2,13
80200fc8:	e0fffe17 	ldw	r3,-8(fp)
80200fcc:	1884f03a 	xor	r2,r3,r2
80200fd0:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
80200fd4:	e0bffe17 	ldw	r2,-8(fp)
80200fd8:	1004d47a 	srli	r2,r2,17
80200fdc:	e0fffe17 	ldw	r3,-8(fp)
80200fe0:	1884f03a 	xor	r2,r3,r2
80200fe4:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
80200fe8:	e0bffe17 	ldw	r2,-8(fp)
80200fec:	1004917a 	slli	r2,r2,5
80200ff0:	e0fffe17 	ldw	r3,-8(fp)
80200ff4:	1884f03a 	xor	r2,r3,r2
80200ff8:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
80200ffc:	e0bfff17 	ldw	r2,-4(fp)
80201000:	e0fffe17 	ldw	r3,-8(fp)
80201004:	10c00015 	stw	r3,0(r2)

	return uliX;
80201008:	e0bffe17 	ldw	r2,-8(fp)
}
8020100c:	e037883a 	mov	sp,fp
80201010:	df000017 	ldw	fp,0(sp)
80201014:	dec00104 	addi	sp,sp,4
80201018:	f800283a 	ret

8020101c <bIdmaInitM1Dma>:
alt_msgdma_dev *pxDmaM1Dev = NULL;
alt_msgdma_dev *pxDmaM2Dev = NULL;
//! [data memory public global variables]

//! [public functions]
bool bIdmaInitM1Dma(void) {
8020101c:	defffb04 	addi	sp,sp,-20
80201020:	dfc00415 	stw	ra,16(sp)
80201024:	df000315 	stw	fp,12(sp)
80201028:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
8020102c:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
80201030:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
80201034:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) IDMA_DMA_M1_NAME);
80201038:	01200874 	movhi	r4,32801
8020103c:	21025d04 	addi	r4,r4,2420
80201040:	020f0200 	call	8020f020 <alt_msgdma_open>
80201044:	d0a01615 	stw	r2,-32680(gp)

	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
80201048:	d0a01617 	ldw	r2,-32680(gp)
8020104c:	10001a26 	beq	r2,zero,802010b8 <bIdmaInitM1Dma+0x9c>
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80201050:	d0a01617 	ldw	r2,-32680(gp)
80201054:	10800317 	ldw	r2,12(r2)
80201058:	10800104 	addi	r2,r2,4
8020105c:	00c00084 	movi	r3,2
80201060:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201064:	00000b06 	br	80201094 <bIdmaInitM1Dma+0x78>
			usleep(1);
80201068:	01000044 	movi	r4,1
8020106c:	020af580 	call	8020af58 <usleep>
			usiCounter++;
80201070:	e0bfff0b 	ldhu	r2,-4(fp)
80201074:	10800044 	addi	r2,r2,1
80201078:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
8020107c:	e0bfff0b 	ldhu	r2,-4(fp)
80201080:	1084e230 	cmpltui	r2,r2,5000
80201084:	1000031e 	bne	r2,zero,80201094 <bIdmaInitM1Dma+0x78>
				bFailDispatcher = TRUE;
80201088:	00800044 	movi	r2,1
8020108c:	e0bffe15 	stw	r2,-8(fp)
				break;
80201090:	00000506 	br	802010a8 <bIdmaInitM1Dma+0x8c>
	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201094:	d0a01617 	ldw	r2,-32680(gp)
80201098:	10800317 	ldw	r2,12(r2)
8020109c:	10800037 	ldwio	r2,0(r2)
802010a0:	1080100c 	andi	r2,r2,64
802010a4:	103ff01e 	bne	r2,zero,80201068 <__reset+0xfa1e1068>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
802010a8:	e0bffe17 	ldw	r2,-8(fp)
802010ac:	1000021e 	bne	r2,zero,802010b8 <bIdmaInitM1Dma+0x9c>
			bStatus = TRUE;
802010b0:	00800044 	movi	r2,1
802010b4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802010b8:	e0bffd17 	ldw	r2,-12(fp)
}
802010bc:	e037883a 	mov	sp,fp
802010c0:	dfc00117 	ldw	ra,4(sp)
802010c4:	df000017 	ldw	fp,0(sp)
802010c8:	dec00204 	addi	sp,sp,8
802010cc:	f800283a 	ret

802010d0 <bIdmaInitM2Dma>:

bool bIdmaInitM2Dma(void) {
802010d0:	defffb04 	addi	sp,sp,-20
802010d4:	dfc00415 	stw	ra,16(sp)
802010d8:	df000315 	stw	fp,12(sp)
802010dc:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
802010e0:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
802010e4:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
802010e8:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) IDMA_DMA_M2_NAME);
802010ec:	01200874 	movhi	r4,32801
802010f0:	21026204 	addi	r4,r4,2440
802010f4:	020f0200 	call	8020f020 <alt_msgdma_open>
802010f8:	d0a01715 	stw	r2,-32676(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
802010fc:	d0a01717 	ldw	r2,-32676(gp)
80201100:	1000021e 	bne	r2,zero,8020110c <bIdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
80201104:	e03ffd15 	stw	zero,-12(fp)
80201108:	00001a06 	br	80201174 <bIdmaInitM2Dma+0xa4>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8020110c:	d0a01717 	ldw	r2,-32676(gp)
80201110:	10800317 	ldw	r2,12(r2)
80201114:	10800104 	addi	r2,r2,4
80201118:	00c00084 	movi	r3,2
8020111c:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201120:	00000b06 	br	80201150 <bIdmaInitM2Dma+0x80>
			usleep(1);
80201124:	01000044 	movi	r4,1
80201128:	020af580 	call	8020af58 <usleep>
			usiCounter++;
8020112c:	e0bfff0b 	ldhu	r2,-4(fp)
80201130:	10800044 	addi	r2,r2,1
80201134:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
80201138:	e0bfff0b 	ldhu	r2,-4(fp)
8020113c:	1084e230 	cmpltui	r2,r2,5000
80201140:	1000031e 	bne	r2,zero,80201150 <bIdmaInitM2Dma+0x80>
				bFailDispatcher = TRUE;
80201144:	00800044 	movi	r2,1
80201148:	e0bffe15 	stw	r2,-8(fp)
				break;
8020114c:	00000506 	br	80201164 <bIdmaInitM2Dma+0x94>
		bStatus = FALSE;
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201150:	d0a01717 	ldw	r2,-32676(gp)
80201154:	10800317 	ldw	r2,12(r2)
80201158:	10800037 	ldwio	r2,0(r2)
8020115c:	1080100c 	andi	r2,r2,64
80201160:	103ff01e 	bne	r2,zero,80201124 <__reset+0xfa1e1124>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
80201164:	e0bffe17 	ldw	r2,-8(fp)
80201168:	1000021e 	bne	r2,zero,80201174 <bIdmaInitM2Dma+0xa4>
			bStatus = TRUE;
8020116c:	00800044 	movi	r2,1
80201170:	e0bffd15 	stw	r2,-12(fp)
	}
	return bStatus;
80201174:	e0bffd17 	ldw	r2,-12(fp)
}
80201178:	e037883a 	mov	sp,fp
8020117c:	dfc00117 	ldw	ra,4(sp)
80201180:	df000017 	ldw	fp,0(sp)
80201184:	dec00204 	addi	sp,sp,8
80201188:	f800283a 	ret

8020118c <bIdmaDmaM1Transfer>:

bool bIdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucChBufferId) {
8020118c:	deffea04 	addi	sp,sp,-88
80201190:	dfc01515 	stw	ra,84(sp)
80201194:	df001415 	stw	fp,80(sp)
80201198:	dc001315 	stw	r16,76(sp)
8020119c:	df001404 	addi	fp,sp,80
802011a0:	e13ffc15 	stw	r4,-16(fp)
802011a4:	2807883a 	mov	r3,r5
802011a8:	3005883a 	mov	r2,r6
802011ac:	e0fffd0d 	sth	r3,-12(fp)
802011b0:	e0bffe05 	stb	r2,-8(fp)
802011b4:	defff004 	addi	sp,sp,-64
802011b8:	d8800904 	addi	r2,sp,36
802011bc:	108007c4 	addi	r2,r2,31
802011c0:	1004d17a 	srli	r2,r2,5
802011c4:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802011c8:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliDestAddrHigh = 0;
802011cc:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliSrcAddrLow = 0;
802011d0:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliSrcAddrHigh = 0;
802011d4:	e03ffa15 	stw	zero,-24(fp)

	alt_u32 uliControlBits = 0x00000000;
802011d8:	e03ffb15 	stw	zero,-20(fp)
	bool bChannelFlag;

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802011dc:	00800044 	movi	r2,1
802011e0:	e0bff815 	stw	r2,-32(fp)
	bStatus = FALSE;
802011e4:	e03ff515 	stw	zero,-44(fp)
	switch (ucChBufferId) {
802011e8:	e0bffe03 	ldbu	r2,-8(fp)
802011ec:	10c00228 	cmpgeui	r3,r2,8
802011f0:	1800351e 	bne	r3,zero,802012c8 <bIdmaDmaM1Transfer+0x13c>
802011f4:	100690ba 	slli	r3,r2,2
802011f8:	00a00834 	movhi	r2,32800
802011fc:	10848304 	addi	r2,r2,4620
80201200:	1885883a 	add	r2,r3,r2
80201204:	10800017 	ldw	r2,0(r2)
80201208:	1000683a 	jmp	r2
8020120c:	8020122c 	andhi	zero,r16,32840
80201210:	8020123c 	xorhi	zero,r16,32840
80201214:	80201250 	cmplti	zero,r16,-32695
80201218:	80201264 	muli	zero,r16,-32695
8020121c:	80201278 	rdprs	zero,r16,-32695
80201220:	8020128c 	andi	zero,r16,32842
80201224:	802012a0 	cmpeqi	zero,r16,-32694
80201228:	802012b4 	orhi	zero,r16,32842
	case eIdmaCh1Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_LOW;
8020122c:	e03ff615 	stw	zero,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_HIGH;
80201230:	00800044 	movi	r2,1
80201234:	e0bff715 	stw	r2,-36(fp)
		break;
80201238:	00002506 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh2Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_LOW;
8020123c:	00800074 	movhi	r2,1
80201240:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_HIGH;
80201244:	00800044 	movi	r2,1
80201248:	e0bff715 	stw	r2,-36(fp)
		break;
8020124c:	00002006 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh3Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_LOW;
80201250:	008000b4 	movhi	r2,2
80201254:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_HIGH;
80201258:	00800044 	movi	r2,1
8020125c:	e0bff715 	stw	r2,-36(fp)
		break;
80201260:	00001b06 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh4Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_LOW;
80201264:	008000f4 	movhi	r2,3
80201268:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_HIGH;
8020126c:	00800044 	movi	r2,1
80201270:	e0bff715 	stw	r2,-36(fp)
		break;
80201274:	00001606 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh5Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_LOW;
80201278:	00800134 	movhi	r2,4
8020127c:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_HIGH;
80201280:	00800044 	movi	r2,1
80201284:	e0bff715 	stw	r2,-36(fp)
		break;
80201288:	00001106 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh6Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_LOW;
8020128c:	00800174 	movhi	r2,5
80201290:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_HIGH;
80201294:	00800044 	movi	r2,1
80201298:	e0bff715 	stw	r2,-36(fp)
		break;
8020129c:	00000c06 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh7Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_LOW;
802012a0:	008001b4 	movhi	r2,6
802012a4:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_HIGH;
802012a8:	00800044 	movi	r2,1
802012ac:	e0bff715 	stw	r2,-36(fp)
		break;
802012b0:	00000706 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh8Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_LOW;
802012b4:	008001f4 	movhi	r2,7
802012b8:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_HIGH;
802012bc:	00800044 	movi	r2,1
802012c0:	e0bff715 	stw	r2,-36(fp)
		break;
802012c4:	00000206 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	default:
		bChannelFlag = FALSE;
802012c8:	e03ff815 	stw	zero,-32(fp)
		break;
802012cc:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) IDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802012d0:	e0bffc17 	ldw	r2,-16(fp)
802012d4:	e0bff915 	stw	r2,-28(fp)
	uliSrcAddrHigh = (alt_u32) IDMA_M1_BASE_ADDR_HIGH;
802012d8:	e03ffa15 	stw	zero,-24(fp)

	if (bChannelFlag) {
802012dc:	e0bff817 	ldw	r2,-32(fp)
802012e0:	10002a26 	beq	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>

		if (pxDmaM1Dev != NULL) {
802012e4:	d0a01617 	ldw	r2,-32680(gp)
802012e8:	10002826 	beq	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
802012ec:	00000206 	br	802012f8 <bIdmaDmaM1Transfer+0x16c>
				alt_busy_sleep(1); /* delay 1us */
802012f0:	01000044 	movi	r4,1
802012f4:	02098340 	call	80209834 <alt_busy_sleep>

	if (bChannelFlag) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
802012f8:	d0a01617 	ldw	r2,-32680(gp)
802012fc:	10800317 	ldw	r2,12(r2)
80201300:	10800037 	ldwio	r2,0(r2)
80201304:	1080010c 	andi	r2,r2,4
80201308:	103ff91e 	bne	r2,zero,802012f0 <__reset+0xfa1e12f0>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
8020130c:	d2201617 	ldw	r8,-32680(gp)
80201310:	e1bff917 	ldw	r6,-28(fp)
80201314:	e1fff617 	ldw	r7,-40(fp)
80201318:	e0bffd0b 	ldhu	r2,-12(fp)
8020131c:	e0fffa17 	ldw	r3,-24(fp)
80201320:	e13ff717 	ldw	r4,-36(fp)
80201324:	01400044 	movi	r5,1
80201328:	d9400815 	stw	r5,32(sp)
8020132c:	01400044 	movi	r5,1
80201330:	d9400715 	stw	r5,28(sp)
80201334:	01400044 	movi	r5,1
80201338:	d9400615 	stw	r5,24(sp)
8020133c:	01400044 	movi	r5,1
80201340:	d9400515 	stw	r5,20(sp)
80201344:	01400044 	movi	r5,1
80201348:	d9400415 	stw	r5,16(sp)
8020134c:	d9000315 	stw	r4,12(sp)
80201350:	d8c00215 	stw	r3,8(sp)
80201354:	e0fffb17 	ldw	r3,-20(fp)
80201358:	d8c00115 	stw	r3,4(sp)
8020135c:	d8800015 	stw	r2,0(sp)
80201360:	800b883a 	mov	r5,r16
80201364:	4009883a 	mov	r4,r8
80201368:	02063d40 	call	802063d4 <iMsgdmaConstructExtendedMmToMmDescriptor>
8020136c:	1000071e 	bne	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>
					&xDmaExtendedDescriptor, (alt_u32 *) uliSrcAddrLow, (alt_u32 *) uliDestAddrLow,
					usiTransferSizeInBytes, uliControlBits,	(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80201370:	d0a01617 	ldw	r2,-32680(gp)
80201374:	800b883a 	mov	r5,r16
80201378:	1009883a 	mov	r4,r2
8020137c:	020648c0 	call	8020648c <iMsgdmaExtendedDescriptorAsyncTransfer>
80201380:	1000021e 	bne	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>
					bStatus = TRUE;
80201384:	00800044 	movi	r2,1
80201388:	e0bff515 	stw	r2,-44(fp)
				}
			}
		}
	}
	return bStatus;
8020138c:	e0bff517 	ldw	r2,-44(fp)
}
80201390:	e6ffff04 	addi	sp,fp,-4
80201394:	dfc00217 	ldw	ra,8(sp)
80201398:	df000117 	ldw	fp,4(sp)
8020139c:	dc000017 	ldw	r16,0(sp)
802013a0:	dec00304 	addi	sp,sp,12
802013a4:	f800283a 	ret

802013a8 <bIdmaDmaM2Transfer>:

bool bIdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucChBufferId) {
802013a8:	deffea04 	addi	sp,sp,-88
802013ac:	dfc01515 	stw	ra,84(sp)
802013b0:	df001415 	stw	fp,80(sp)
802013b4:	dc001315 	stw	r16,76(sp)
802013b8:	df001404 	addi	fp,sp,80
802013bc:	e13ffc15 	stw	r4,-16(fp)
802013c0:	2807883a 	mov	r3,r5
802013c4:	3005883a 	mov	r2,r6
802013c8:	e0fffd0d 	sth	r3,-12(fp)
802013cc:	e0bffe05 	stb	r2,-8(fp)
802013d0:	defff004 	addi	sp,sp,-64
802013d4:	d8800904 	addi	r2,sp,36
802013d8:	108007c4 	addi	r2,r2,31
802013dc:	1004d17a 	srli	r2,r2,5
802013e0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802013e4:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliDestAddrHigh = 0;
802013e8:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliSrcAddrLow = 0;
802013ec:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliSrcAddrHigh = 0;
802013f0:	e03ffa15 	stw	zero,-24(fp)

	alt_u32 uliControlBits = 0x00000000;
802013f4:	e03ffb15 	stw	zero,-20(fp)
	bool bChannelFlag;


	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802013f8:	00800044 	movi	r2,1
802013fc:	e0bff815 	stw	r2,-32(fp)
	bStatus = FALSE;
80201400:	e03ff515 	stw	zero,-44(fp)
	switch (ucChBufferId) {
80201404:	e0bffe03 	ldbu	r2,-8(fp)
80201408:	10c00228 	cmpgeui	r3,r2,8
8020140c:	1800351e 	bne	r3,zero,802014e4 <bIdmaDmaM2Transfer+0x13c>
80201410:	100690ba 	slli	r3,r2,2
80201414:	00a00834 	movhi	r2,32800
80201418:	10850a04 	addi	r2,r2,5160
8020141c:	1885883a 	add	r2,r3,r2
80201420:	10800017 	ldw	r2,0(r2)
80201424:	1000683a 	jmp	r2
80201428:	80201448 	cmpgei	zero,r16,-32687
8020142c:	80201458 	cmpnei	zero,r16,-32687
80201430:	8020146c 	andhi	zero,r16,32849
80201434:	80201480 	call	88020148 <__reset+0x2000148>
80201438:	80201494 	ori	zero,r16,32850
8020143c:	802014a8 	cmpgeui	zero,r16,32850
80201440:	802014bc 	xorhi	zero,r16,32850
80201444:	802014d0 	cmplti	zero,r16,-32685
	case eIdmaCh1Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_LOW;
80201448:	e03ff615 	stw	zero,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_HIGH;
8020144c:	00800044 	movi	r2,1
80201450:	e0bff715 	stw	r2,-36(fp)
		break;
80201454:	00002506 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh2Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_LOW;
80201458:	00800074 	movhi	r2,1
8020145c:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_HIGH;
80201460:	00800044 	movi	r2,1
80201464:	e0bff715 	stw	r2,-36(fp)
		break;
80201468:	00002006 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh3Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_LOW;
8020146c:	008000b4 	movhi	r2,2
80201470:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_HIGH;
80201474:	00800044 	movi	r2,1
80201478:	e0bff715 	stw	r2,-36(fp)
		break;
8020147c:	00001b06 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh4Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_LOW;
80201480:	008000f4 	movhi	r2,3
80201484:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_HIGH;
80201488:	00800044 	movi	r2,1
8020148c:	e0bff715 	stw	r2,-36(fp)
		break;
80201490:	00001606 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh5Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_LOW;
80201494:	00800134 	movhi	r2,4
80201498:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_HIGH;
8020149c:	00800044 	movi	r2,1
802014a0:	e0bff715 	stw	r2,-36(fp)
		break;
802014a4:	00001106 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh6Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_LOW;
802014a8:	00800174 	movhi	r2,5
802014ac:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_HIGH;
802014b0:	00800044 	movi	r2,1
802014b4:	e0bff715 	stw	r2,-36(fp)
		break;
802014b8:	00000c06 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh7Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_LOW;
802014bc:	008001b4 	movhi	r2,6
802014c0:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_HIGH;
802014c4:	00800044 	movi	r2,1
802014c8:	e0bff715 	stw	r2,-36(fp)
		break;
802014cc:	00000706 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh8Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_LOW;
802014d0:	008001f4 	movhi	r2,7
802014d4:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_HIGH;
802014d8:	00800044 	movi	r2,1
802014dc:	e0bff715 	stw	r2,-36(fp)
		break;
802014e0:	00000206 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	default:
		bChannelFlag = FALSE;
802014e4:	e03ff815 	stw	zero,-32(fp)
		break;
802014e8:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) IDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802014ec:	e0fffc17 	ldw	r3,-16(fp)
802014f0:	00a00034 	movhi	r2,32768
802014f4:	1885883a 	add	r2,r3,r2
802014f8:	e0bff915 	stw	r2,-28(fp)
	uliSrcAddrHigh = (alt_u32) IDMA_M2_BASE_ADDR_HIGH;
802014fc:	e03ffa15 	stw	zero,-24(fp)

	if (bChannelFlag) {
80201500:	e0bff817 	ldw	r2,-32(fp)
80201504:	10002a26 	beq	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>
		if (pxDmaM2Dev != NULL) {
80201508:	d0a01717 	ldw	r2,-32676(gp)
8020150c:	10002826 	beq	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80201510:	00000206 	br	8020151c <bIdmaDmaM2Transfer+0x174>
				alt_busy_sleep(1); /* delay 1us */
80201514:	01000044 	movi	r4,1
80201518:	02098340 	call	80209834 <alt_busy_sleep>
	uliSrcAddrHigh = (alt_u32) IDMA_M2_BASE_ADDR_HIGH;

	if (bChannelFlag) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
8020151c:	d0a01717 	ldw	r2,-32676(gp)
80201520:	10800317 	ldw	r2,12(r2)
80201524:	10800037 	ldwio	r2,0(r2)
80201528:	1080010c 	andi	r2,r2,4
8020152c:	103ff91e 	bne	r2,zero,80201514 <__reset+0xfa1e1514>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
80201530:	d2201717 	ldw	r8,-32676(gp)
80201534:	e1bff917 	ldw	r6,-28(fp)
80201538:	e1fff617 	ldw	r7,-40(fp)
8020153c:	e0bffd0b 	ldhu	r2,-12(fp)
80201540:	e0fffa17 	ldw	r3,-24(fp)
80201544:	e13ff717 	ldw	r4,-36(fp)
80201548:	01400044 	movi	r5,1
8020154c:	d9400815 	stw	r5,32(sp)
80201550:	01400044 	movi	r5,1
80201554:	d9400715 	stw	r5,28(sp)
80201558:	01400044 	movi	r5,1
8020155c:	d9400615 	stw	r5,24(sp)
80201560:	01400044 	movi	r5,1
80201564:	d9400515 	stw	r5,20(sp)
80201568:	01400044 	movi	r5,1
8020156c:	d9400415 	stw	r5,16(sp)
80201570:	d9000315 	stw	r4,12(sp)
80201574:	d8c00215 	stw	r3,8(sp)
80201578:	e0fffb17 	ldw	r3,-20(fp)
8020157c:	d8c00115 	stw	r3,4(sp)
80201580:	d8800015 	stw	r2,0(sp)
80201584:	800b883a 	mov	r5,r16
80201588:	4009883a 	mov	r4,r8
8020158c:	02063d40 	call	802063d4 <iMsgdmaConstructExtendedMmToMmDescriptor>
80201590:	1000071e 	bne	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>
					&xDmaExtendedDescriptor, (alt_u32 *) uliSrcAddrLow, (alt_u32 *) uliDestAddrLow,
					usiTransferSizeInBytes, uliControlBits, (alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80201594:	d0a01717 	ldw	r2,-32676(gp)
80201598:	800b883a 	mov	r5,r16
8020159c:	1009883a 	mov	r4,r2
802015a0:	02064c80 	call	802064c8 <iMsgdmaExtendedDescriptorSyncTransfer>
802015a4:	1000021e 	bne	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
802015a8:	00800044 	movi	r2,1
802015ac:	e0bff515 	stw	r2,-44(fp)
				}
			}
		}
	}
	return bStatus;
802015b0:	e0bff517 	ldw	r2,-44(fp)
}
802015b4:	e6ffff04 	addi	sp,fp,-4
802015b8:	dfc00217 	ldw	ra,8(sp)
802015bc:	df000117 	ldw	fp,4(sp)
802015c0:	dc000017 	ldw	r16,0(sp)
802015c4:	dec00304 	addi	sp,sp,12
802015c8:	f800283a 	ret

802015cc <bEnableIsoDrivers>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bEnableIsoDrivers(void)
{
802015cc:	defffe04 	addi	sp,sp,-8
802015d0:	dfc00115 	stw	ra,4(sp)
802015d4:	df000015 	stw	fp,0(sp)
802015d8:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_EN_ISO_DRIVERS_MSK);
802015dc:	01400204 	movi	r5,8
802015e0:	01000044 	movi	r4,1
802015e4:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
802015e8:	00800044 	movi	r2,1
}
802015ec:	e037883a 	mov	sp,fp
802015f0:	dfc00117 	ldw	ra,4(sp)
802015f4:	df000017 	ldw	fp,0(sp)
802015f8:	dec00204 	addi	sp,sp,8
802015fc:	f800283a 	ret

80201600 <bDisableIsoDrivers>:

bool bDisableIsoDrivers(void)
{
80201600:	defffe04 	addi	sp,sp,-8
80201604:	dfc00115 	stw	ra,4(sp)
80201608:	df000015 	stw	fp,0(sp)
8020160c:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_EN_ISO_DRIVERS_MSK);
80201610:	01400204 	movi	r5,8
80201614:	0009883a 	mov	r4,zero
80201618:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
8020161c:	00800044 	movi	r2,1
}
80201620:	e037883a 	mov	sp,fp
80201624:	dfc00117 	ldw	ra,4(sp)
80201628:	df000017 	ldw	fp,0(sp)
8020162c:	dec00204 	addi	sp,sp,8
80201630:	f800283a 	ret

80201634 <bEnableLvdsBoard>:

bool bEnableLvdsBoard(void)
{
80201634:	defffe04 	addi	sp,sp,-8
80201638:	dfc00115 	stw	ra,4(sp)
8020163c:	df000015 	stw	fp,0(sp)
80201640:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PWDN_MSK);
80201644:	01400104 	movi	r5,4
80201648:	01000044 	movi	r4,1
8020164c:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
80201650:	00800044 	movi	r2,1
}
80201654:	e037883a 	mov	sp,fp
80201658:	dfc00117 	ldw	ra,4(sp)
8020165c:	df000017 	ldw	fp,0(sp)
80201660:	dec00204 	addi	sp,sp,8
80201664:	f800283a 	ret

80201668 <bDisableLvdsBoard>:

bool bDisableLvdsBoard(void)
{
80201668:	defffe04 	addi	sp,sp,-8
8020166c:	dfc00115 	stw	ra,4(sp)
80201670:	df000015 	stw	fp,0(sp)
80201674:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PWDN_MSK);
80201678:	01400104 	movi	r5,4
8020167c:	0009883a 	mov	r4,zero
80201680:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
80201684:	00800044 	movi	r2,1
}
80201688:	e037883a 	mov	sp,fp
8020168c:	dfc00117 	ldw	ra,4(sp)
80201690:	df000017 	ldw	fp,0(sp)
80201694:	dec00204 	addi	sp,sp,8
80201698:	f800283a 	ret

8020169c <bSetPreEmphasys>:

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
8020169c:	defffd04 	addi	sp,sp,-12
802016a0:	dfc00215 	stw	ra,8(sp)
802016a4:	df000115 	stw	fp,4(sp)
802016a8:	df000104 	addi	fp,sp,4
802016ac:	2005883a 	mov	r2,r4
802016b0:	e0bfff05 	stb	r2,-4(fp)
  switch (ucPemLevel) {
802016b4:	e0bfff03 	ldbu	r2,-4(fp)
802016b8:	10c00060 	cmpeqi	r3,r2,1
802016bc:	18000d1e 	bne	r3,zero,802016f4 <bSetPreEmphasys+0x58>
802016c0:	10c00088 	cmpgei	r3,r2,2
802016c4:	1800021e 	bne	r3,zero,802016d0 <bSetPreEmphasys+0x34>
802016c8:	10000626 	beq	r2,zero,802016e4 <bSetPreEmphasys+0x48>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
802016cc:	00001b06 	br	8020173c <bSetPreEmphasys+0xa0>
  return  TRUE;
}

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
802016d0:	10c000a0 	cmpeqi	r3,r2,2
802016d4:	18000e1e 	bne	r3,zero,80201710 <bSetPreEmphasys+0x74>
802016d8:	108000e0 	cmpeqi	r2,r2,3
802016dc:	1000131e 	bne	r2,zero,8020172c <bSetPreEmphasys+0x90>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
802016e0:	00001606 	br	8020173c <bSetPreEmphasys+0xa0>

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
    case LVDS_PEM_OFF:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
802016e4:	014000c4 	movi	r5,3
802016e8:	0009883a 	mov	r4,zero
802016ec:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
802016f0:	00001206 	br	8020173c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_LO:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK);
802016f4:	01400084 	movi	r5,2
802016f8:	0009883a 	mov	r4,zero
802016fc:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM0_MSK);
80201700:	01400044 	movi	r5,1
80201704:	01000044 	movi	r4,1
80201708:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
8020170c:	00000b06 	br	8020173c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_MID:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM0_MSK);
80201710:	01400044 	movi	r5,1
80201714:	0009883a 	mov	r4,zero
80201718:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM1_MSK);
8020171c:	01400084 	movi	r5,2
80201720:	01000044 	movi	r4,1
80201724:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
80201728:	00000406 	br	8020173c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
8020172c:	014000c4 	movi	r5,3
80201730:	01000044 	movi	r4,1
80201734:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
80201738:	0001883a 	nop
    default:
      break;
  }
  return TRUE;
8020173c:	00800044 	movi	r2,1
}
80201740:	e037883a 	mov	sp,fp
80201744:	dfc00117 	ldw	ra,4(sp)
80201748:	df000017 	ldw	fp,0(sp)
8020174c:	dec00204 	addi	sp,sp,8
80201750:	f800283a 	ret

80201754 <bCtrlIoLvdsDrive>:
 * @param [in] ulliMask   -> mascara de i/o¥s a serem alterados
 *
 * @retval TRUE -> sucesso
 */
static bool bCtrlIoLvdsDrive(bool bOnOff, alt_u8 ucMask)
{
80201754:	defffd04 	addi	sp,sp,-12
80201758:	df000215 	stw	fp,8(sp)
8020175c:	df000204 	addi	fp,sp,8
80201760:	e13ffe15 	stw	r4,-8(fp)
80201764:	2805883a 	mov	r2,r5
80201768:	e0bfff05 	stb	r2,-4(fp)
  if (bOnOff == LVDS_IO_OFF) {
8020176c:	e0bffe17 	ldw	r2,-8(fp)
80201770:	1000071e 	bne	r2,zero,80201790 <bCtrlIoLvdsDrive+0x3c>
	 ucIoValue &= (~ucMask);
80201774:	e0bfff03 	ldbu	r2,-4(fp)
80201778:	0084303a 	nor	r2,zero,r2
8020177c:	1007883a 	mov	r3,r2
80201780:	d0a00003 	ldbu	r2,-32768(gp)
80201784:	1884703a 	and	r2,r3,r2
80201788:	d0a00005 	stb	r2,-32768(gp)
8020178c:	00000406 	br	802017a0 <bCtrlIoLvdsDrive+0x4c>
  }
  else {
	 ucIoValue |= ucMask;
80201790:	d0e00003 	ldbu	r3,-32768(gp)
80201794:	e0bfff03 	ldbu	r2,-4(fp)
80201798:	1884b03a 	or	r2,r3,r2
8020179c:	d0a00005 	stb	r2,-32768(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LVDS_CTRL_IO_LVDS_ADDR_BASE, ucIoValue);
802017a0:	d0a00003 	ldbu	r2,-32768(gp)
802017a4:	10c03fcc 	andi	r3,r2,255
802017a8:	00a08034 	movhi	r2,33280
802017ac:	10822c04 	addi	r2,r2,2224
802017b0:	10c00035 	stwio	r3,0(r2)
  return TRUE;
802017b4:	00800044 	movi	r2,1
}
802017b8:	e037883a 	mov	sp,fp
802017bc:	df000017 	ldw	fp,0(sp)
802017c0:	dec00104 	addi	sp,sp,4
802017c4:	f800283a 	ret

802017c8 <bDatbGetBuffersStatus>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDatbGetBuffersStatus(TDatbChannel *pxDatbCh){
802017c8:	deffef04 	addi	sp,sp,-68
802017cc:	df001015 	stw	fp,64(sp)
802017d0:	df001004 	addi	fp,sp,64
802017d4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802017d8:	e03ff015 	stw	zero,-64(fp)
	volatile alt_u32 uliReg = 0;
802017dc:	e03ffd15 	stw	zero,-12(fp)

	if (pxDatbCh != NULL) {
802017e0:	e0bfff17 	ldw	r2,-4(fp)
802017e4:	10004826 	beq	r2,zero,80201908 <bDatbGetBuffersStatus+0x140>
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));
802017e8:	e0bfff17 	ldw	r2,-4(fp)
802017ec:	10800017 	ldw	r2,0(r2)
802017f0:	e0bff115 	stw	r2,-60(fp)
802017f4:	00800084 	movi	r2,2
802017f8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDatbReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802017fc:	e0bffc17 	ldw	r2,-16(fp)
80201800:	1085883a 	add	r2,r2,r2
80201804:	1085883a 	add	r2,r2,r2
80201808:	1007883a 	mov	r3,r2
8020180c:	e0bff117 	ldw	r2,-60(fp)
80201810:	10c5883a 	add	r2,r2,r3
80201814:	10800017 	ldw	r2,0(r2)
80201818:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
8020181c:	e0bffe17 	ldw	r2,-8(fp)
bool bDatbGetBuffersStatus(TDatbChannel *pxDatbCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));
80201820:	e0bffd15 	stw	r2,-12(fp)

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
80201824:	e0bffd17 	ldw	r2,-12(fp)
80201828:	e0bff215 	stw	r2,-56(fp)
8020182c:	008000b4 	movhi	r2,2
80201830:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDatbGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80201834:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80201838:	e0fff217 	ldw	r3,-56(fp)
8020183c:	e0bffa17 	ldw	r2,-24(fp)
80201840:	1884703a 	and	r2,r3,r2
80201844:	10000326 	beq	r2,zero,80201854 <bDatbGetBuffersStatus+0x8c>
		bFlag = TRUE;
80201848:	00800044 	movi	r2,1
8020184c:	e0bffb15 	stw	r2,-20(fp)
80201850:	00000106 	br	80201858 <bDatbGetBuffersStatus+0x90>
	} else {
		bFlag = FALSE;
80201854:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80201858:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
8020185c:	e0bfff17 	ldw	r2,-4(fp)
80201860:	10c00115 	stw	r3,4(r2)
		pxDatbCh->xBufferStatus.bDataBufferEmpty = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_EMPTY_MSK));
80201864:	e0bffd17 	ldw	r2,-12(fp)
80201868:	e0bff315 	stw	r2,-52(fp)
8020186c:	00800074 	movhi	r2,1
80201870:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDatbGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80201874:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80201878:	e0fff317 	ldw	r3,-52(fp)
8020187c:	e0bff817 	ldw	r2,-32(fp)
80201880:	1884703a 	and	r2,r3,r2
80201884:	10000326 	beq	r2,zero,80201894 <bDatbGetBuffersStatus+0xcc>
		bFlag = TRUE;
80201888:	00800044 	movi	r2,1
8020188c:	e0bff915 	stw	r2,-28(fp)
80201890:	00000106 	br	80201898 <bDatbGetBuffersStatus+0xd0>
	} else {
		bFlag = FALSE;
80201894:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80201898:	e0fff917 	ldw	r3,-28(fp)

	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
		pxDatbCh->xBufferStatus.bDataBufferEmpty = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_EMPTY_MSK));
8020189c:	e0bfff17 	ldw	r2,-4(fp)
802018a0:	10c00215 	stw	r3,8(r2)
		pxDatbCh->xBufferStatus.uiDataBufferUsed = (alt_u16)(uliDatbGetRegField(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_USED_MSK), 0));
802018a4:	e0bffd17 	ldw	r2,-12(fp)
802018a8:	e0bff415 	stw	r2,-48(fp)
802018ac:	00bfffd4 	movui	r2,65535
802018b0:	e0bff515 	stw	r2,-44(fp)
802018b4:	e03ff605 	stb	zero,-40(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDatbGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
802018b8:	e03ff715 	stw	zero,-36(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
802018bc:	e0fff417 	ldw	r3,-48(fp)
802018c0:	e0bff517 	ldw	r2,-44(fp)
802018c4:	1886703a 	and	r3,r3,r2
802018c8:	e0bff603 	ldbu	r2,-40(fp)
802018cc:	1884d83a 	srl	r2,r3,r2
802018d0:	e0bff715 	stw	r2,-36(fp)

	return uliFieldValue;
802018d4:	e0bff717 	ldw	r2,-36(fp)
	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
		pxDatbCh->xBufferStatus.bDataBufferEmpty = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_EMPTY_MSK));
		pxDatbCh->xBufferStatus.uiDataBufferUsed = (alt_u16)(uliDatbGetRegField(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_USED_MSK), 0));
802018d8:	1007883a 	mov	r3,r2
802018dc:	e0bfff17 	ldw	r2,-4(fp)
802018e0:	10c0030d 	sth	r3,12(r2)
		pxDatbCh->xBufferStatus.uiDataBufferFree = cuiDataBufferSize - pxDatbCh->xBufferStatus.uiDataBufferUsed;
802018e4:	0007883a 	mov	r3,zero
802018e8:	e0bfff17 	ldw	r2,-4(fp)
802018ec:	1080030b 	ldhu	r2,12(r2)
802018f0:	1885c83a 	sub	r2,r3,r2
802018f4:	1007883a 	mov	r3,r2
802018f8:	e0bfff17 	ldw	r2,-4(fp)
802018fc:	10c0038d 	sth	r3,14(r2)

		bStatus = TRUE;
80201900:	00800044 	movi	r2,1
80201904:	e0bff015 	stw	r2,-64(fp)
	}

	return (bStatus);
80201908:	e0bff017 	ldw	r2,-64(fp)
}
8020190c:	e037883a 	mov	sp,fp
80201910:	df000017 	ldw	fp,0(sp)
80201914:	dec00104 	addi	sp,sp,4
80201918:	f800283a 	ret

8020191c <bDatbInitCh>:

bool bDatbInitCh(TDatbChannel *pxDatbCh, alt_u8 ucDcomCh){
8020191c:	defff904 	addi	sp,sp,-28
80201920:	dfc00615 	stw	ra,24(sp)
80201924:	df000515 	stw	fp,20(sp)
80201928:	df000504 	addi	fp,sp,20
8020192c:	e13ffe15 	stw	r4,-8(fp)
80201930:	2805883a 	mov	r2,r5
80201934:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80201938:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
8020193c:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80201940:	e03ffd15 	stw	zero,-12(fp)

	if (pxDatbCh != NULL) {
80201944:	e0bffe17 	ldw	r2,-8(fp)
80201948:	10005626 	beq	r2,zero,80201aa4 <bDatbInitCh+0x188>

		switch (ucDcomCh) {
8020194c:	e0bfff03 	ldbu	r2,-4(fp)
80201950:	10c00228 	cmpgeui	r3,r2,8
80201954:	1800461e 	bne	r3,zero,80201a70 <bDatbInitCh+0x154>
80201958:	100690ba 	slli	r3,r2,2
8020195c:	00a00834 	movhi	r2,32800
80201960:	10865c04 	addi	r2,r2,6512
80201964:	1885883a 	add	r2,r3,r2
80201968:	10800017 	ldw	r2,0(r2)
8020196c:	1000683a 	jmp	r2
80201970:	80201990 	cmplti	zero,r16,-32666
80201974:	802019ac 	andhi	zero,r16,32870
80201978:	802019c8 	cmpgei	zero,r16,-32665
8020197c:	802019e4 	muli	zero,r16,-32665
80201980:	80201a00 	call	880201a0 <__reset+0x20001a0>
80201984:	80201a1c 	xori	zero,r16,32872
80201988:	80201a38 	rdprs	zero,r16,-32664
8020198c:	80201a54 	ori	zero,r16,32873
		case eDcomSpwCh1:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80201990:	e0fffe17 	ldw	r3,-8(fp)
80201994:	00a00034 	movhi	r2,32768
80201998:	108a0004 	addi	r2,r2,10240
8020199c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019a0:	00800044 	movi	r2,1
802019a4:	e0bffc15 	stw	r2,-16(fp)
			break;
802019a8:	00003306 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh2:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
802019ac:	e0fffe17 	ldw	r3,-8(fp)
802019b0:	00a00034 	movhi	r2,32768
802019b4:	10890004 	addi	r2,r2,9216
802019b8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019bc:	00800044 	movi	r2,1
802019c0:	e0bffc15 	stw	r2,-16(fp)
			break;
802019c4:	00002c06 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh3:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
802019c8:	e0fffe17 	ldw	r3,-8(fp)
802019cc:	00a00034 	movhi	r2,32768
802019d0:	10880004 	addi	r2,r2,8192
802019d4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019d8:	00800044 	movi	r2,1
802019dc:	e0bffc15 	stw	r2,-16(fp)
			break;
802019e0:	00002506 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh4:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
802019e4:	e0fffe17 	ldw	r3,-8(fp)
802019e8:	00a00034 	movhi	r2,32768
802019ec:	10870004 	addi	r2,r2,7168
802019f0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019f4:	00800044 	movi	r2,1
802019f8:	e0bffc15 	stw	r2,-16(fp)
			break;
802019fc:	00001e06 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh5:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80201a00:	e0fffe17 	ldw	r3,-8(fp)
80201a04:	00a00034 	movhi	r2,32768
80201a08:	10860004 	addi	r2,r2,6144
80201a0c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a10:	00800044 	movi	r2,1
80201a14:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a18:	00001706 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh6:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
80201a1c:	e0fffe17 	ldw	r3,-8(fp)
80201a20:	00a00034 	movhi	r2,32768
80201a24:	10850004 	addi	r2,r2,5120
80201a28:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a2c:	00800044 	movi	r2,1
80201a30:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a34:	00001006 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh7:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
80201a38:	e0fffe17 	ldw	r3,-8(fp)
80201a3c:	00a00034 	movhi	r2,32768
80201a40:	10840004 	addi	r2,r2,4096
80201a44:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a48:	00800044 	movi	r2,1
80201a4c:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a50:	00000906 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh8:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
80201a54:	e0fffe17 	ldw	r3,-8(fp)
80201a58:	00a00034 	movhi	r2,32768
80201a5c:	10830004 	addi	r2,r2,3072
80201a60:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a64:	00800044 	movi	r2,1
80201a68:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a6c:	00000206 	br	80201a78 <bDatbInitCh+0x15c>
		default:
			bValidCh = FALSE;
80201a70:	e03ffc15 	stw	zero,-16(fp)
			break;
80201a74:	0001883a 	nop
		}

		if (bValidCh) {
80201a78:	e0bffc17 	ldw	r2,-16(fp)
80201a7c:	10000926 	beq	r2,zero,80201aa4 <bDatbInitCh+0x188>
			if (!bDatbGetBuffersStatus(pxDatbCh)) {
80201a80:	e13ffe17 	ldw	r4,-8(fp)
80201a84:	02017c80 	call	802017c8 <bDatbGetBuffersStatus>
80201a88:	1000021e 	bne	r2,zero,80201a94 <bDatbInitCh+0x178>
				bInitFail = TRUE;
80201a8c:	00800044 	movi	r2,1
80201a90:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80201a94:	e0bffd17 	ldw	r2,-12(fp)
80201a98:	1000021e 	bne	r2,zero,80201aa4 <bDatbInitCh+0x188>
				bStatus = TRUE;
80201a9c:	00800044 	movi	r2,1
80201aa0:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80201aa4:	e0bffb17 	ldw	r2,-20(fp)
}
80201aa8:	e037883a 	mov	sp,fp
80201aac:	dfc00117 	ldw	ra,4(sp)
80201ab0:	df000017 	ldw	fp,0(sp)
80201ab4:	dec00204 	addi	sp,sp,8
80201ab8:	f800283a 	ret

80201abc <vDctrCh1HandleIrq>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vDctrCh1HandleIrq(void* pvContext){
80201abc:	defffa04 	addi	sp,sp,-24
80201ac0:	dfc00515 	stw	ra,20(sp)
80201ac4:	df000415 	stw	fp,16(sp)
80201ac8:	dc000315 	stw	r16,12(sp)
80201acc:	df000404 	addi	fp,sp,16
80201ad0:	e13ffe15 	stw	r4,-8(fp)
80201ad4:	d809883a 	mov	r4,sp
80201ad8:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201adc:	01000084 	movi	r4,2
80201ae0:	21003fcc 	andi	r4,r4,255
80201ae4:	213fffc4 	addi	r4,r4,-1
80201ae8:	e13ffc15 	stw	r4,-16(fp)
80201aec:	01000084 	movi	r4,2
80201af0:	21003fcc 	andi	r4,r4,255
80201af4:	2013883a 	mov	r9,r4
80201af8:	0015883a 	mov	r10,zero
80201afc:	4808d6fa 	srli	r4,r9,27
80201b00:	500c917a 	slli	r6,r10,5
80201b04:	218cb03a 	or	r6,r4,r6
80201b08:	480a917a 	slli	r5,r9,5
80201b0c:	01000084 	movi	r4,2
80201b10:	21003fcc 	andi	r4,r4,255
80201b14:	200f883a 	mov	r7,r4
80201b18:	0011883a 	mov	r8,zero
80201b1c:	3808d6fa 	srli	r4,r7,27
80201b20:	4006917a 	slli	r3,r8,5
80201b24:	20c6b03a 	or	r3,r4,r3
80201b28:	3804917a 	slli	r2,r7,5
80201b2c:	00800084 	movi	r2,2
80201b30:	10803fcc 	andi	r2,r2,255
80201b34:	1085883a 	add	r2,r2,r2
80201b38:	1085883a 	add	r2,r2,r2
80201b3c:	108000c4 	addi	r2,r2,3
80201b40:	108000c4 	addi	r2,r2,3
80201b44:	1004d0ba 	srli	r2,r2,2
80201b48:	1085883a 	add	r2,r2,r2
80201b4c:	1085883a 	add	r2,r2,r2
80201b50:	d8b7c83a 	sub	sp,sp,r2
80201b54:	d805883a 	mov	r2,sp
80201b58:	108000c4 	addi	r2,r2,3
80201b5c:	1004d0ba 	srli	r2,r2,2
80201b60:	1085883a 	add	r2,r2,r2
80201b64:	1085883a 	add	r2,r2,r2
80201b68:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh1IrqFlag(bIrqFlags);
80201b6c:	e0bffd17 	ldw	r2,-12(fp)
80201b70:	1009883a 	mov	r4,r2
80201b74:	02027bc0 	call	802027bc <vDctrCh1IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201b78:	e0bffd17 	ldw	r2,-12(fp)
80201b7c:	10800017 	ldw	r2,0(r2)
80201b80:	10000226 	beq	r2,zero,80201b8c <vDctrCh1HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh1IrqFlagClr(eTxEndFlag);
80201b84:	0009883a 	mov	r4,zero
80201b88:	02022dc0 	call	802022dc <vDctrCh1IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201b8c:	e0bffd17 	ldw	r2,-12(fp)
80201b90:	10800117 	ldw	r2,4(r2)
80201b94:	10000226 	beq	r2,zero,80201ba0 <vDctrCh1HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh1IrqFlagClr(eTxBeginFlag);
80201b98:	01000044 	movi	r4,1
80201b9c:	02022dc0 	call	802022dc <vDctrCh1IrqFlagClr>
80201ba0:	8037883a 	mov	sp,r16
	}

}
80201ba4:	0001883a 	nop
80201ba8:	e6ffff04 	addi	sp,fp,-4
80201bac:	dfc00217 	ldw	ra,8(sp)
80201bb0:	df000117 	ldw	fp,4(sp)
80201bb4:	dc000017 	ldw	r16,0(sp)
80201bb8:	dec00304 	addi	sp,sp,12
80201bbc:	f800283a 	ret

80201bc0 <vDctrCh2HandleIrq>:

void vDctrCh2HandleIrq(void* pvContext){
80201bc0:	defffa04 	addi	sp,sp,-24
80201bc4:	dfc00515 	stw	ra,20(sp)
80201bc8:	df000415 	stw	fp,16(sp)
80201bcc:	dc000315 	stw	r16,12(sp)
80201bd0:	df000404 	addi	fp,sp,16
80201bd4:	e13ffe15 	stw	r4,-8(fp)
80201bd8:	d809883a 	mov	r4,sp
80201bdc:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201be0:	01000084 	movi	r4,2
80201be4:	21003fcc 	andi	r4,r4,255
80201be8:	213fffc4 	addi	r4,r4,-1
80201bec:	e13ffc15 	stw	r4,-16(fp)
80201bf0:	01000084 	movi	r4,2
80201bf4:	21003fcc 	andi	r4,r4,255
80201bf8:	2013883a 	mov	r9,r4
80201bfc:	0015883a 	mov	r10,zero
80201c00:	4808d6fa 	srli	r4,r9,27
80201c04:	500c917a 	slli	r6,r10,5
80201c08:	218cb03a 	or	r6,r4,r6
80201c0c:	480a917a 	slli	r5,r9,5
80201c10:	01000084 	movi	r4,2
80201c14:	21003fcc 	andi	r4,r4,255
80201c18:	200f883a 	mov	r7,r4
80201c1c:	0011883a 	mov	r8,zero
80201c20:	3808d6fa 	srli	r4,r7,27
80201c24:	4006917a 	slli	r3,r8,5
80201c28:	20c6b03a 	or	r3,r4,r3
80201c2c:	3804917a 	slli	r2,r7,5
80201c30:	00800084 	movi	r2,2
80201c34:	10803fcc 	andi	r2,r2,255
80201c38:	1085883a 	add	r2,r2,r2
80201c3c:	1085883a 	add	r2,r2,r2
80201c40:	108000c4 	addi	r2,r2,3
80201c44:	108000c4 	addi	r2,r2,3
80201c48:	1004d0ba 	srli	r2,r2,2
80201c4c:	1085883a 	add	r2,r2,r2
80201c50:	1085883a 	add	r2,r2,r2
80201c54:	d8b7c83a 	sub	sp,sp,r2
80201c58:	d805883a 	mov	r2,sp
80201c5c:	108000c4 	addi	r2,r2,3
80201c60:	1004d0ba 	srli	r2,r2,2
80201c64:	1085883a 	add	r2,r2,r2
80201c68:	1085883a 	add	r2,r2,r2
80201c6c:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh2IrqFlag(bIrqFlags);
80201c70:	e0bffd17 	ldw	r2,-12(fp)
80201c74:	1009883a 	mov	r4,r2
80201c78:	02028ac0 	call	802028ac <vDctrCh2IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201c7c:	e0bffd17 	ldw	r2,-12(fp)
80201c80:	10800017 	ldw	r2,0(r2)
80201c84:	10000226 	beq	r2,zero,80201c90 <vDctrCh2HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh2IrqFlagClr(eTxEndFlag);
80201c88:	0009883a 	mov	r4,zero
80201c8c:	02023780 	call	80202378 <vDctrCh2IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201c90:	e0bffd17 	ldw	r2,-12(fp)
80201c94:	10800117 	ldw	r2,4(r2)
80201c98:	10000226 	beq	r2,zero,80201ca4 <vDctrCh2HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh2IrqFlagClr(eTxBeginFlag);
80201c9c:	01000044 	movi	r4,1
80201ca0:	02023780 	call	80202378 <vDctrCh2IrqFlagClr>
80201ca4:	8037883a 	mov	sp,r16
	}

}
80201ca8:	0001883a 	nop
80201cac:	e6ffff04 	addi	sp,fp,-4
80201cb0:	dfc00217 	ldw	ra,8(sp)
80201cb4:	df000117 	ldw	fp,4(sp)
80201cb8:	dc000017 	ldw	r16,0(sp)
80201cbc:	dec00304 	addi	sp,sp,12
80201cc0:	f800283a 	ret

80201cc4 <vDctrCh3HandleIrq>:

void vDctrCh3HandleIrq(void* pvContext){
80201cc4:	defffa04 	addi	sp,sp,-24
80201cc8:	dfc00515 	stw	ra,20(sp)
80201ccc:	df000415 	stw	fp,16(sp)
80201cd0:	dc000315 	stw	r16,12(sp)
80201cd4:	df000404 	addi	fp,sp,16
80201cd8:	e13ffe15 	stw	r4,-8(fp)
80201cdc:	d809883a 	mov	r4,sp
80201ce0:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201ce4:	01000084 	movi	r4,2
80201ce8:	21003fcc 	andi	r4,r4,255
80201cec:	213fffc4 	addi	r4,r4,-1
80201cf0:	e13ffc15 	stw	r4,-16(fp)
80201cf4:	01000084 	movi	r4,2
80201cf8:	21003fcc 	andi	r4,r4,255
80201cfc:	2013883a 	mov	r9,r4
80201d00:	0015883a 	mov	r10,zero
80201d04:	4808d6fa 	srli	r4,r9,27
80201d08:	500c917a 	slli	r6,r10,5
80201d0c:	218cb03a 	or	r6,r4,r6
80201d10:	480a917a 	slli	r5,r9,5
80201d14:	01000084 	movi	r4,2
80201d18:	21003fcc 	andi	r4,r4,255
80201d1c:	200f883a 	mov	r7,r4
80201d20:	0011883a 	mov	r8,zero
80201d24:	3808d6fa 	srli	r4,r7,27
80201d28:	4006917a 	slli	r3,r8,5
80201d2c:	20c6b03a 	or	r3,r4,r3
80201d30:	3804917a 	slli	r2,r7,5
80201d34:	00800084 	movi	r2,2
80201d38:	10803fcc 	andi	r2,r2,255
80201d3c:	1085883a 	add	r2,r2,r2
80201d40:	1085883a 	add	r2,r2,r2
80201d44:	108000c4 	addi	r2,r2,3
80201d48:	108000c4 	addi	r2,r2,3
80201d4c:	1004d0ba 	srli	r2,r2,2
80201d50:	1085883a 	add	r2,r2,r2
80201d54:	1085883a 	add	r2,r2,r2
80201d58:	d8b7c83a 	sub	sp,sp,r2
80201d5c:	d805883a 	mov	r2,sp
80201d60:	108000c4 	addi	r2,r2,3
80201d64:	1004d0ba 	srli	r2,r2,2
80201d68:	1085883a 	add	r2,r2,r2
80201d6c:	1085883a 	add	r2,r2,r2
80201d70:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh3IrqFlag(bIrqFlags);
80201d74:	e0bffd17 	ldw	r2,-12(fp)
80201d78:	1009883a 	mov	r4,r2
80201d7c:	020299c0 	call	8020299c <vDctrCh3IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201d80:	e0bffd17 	ldw	r2,-12(fp)
80201d84:	10800017 	ldw	r2,0(r2)
80201d88:	10000226 	beq	r2,zero,80201d94 <vDctrCh3HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh3IrqFlagClr(eTxEndFlag);
80201d8c:	0009883a 	mov	r4,zero
80201d90:	02024140 	call	80202414 <vDctrCh3IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201d94:	e0bffd17 	ldw	r2,-12(fp)
80201d98:	10800117 	ldw	r2,4(r2)
80201d9c:	10000226 	beq	r2,zero,80201da8 <vDctrCh3HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh3IrqFlagClr(eTxBeginFlag);
80201da0:	01000044 	movi	r4,1
80201da4:	02024140 	call	80202414 <vDctrCh3IrqFlagClr>
80201da8:	8037883a 	mov	sp,r16
	}

}
80201dac:	0001883a 	nop
80201db0:	e6ffff04 	addi	sp,fp,-4
80201db4:	dfc00217 	ldw	ra,8(sp)
80201db8:	df000117 	ldw	fp,4(sp)
80201dbc:	dc000017 	ldw	r16,0(sp)
80201dc0:	dec00304 	addi	sp,sp,12
80201dc4:	f800283a 	ret

80201dc8 <vDctrCh4HandleIrq>:

void vDctrCh4HandleIrq(void* pvContext){
80201dc8:	defffa04 	addi	sp,sp,-24
80201dcc:	dfc00515 	stw	ra,20(sp)
80201dd0:	df000415 	stw	fp,16(sp)
80201dd4:	dc000315 	stw	r16,12(sp)
80201dd8:	df000404 	addi	fp,sp,16
80201ddc:	e13ffe15 	stw	r4,-8(fp)
80201de0:	d809883a 	mov	r4,sp
80201de4:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201de8:	01000084 	movi	r4,2
80201dec:	21003fcc 	andi	r4,r4,255
80201df0:	213fffc4 	addi	r4,r4,-1
80201df4:	e13ffc15 	stw	r4,-16(fp)
80201df8:	01000084 	movi	r4,2
80201dfc:	21003fcc 	andi	r4,r4,255
80201e00:	2013883a 	mov	r9,r4
80201e04:	0015883a 	mov	r10,zero
80201e08:	4808d6fa 	srli	r4,r9,27
80201e0c:	500c917a 	slli	r6,r10,5
80201e10:	218cb03a 	or	r6,r4,r6
80201e14:	480a917a 	slli	r5,r9,5
80201e18:	01000084 	movi	r4,2
80201e1c:	21003fcc 	andi	r4,r4,255
80201e20:	200f883a 	mov	r7,r4
80201e24:	0011883a 	mov	r8,zero
80201e28:	3808d6fa 	srli	r4,r7,27
80201e2c:	4006917a 	slli	r3,r8,5
80201e30:	20c6b03a 	or	r3,r4,r3
80201e34:	3804917a 	slli	r2,r7,5
80201e38:	00800084 	movi	r2,2
80201e3c:	10803fcc 	andi	r2,r2,255
80201e40:	1085883a 	add	r2,r2,r2
80201e44:	1085883a 	add	r2,r2,r2
80201e48:	108000c4 	addi	r2,r2,3
80201e4c:	108000c4 	addi	r2,r2,3
80201e50:	1004d0ba 	srli	r2,r2,2
80201e54:	1085883a 	add	r2,r2,r2
80201e58:	1085883a 	add	r2,r2,r2
80201e5c:	d8b7c83a 	sub	sp,sp,r2
80201e60:	d805883a 	mov	r2,sp
80201e64:	108000c4 	addi	r2,r2,3
80201e68:	1004d0ba 	srli	r2,r2,2
80201e6c:	1085883a 	add	r2,r2,r2
80201e70:	1085883a 	add	r2,r2,r2
80201e74:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh4IrqFlag(bIrqFlags);
80201e78:	e0bffd17 	ldw	r2,-12(fp)
80201e7c:	1009883a 	mov	r4,r2
80201e80:	0202a8c0 	call	80202a8c <vDctrCh4IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201e84:	e0bffd17 	ldw	r2,-12(fp)
80201e88:	10800017 	ldw	r2,0(r2)
80201e8c:	10000226 	beq	r2,zero,80201e98 <vDctrCh4HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh4IrqFlagClr(eTxEndFlag);
80201e90:	0009883a 	mov	r4,zero
80201e94:	02024b00 	call	802024b0 <vDctrCh4IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201e98:	e0bffd17 	ldw	r2,-12(fp)
80201e9c:	10800117 	ldw	r2,4(r2)
80201ea0:	10000226 	beq	r2,zero,80201eac <vDctrCh4HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh4IrqFlagClr(eTxBeginFlag);
80201ea4:	01000044 	movi	r4,1
80201ea8:	02024b00 	call	802024b0 <vDctrCh4IrqFlagClr>
80201eac:	8037883a 	mov	sp,r16
	}

}
80201eb0:	0001883a 	nop
80201eb4:	e6ffff04 	addi	sp,fp,-4
80201eb8:	dfc00217 	ldw	ra,8(sp)
80201ebc:	df000117 	ldw	fp,4(sp)
80201ec0:	dc000017 	ldw	r16,0(sp)
80201ec4:	dec00304 	addi	sp,sp,12
80201ec8:	f800283a 	ret

80201ecc <vDctrCh5HandleIrq>:

void vDctrCh5HandleIrq(void* pvContext){
80201ecc:	defffa04 	addi	sp,sp,-24
80201ed0:	dfc00515 	stw	ra,20(sp)
80201ed4:	df000415 	stw	fp,16(sp)
80201ed8:	dc000315 	stw	r16,12(sp)
80201edc:	df000404 	addi	fp,sp,16
80201ee0:	e13ffe15 	stw	r4,-8(fp)
80201ee4:	d809883a 	mov	r4,sp
80201ee8:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201eec:	01000084 	movi	r4,2
80201ef0:	21003fcc 	andi	r4,r4,255
80201ef4:	213fffc4 	addi	r4,r4,-1
80201ef8:	e13ffc15 	stw	r4,-16(fp)
80201efc:	01000084 	movi	r4,2
80201f00:	21003fcc 	andi	r4,r4,255
80201f04:	2013883a 	mov	r9,r4
80201f08:	0015883a 	mov	r10,zero
80201f0c:	4808d6fa 	srli	r4,r9,27
80201f10:	500c917a 	slli	r6,r10,5
80201f14:	218cb03a 	or	r6,r4,r6
80201f18:	480a917a 	slli	r5,r9,5
80201f1c:	01000084 	movi	r4,2
80201f20:	21003fcc 	andi	r4,r4,255
80201f24:	200f883a 	mov	r7,r4
80201f28:	0011883a 	mov	r8,zero
80201f2c:	3808d6fa 	srli	r4,r7,27
80201f30:	4006917a 	slli	r3,r8,5
80201f34:	20c6b03a 	or	r3,r4,r3
80201f38:	3804917a 	slli	r2,r7,5
80201f3c:	00800084 	movi	r2,2
80201f40:	10803fcc 	andi	r2,r2,255
80201f44:	1085883a 	add	r2,r2,r2
80201f48:	1085883a 	add	r2,r2,r2
80201f4c:	108000c4 	addi	r2,r2,3
80201f50:	108000c4 	addi	r2,r2,3
80201f54:	1004d0ba 	srli	r2,r2,2
80201f58:	1085883a 	add	r2,r2,r2
80201f5c:	1085883a 	add	r2,r2,r2
80201f60:	d8b7c83a 	sub	sp,sp,r2
80201f64:	d805883a 	mov	r2,sp
80201f68:	108000c4 	addi	r2,r2,3
80201f6c:	1004d0ba 	srli	r2,r2,2
80201f70:	1085883a 	add	r2,r2,r2
80201f74:	1085883a 	add	r2,r2,r2
80201f78:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh5IrqFlag(bIrqFlags);
80201f7c:	e0bffd17 	ldw	r2,-12(fp)
80201f80:	1009883a 	mov	r4,r2
80201f84:	0202b7c0 	call	80202b7c <vDctrCh5IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201f88:	e0bffd17 	ldw	r2,-12(fp)
80201f8c:	10800017 	ldw	r2,0(r2)
80201f90:	10000226 	beq	r2,zero,80201f9c <vDctrCh5HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh5IrqFlagClr(eTxEndFlag);
80201f94:	0009883a 	mov	r4,zero
80201f98:	020254c0 	call	8020254c <vDctrCh5IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201f9c:	e0bffd17 	ldw	r2,-12(fp)
80201fa0:	10800117 	ldw	r2,4(r2)
80201fa4:	10000226 	beq	r2,zero,80201fb0 <vDctrCh5HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh5IrqFlagClr(eTxBeginFlag);
80201fa8:	01000044 	movi	r4,1
80201fac:	020254c0 	call	8020254c <vDctrCh5IrqFlagClr>
80201fb0:	8037883a 	mov	sp,r16
	}

}
80201fb4:	0001883a 	nop
80201fb8:	e6ffff04 	addi	sp,fp,-4
80201fbc:	dfc00217 	ldw	ra,8(sp)
80201fc0:	df000117 	ldw	fp,4(sp)
80201fc4:	dc000017 	ldw	r16,0(sp)
80201fc8:	dec00304 	addi	sp,sp,12
80201fcc:	f800283a 	ret

80201fd0 <vDctrCh6HandleIrq>:

void vDctrCh6HandleIrq(void* pvContext){
80201fd0:	defffa04 	addi	sp,sp,-24
80201fd4:	dfc00515 	stw	ra,20(sp)
80201fd8:	df000415 	stw	fp,16(sp)
80201fdc:	dc000315 	stw	r16,12(sp)
80201fe0:	df000404 	addi	fp,sp,16
80201fe4:	e13ffe15 	stw	r4,-8(fp)
80201fe8:	d809883a 	mov	r4,sp
80201fec:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201ff0:	01000084 	movi	r4,2
80201ff4:	21003fcc 	andi	r4,r4,255
80201ff8:	213fffc4 	addi	r4,r4,-1
80201ffc:	e13ffc15 	stw	r4,-16(fp)
80202000:	01000084 	movi	r4,2
80202004:	21003fcc 	andi	r4,r4,255
80202008:	2013883a 	mov	r9,r4
8020200c:	0015883a 	mov	r10,zero
80202010:	4808d6fa 	srli	r4,r9,27
80202014:	500c917a 	slli	r6,r10,5
80202018:	218cb03a 	or	r6,r4,r6
8020201c:	480a917a 	slli	r5,r9,5
80202020:	01000084 	movi	r4,2
80202024:	21003fcc 	andi	r4,r4,255
80202028:	200f883a 	mov	r7,r4
8020202c:	0011883a 	mov	r8,zero
80202030:	3808d6fa 	srli	r4,r7,27
80202034:	4006917a 	slli	r3,r8,5
80202038:	20c6b03a 	or	r3,r4,r3
8020203c:	3804917a 	slli	r2,r7,5
80202040:	00800084 	movi	r2,2
80202044:	10803fcc 	andi	r2,r2,255
80202048:	1085883a 	add	r2,r2,r2
8020204c:	1085883a 	add	r2,r2,r2
80202050:	108000c4 	addi	r2,r2,3
80202054:	108000c4 	addi	r2,r2,3
80202058:	1004d0ba 	srli	r2,r2,2
8020205c:	1085883a 	add	r2,r2,r2
80202060:	1085883a 	add	r2,r2,r2
80202064:	d8b7c83a 	sub	sp,sp,r2
80202068:	d805883a 	mov	r2,sp
8020206c:	108000c4 	addi	r2,r2,3
80202070:	1004d0ba 	srli	r2,r2,2
80202074:	1085883a 	add	r2,r2,r2
80202078:	1085883a 	add	r2,r2,r2
8020207c:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh6IrqFlag(bIrqFlags);
80202080:	e0bffd17 	ldw	r2,-12(fp)
80202084:	1009883a 	mov	r4,r2
80202088:	0202c6c0 	call	80202c6c <vDctrCh6IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
8020208c:	e0bffd17 	ldw	r2,-12(fp)
80202090:	10800017 	ldw	r2,0(r2)
80202094:	10000226 	beq	r2,zero,802020a0 <vDctrCh6HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh6IrqFlagClr(eTxEndFlag);
80202098:	0009883a 	mov	r4,zero
8020209c:	02025e80 	call	802025e8 <vDctrCh6IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
802020a0:	e0bffd17 	ldw	r2,-12(fp)
802020a4:	10800117 	ldw	r2,4(r2)
802020a8:	10000226 	beq	r2,zero,802020b4 <vDctrCh6HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh6IrqFlagClr(eTxBeginFlag);
802020ac:	01000044 	movi	r4,1
802020b0:	02025e80 	call	802025e8 <vDctrCh6IrqFlagClr>
802020b4:	8037883a 	mov	sp,r16
	}

}
802020b8:	0001883a 	nop
802020bc:	e6ffff04 	addi	sp,fp,-4
802020c0:	dfc00217 	ldw	ra,8(sp)
802020c4:	df000117 	ldw	fp,4(sp)
802020c8:	dc000017 	ldw	r16,0(sp)
802020cc:	dec00304 	addi	sp,sp,12
802020d0:	f800283a 	ret

802020d4 <vDctrCh7HandleIrq>:

void vDctrCh7HandleIrq(void* pvContext){
802020d4:	defffa04 	addi	sp,sp,-24
802020d8:	dfc00515 	stw	ra,20(sp)
802020dc:	df000415 	stw	fp,16(sp)
802020e0:	dc000315 	stw	r16,12(sp)
802020e4:	df000404 	addi	fp,sp,16
802020e8:	e13ffe15 	stw	r4,-8(fp)
802020ec:	d809883a 	mov	r4,sp
802020f0:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
802020f4:	01000084 	movi	r4,2
802020f8:	21003fcc 	andi	r4,r4,255
802020fc:	213fffc4 	addi	r4,r4,-1
80202100:	e13ffc15 	stw	r4,-16(fp)
80202104:	01000084 	movi	r4,2
80202108:	21003fcc 	andi	r4,r4,255
8020210c:	2013883a 	mov	r9,r4
80202110:	0015883a 	mov	r10,zero
80202114:	4808d6fa 	srli	r4,r9,27
80202118:	500c917a 	slli	r6,r10,5
8020211c:	218cb03a 	or	r6,r4,r6
80202120:	480a917a 	slli	r5,r9,5
80202124:	01000084 	movi	r4,2
80202128:	21003fcc 	andi	r4,r4,255
8020212c:	200f883a 	mov	r7,r4
80202130:	0011883a 	mov	r8,zero
80202134:	3808d6fa 	srli	r4,r7,27
80202138:	4006917a 	slli	r3,r8,5
8020213c:	20c6b03a 	or	r3,r4,r3
80202140:	3804917a 	slli	r2,r7,5
80202144:	00800084 	movi	r2,2
80202148:	10803fcc 	andi	r2,r2,255
8020214c:	1085883a 	add	r2,r2,r2
80202150:	1085883a 	add	r2,r2,r2
80202154:	108000c4 	addi	r2,r2,3
80202158:	108000c4 	addi	r2,r2,3
8020215c:	1004d0ba 	srli	r2,r2,2
80202160:	1085883a 	add	r2,r2,r2
80202164:	1085883a 	add	r2,r2,r2
80202168:	d8b7c83a 	sub	sp,sp,r2
8020216c:	d805883a 	mov	r2,sp
80202170:	108000c4 	addi	r2,r2,3
80202174:	1004d0ba 	srli	r2,r2,2
80202178:	1085883a 	add	r2,r2,r2
8020217c:	1085883a 	add	r2,r2,r2
80202180:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh7IrqFlag(bIrqFlags);
80202184:	e0bffd17 	ldw	r2,-12(fp)
80202188:	1009883a 	mov	r4,r2
8020218c:	0202d5c0 	call	80202d5c <vDctrCh7IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80202190:	e0bffd17 	ldw	r2,-12(fp)
80202194:	10800017 	ldw	r2,0(r2)
80202198:	10000226 	beq	r2,zero,802021a4 <vDctrCh7HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh7IrqFlagClr(eTxEndFlag);
8020219c:	0009883a 	mov	r4,zero
802021a0:	02026840 	call	80202684 <vDctrCh7IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
802021a4:	e0bffd17 	ldw	r2,-12(fp)
802021a8:	10800117 	ldw	r2,4(r2)
802021ac:	10000226 	beq	r2,zero,802021b8 <vDctrCh7HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh7IrqFlagClr(eTxBeginFlag);
802021b0:	01000044 	movi	r4,1
802021b4:	02026840 	call	80202684 <vDctrCh7IrqFlagClr>
802021b8:	8037883a 	mov	sp,r16
	}

}
802021bc:	0001883a 	nop
802021c0:	e6ffff04 	addi	sp,fp,-4
802021c4:	dfc00217 	ldw	ra,8(sp)
802021c8:	df000117 	ldw	fp,4(sp)
802021cc:	dc000017 	ldw	r16,0(sp)
802021d0:	dec00304 	addi	sp,sp,12
802021d4:	f800283a 	ret

802021d8 <vDctrCh8HandleIrq>:

void vDctrCh8HandleIrq(void* pvContext){
802021d8:	defffa04 	addi	sp,sp,-24
802021dc:	dfc00515 	stw	ra,20(sp)
802021e0:	df000415 	stw	fp,16(sp)
802021e4:	dc000315 	stw	r16,12(sp)
802021e8:	df000404 	addi	fp,sp,16
802021ec:	e13ffe15 	stw	r4,-8(fp)
802021f0:	d809883a 	mov	r4,sp
802021f4:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
802021f8:	01000084 	movi	r4,2
802021fc:	21003fcc 	andi	r4,r4,255
80202200:	213fffc4 	addi	r4,r4,-1
80202204:	e13ffc15 	stw	r4,-16(fp)
80202208:	01000084 	movi	r4,2
8020220c:	21003fcc 	andi	r4,r4,255
80202210:	2013883a 	mov	r9,r4
80202214:	0015883a 	mov	r10,zero
80202218:	4808d6fa 	srli	r4,r9,27
8020221c:	500c917a 	slli	r6,r10,5
80202220:	218cb03a 	or	r6,r4,r6
80202224:	480a917a 	slli	r5,r9,5
80202228:	01000084 	movi	r4,2
8020222c:	21003fcc 	andi	r4,r4,255
80202230:	200f883a 	mov	r7,r4
80202234:	0011883a 	mov	r8,zero
80202238:	3808d6fa 	srli	r4,r7,27
8020223c:	4006917a 	slli	r3,r8,5
80202240:	20c6b03a 	or	r3,r4,r3
80202244:	3804917a 	slli	r2,r7,5
80202248:	00800084 	movi	r2,2
8020224c:	10803fcc 	andi	r2,r2,255
80202250:	1085883a 	add	r2,r2,r2
80202254:	1085883a 	add	r2,r2,r2
80202258:	108000c4 	addi	r2,r2,3
8020225c:	108000c4 	addi	r2,r2,3
80202260:	1004d0ba 	srli	r2,r2,2
80202264:	1085883a 	add	r2,r2,r2
80202268:	1085883a 	add	r2,r2,r2
8020226c:	d8b7c83a 	sub	sp,sp,r2
80202270:	d805883a 	mov	r2,sp
80202274:	108000c4 	addi	r2,r2,3
80202278:	1004d0ba 	srli	r2,r2,2
8020227c:	1085883a 	add	r2,r2,r2
80202280:	1085883a 	add	r2,r2,r2
80202284:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh8IrqFlag(bIrqFlags);
80202288:	e0bffd17 	ldw	r2,-12(fp)
8020228c:	1009883a 	mov	r4,r2
80202290:	0202e4c0 	call	80202e4c <vDctrCh8IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80202294:	e0bffd17 	ldw	r2,-12(fp)
80202298:	10800017 	ldw	r2,0(r2)
8020229c:	10000226 	beq	r2,zero,802022a8 <vDctrCh8HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh8IrqFlagClr(eTxEndFlag);
802022a0:	0009883a 	mov	r4,zero
802022a4:	02027200 	call	80202720 <vDctrCh8IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
802022a8:	e0bffd17 	ldw	r2,-12(fp)
802022ac:	10800117 	ldw	r2,4(r2)
802022b0:	10000226 	beq	r2,zero,802022bc <vDctrCh8HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh8IrqFlagClr(eTxBeginFlag);
802022b4:	01000044 	movi	r4,1
802022b8:	02027200 	call	80202720 <vDctrCh8IrqFlagClr>
802022bc:	8037883a 	mov	sp,r16
	}

}
802022c0:	0001883a 	nop
802022c4:	e6ffff04 	addi	sp,fp,-4
802022c8:	dfc00217 	ldw	ra,8(sp)
802022cc:	df000117 	ldw	fp,4(sp)
802022d0:	dc000017 	ldw	r16,0(sp)
802022d4:	dec00304 	addi	sp,sp,12
802022d8:	f800283a 	ret

802022dc <vDctrCh1IrqFlagClr>:

void vDctrCh1IrqFlagClr(alt_u8 ucIrqFlag){
802022dc:	defffa04 	addi	sp,sp,-24
802022e0:	df000515 	stw	fp,20(sp)
802022e4:	df000504 	addi	fp,sp,20
802022e8:	2005883a 	mov	r2,r4
802022ec:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
802022f0:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
802022f4:	e0bfff03 	ldbu	r2,-4(fp)
802022f8:	10000326 	beq	r2,zero,80202308 <vDctrCh1IrqFlagClr+0x2c>
802022fc:	10800060 	cmpeqi	r2,r2,1
80202300:	1000041e 	bne	r2,zero,80202314 <vDctrCh1IrqFlagClr+0x38>
80202304:	00000606 	br	80202320 <vDctrCh1IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202308:	00800044 	movi	r2,1
8020230c:	e0bffb15 	stw	r2,-20(fp)
		break;
80202310:	00000506 	br	80202328 <vDctrCh1IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202314:	00800084 	movi	r2,2
80202318:	e0bffb15 	stw	r2,-20(fp)
		break;
8020231c:	00000206 	br	80202328 <vDctrCh1IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202320:	e03ffb15 	stw	zero,-20(fp)
		break;
80202324:	0001883a 	nop
80202328:	00a00034 	movhi	r2,32768
8020232c:	108a0004 	addi	r2,r2,10240
80202330:	e0bffc15 	stw	r2,-16(fp)
80202334:	008002c4 	movi	r2,11
80202338:	e0bffd15 	stw	r2,-12(fp)
8020233c:	e0bffb17 	ldw	r2,-20(fp)
80202340:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202344:	e0bffd17 	ldw	r2,-12(fp)
80202348:	1085883a 	add	r2,r2,r2
8020234c:	1085883a 	add	r2,r2,r2
80202350:	1007883a 	mov	r3,r2
80202354:	e0bffc17 	ldw	r2,-16(fp)
80202358:	10c5883a 	add	r2,r2,r3
8020235c:	e0fffe17 	ldw	r3,-8(fp)
80202360:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_1_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202364:	0001883a 	nop
80202368:	e037883a 	mov	sp,fp
8020236c:	df000017 	ldw	fp,0(sp)
80202370:	dec00104 	addi	sp,sp,4
80202374:	f800283a 	ret

80202378 <vDctrCh2IrqFlagClr>:

void vDctrCh2IrqFlagClr(alt_u8 ucIrqFlag){
80202378:	defffa04 	addi	sp,sp,-24
8020237c:	df000515 	stw	fp,20(sp)
80202380:	df000504 	addi	fp,sp,20
80202384:	2005883a 	mov	r2,r4
80202388:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
8020238c:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202390:	e0bfff03 	ldbu	r2,-4(fp)
80202394:	10000326 	beq	r2,zero,802023a4 <vDctrCh2IrqFlagClr+0x2c>
80202398:	10800060 	cmpeqi	r2,r2,1
8020239c:	1000041e 	bne	r2,zero,802023b0 <vDctrCh2IrqFlagClr+0x38>
802023a0:	00000606 	br	802023bc <vDctrCh2IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
802023a4:	00800044 	movi	r2,1
802023a8:	e0bffb15 	stw	r2,-20(fp)
		break;
802023ac:	00000506 	br	802023c4 <vDctrCh2IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
802023b0:	00800084 	movi	r2,2
802023b4:	e0bffb15 	stw	r2,-20(fp)
		break;
802023b8:	00000206 	br	802023c4 <vDctrCh2IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
802023bc:	e03ffb15 	stw	zero,-20(fp)
		break;
802023c0:	0001883a 	nop
802023c4:	00a00034 	movhi	r2,32768
802023c8:	10890004 	addi	r2,r2,9216
802023cc:	e0bffc15 	stw	r2,-16(fp)
802023d0:	008002c4 	movi	r2,11
802023d4:	e0bffd15 	stw	r2,-12(fp)
802023d8:	e0bffb17 	ldw	r2,-20(fp)
802023dc:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802023e0:	e0bffd17 	ldw	r2,-12(fp)
802023e4:	1085883a 	add	r2,r2,r2
802023e8:	1085883a 	add	r2,r2,r2
802023ec:	1007883a 	mov	r3,r2
802023f0:	e0bffc17 	ldw	r2,-16(fp)
802023f4:	10c5883a 	add	r2,r2,r3
802023f8:	e0fffe17 	ldw	r3,-8(fp)
802023fc:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_2_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202400:	0001883a 	nop
80202404:	e037883a 	mov	sp,fp
80202408:	df000017 	ldw	fp,0(sp)
8020240c:	dec00104 	addi	sp,sp,4
80202410:	f800283a 	ret

80202414 <vDctrCh3IrqFlagClr>:

void vDctrCh3IrqFlagClr(alt_u8 ucIrqFlag){
80202414:	defffa04 	addi	sp,sp,-24
80202418:	df000515 	stw	fp,20(sp)
8020241c:	df000504 	addi	fp,sp,20
80202420:	2005883a 	mov	r2,r4
80202424:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202428:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
8020242c:	e0bfff03 	ldbu	r2,-4(fp)
80202430:	10000326 	beq	r2,zero,80202440 <vDctrCh3IrqFlagClr+0x2c>
80202434:	10800060 	cmpeqi	r2,r2,1
80202438:	1000041e 	bne	r2,zero,8020244c <vDctrCh3IrqFlagClr+0x38>
8020243c:	00000606 	br	80202458 <vDctrCh3IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202440:	00800044 	movi	r2,1
80202444:	e0bffb15 	stw	r2,-20(fp)
		break;
80202448:	00000506 	br	80202460 <vDctrCh3IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
8020244c:	00800084 	movi	r2,2
80202450:	e0bffb15 	stw	r2,-20(fp)
		break;
80202454:	00000206 	br	80202460 <vDctrCh3IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202458:	e03ffb15 	stw	zero,-20(fp)
		break;
8020245c:	0001883a 	nop
80202460:	00a00034 	movhi	r2,32768
80202464:	10880004 	addi	r2,r2,8192
80202468:	e0bffc15 	stw	r2,-16(fp)
8020246c:	008002c4 	movi	r2,11
80202470:	e0bffd15 	stw	r2,-12(fp)
80202474:	e0bffb17 	ldw	r2,-20(fp)
80202478:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
8020247c:	e0bffd17 	ldw	r2,-12(fp)
80202480:	1085883a 	add	r2,r2,r2
80202484:	1085883a 	add	r2,r2,r2
80202488:	1007883a 	mov	r3,r2
8020248c:	e0bffc17 	ldw	r2,-16(fp)
80202490:	10c5883a 	add	r2,r2,r3
80202494:	e0fffe17 	ldw	r3,-8(fp)
80202498:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_3_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
8020249c:	0001883a 	nop
802024a0:	e037883a 	mov	sp,fp
802024a4:	df000017 	ldw	fp,0(sp)
802024a8:	dec00104 	addi	sp,sp,4
802024ac:	f800283a 	ret

802024b0 <vDctrCh4IrqFlagClr>:

void vDctrCh4IrqFlagClr(alt_u8 ucIrqFlag){
802024b0:	defffa04 	addi	sp,sp,-24
802024b4:	df000515 	stw	fp,20(sp)
802024b8:	df000504 	addi	fp,sp,20
802024bc:	2005883a 	mov	r2,r4
802024c0:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
802024c4:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
802024c8:	e0bfff03 	ldbu	r2,-4(fp)
802024cc:	10000326 	beq	r2,zero,802024dc <vDctrCh4IrqFlagClr+0x2c>
802024d0:	10800060 	cmpeqi	r2,r2,1
802024d4:	1000041e 	bne	r2,zero,802024e8 <vDctrCh4IrqFlagClr+0x38>
802024d8:	00000606 	br	802024f4 <vDctrCh4IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
802024dc:	00800044 	movi	r2,1
802024e0:	e0bffb15 	stw	r2,-20(fp)
		break;
802024e4:	00000506 	br	802024fc <vDctrCh4IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
802024e8:	00800084 	movi	r2,2
802024ec:	e0bffb15 	stw	r2,-20(fp)
		break;
802024f0:	00000206 	br	802024fc <vDctrCh4IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
802024f4:	e03ffb15 	stw	zero,-20(fp)
		break;
802024f8:	0001883a 	nop
802024fc:	00a00034 	movhi	r2,32768
80202500:	10870004 	addi	r2,r2,7168
80202504:	e0bffc15 	stw	r2,-16(fp)
80202508:	008002c4 	movi	r2,11
8020250c:	e0bffd15 	stw	r2,-12(fp)
80202510:	e0bffb17 	ldw	r2,-20(fp)
80202514:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202518:	e0bffd17 	ldw	r2,-12(fp)
8020251c:	1085883a 	add	r2,r2,r2
80202520:	1085883a 	add	r2,r2,r2
80202524:	1007883a 	mov	r3,r2
80202528:	e0bffc17 	ldw	r2,-16(fp)
8020252c:	10c5883a 	add	r2,r2,r3
80202530:	e0fffe17 	ldw	r3,-8(fp)
80202534:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_4_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202538:	0001883a 	nop
8020253c:	e037883a 	mov	sp,fp
80202540:	df000017 	ldw	fp,0(sp)
80202544:	dec00104 	addi	sp,sp,4
80202548:	f800283a 	ret

8020254c <vDctrCh5IrqFlagClr>:

void vDctrCh5IrqFlagClr(alt_u8 ucIrqFlag){
8020254c:	defffa04 	addi	sp,sp,-24
80202550:	df000515 	stw	fp,20(sp)
80202554:	df000504 	addi	fp,sp,20
80202558:	2005883a 	mov	r2,r4
8020255c:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202560:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202564:	e0bfff03 	ldbu	r2,-4(fp)
80202568:	10000326 	beq	r2,zero,80202578 <vDctrCh5IrqFlagClr+0x2c>
8020256c:	10800060 	cmpeqi	r2,r2,1
80202570:	1000041e 	bne	r2,zero,80202584 <vDctrCh5IrqFlagClr+0x38>
80202574:	00000606 	br	80202590 <vDctrCh5IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202578:	00800044 	movi	r2,1
8020257c:	e0bffb15 	stw	r2,-20(fp)
		break;
80202580:	00000506 	br	80202598 <vDctrCh5IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202584:	00800084 	movi	r2,2
80202588:	e0bffb15 	stw	r2,-20(fp)
		break;
8020258c:	00000206 	br	80202598 <vDctrCh5IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202590:	e03ffb15 	stw	zero,-20(fp)
		break;
80202594:	0001883a 	nop
80202598:	00a00034 	movhi	r2,32768
8020259c:	10860004 	addi	r2,r2,6144
802025a0:	e0bffc15 	stw	r2,-16(fp)
802025a4:	008002c4 	movi	r2,11
802025a8:	e0bffd15 	stw	r2,-12(fp)
802025ac:	e0bffb17 	ldw	r2,-20(fp)
802025b0:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802025b4:	e0bffd17 	ldw	r2,-12(fp)
802025b8:	1085883a 	add	r2,r2,r2
802025bc:	1085883a 	add	r2,r2,r2
802025c0:	1007883a 	mov	r3,r2
802025c4:	e0bffc17 	ldw	r2,-16(fp)
802025c8:	10c5883a 	add	r2,r2,r3
802025cc:	e0fffe17 	ldw	r3,-8(fp)
802025d0:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_5_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
802025d4:	0001883a 	nop
802025d8:	e037883a 	mov	sp,fp
802025dc:	df000017 	ldw	fp,0(sp)
802025e0:	dec00104 	addi	sp,sp,4
802025e4:	f800283a 	ret

802025e8 <vDctrCh6IrqFlagClr>:

void vDctrCh6IrqFlagClr(alt_u8 ucIrqFlag){
802025e8:	defffa04 	addi	sp,sp,-24
802025ec:	df000515 	stw	fp,20(sp)
802025f0:	df000504 	addi	fp,sp,20
802025f4:	2005883a 	mov	r2,r4
802025f8:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
802025fc:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202600:	e0bfff03 	ldbu	r2,-4(fp)
80202604:	10000326 	beq	r2,zero,80202614 <vDctrCh6IrqFlagClr+0x2c>
80202608:	10800060 	cmpeqi	r2,r2,1
8020260c:	1000041e 	bne	r2,zero,80202620 <vDctrCh6IrqFlagClr+0x38>
80202610:	00000606 	br	8020262c <vDctrCh6IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202614:	00800044 	movi	r2,1
80202618:	e0bffb15 	stw	r2,-20(fp)
		break;
8020261c:	00000506 	br	80202634 <vDctrCh6IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202620:	00800084 	movi	r2,2
80202624:	e0bffb15 	stw	r2,-20(fp)
		break;
80202628:	00000206 	br	80202634 <vDctrCh6IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
8020262c:	e03ffb15 	stw	zero,-20(fp)
		break;
80202630:	0001883a 	nop
80202634:	00a00034 	movhi	r2,32768
80202638:	10850004 	addi	r2,r2,5120
8020263c:	e0bffc15 	stw	r2,-16(fp)
80202640:	008002c4 	movi	r2,11
80202644:	e0bffd15 	stw	r2,-12(fp)
80202648:	e0bffb17 	ldw	r2,-20(fp)
8020264c:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202650:	e0bffd17 	ldw	r2,-12(fp)
80202654:	1085883a 	add	r2,r2,r2
80202658:	1085883a 	add	r2,r2,r2
8020265c:	1007883a 	mov	r3,r2
80202660:	e0bffc17 	ldw	r2,-16(fp)
80202664:	10c5883a 	add	r2,r2,r3
80202668:	e0fffe17 	ldw	r3,-8(fp)
8020266c:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_6_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202670:	0001883a 	nop
80202674:	e037883a 	mov	sp,fp
80202678:	df000017 	ldw	fp,0(sp)
8020267c:	dec00104 	addi	sp,sp,4
80202680:	f800283a 	ret

80202684 <vDctrCh7IrqFlagClr>:

void vDctrCh7IrqFlagClr(alt_u8 ucIrqFlag){
80202684:	defffa04 	addi	sp,sp,-24
80202688:	df000515 	stw	fp,20(sp)
8020268c:	df000504 	addi	fp,sp,20
80202690:	2005883a 	mov	r2,r4
80202694:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202698:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
8020269c:	e0bfff03 	ldbu	r2,-4(fp)
802026a0:	10000326 	beq	r2,zero,802026b0 <vDctrCh7IrqFlagClr+0x2c>
802026a4:	10800060 	cmpeqi	r2,r2,1
802026a8:	1000041e 	bne	r2,zero,802026bc <vDctrCh7IrqFlagClr+0x38>
802026ac:	00000606 	br	802026c8 <vDctrCh7IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
802026b0:	00800044 	movi	r2,1
802026b4:	e0bffb15 	stw	r2,-20(fp)
		break;
802026b8:	00000506 	br	802026d0 <vDctrCh7IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
802026bc:	00800084 	movi	r2,2
802026c0:	e0bffb15 	stw	r2,-20(fp)
		break;
802026c4:	00000206 	br	802026d0 <vDctrCh7IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
802026c8:	e03ffb15 	stw	zero,-20(fp)
		break;
802026cc:	0001883a 	nop
802026d0:	00a00034 	movhi	r2,32768
802026d4:	10840004 	addi	r2,r2,4096
802026d8:	e0bffc15 	stw	r2,-16(fp)
802026dc:	008002c4 	movi	r2,11
802026e0:	e0bffd15 	stw	r2,-12(fp)
802026e4:	e0bffb17 	ldw	r2,-20(fp)
802026e8:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802026ec:	e0bffd17 	ldw	r2,-12(fp)
802026f0:	1085883a 	add	r2,r2,r2
802026f4:	1085883a 	add	r2,r2,r2
802026f8:	1007883a 	mov	r3,r2
802026fc:	e0bffc17 	ldw	r2,-16(fp)
80202700:	10c5883a 	add	r2,r2,r3
80202704:	e0fffe17 	ldw	r3,-8(fp)
80202708:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_7_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
8020270c:	0001883a 	nop
80202710:	e037883a 	mov	sp,fp
80202714:	df000017 	ldw	fp,0(sp)
80202718:	dec00104 	addi	sp,sp,4
8020271c:	f800283a 	ret

80202720 <vDctrCh8IrqFlagClr>:

void vDctrCh8IrqFlagClr(alt_u8 ucIrqFlag){
80202720:	defffa04 	addi	sp,sp,-24
80202724:	df000515 	stw	fp,20(sp)
80202728:	df000504 	addi	fp,sp,20
8020272c:	2005883a 	mov	r2,r4
80202730:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202734:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202738:	e0bfff03 	ldbu	r2,-4(fp)
8020273c:	10000326 	beq	r2,zero,8020274c <vDctrCh8IrqFlagClr+0x2c>
80202740:	10800060 	cmpeqi	r2,r2,1
80202744:	1000041e 	bne	r2,zero,80202758 <vDctrCh8IrqFlagClr+0x38>
80202748:	00000606 	br	80202764 <vDctrCh8IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
8020274c:	00800044 	movi	r2,1
80202750:	e0bffb15 	stw	r2,-20(fp)
		break;
80202754:	00000506 	br	8020276c <vDctrCh8IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202758:	00800084 	movi	r2,2
8020275c:	e0bffb15 	stw	r2,-20(fp)
		break;
80202760:	00000206 	br	8020276c <vDctrCh8IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202764:	e03ffb15 	stw	zero,-20(fp)
		break;
80202768:	0001883a 	nop
8020276c:	00a00034 	movhi	r2,32768
80202770:	10830004 	addi	r2,r2,3072
80202774:	e0bffc15 	stw	r2,-16(fp)
80202778:	008002c4 	movi	r2,11
8020277c:	e0bffd15 	stw	r2,-12(fp)
80202780:	e0bffb17 	ldw	r2,-20(fp)
80202784:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202788:	e0bffd17 	ldw	r2,-12(fp)
8020278c:	1085883a 	add	r2,r2,r2
80202790:	1085883a 	add	r2,r2,r2
80202794:	1007883a 	mov	r3,r2
80202798:	e0bffc17 	ldw	r2,-16(fp)
8020279c:	10c5883a 	add	r2,r2,r3
802027a0:	e0fffe17 	ldw	r3,-8(fp)
802027a4:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_8_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
802027a8:	0001883a 	nop
802027ac:	e037883a 	mov	sp,fp
802027b0:	df000017 	ldw	fp,0(sp)
802027b4:	dec00104 	addi	sp,sp,4
802027b8:	f800283a 	ret

802027bc <vDctrCh1IrqFlag>:

void vDctrCh1IrqFlag(bool *pbIrqFlags){
802027bc:	defff404 	addi	sp,sp,-48
802027c0:	df000b15 	stw	fp,44(sp)
802027c4:	df000b04 	addi	fp,sp,44
802027c8:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
802027cc:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
802027d0:	e0bfff17 	ldw	r2,-4(fp)
802027d4:	10003026 	beq	r2,zero,80202898 <vDctrCh1IrqFlag+0xdc>
802027d8:	00a00034 	movhi	r2,32768
802027dc:	108a0004 	addi	r2,r2,10240
802027e0:	e0bff515 	stw	r2,-44(fp)
802027e4:	00800284 	movi	r2,10
802027e8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802027ec:	e0bffc17 	ldw	r2,-16(fp)
802027f0:	1085883a 	add	r2,r2,r2
802027f4:	1085883a 	add	r2,r2,r2
802027f8:	1007883a 	mov	r3,r2
802027fc:	e0bff517 	ldw	r2,-44(fp)
80202800:	10c5883a 	add	r2,r2,r3
80202804:	10800017 	ldw	r2,0(r2)
80202808:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
8020280c:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh1IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_1_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202810:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202814:	e0bffd17 	ldw	r2,-12(fp)
80202818:	e0bff615 	stw	r2,-40(fp)
8020281c:	00800044 	movi	r2,1
80202820:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202824:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202828:	e0fff617 	ldw	r3,-40(fp)
8020282c:	e0bffa17 	ldw	r2,-24(fp)
80202830:	1884703a 	and	r2,r3,r2
80202834:	10000326 	beq	r2,zero,80202844 <vDctrCh1IrqFlag+0x88>
		bFlag = TRUE;
80202838:	00800044 	movi	r2,1
8020283c:	e0bffb15 	stw	r2,-20(fp)
80202840:	00000106 	br	80202848 <vDctrCh1IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202844:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202848:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_1_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
8020284c:	e0bfff17 	ldw	r2,-4(fp)
80202850:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202854:	e0bfff17 	ldw	r2,-4(fp)
80202858:	10800104 	addi	r2,r2,4
8020285c:	e0fffd17 	ldw	r3,-12(fp)
80202860:	e0fff715 	stw	r3,-36(fp)
80202864:	00c00084 	movi	r3,2
80202868:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
8020286c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202870:	e13ff717 	ldw	r4,-36(fp)
80202874:	e0fff817 	ldw	r3,-32(fp)
80202878:	20c6703a 	and	r3,r4,r3
8020287c:	18000326 	beq	r3,zero,8020288c <vDctrCh1IrqFlag+0xd0>
		bFlag = TRUE;
80202880:	00c00044 	movi	r3,1
80202884:	e0fff915 	stw	r3,-28(fp)
80202888:	00000106 	br	80202890 <vDctrCh1IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
8020288c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202890:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_1_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202894:	10c00015 	stw	r3,0(r2)
	}

}
80202898:	0001883a 	nop
8020289c:	e037883a 	mov	sp,fp
802028a0:	df000017 	ldw	fp,0(sp)
802028a4:	dec00104 	addi	sp,sp,4
802028a8:	f800283a 	ret

802028ac <vDctrCh2IrqFlag>:

void vDctrCh2IrqFlag(bool *pbIrqFlags){
802028ac:	defff404 	addi	sp,sp,-48
802028b0:	df000b15 	stw	fp,44(sp)
802028b4:	df000b04 	addi	fp,sp,44
802028b8:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
802028bc:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
802028c0:	e0bfff17 	ldw	r2,-4(fp)
802028c4:	10003026 	beq	r2,zero,80202988 <vDctrCh2IrqFlag+0xdc>
802028c8:	00a00034 	movhi	r2,32768
802028cc:	10890004 	addi	r2,r2,9216
802028d0:	e0bff515 	stw	r2,-44(fp)
802028d4:	00800284 	movi	r2,10
802028d8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802028dc:	e0bffc17 	ldw	r2,-16(fp)
802028e0:	1085883a 	add	r2,r2,r2
802028e4:	1085883a 	add	r2,r2,r2
802028e8:	1007883a 	mov	r3,r2
802028ec:	e0bff517 	ldw	r2,-44(fp)
802028f0:	10c5883a 	add	r2,r2,r3
802028f4:	10800017 	ldw	r2,0(r2)
802028f8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802028fc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh2IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_2_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202900:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202904:	e0bffd17 	ldw	r2,-12(fp)
80202908:	e0bff615 	stw	r2,-40(fp)
8020290c:	00800044 	movi	r2,1
80202910:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202914:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202918:	e0fff617 	ldw	r3,-40(fp)
8020291c:	e0bffa17 	ldw	r2,-24(fp)
80202920:	1884703a 	and	r2,r3,r2
80202924:	10000326 	beq	r2,zero,80202934 <vDctrCh2IrqFlag+0x88>
		bFlag = TRUE;
80202928:	00800044 	movi	r2,1
8020292c:	e0bffb15 	stw	r2,-20(fp)
80202930:	00000106 	br	80202938 <vDctrCh2IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202934:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202938:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_2_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
8020293c:	e0bfff17 	ldw	r2,-4(fp)
80202940:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202944:	e0bfff17 	ldw	r2,-4(fp)
80202948:	10800104 	addi	r2,r2,4
8020294c:	e0fffd17 	ldw	r3,-12(fp)
80202950:	e0fff715 	stw	r3,-36(fp)
80202954:	00c00084 	movi	r3,2
80202958:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
8020295c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202960:	e13ff717 	ldw	r4,-36(fp)
80202964:	e0fff817 	ldw	r3,-32(fp)
80202968:	20c6703a 	and	r3,r4,r3
8020296c:	18000326 	beq	r3,zero,8020297c <vDctrCh2IrqFlag+0xd0>
		bFlag = TRUE;
80202970:	00c00044 	movi	r3,1
80202974:	e0fff915 	stw	r3,-28(fp)
80202978:	00000106 	br	80202980 <vDctrCh2IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
8020297c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202980:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_2_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202984:	10c00015 	stw	r3,0(r2)
	}

}
80202988:	0001883a 	nop
8020298c:	e037883a 	mov	sp,fp
80202990:	df000017 	ldw	fp,0(sp)
80202994:	dec00104 	addi	sp,sp,4
80202998:	f800283a 	ret

8020299c <vDctrCh3IrqFlag>:

void vDctrCh3IrqFlag(bool *pbIrqFlags){
8020299c:	defff404 	addi	sp,sp,-48
802029a0:	df000b15 	stw	fp,44(sp)
802029a4:	df000b04 	addi	fp,sp,44
802029a8:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
802029ac:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
802029b0:	e0bfff17 	ldw	r2,-4(fp)
802029b4:	10003026 	beq	r2,zero,80202a78 <vDctrCh3IrqFlag+0xdc>
802029b8:	00a00034 	movhi	r2,32768
802029bc:	10880004 	addi	r2,r2,8192
802029c0:	e0bff515 	stw	r2,-44(fp)
802029c4:	00800284 	movi	r2,10
802029c8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802029cc:	e0bffc17 	ldw	r2,-16(fp)
802029d0:	1085883a 	add	r2,r2,r2
802029d4:	1085883a 	add	r2,r2,r2
802029d8:	1007883a 	mov	r3,r2
802029dc:	e0bff517 	ldw	r2,-44(fp)
802029e0:	10c5883a 	add	r2,r2,r3
802029e4:	10800017 	ldw	r2,0(r2)
802029e8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802029ec:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh3IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_3_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
802029f0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
802029f4:	e0bffd17 	ldw	r2,-12(fp)
802029f8:	e0bff615 	stw	r2,-40(fp)
802029fc:	00800044 	movi	r2,1
80202a00:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202a04:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202a08:	e0fff617 	ldw	r3,-40(fp)
80202a0c:	e0bffa17 	ldw	r2,-24(fp)
80202a10:	1884703a 	and	r2,r3,r2
80202a14:	10000326 	beq	r2,zero,80202a24 <vDctrCh3IrqFlag+0x88>
		bFlag = TRUE;
80202a18:	00800044 	movi	r2,1
80202a1c:	e0bffb15 	stw	r2,-20(fp)
80202a20:	00000106 	br	80202a28 <vDctrCh3IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202a24:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202a28:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_3_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202a2c:	e0bfff17 	ldw	r2,-4(fp)
80202a30:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202a34:	e0bfff17 	ldw	r2,-4(fp)
80202a38:	10800104 	addi	r2,r2,4
80202a3c:	e0fffd17 	ldw	r3,-12(fp)
80202a40:	e0fff715 	stw	r3,-36(fp)
80202a44:	00c00084 	movi	r3,2
80202a48:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202a4c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202a50:	e13ff717 	ldw	r4,-36(fp)
80202a54:	e0fff817 	ldw	r3,-32(fp)
80202a58:	20c6703a 	and	r3,r4,r3
80202a5c:	18000326 	beq	r3,zero,80202a6c <vDctrCh3IrqFlag+0xd0>
		bFlag = TRUE;
80202a60:	00c00044 	movi	r3,1
80202a64:	e0fff915 	stw	r3,-28(fp)
80202a68:	00000106 	br	80202a70 <vDctrCh3IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202a6c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202a70:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_3_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202a74:	10c00015 	stw	r3,0(r2)
	}

}
80202a78:	0001883a 	nop
80202a7c:	e037883a 	mov	sp,fp
80202a80:	df000017 	ldw	fp,0(sp)
80202a84:	dec00104 	addi	sp,sp,4
80202a88:	f800283a 	ret

80202a8c <vDctrCh4IrqFlag>:

void vDctrCh4IrqFlag(bool *pbIrqFlags){
80202a8c:	defff404 	addi	sp,sp,-48
80202a90:	df000b15 	stw	fp,44(sp)
80202a94:	df000b04 	addi	fp,sp,44
80202a98:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202a9c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202aa0:	e0bfff17 	ldw	r2,-4(fp)
80202aa4:	10003026 	beq	r2,zero,80202b68 <vDctrCh4IrqFlag+0xdc>
80202aa8:	00a00034 	movhi	r2,32768
80202aac:	10870004 	addi	r2,r2,7168
80202ab0:	e0bff515 	stw	r2,-44(fp)
80202ab4:	00800284 	movi	r2,10
80202ab8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202abc:	e0bffc17 	ldw	r2,-16(fp)
80202ac0:	1085883a 	add	r2,r2,r2
80202ac4:	1085883a 	add	r2,r2,r2
80202ac8:	1007883a 	mov	r3,r2
80202acc:	e0bff517 	ldw	r2,-44(fp)
80202ad0:	10c5883a 	add	r2,r2,r3
80202ad4:	10800017 	ldw	r2,0(r2)
80202ad8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202adc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh4IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_4_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202ae0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202ae4:	e0bffd17 	ldw	r2,-12(fp)
80202ae8:	e0bff615 	stw	r2,-40(fp)
80202aec:	00800044 	movi	r2,1
80202af0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202af4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202af8:	e0fff617 	ldw	r3,-40(fp)
80202afc:	e0bffa17 	ldw	r2,-24(fp)
80202b00:	1884703a 	and	r2,r3,r2
80202b04:	10000326 	beq	r2,zero,80202b14 <vDctrCh4IrqFlag+0x88>
		bFlag = TRUE;
80202b08:	00800044 	movi	r2,1
80202b0c:	e0bffb15 	stw	r2,-20(fp)
80202b10:	00000106 	br	80202b18 <vDctrCh4IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202b14:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202b18:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_4_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202b1c:	e0bfff17 	ldw	r2,-4(fp)
80202b20:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202b24:	e0bfff17 	ldw	r2,-4(fp)
80202b28:	10800104 	addi	r2,r2,4
80202b2c:	e0fffd17 	ldw	r3,-12(fp)
80202b30:	e0fff715 	stw	r3,-36(fp)
80202b34:	00c00084 	movi	r3,2
80202b38:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202b3c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202b40:	e13ff717 	ldw	r4,-36(fp)
80202b44:	e0fff817 	ldw	r3,-32(fp)
80202b48:	20c6703a 	and	r3,r4,r3
80202b4c:	18000326 	beq	r3,zero,80202b5c <vDctrCh4IrqFlag+0xd0>
		bFlag = TRUE;
80202b50:	00c00044 	movi	r3,1
80202b54:	e0fff915 	stw	r3,-28(fp)
80202b58:	00000106 	br	80202b60 <vDctrCh4IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202b5c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202b60:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_4_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202b64:	10c00015 	stw	r3,0(r2)
	}

}
80202b68:	0001883a 	nop
80202b6c:	e037883a 	mov	sp,fp
80202b70:	df000017 	ldw	fp,0(sp)
80202b74:	dec00104 	addi	sp,sp,4
80202b78:	f800283a 	ret

80202b7c <vDctrCh5IrqFlag>:

void vDctrCh5IrqFlag(bool *pbIrqFlags){
80202b7c:	defff404 	addi	sp,sp,-48
80202b80:	df000b15 	stw	fp,44(sp)
80202b84:	df000b04 	addi	fp,sp,44
80202b88:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202b8c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202b90:	e0bfff17 	ldw	r2,-4(fp)
80202b94:	10003026 	beq	r2,zero,80202c58 <vDctrCh5IrqFlag+0xdc>
80202b98:	00a00034 	movhi	r2,32768
80202b9c:	10860004 	addi	r2,r2,6144
80202ba0:	e0bff515 	stw	r2,-44(fp)
80202ba4:	00800284 	movi	r2,10
80202ba8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202bac:	e0bffc17 	ldw	r2,-16(fp)
80202bb0:	1085883a 	add	r2,r2,r2
80202bb4:	1085883a 	add	r2,r2,r2
80202bb8:	1007883a 	mov	r3,r2
80202bbc:	e0bff517 	ldw	r2,-44(fp)
80202bc0:	10c5883a 	add	r2,r2,r3
80202bc4:	10800017 	ldw	r2,0(r2)
80202bc8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202bcc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh5IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_5_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202bd0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202bd4:	e0bffd17 	ldw	r2,-12(fp)
80202bd8:	e0bff615 	stw	r2,-40(fp)
80202bdc:	00800044 	movi	r2,1
80202be0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202be4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202be8:	e0fff617 	ldw	r3,-40(fp)
80202bec:	e0bffa17 	ldw	r2,-24(fp)
80202bf0:	1884703a 	and	r2,r3,r2
80202bf4:	10000326 	beq	r2,zero,80202c04 <vDctrCh5IrqFlag+0x88>
		bFlag = TRUE;
80202bf8:	00800044 	movi	r2,1
80202bfc:	e0bffb15 	stw	r2,-20(fp)
80202c00:	00000106 	br	80202c08 <vDctrCh5IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202c04:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202c08:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_5_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202c0c:	e0bfff17 	ldw	r2,-4(fp)
80202c10:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202c14:	e0bfff17 	ldw	r2,-4(fp)
80202c18:	10800104 	addi	r2,r2,4
80202c1c:	e0fffd17 	ldw	r3,-12(fp)
80202c20:	e0fff715 	stw	r3,-36(fp)
80202c24:	00c00084 	movi	r3,2
80202c28:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202c2c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202c30:	e13ff717 	ldw	r4,-36(fp)
80202c34:	e0fff817 	ldw	r3,-32(fp)
80202c38:	20c6703a 	and	r3,r4,r3
80202c3c:	18000326 	beq	r3,zero,80202c4c <vDctrCh5IrqFlag+0xd0>
		bFlag = TRUE;
80202c40:	00c00044 	movi	r3,1
80202c44:	e0fff915 	stw	r3,-28(fp)
80202c48:	00000106 	br	80202c50 <vDctrCh5IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202c4c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202c50:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_5_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202c54:	10c00015 	stw	r3,0(r2)
	}

}
80202c58:	0001883a 	nop
80202c5c:	e037883a 	mov	sp,fp
80202c60:	df000017 	ldw	fp,0(sp)
80202c64:	dec00104 	addi	sp,sp,4
80202c68:	f800283a 	ret

80202c6c <vDctrCh6IrqFlag>:

void vDctrCh6IrqFlag(bool *pbIrqFlags){
80202c6c:	defff404 	addi	sp,sp,-48
80202c70:	df000b15 	stw	fp,44(sp)
80202c74:	df000b04 	addi	fp,sp,44
80202c78:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202c7c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202c80:	e0bfff17 	ldw	r2,-4(fp)
80202c84:	10003026 	beq	r2,zero,80202d48 <vDctrCh6IrqFlag+0xdc>
80202c88:	00a00034 	movhi	r2,32768
80202c8c:	10850004 	addi	r2,r2,5120
80202c90:	e0bff515 	stw	r2,-44(fp)
80202c94:	00800284 	movi	r2,10
80202c98:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202c9c:	e0bffc17 	ldw	r2,-16(fp)
80202ca0:	1085883a 	add	r2,r2,r2
80202ca4:	1085883a 	add	r2,r2,r2
80202ca8:	1007883a 	mov	r3,r2
80202cac:	e0bff517 	ldw	r2,-44(fp)
80202cb0:	10c5883a 	add	r2,r2,r3
80202cb4:	10800017 	ldw	r2,0(r2)
80202cb8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202cbc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh6IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_6_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202cc0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202cc4:	e0bffd17 	ldw	r2,-12(fp)
80202cc8:	e0bff615 	stw	r2,-40(fp)
80202ccc:	00800044 	movi	r2,1
80202cd0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202cd4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202cd8:	e0fff617 	ldw	r3,-40(fp)
80202cdc:	e0bffa17 	ldw	r2,-24(fp)
80202ce0:	1884703a 	and	r2,r3,r2
80202ce4:	10000326 	beq	r2,zero,80202cf4 <vDctrCh6IrqFlag+0x88>
		bFlag = TRUE;
80202ce8:	00800044 	movi	r2,1
80202cec:	e0bffb15 	stw	r2,-20(fp)
80202cf0:	00000106 	br	80202cf8 <vDctrCh6IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202cf4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202cf8:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_6_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202cfc:	e0bfff17 	ldw	r2,-4(fp)
80202d00:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202d04:	e0bfff17 	ldw	r2,-4(fp)
80202d08:	10800104 	addi	r2,r2,4
80202d0c:	e0fffd17 	ldw	r3,-12(fp)
80202d10:	e0fff715 	stw	r3,-36(fp)
80202d14:	00c00084 	movi	r3,2
80202d18:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202d1c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202d20:	e13ff717 	ldw	r4,-36(fp)
80202d24:	e0fff817 	ldw	r3,-32(fp)
80202d28:	20c6703a 	and	r3,r4,r3
80202d2c:	18000326 	beq	r3,zero,80202d3c <vDctrCh6IrqFlag+0xd0>
		bFlag = TRUE;
80202d30:	00c00044 	movi	r3,1
80202d34:	e0fff915 	stw	r3,-28(fp)
80202d38:	00000106 	br	80202d40 <vDctrCh6IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202d3c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202d40:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_6_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202d44:	10c00015 	stw	r3,0(r2)
	}

}
80202d48:	0001883a 	nop
80202d4c:	e037883a 	mov	sp,fp
80202d50:	df000017 	ldw	fp,0(sp)
80202d54:	dec00104 	addi	sp,sp,4
80202d58:	f800283a 	ret

80202d5c <vDctrCh7IrqFlag>:

void vDctrCh7IrqFlag(bool *pbIrqFlags){
80202d5c:	defff404 	addi	sp,sp,-48
80202d60:	df000b15 	stw	fp,44(sp)
80202d64:	df000b04 	addi	fp,sp,44
80202d68:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202d6c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202d70:	e0bfff17 	ldw	r2,-4(fp)
80202d74:	10003026 	beq	r2,zero,80202e38 <vDctrCh7IrqFlag+0xdc>
80202d78:	00a00034 	movhi	r2,32768
80202d7c:	10840004 	addi	r2,r2,4096
80202d80:	e0bff515 	stw	r2,-44(fp)
80202d84:	00800284 	movi	r2,10
80202d88:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202d8c:	e0bffc17 	ldw	r2,-16(fp)
80202d90:	1085883a 	add	r2,r2,r2
80202d94:	1085883a 	add	r2,r2,r2
80202d98:	1007883a 	mov	r3,r2
80202d9c:	e0bff517 	ldw	r2,-44(fp)
80202da0:	10c5883a 	add	r2,r2,r3
80202da4:	10800017 	ldw	r2,0(r2)
80202da8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202dac:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh7IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_7_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202db0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202db4:	e0bffd17 	ldw	r2,-12(fp)
80202db8:	e0bff615 	stw	r2,-40(fp)
80202dbc:	00800044 	movi	r2,1
80202dc0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202dc4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202dc8:	e0fff617 	ldw	r3,-40(fp)
80202dcc:	e0bffa17 	ldw	r2,-24(fp)
80202dd0:	1884703a 	and	r2,r3,r2
80202dd4:	10000326 	beq	r2,zero,80202de4 <vDctrCh7IrqFlag+0x88>
		bFlag = TRUE;
80202dd8:	00800044 	movi	r2,1
80202ddc:	e0bffb15 	stw	r2,-20(fp)
80202de0:	00000106 	br	80202de8 <vDctrCh7IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202de4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202de8:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_7_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202dec:	e0bfff17 	ldw	r2,-4(fp)
80202df0:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202df4:	e0bfff17 	ldw	r2,-4(fp)
80202df8:	10800104 	addi	r2,r2,4
80202dfc:	e0fffd17 	ldw	r3,-12(fp)
80202e00:	e0fff715 	stw	r3,-36(fp)
80202e04:	00c00084 	movi	r3,2
80202e08:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202e0c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202e10:	e13ff717 	ldw	r4,-36(fp)
80202e14:	e0fff817 	ldw	r3,-32(fp)
80202e18:	20c6703a 	and	r3,r4,r3
80202e1c:	18000326 	beq	r3,zero,80202e2c <vDctrCh7IrqFlag+0xd0>
		bFlag = TRUE;
80202e20:	00c00044 	movi	r3,1
80202e24:	e0fff915 	stw	r3,-28(fp)
80202e28:	00000106 	br	80202e30 <vDctrCh7IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202e2c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202e30:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_7_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202e34:	10c00015 	stw	r3,0(r2)
	}

}
80202e38:	0001883a 	nop
80202e3c:	e037883a 	mov	sp,fp
80202e40:	df000017 	ldw	fp,0(sp)
80202e44:	dec00104 	addi	sp,sp,4
80202e48:	f800283a 	ret

80202e4c <vDctrCh8IrqFlag>:

void vDctrCh8IrqFlag(bool *pbIrqFlags){
80202e4c:	defff404 	addi	sp,sp,-48
80202e50:	df000b15 	stw	fp,44(sp)
80202e54:	df000b04 	addi	fp,sp,44
80202e58:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202e5c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202e60:	e0bfff17 	ldw	r2,-4(fp)
80202e64:	10003026 	beq	r2,zero,80202f28 <vDctrCh8IrqFlag+0xdc>
80202e68:	00a00034 	movhi	r2,32768
80202e6c:	10830004 	addi	r2,r2,3072
80202e70:	e0bff515 	stw	r2,-44(fp)
80202e74:	00800284 	movi	r2,10
80202e78:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202e7c:	e0bffc17 	ldw	r2,-16(fp)
80202e80:	1085883a 	add	r2,r2,r2
80202e84:	1085883a 	add	r2,r2,r2
80202e88:	1007883a 	mov	r3,r2
80202e8c:	e0bff517 	ldw	r2,-44(fp)
80202e90:	10c5883a 	add	r2,r2,r3
80202e94:	10800017 	ldw	r2,0(r2)
80202e98:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202e9c:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh8IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_8_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202ea0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202ea4:	e0bffd17 	ldw	r2,-12(fp)
80202ea8:	e0bff615 	stw	r2,-40(fp)
80202eac:	00800044 	movi	r2,1
80202eb0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202eb4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202eb8:	e0fff617 	ldw	r3,-40(fp)
80202ebc:	e0bffa17 	ldw	r2,-24(fp)
80202ec0:	1884703a 	and	r2,r3,r2
80202ec4:	10000326 	beq	r2,zero,80202ed4 <vDctrCh8IrqFlag+0x88>
		bFlag = TRUE;
80202ec8:	00800044 	movi	r2,1
80202ecc:	e0bffb15 	stw	r2,-20(fp)
80202ed0:	00000106 	br	80202ed8 <vDctrCh8IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202ed4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202ed8:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_8_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202edc:	e0bfff17 	ldw	r2,-4(fp)
80202ee0:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202ee4:	e0bfff17 	ldw	r2,-4(fp)
80202ee8:	10800104 	addi	r2,r2,4
80202eec:	e0fffd17 	ldw	r3,-12(fp)
80202ef0:	e0fff715 	stw	r3,-36(fp)
80202ef4:	00c00084 	movi	r3,2
80202ef8:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202efc:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202f00:	e13ff717 	ldw	r4,-36(fp)
80202f04:	e0fff817 	ldw	r3,-32(fp)
80202f08:	20c6703a 	and	r3,r4,r3
80202f0c:	18000326 	beq	r3,zero,80202f1c <vDctrCh8IrqFlag+0xd0>
		bFlag = TRUE;
80202f10:	00c00044 	movi	r3,1
80202f14:	e0fff915 	stw	r3,-28(fp)
80202f18:	00000106 	br	80202f20 <vDctrCh8IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202f1c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202f20:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_8_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202f24:	10c00015 	stw	r3,0(r2)
	}

}
80202f28:	0001883a 	nop
80202f2c:	e037883a 	mov	sp,fp
80202f30:	df000017 	ldw	fp,0(sp)
80202f34:	dec00104 	addi	sp,sp,4
80202f38:	f800283a 	ret

80202f3c <vDctrInitIrq>:

bool vDctrInitIrq(alt_u8 ucDcomCh){
80202f3c:	defffb04 	addi	sp,sp,-20
80202f40:	dfc00415 	stw	ra,16(sp)
80202f44:	df000315 	stw	fp,12(sp)
80202f48:	df000304 	addi	fp,sp,12
80202f4c:	2005883a 	mov	r2,r4
80202f50:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80202f54:	e03ffd15 	stw	zero,-12(fp)
	void* pvHoldContext;
	switch (ucDcomCh) {
80202f58:	e0bfff03 	ldbu	r2,-4(fp)
80202f5c:	10c00228 	cmpgeui	r3,r2,8
80202f60:	18005e1e 	bne	r3,zero,802030dc <vDctrInitIrq+0x1a0>
80202f64:	100690ba 	slli	r3,r2,2
80202f68:	00a00834 	movhi	r2,32800
80202f6c:	108bdf04 	addi	r2,r2,12156
80202f70:	1885883a 	add	r2,r3,r2
80202f74:	10800017 	ldw	r2,0(r2)
80202f78:	1000683a 	jmp	r2
80202f7c:	80202f9c 	xori	zero,r16,32958
80202f80:	80202fc4 	addi	zero,r16,-32577
80202f84:	80202fec 	andhi	zero,r16,32959
80202f88:	80203014 	ori	zero,r16,32960
80202f8c:	8020303c 	xorhi	zero,r16,32960
80202f90:	80203064 	muli	zero,r16,-32575
80202f94:	8020308c 	andi	zero,r16,32962
80202f98:	802030b4 	orhi	zero,r16,32962
	case eDcomSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
80202f9c:	d0a01a04 	addi	r2,gp,-32664
80202fa0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_1_TX_IRQ, pvHoldContext, vDctrCh1HandleIrq);
80202fa4:	01a00834 	movhi	r6,32800
80202fa8:	3186af04 	addi	r6,r6,6844
80202fac:	e17ffe17 	ldw	r5,-8(fp)
80202fb0:	01000204 	movi	r4,8
80202fb4:	0209ba00 	call	80209ba0 <alt_irq_register>

		bStatus = TRUE;
80202fb8:	00800044 	movi	r2,1
80202fbc:	e0bffd15 	stw	r2,-12(fp)
		break;
80202fc0:	00004806 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
80202fc4:	d0a01b04 	addi	r2,gp,-32660
80202fc8:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_2_TX_IRQ, pvHoldContext, vDctrCh2HandleIrq);
80202fcc:	01a00834 	movhi	r6,32800
80202fd0:	3186f004 	addi	r6,r6,7104
80202fd4:	e17ffe17 	ldw	r5,-8(fp)
80202fd8:	01000244 	movi	r4,9
80202fdc:	0209ba00 	call	80209ba0 <alt_irq_register>
		bStatus = TRUE;
80202fe0:	00800044 	movi	r2,1
80202fe4:	e0bffd15 	stw	r2,-12(fp)
		break;
80202fe8:	00003e06 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
80202fec:	d0a01c04 	addi	r2,gp,-32656
80202ff0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_3_TX_IRQ, pvHoldContext, vDctrCh3HandleIrq);
80202ff4:	01a00834 	movhi	r6,32800
80202ff8:	31873104 	addi	r6,r6,7364
80202ffc:	e17ffe17 	ldw	r5,-8(fp)
80203000:	010002c4 	movi	r4,11
80203004:	0209ba00 	call	80209ba0 <alt_irq_register>
		bStatus = TRUE;
80203008:	00800044 	movi	r2,1
8020300c:	e0bffd15 	stw	r2,-12(fp)
		break;
80203010:	00003406 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
80203014:	d0a01d04 	addi	r2,gp,-32652
80203018:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_4_TX_IRQ, pvHoldContext, vDctrCh4HandleIrq);
8020301c:	01a00834 	movhi	r6,32800
80203020:	31877204 	addi	r6,r6,7624
80203024:	e17ffe17 	ldw	r5,-8(fp)
80203028:	01000284 	movi	r4,10
8020302c:	0209ba00 	call	80209ba0 <alt_irq_register>
		bStatus = TRUE;
80203030:	00800044 	movi	r2,1
80203034:	e0bffd15 	stw	r2,-12(fp)
		break;
80203038:	00002a06 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
8020303c:	d0a01e04 	addi	r2,gp,-32648
80203040:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_5_TX_IRQ, pvHoldContext, vDctrCh5HandleIrq);
80203044:	01a00834 	movhi	r6,32800
80203048:	3187b304 	addi	r6,r6,7884
8020304c:	e17ffe17 	ldw	r5,-8(fp)
80203050:	01000304 	movi	r4,12
80203054:	0209ba00 	call	80209ba0 <alt_irq_register>
		bStatus = TRUE;
80203058:	00800044 	movi	r2,1
8020305c:	e0bffd15 	stw	r2,-12(fp)
		break;
80203060:	00002006 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
80203064:	d0a01f04 	addi	r2,gp,-32644
80203068:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_6_TX_IRQ, pvHoldContext, vDctrCh6HandleIrq);
8020306c:	01a00834 	movhi	r6,32800
80203070:	3187f404 	addi	r6,r6,8144
80203074:	e17ffe17 	ldw	r5,-8(fp)
80203078:	01000384 	movi	r4,14
8020307c:	0209ba00 	call	80209ba0 <alt_irq_register>
		bStatus = TRUE;
80203080:	00800044 	movi	r2,1
80203084:	e0bffd15 	stw	r2,-12(fp)
		break;
80203088:	00001606 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
8020308c:	d0a02004 	addi	r2,gp,-32640
80203090:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_7_TX_IRQ, pvHoldContext, vDctrCh7HandleIrq);
80203094:	01a00834 	movhi	r6,32800
80203098:	31883504 	addi	r6,r6,8404
8020309c:	e17ffe17 	ldw	r5,-8(fp)
802030a0:	01000344 	movi	r4,13
802030a4:	0209ba00 	call	80209ba0 <alt_irq_register>
		bStatus = TRUE;
802030a8:	00800044 	movi	r2,1
802030ac:	e0bffd15 	stw	r2,-12(fp)
		break;
802030b0:	00000c06 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
802030b4:	d0a02104 	addi	r2,gp,-32636
802030b8:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_8_TX_IRQ, pvHoldContext, vDctrCh8HandleIrq);
802030bc:	01a00834 	movhi	r6,32800
802030c0:	31887604 	addi	r6,r6,8664
802030c4:	e17ffe17 	ldw	r5,-8(fp)
802030c8:	010003c4 	movi	r4,15
802030cc:	0209ba00 	call	80209ba0 <alt_irq_register>
		bStatus = TRUE;
802030d0:	00800044 	movi	r2,1
802030d4:	e0bffd15 	stw	r2,-12(fp)
		break;
802030d8:	00000206 	br	802030e4 <vDctrInitIrq+0x1a8>
	default:
		bStatus = FALSE;
802030dc:	e03ffd15 	stw	zero,-12(fp)
		break;
802030e0:	0001883a 	nop
	}

	return bStatus;
802030e4:	e0bffd17 	ldw	r2,-12(fp)
}
802030e8:	e037883a 	mov	sp,fp
802030ec:	dfc00117 	ldw	ra,4(sp)
802030f0:	df000017 	ldw	fp,0(sp)
802030f4:	dec00204 	addi	sp,sp,8
802030f8:	f800283a 	ret

802030fc <bDctrSetIrqControl>:

bool bDctrSetIrqControl(TDctrChannel *pxDctrCh){
802030fc:	deffee04 	addi	sp,sp,-72
80203100:	df001115 	stw	fp,68(sp)
80203104:	df001104 	addi	fp,sp,68
80203108:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020310c:	e03fef15 	stw	zero,-68(fp)
	volatile alt_u32 uliReg = 0;
80203110:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203114:	e0bfff17 	ldw	r2,-4(fp)
80203118:	10004c26 	beq	r2,zero,8020324c <bDctrSetIrqControl+0x150>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
8020311c:	e0bfff17 	ldw	r2,-4(fp)
80203120:	10800017 	ldw	r2,0(r2)
80203124:	e0bff015 	stw	r2,-64(fp)
80203128:	00800244 	movi	r2,9
8020312c:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203130:	e0bffc17 	ldw	r2,-16(fp)
80203134:	1085883a 	add	r2,r2,r2
80203138:	1085883a 	add	r2,r2,r2
8020313c:	1007883a 	mov	r3,r2
80203140:	e0bff017 	ldw	r2,-64(fp)
80203144:	10c5883a 	add	r2,r2,r3
80203148:	10800017 	ldw	r2,0(r2)
8020314c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203150:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrSetIrqControl(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
80203154:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
80203158:	e0fffd17 	ldw	r3,-12(fp)
8020315c:	e0bfff17 	ldw	r2,-4(fp)
80203160:	10800217 	ldw	r2,8(r2)
80203164:	e0fff115 	stw	r3,-60(fp)
80203168:	00c00044 	movi	r3,1
8020316c:	e0fff915 	stw	r3,-28(fp)
80203170:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80203174:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80203178:	e0bffa17 	ldw	r2,-24(fp)
8020317c:	10000526 	beq	r2,zero,80203194 <bDctrSetIrqControl+0x98>
		uliReg = uliRegValue | uliCtrlMask;
80203180:	e0fff117 	ldw	r3,-60(fp)
80203184:	e0bff917 	ldw	r2,-28(fp)
80203188:	1884b03a 	or	r2,r3,r2
8020318c:	e0bffb15 	stw	r2,-20(fp)
80203190:	00000506 	br	802031a8 <bDctrSetIrqControl+0xac>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80203194:	e0bff917 	ldw	r2,-28(fp)
80203198:	0084303a 	nor	r2,zero,r2
8020319c:	e0fff117 	ldw	r3,-60(fp)
802031a0:	1884703a 	and	r2,r3,r2
802031a4:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
802031a8:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
802031ac:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK), pxDctrCh->xIrqControl.bTxBeginEn);
802031b0:	e0fffd17 	ldw	r3,-12(fp)
802031b4:	e0bfff17 	ldw	r2,-4(fp)
802031b8:	10800117 	ldw	r2,4(r2)
802031bc:	e0fff215 	stw	r3,-56(fp)
802031c0:	00c00084 	movi	r3,2
802031c4:	e0fff615 	stw	r3,-40(fp)
802031c8:	e0bff715 	stw	r2,-36(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802031cc:	e03ff815 	stw	zero,-32(fp)

	if (bCtrlValue) {
802031d0:	e0bff717 	ldw	r2,-36(fp)
802031d4:	10000526 	beq	r2,zero,802031ec <bDctrSetIrqControl+0xf0>
		uliReg = uliRegValue | uliCtrlMask;
802031d8:	e0fff217 	ldw	r3,-56(fp)
802031dc:	e0bff617 	ldw	r2,-40(fp)
802031e0:	1884b03a 	or	r2,r3,r2
802031e4:	e0bff815 	stw	r2,-32(fp)
802031e8:	00000506 	br	80203200 <bDctrSetIrqControl+0x104>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
802031ec:	e0bff617 	ldw	r2,-40(fp)
802031f0:	0084303a 	nor	r2,zero,r2
802031f4:	e0fff217 	ldw	r3,-56(fp)
802031f8:	1884703a 	and	r2,r3,r2
802031fc:	e0bff815 	stw	r2,-32(fp)
	}

	return uliReg;
80203200:	e0bff817 	ldw	r2,-32(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK), pxDctrCh->xIrqControl.bTxBeginEn);
80203204:	e0bffd15 	stw	r2,-12(fp)

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST), uliReg);
80203208:	e0bfff17 	ldw	r2,-4(fp)
8020320c:	10c00017 	ldw	r3,0(r2)
80203210:	e0bffd17 	ldw	r2,-12(fp)
80203214:	e0fff315 	stw	r3,-52(fp)
80203218:	00c00244 	movi	r3,9
8020321c:	e0fff415 	stw	r3,-48(fp)
80203220:	e0bff515 	stw	r2,-44(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203224:	e0bff417 	ldw	r2,-48(fp)
80203228:	1085883a 	add	r2,r2,r2
8020322c:	1085883a 	add	r2,r2,r2
80203230:	1007883a 	mov	r3,r2
80203234:	e0bff317 	ldw	r2,-52(fp)
80203238:	10c5883a 	add	r2,r2,r3
8020323c:	e0fff517 	ldw	r3,-44(fp)
80203240:	10c00015 	stw	r3,0(r2)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK), pxDctrCh->xIrqControl.bTxBeginEn);

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST), uliReg);

		bStatus = TRUE;
80203244:	00800044 	movi	r2,1
80203248:	e0bfef15 	stw	r2,-68(fp)
	}

	return bStatus;
8020324c:	e0bfef17 	ldw	r2,-68(fp)
}
80203250:	e037883a 	mov	sp,fp
80203254:	df000017 	ldw	fp,0(sp)
80203258:	dec00104 	addi	sp,sp,4
8020325c:	f800283a 	ret

80203260 <bDctrGetIrqControl>:

bool bDctrGetIrqControl(TDctrChannel *pxDctrCh){
80203260:	defff304 	addi	sp,sp,-52
80203264:	df000c15 	stw	fp,48(sp)
80203268:	df000c04 	addi	fp,sp,48
8020326c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203270:	e03ff415 	stw	zero,-48(fp)
	volatile alt_u32 uliReg = 0;
80203274:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203278:	e0bfff17 	ldw	r2,-4(fp)
8020327c:	10003126 	beq	r2,zero,80203344 <bDctrGetIrqControl+0xe4>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
80203280:	e0bfff17 	ldw	r2,-4(fp)
80203284:	10800017 	ldw	r2,0(r2)
80203288:	e0bff515 	stw	r2,-44(fp)
8020328c:	00800244 	movi	r2,9
80203290:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203294:	e0bffc17 	ldw	r2,-16(fp)
80203298:	1085883a 	add	r2,r2,r2
8020329c:	1085883a 	add	r2,r2,r2
802032a0:	1007883a 	mov	r3,r2
802032a4:	e0bff517 	ldw	r2,-44(fp)
802032a8:	10c5883a 	add	r2,r2,r3
802032ac:	10800017 	ldw	r2,0(r2)
802032b0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802032b4:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrGetIrqControl(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
802032b8:	e0bffd15 	stw	r2,-12(fp)

		pxDctrCh->xIrqControl.bTxEndEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK));
802032bc:	e0bffd17 	ldw	r2,-12(fp)
802032c0:	e0bff615 	stw	r2,-40(fp)
802032c4:	00800044 	movi	r2,1
802032c8:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
802032cc:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
802032d0:	e0fff617 	ldw	r3,-40(fp)
802032d4:	e0bffa17 	ldw	r2,-24(fp)
802032d8:	1884703a 	and	r2,r3,r2
802032dc:	10000326 	beq	r2,zero,802032ec <bDctrGetIrqControl+0x8c>
		bFlag = TRUE;
802032e0:	00800044 	movi	r2,1
802032e4:	e0bffb15 	stw	r2,-20(fp)
802032e8:	00000106 	br	802032f0 <bDctrGetIrqControl+0x90>
	} else {
		bFlag = FALSE;
802032ec:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
802032f0:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		pxDctrCh->xIrqControl.bTxEndEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK));
802032f4:	e0bfff17 	ldw	r2,-4(fp)
802032f8:	10c00215 	stw	r3,8(r2)
		pxDctrCh->xIrqControl.bTxBeginEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK));
802032fc:	e0bffd17 	ldw	r2,-12(fp)
80203300:	e0bff715 	stw	r2,-36(fp)
80203304:	00800084 	movi	r2,2
80203308:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
8020330c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203310:	e0fff717 	ldw	r3,-36(fp)
80203314:	e0bff817 	ldw	r2,-32(fp)
80203318:	1884703a 	and	r2,r3,r2
8020331c:	10000326 	beq	r2,zero,8020332c <bDctrGetIrqControl+0xcc>
		bFlag = TRUE;
80203320:	00800044 	movi	r2,1
80203324:	e0bff915 	stw	r2,-28(fp)
80203328:	00000106 	br	80203330 <bDctrGetIrqControl+0xd0>
	} else {
		bFlag = FALSE;
8020332c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203330:	e0fff917 	ldw	r3,-28(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		pxDctrCh->xIrqControl.bTxEndEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK));
		pxDctrCh->xIrqControl.bTxBeginEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK));
80203334:	e0bfff17 	ldw	r2,-4(fp)
80203338:	10c00115 	stw	r3,4(r2)

		bStatus = TRUE;
8020333c:	00800044 	movi	r2,1
80203340:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
80203344:	e0bff417 	ldw	r2,-48(fp)
}
80203348:	e037883a 	mov	sp,fp
8020334c:	df000017 	ldw	fp,0(sp)
80203350:	dec00104 	addi	sp,sp,4
80203354:	f800283a 	ret

80203358 <bDctrGetIrqFlags>:

bool bDctrGetIrqFlags(TDctrChannel *pxDctrCh){
80203358:	defff304 	addi	sp,sp,-52
8020335c:	df000c15 	stw	fp,48(sp)
80203360:	df000c04 	addi	fp,sp,48
80203364:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203368:	e03ff415 	stw	zero,-48(fp)
	volatile alt_u32 uliReg = 0;
8020336c:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203370:	e0bfff17 	ldw	r2,-4(fp)
80203374:	10003126 	beq	r2,zero,8020343c <bDctrGetIrqFlags+0xe4>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));
80203378:	e0bfff17 	ldw	r2,-4(fp)
8020337c:	10800017 	ldw	r2,0(r2)
80203380:	e0bff515 	stw	r2,-44(fp)
80203384:	00800284 	movi	r2,10
80203388:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
8020338c:	e0bffc17 	ldw	r2,-16(fp)
80203390:	1085883a 	add	r2,r2,r2
80203394:	1085883a 	add	r2,r2,r2
80203398:	1007883a 	mov	r3,r2
8020339c:	e0bff517 	ldw	r2,-44(fp)
802033a0:	10c5883a 	add	r2,r2,r3
802033a4:	10800017 	ldw	r2,0(r2)
802033a8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802033ac:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrGetIrqFlags(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));
802033b0:	e0bffd15 	stw	r2,-12(fp)

		pxDctrCh->xIrqFlag.bTxEndFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
802033b4:	e0bffd17 	ldw	r2,-12(fp)
802033b8:	e0bff615 	stw	r2,-40(fp)
802033bc:	00800044 	movi	r2,1
802033c0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
802033c4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
802033c8:	e0fff617 	ldw	r3,-40(fp)
802033cc:	e0bffa17 	ldw	r2,-24(fp)
802033d0:	1884703a 	and	r2,r3,r2
802033d4:	10000326 	beq	r2,zero,802033e4 <bDctrGetIrqFlags+0x8c>
		bFlag = TRUE;
802033d8:	00800044 	movi	r2,1
802033dc:	e0bffb15 	stw	r2,-20(fp)
802033e0:	00000106 	br	802033e8 <bDctrGetIrqFlags+0x90>
	} else {
		bFlag = FALSE;
802033e4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
802033e8:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));

		pxDctrCh->xIrqFlag.bTxEndFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
802033ec:	e0bfff17 	ldw	r2,-4(fp)
802033f0:	10c00415 	stw	r3,16(r2)
		pxDctrCh->xIrqFlag.bTxBeginFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
802033f4:	e0bffd17 	ldw	r2,-12(fp)
802033f8:	e0bff715 	stw	r2,-36(fp)
802033fc:	00800084 	movi	r2,2
80203400:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203404:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203408:	e0fff717 	ldw	r3,-36(fp)
8020340c:	e0bff817 	ldw	r2,-32(fp)
80203410:	1884703a 	and	r2,r3,r2
80203414:	10000326 	beq	r2,zero,80203424 <bDctrGetIrqFlags+0xcc>
		bFlag = TRUE;
80203418:	00800044 	movi	r2,1
8020341c:	e0bff915 	stw	r2,-28(fp)
80203420:	00000106 	br	80203428 <bDctrGetIrqFlags+0xd0>
	} else {
		bFlag = FALSE;
80203424:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203428:	e0fff917 	ldw	r3,-28(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));

		pxDctrCh->xIrqFlag.bTxEndFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pxDctrCh->xIrqFlag.bTxBeginFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
8020342c:	e0bfff17 	ldw	r2,-4(fp)
80203430:	10c00315 	stw	r3,12(r2)

		bStatus = TRUE;
80203434:	00800044 	movi	r2,1
80203438:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
8020343c:	e0bff417 	ldw	r2,-48(fp)
}
80203440:	e037883a 	mov	sp,fp
80203444:	df000017 	ldw	fp,0(sp)
80203448:	dec00104 	addi	sp,sp,4
8020344c:	f800283a 	ret

80203450 <bDctrSetControllerConfig>:

bool bDctrSetControllerConfig(TDctrChannel *pxDctrCh){
80203450:	deffee04 	addi	sp,sp,-72
80203454:	df001115 	stw	fp,68(sp)
80203458:	df001104 	addi	fp,sp,68
8020345c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203460:	e03fef15 	stw	zero,-68(fp)
	volatile alt_u32 uliReg = 0;
80203464:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203468:	e0bfff17 	ldw	r2,-4(fp)
8020346c:	10004c26 	beq	r2,zero,802035a0 <bDctrSetControllerConfig+0x150>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
80203470:	e0bfff17 	ldw	r2,-4(fp)
80203474:	10800017 	ldw	r2,0(r2)
80203478:	e0bff015 	stw	r2,-64(fp)
8020347c:	008000c4 	movi	r2,3
80203480:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203484:	e0bffc17 	ldw	r2,-16(fp)
80203488:	1085883a 	add	r2,r2,r2
8020348c:	1085883a 	add	r2,r2,r2
80203490:	1007883a 	mov	r3,r2
80203494:	e0bff017 	ldw	r2,-64(fp)
80203498:	10c5883a 	add	r2,r2,r3
8020349c:	10800017 	ldw	r2,0(r2)
802034a0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802034a4:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrSetControllerConfig(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
802034a8:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
802034ac:	e0fffd17 	ldw	r3,-12(fp)
802034b0:	e0bfff17 	ldw	r2,-4(fp)
802034b4:	10800517 	ldw	r2,20(r2)
802034b8:	e0fff115 	stw	r3,-60(fp)
802034bc:	00c00044 	movi	r3,1
802034c0:	e0fff915 	stw	r3,-28(fp)
802034c4:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802034c8:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
802034cc:	e0bffa17 	ldw	r2,-24(fp)
802034d0:	10000526 	beq	r2,zero,802034e8 <bDctrSetControllerConfig+0x98>
		uliReg = uliRegValue | uliCtrlMask;
802034d4:	e0fff117 	ldw	r3,-60(fp)
802034d8:	e0bff917 	ldw	r2,-28(fp)
802034dc:	1884b03a 	or	r2,r3,r2
802034e0:	e0bffb15 	stw	r2,-20(fp)
802034e4:	00000506 	br	802034fc <bDctrSetControllerConfig+0xac>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
802034e8:	e0bff917 	ldw	r2,-28(fp)
802034ec:	0084303a 	nor	r2,zero,r2
802034f0:	e0fff117 	ldw	r3,-60(fp)
802034f4:	1884703a 	and	r2,r3,r2
802034f8:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
802034fc:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
80203500:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK), pxDctrCh->xControllerConfig.bSendEep);
80203504:	e0fffd17 	ldw	r3,-12(fp)
80203508:	e0bfff17 	ldw	r2,-4(fp)
8020350c:	10800617 	ldw	r2,24(r2)
80203510:	e0fff215 	stw	r3,-56(fp)
80203514:	00c00084 	movi	r3,2
80203518:	e0fff615 	stw	r3,-40(fp)
8020351c:	e0bff715 	stw	r2,-36(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80203520:	e03ff815 	stw	zero,-32(fp)

	if (bCtrlValue) {
80203524:	e0bff717 	ldw	r2,-36(fp)
80203528:	10000526 	beq	r2,zero,80203540 <bDctrSetControllerConfig+0xf0>
		uliReg = uliRegValue | uliCtrlMask;
8020352c:	e0fff217 	ldw	r3,-56(fp)
80203530:	e0bff617 	ldw	r2,-40(fp)
80203534:	1884b03a 	or	r2,r3,r2
80203538:	e0bff815 	stw	r2,-32(fp)
8020353c:	00000506 	br	80203554 <bDctrSetControllerConfig+0x104>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80203540:	e0bff617 	ldw	r2,-40(fp)
80203544:	0084303a 	nor	r2,zero,r2
80203548:	e0fff217 	ldw	r3,-56(fp)
8020354c:	1884703a 	and	r2,r3,r2
80203550:	e0bff815 	stw	r2,-32(fp)
	}

	return uliReg;
80203554:	e0bff817 	ldw	r2,-32(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK), pxDctrCh->xControllerConfig.bSendEep);
80203558:	e0bffd15 	stw	r2,-12(fp)

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);
8020355c:	e0bfff17 	ldw	r2,-4(fp)
80203560:	10c00017 	ldw	r3,0(r2)
80203564:	e0bffd17 	ldw	r2,-12(fp)
80203568:	e0fff315 	stw	r3,-52(fp)
8020356c:	00c000c4 	movi	r3,3
80203570:	e0fff415 	stw	r3,-48(fp)
80203574:	e0bff515 	stw	r2,-44(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203578:	e0bff417 	ldw	r2,-48(fp)
8020357c:	1085883a 	add	r2,r2,r2
80203580:	1085883a 	add	r2,r2,r2
80203584:	1007883a 	mov	r3,r2
80203588:	e0bff317 	ldw	r2,-52(fp)
8020358c:	10c5883a 	add	r2,r2,r3
80203590:	e0fff517 	ldw	r3,-44(fp)
80203594:	10c00015 	stw	r3,0(r2)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK), pxDctrCh->xControllerConfig.bSendEep);

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		bStatus = TRUE;
80203598:	00800044 	movi	r2,1
8020359c:	e0bfef15 	stw	r2,-68(fp)
	}

	return bStatus;
802035a0:	e0bfef17 	ldw	r2,-68(fp)
}
802035a4:	e037883a 	mov	sp,fp
802035a8:	df000017 	ldw	fp,0(sp)
802035ac:	dec00104 	addi	sp,sp,4
802035b0:	f800283a 	ret

802035b4 <bDctrGetControllerConfig>:

bool bDctrGetControllerConfig(TDctrChannel *pxDctrCh){
802035b4:	defff304 	addi	sp,sp,-52
802035b8:	df000c15 	stw	fp,48(sp)
802035bc:	df000c04 	addi	fp,sp,48
802035c0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802035c4:	e03ff415 	stw	zero,-48(fp)
	volatile alt_u32 uliReg = 0;
802035c8:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
802035cc:	e0bfff17 	ldw	r2,-4(fp)
802035d0:	10003126 	beq	r2,zero,80203698 <bDctrGetControllerConfig+0xe4>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
802035d4:	e0bfff17 	ldw	r2,-4(fp)
802035d8:	10800017 	ldw	r2,0(r2)
802035dc:	e0bff515 	stw	r2,-44(fp)
802035e0:	008000c4 	movi	r2,3
802035e4:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802035e8:	e0bffc17 	ldw	r2,-16(fp)
802035ec:	1085883a 	add	r2,r2,r2
802035f0:	1085883a 	add	r2,r2,r2
802035f4:	1007883a 	mov	r3,r2
802035f8:	e0bff517 	ldw	r2,-44(fp)
802035fc:	10c5883a 	add	r2,r2,r3
80203600:	10800017 	ldw	r2,0(r2)
80203604:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203608:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrGetControllerConfig(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
8020360c:	e0bffd15 	stw	r2,-12(fp)

		pxDctrCh->xControllerConfig.bSendEop = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK));
80203610:	e0bffd17 	ldw	r2,-12(fp)
80203614:	e0bff615 	stw	r2,-40(fp)
80203618:	00800044 	movi	r2,1
8020361c:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203620:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80203624:	e0fff617 	ldw	r3,-40(fp)
80203628:	e0bffa17 	ldw	r2,-24(fp)
8020362c:	1884703a 	and	r2,r3,r2
80203630:	10000326 	beq	r2,zero,80203640 <bDctrGetControllerConfig+0x8c>
		bFlag = TRUE;
80203634:	00800044 	movi	r2,1
80203638:	e0bffb15 	stw	r2,-20(fp)
8020363c:	00000106 	br	80203644 <bDctrGetControllerConfig+0x90>
	} else {
		bFlag = FALSE;
80203640:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80203644:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		pxDctrCh->xControllerConfig.bSendEop = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK));
80203648:	e0bfff17 	ldw	r2,-4(fp)
8020364c:	10c00515 	stw	r3,20(r2)
		pxDctrCh->xControllerConfig.bSendEep = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK));
80203650:	e0bffd17 	ldw	r2,-12(fp)
80203654:	e0bff715 	stw	r2,-36(fp)
80203658:	00800084 	movi	r2,2
8020365c:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203660:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203664:	e0fff717 	ldw	r3,-36(fp)
80203668:	e0bff817 	ldw	r2,-32(fp)
8020366c:	1884703a 	and	r2,r3,r2
80203670:	10000326 	beq	r2,zero,80203680 <bDctrGetControllerConfig+0xcc>
		bFlag = TRUE;
80203674:	00800044 	movi	r2,1
80203678:	e0bff915 	stw	r2,-28(fp)
8020367c:	00000106 	br	80203684 <bDctrGetControllerConfig+0xd0>
	} else {
		bFlag = FALSE;
80203680:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203684:	e0fff917 	ldw	r3,-28(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		pxDctrCh->xControllerConfig.bSendEop = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK));
		pxDctrCh->xControllerConfig.bSendEep = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK));
80203688:	e0bfff17 	ldw	r2,-4(fp)
8020368c:	10c00615 	stw	r3,24(r2)

		bStatus = TRUE;
80203690:	00800044 	movi	r2,1
80203694:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
80203698:	e0bff417 	ldw	r2,-48(fp)
}
8020369c:	e037883a 	mov	sp,fp
802036a0:	df000017 	ldw	fp,0(sp)
802036a4:	dec00104 	addi	sp,sp,4
802036a8:	f800283a 	ret

802036ac <bDctrInitCh>:

bool bDctrInitCh(TDctrChannel *pxDctrCh, alt_u8 ucDcomCh){
802036ac:	defff904 	addi	sp,sp,-28
802036b0:	dfc00615 	stw	ra,24(sp)
802036b4:	df000515 	stw	fp,20(sp)
802036b8:	df000504 	addi	fp,sp,20
802036bc:	e13ffe15 	stw	r4,-8(fp)
802036c0:	2805883a 	mov	r2,r5
802036c4:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802036c8:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802036cc:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802036d0:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
802036d4:	e0bffe17 	ldw	r2,-8(fp)
802036d8:	10006026 	beq	r2,zero,8020385c <bDctrInitCh+0x1b0>

		switch (ucDcomCh) {
802036dc:	e0bfff03 	ldbu	r2,-4(fp)
802036e0:	10c00228 	cmpgeui	r3,r2,8
802036e4:	1800461e 	bne	r3,zero,80203800 <bDctrInitCh+0x154>
802036e8:	100690ba 	slli	r3,r2,2
802036ec:	00a00834 	movhi	r2,32800
802036f0:	108dc004 	addi	r2,r2,14080
802036f4:	1885883a 	add	r2,r3,r2
802036f8:	10800017 	ldw	r2,0(r2)
802036fc:	1000683a 	jmp	r2
80203700:	80203720 	cmpeqi	zero,r16,-32548
80203704:	8020373c 	xorhi	zero,r16,32988
80203708:	80203758 	cmpnei	zero,r16,-32547
8020370c:	80203774 	orhi	zero,r16,32989
80203710:	80203790 	cmplti	zero,r16,-32546
80203714:	802037ac 	andhi	zero,r16,32990
80203718:	802037c8 	cmpgei	zero,r16,-32545
8020371c:	802037e4 	muli	zero,r16,-32545
		case eDcomSpwCh1:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80203720:	e0fffe17 	ldw	r3,-8(fp)
80203724:	00a00034 	movhi	r2,32768
80203728:	108a0004 	addi	r2,r2,10240
8020372c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203730:	00800044 	movi	r2,1
80203734:	e0bffc15 	stw	r2,-16(fp)
			break;
80203738:	00003306 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh2:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020373c:	e0fffe17 	ldw	r3,-8(fp)
80203740:	00a00034 	movhi	r2,32768
80203744:	10890004 	addi	r2,r2,9216
80203748:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020374c:	00800044 	movi	r2,1
80203750:	e0bffc15 	stw	r2,-16(fp)
			break;
80203754:	00002c06 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh3:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80203758:	e0fffe17 	ldw	r3,-8(fp)
8020375c:	00a00034 	movhi	r2,32768
80203760:	10880004 	addi	r2,r2,8192
80203764:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203768:	00800044 	movi	r2,1
8020376c:	e0bffc15 	stw	r2,-16(fp)
			break;
80203770:	00002506 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh4:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
80203774:	e0fffe17 	ldw	r3,-8(fp)
80203778:	00a00034 	movhi	r2,32768
8020377c:	10870004 	addi	r2,r2,7168
80203780:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203784:	00800044 	movi	r2,1
80203788:	e0bffc15 	stw	r2,-16(fp)
			break;
8020378c:	00001e06 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh5:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80203790:	e0fffe17 	ldw	r3,-8(fp)
80203794:	00a00034 	movhi	r2,32768
80203798:	10860004 	addi	r2,r2,6144
8020379c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037a0:	00800044 	movi	r2,1
802037a4:	e0bffc15 	stw	r2,-16(fp)
			break;
802037a8:	00001706 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh6:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
802037ac:	e0fffe17 	ldw	r3,-8(fp)
802037b0:	00a00034 	movhi	r2,32768
802037b4:	10850004 	addi	r2,r2,5120
802037b8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037bc:	00800044 	movi	r2,1
802037c0:	e0bffc15 	stw	r2,-16(fp)
			break;
802037c4:	00001006 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh7:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802037c8:	e0fffe17 	ldw	r3,-8(fp)
802037cc:	00a00034 	movhi	r2,32768
802037d0:	10840004 	addi	r2,r2,4096
802037d4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037d8:	00800044 	movi	r2,1
802037dc:	e0bffc15 	stw	r2,-16(fp)
			break;
802037e0:	00000906 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh8:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
802037e4:	e0fffe17 	ldw	r3,-8(fp)
802037e8:	00a00034 	movhi	r2,32768
802037ec:	10830004 	addi	r2,r2,3072
802037f0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037f4:	00800044 	movi	r2,1
802037f8:	e0bffc15 	stw	r2,-16(fp)
			break;
802037fc:	00000206 	br	80203808 <bDctrInitCh+0x15c>
		default:
			bValidCh = FALSE;
80203800:	e03ffc15 	stw	zero,-16(fp)
			break;
80203804:	0001883a 	nop
		}

		if (bValidCh) {
80203808:	e0bffc17 	ldw	r2,-16(fp)
8020380c:	10001326 	beq	r2,zero,8020385c <bDctrInitCh+0x1b0>
			if (!bDctrGetIrqControl(pxDctrCh)) {
80203810:	e13ffe17 	ldw	r4,-8(fp)
80203814:	02032600 	call	80203260 <bDctrGetIrqControl>
80203818:	1000021e 	bne	r2,zero,80203824 <bDctrInitCh+0x178>
				bInitFail = TRUE;
8020381c:	00800044 	movi	r2,1
80203820:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDctrGetIrqFlags(pxDctrCh)) {
80203824:	e13ffe17 	ldw	r4,-8(fp)
80203828:	02033580 	call	80203358 <bDctrGetIrqFlags>
8020382c:	1000021e 	bne	r2,zero,80203838 <bDctrInitCh+0x18c>
				bInitFail = TRUE;
80203830:	00800044 	movi	r2,1
80203834:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDctrGetControllerConfig(pxDctrCh)) {
80203838:	e13ffe17 	ldw	r4,-8(fp)
8020383c:	02035b40 	call	802035b4 <bDctrGetControllerConfig>
80203840:	1000021e 	bne	r2,zero,8020384c <bDctrInitCh+0x1a0>
				bInitFail = TRUE;
80203844:	00800044 	movi	r2,1
80203848:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
8020384c:	e0bffd17 	ldw	r2,-12(fp)
80203850:	1000021e 	bne	r2,zero,8020385c <bDctrInitCh+0x1b0>
				bStatus = TRUE;
80203854:	00800044 	movi	r2,1
80203858:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
8020385c:	e0bffb17 	ldw	r2,-20(fp)
}
80203860:	e037883a 	mov	sp,fp
80203864:	dfc00117 	ldw	ra,4(sp)
80203868:	df000017 	ldw	fp,0(sp)
8020386c:	dec00204 	addi	sp,sp,8
80203870:	f800283a 	ret

80203874 <bDschSetTimerConfig>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDschSetTimerConfig(TDschChannel *pxDschCh){
80203874:	deffe704 	addi	sp,sp,-100
80203878:	df001815 	stw	fp,96(sp)
8020387c:	df001804 	addi	fp,sp,96
80203880:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203884:	e03fe815 	stw	zero,-96(fp)
	volatile alt_u32 uliReg = 0;
80203888:	e03ffc15 	stw	zero,-16(fp)

	if (pxDschCh != NULL) {
8020388c:	e0bfff17 	ldw	r2,-4(fp)
80203890:	10006c26 	beq	r2,zero,80203a44 <bDschSetTimerConfig+0x1d0>
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
80203894:	e0bfff17 	ldw	r2,-4(fp)
80203898:	10800017 	ldw	r2,0(r2)
8020389c:	e0bfe915 	stw	r2,-92(fp)
802038a0:	00800104 	movi	r2,4
802038a4:	e0bffb15 	stw	r2,-20(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802038a8:	e0bffb17 	ldw	r2,-20(fp)
802038ac:	1085883a 	add	r2,r2,r2
802038b0:	1085883a 	add	r2,r2,r2
802038b4:	1007883a 	mov	r3,r2
802038b8:	e0bfe917 	ldw	r2,-92(fp)
802038bc:	10c5883a 	add	r2,r2,r3
802038c0:	10800017 	ldw	r2,0(r2)
802038c4:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
802038c8:	e0bffd17 	ldw	r2,-12(fp)
bool bDschSetTimerConfig(TDschChannel *pxDschCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
802038cc:	e0bffc15 	stw	r2,-16(fp)
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
802038d0:	e0fffc17 	ldw	r3,-16(fp)
802038d4:	e0bfff17 	ldw	r2,-4(fp)
802038d8:	10800117 	ldw	r2,4(r2)
802038dc:	e0ffea15 	stw	r3,-88(fp)
802038e0:	00c00044 	movi	r3,1
802038e4:	e0fff815 	stw	r3,-32(fp)
802038e8:	e0bff915 	stw	r2,-28(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802038ec:	e03ffa15 	stw	zero,-24(fp)

	if (bCtrlValue) {
802038f0:	e0bff917 	ldw	r2,-28(fp)
802038f4:	10000526 	beq	r2,zero,8020390c <bDschSetTimerConfig+0x98>
		uliReg = uliRegValue | uliCtrlMask;
802038f8:	e0ffea17 	ldw	r3,-88(fp)
802038fc:	e0bff817 	ldw	r2,-32(fp)
80203900:	1884b03a 	or	r2,r3,r2
80203904:	e0bffa15 	stw	r2,-24(fp)
80203908:	00000506 	br	80203920 <bDschSetTimerConfig+0xac>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
8020390c:	e0bff817 	ldw	r2,-32(fp)
80203910:	0084303a 	nor	r2,zero,r2
80203914:	e0ffea17 	ldw	r3,-88(fp)
80203918:	1884703a 	and	r2,r3,r2
8020391c:	e0bffa15 	stw	r2,-24(fp)
	}

	return uliReg;
80203920:	e0bffa17 	ldw	r2,-24(fp)
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
80203924:	e0bffc15 	stw	r2,-16(fp)
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);
80203928:	e0bfff17 	ldw	r2,-4(fp)
8020392c:	10c00017 	ldw	r3,0(r2)
80203930:	e0bffc17 	ldw	r2,-16(fp)
80203934:	e0ffeb15 	stw	r3,-84(fp)
80203938:	00c000c4 	movi	r3,3
8020393c:	e0fff615 	stw	r3,-40(fp)
80203940:	e0bff715 	stw	r2,-36(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203944:	e0bff617 	ldw	r2,-40(fp)
80203948:	1085883a 	add	r2,r2,r2
8020394c:	1085883a 	add	r2,r2,r2
80203950:	1007883a 	mov	r3,r2
80203954:	e0bfeb17 	ldw	r2,-84(fp)
80203958:	10c5883a 	add	r2,r2,r3
8020395c:	e0fff717 	ldw	r3,-36(fp)
80203960:	10c00015 	stw	r3,0(r2)
	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
80203964:	e0bfff17 	ldw	r2,-4(fp)
80203968:	10800017 	ldw	r2,0(r2)
8020396c:	e0bfec15 	stw	r2,-80(fp)
80203970:	00800144 	movi	r2,5
80203974:	e0bff515 	stw	r2,-44(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203978:	e0bff517 	ldw	r2,-44(fp)
8020397c:	1085883a 	add	r2,r2,r2
80203980:	1085883a 	add	r2,r2,r2
80203984:	1007883a 	mov	r3,r2
80203988:	e0bfec17 	ldw	r2,-80(fp)
8020398c:	10c5883a 	add	r2,r2,r3
80203990:	10800017 	ldw	r2,0(r2)
80203994:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203998:	e0bffe17 	ldw	r2,-8(fp)
	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
8020399c:	e0bffc15 	stw	r2,-16(fp)
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0, pxDschCh->xTimerConfig.uliTimerDiv);
802039a0:	e0fffc17 	ldw	r3,-16(fp)
802039a4:	e0bfff17 	ldw	r2,-4(fp)
802039a8:	10800217 	ldw	r2,8(r2)
802039ac:	e0ffed15 	stw	r3,-76(fp)
802039b0:	00ffffc4 	movi	r3,-1
802039b4:	e0fff115 	stw	r3,-60(fp)
802039b8:	e03ff205 	stb	zero,-56(fp)
802039bc:	e0bff315 	stw	r2,-52(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
802039c0:	e03ff415 	stw	zero,-48(fp)

	uliReg = uliRegValue & (~uliFieldMask);
802039c4:	e0bff117 	ldw	r2,-60(fp)
802039c8:	0084303a 	nor	r2,zero,r2
802039cc:	e0ffed17 	ldw	r3,-76(fp)
802039d0:	1884703a 	and	r2,r3,r2
802039d4:	e0bff415 	stw	r2,-48(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
802039d8:	e0bff203 	ldbu	r2,-56(fp)
802039dc:	e0fff317 	ldw	r3,-52(fp)
802039e0:	1886983a 	sll	r3,r3,r2
802039e4:	e0bff117 	ldw	r2,-60(fp)
802039e8:	1884703a 	and	r2,r3,r2
802039ec:	e0fff417 	ldw	r3,-48(fp)
802039f0:	1884b03a 	or	r2,r3,r2
802039f4:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
802039f8:	e0bff417 	ldw	r2,-48(fp)
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0, pxDschCh->xTimerConfig.uliTimerDiv);
802039fc:	e0bffc15 	stw	r2,-16(fp)
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST), uliReg);
80203a00:	e0bfff17 	ldw	r2,-4(fp)
80203a04:	10c00017 	ldw	r3,0(r2)
80203a08:	e0bffc17 	ldw	r2,-16(fp)
80203a0c:	e0ffee15 	stw	r3,-72(fp)
80203a10:	00c00144 	movi	r3,5
80203a14:	e0ffef15 	stw	r3,-68(fp)
80203a18:	e0bff015 	stw	r2,-64(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203a1c:	e0bfef17 	ldw	r2,-68(fp)
80203a20:	1085883a 	add	r2,r2,r2
80203a24:	1085883a 	add	r2,r2,r2
80203a28:	1007883a 	mov	r3,r2
80203a2c:	e0bfee17 	ldw	r2,-72(fp)
80203a30:	10c5883a 	add	r2,r2,r3
80203a34:	e0fff017 	ldw	r3,-64(fp)
80203a38:	10c00015 	stw	r3,0(r2)

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0, pxDschCh->xTimerConfig.uliTimerDiv);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST), uliReg);

		bStatus = TRUE;
80203a3c:	00800044 	movi	r2,1
80203a40:	e0bfe815 	stw	r2,-96(fp)
	}

	return bStatus;
80203a44:	e0bfe817 	ldw	r2,-96(fp)
}
80203a48:	e037883a 	mov	sp,fp
80203a4c:	df000017 	ldw	fp,0(sp)
80203a50:	dec00104 	addi	sp,sp,4
80203a54:	f800283a 	ret

80203a58 <bDschGetTimerConfig>:

bool bDschGetTimerConfig(TDschChannel *pxDschCh){
80203a58:	deffef04 	addi	sp,sp,-68
80203a5c:	df001015 	stw	fp,64(sp)
80203a60:	df001004 	addi	fp,sp,64
80203a64:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203a68:	e03ff015 	stw	zero,-64(fp)
		volatile alt_u32 uliReg = 0;
80203a6c:	e03ffc15 	stw	zero,-16(fp)

		if (pxDschCh != NULL) {
80203a70:	e0bfff17 	ldw	r2,-4(fp)
80203a74:	10003f26 	beq	r2,zero,80203b74 <bDschGetTimerConfig+0x11c>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
80203a78:	e0bfff17 	ldw	r2,-4(fp)
80203a7c:	10800017 	ldw	r2,0(r2)
80203a80:	e0bff115 	stw	r2,-60(fp)
80203a84:	00800104 	movi	r2,4
80203a88:	e0bffb15 	stw	r2,-20(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203a8c:	e0bffb17 	ldw	r2,-20(fp)
80203a90:	1085883a 	add	r2,r2,r2
80203a94:	1085883a 	add	r2,r2,r2
80203a98:	1007883a 	mov	r3,r2
80203a9c:	e0bff117 	ldw	r2,-60(fp)
80203aa0:	10c5883a 	add	r2,r2,r3
80203aa4:	10800017 	ldw	r2,0(r2)
80203aa8:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
80203aac:	e0bffd17 	ldw	r2,-12(fp)
bool bDschGetTimerConfig(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
80203ab0:	e0bffc15 	stw	r2,-16(fp)
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));
80203ab4:	e0bffc17 	ldw	r2,-16(fp)
80203ab8:	e0bff215 	stw	r2,-56(fp)
80203abc:	00800044 	movi	r2,1
80203ac0:	e0bff915 	stw	r2,-28(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203ac4:	e03ffa15 	stw	zero,-24(fp)

	if (uliRegValue & uliFlagMask) {
80203ac8:	e0fff217 	ldw	r3,-56(fp)
80203acc:	e0bff917 	ldw	r2,-28(fp)
80203ad0:	1884703a 	and	r2,r3,r2
80203ad4:	10000326 	beq	r2,zero,80203ae4 <bDschGetTimerConfig+0x8c>
		bFlag = TRUE;
80203ad8:	00800044 	movi	r2,1
80203adc:	e0bffa15 	stw	r2,-24(fp)
80203ae0:	00000106 	br	80203ae8 <bDschGetTimerConfig+0x90>
	} else {
		bFlag = FALSE;
80203ae4:	e03ffa15 	stw	zero,-24(fp)
	}

	return bFlag;
80203ae8:	e0fffa17 	ldw	r3,-24(fp)
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));
80203aec:	e0bfff17 	ldw	r2,-4(fp)
80203af0:	10c00115 	stw	r3,4(r2)

			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
80203af4:	e0bfff17 	ldw	r2,-4(fp)
80203af8:	10800017 	ldw	r2,0(r2)
80203afc:	e0bff315 	stw	r2,-52(fp)
80203b00:	00800144 	movi	r2,5
80203b04:	e0bff815 	stw	r2,-32(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203b08:	e0bff817 	ldw	r2,-32(fp)
80203b0c:	1085883a 	add	r2,r2,r2
80203b10:	1085883a 	add	r2,r2,r2
80203b14:	1007883a 	mov	r3,r2
80203b18:	e0bff317 	ldw	r2,-52(fp)
80203b1c:	10c5883a 	add	r2,r2,r3
80203b20:	10800017 	ldw	r2,0(r2)
80203b24:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203b28:	e0bffe17 	ldw	r2,-8(fp)

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));

			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
80203b2c:	e0bffc15 	stw	r2,-16(fp)
			pxDschCh->xTimerConfig.uliTimerDiv = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0);
80203b30:	e0bffc17 	ldw	r2,-16(fp)
80203b34:	e0bff415 	stw	r2,-48(fp)
80203b38:	00bfffc4 	movi	r2,-1
80203b3c:	e0bff515 	stw	r2,-44(fp)
80203b40:	e03ff605 	stb	zero,-40(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80203b44:	e03ff715 	stw	zero,-36(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80203b48:	e0fff417 	ldw	r3,-48(fp)
80203b4c:	e0bff517 	ldw	r2,-44(fp)
80203b50:	1886703a 	and	r3,r3,r2
80203b54:	e0bff603 	ldbu	r2,-40(fp)
80203b58:	1884d83a 	srl	r2,r3,r2
80203b5c:	e0bff715 	stw	r2,-36(fp)

	return uliFieldValue;
80203b60:	e0fff717 	ldw	r3,-36(fp)
		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));

			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
			pxDschCh->xTimerConfig.uliTimerDiv = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0);
80203b64:	e0bfff17 	ldw	r2,-4(fp)
80203b68:	10c00215 	stw	r3,8(r2)

			bStatus = TRUE;
80203b6c:	00800044 	movi	r2,1
80203b70:	e0bff015 	stw	r2,-64(fp)
		}

		return bStatus;
80203b74:	e0bff017 	ldw	r2,-64(fp)
}
80203b78:	e037883a 	mov	sp,fp
80203b7c:	df000017 	ldw	fp,0(sp)
80203b80:	dec00104 	addi	sp,sp,4
80203b84:	f800283a 	ret

80203b88 <bDschGetTimerStatus>:

bool bDschGetTimerStatus(TDschChannel *pxDschCh){
80203b88:	deffed04 	addi	sp,sp,-76
80203b8c:	df001215 	stw	fp,72(sp)
80203b90:	df001204 	addi	fp,sp,72
80203b94:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203b98:	e03fee15 	stw	zero,-72(fp)
		volatile alt_u32 uliReg = 0;
80203b9c:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
80203ba0:	e0bfff17 	ldw	r2,-4(fp)
80203ba4:	10005126 	beq	r2,zero,80203cec <bDschGetTimerStatus+0x164>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));
80203ba8:	e0bfff17 	ldw	r2,-4(fp)
80203bac:	10800017 	ldw	r2,0(r2)
80203bb0:	e0bfef15 	stw	r2,-68(fp)
80203bb4:	00800184 	movi	r2,6
80203bb8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203bbc:	e0bffc17 	ldw	r2,-16(fp)
80203bc0:	1085883a 	add	r2,r2,r2
80203bc4:	1085883a 	add	r2,r2,r2
80203bc8:	1007883a 	mov	r3,r2
80203bcc:	e0bfef17 	ldw	r2,-68(fp)
80203bd0:	10c5883a 	add	r2,r2,r3
80203bd4:	10800017 	ldw	r2,0(r2)
80203bd8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203bdc:	e0bffe17 	ldw	r2,-8(fp)
bool bDschGetTimerStatus(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));
80203be0:	e0bffd15 	stw	r2,-12(fp)

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
80203be4:	e0bffd17 	ldw	r2,-12(fp)
80203be8:	e0bff015 	stw	r2,-64(fp)
80203bec:	00800044 	movi	r2,1
80203bf0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203bf4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80203bf8:	e0fff017 	ldw	r3,-64(fp)
80203bfc:	e0bffa17 	ldw	r2,-24(fp)
80203c00:	1884703a 	and	r2,r3,r2
80203c04:	10000326 	beq	r2,zero,80203c14 <bDschGetTimerStatus+0x8c>
		bFlag = TRUE;
80203c08:	00800044 	movi	r2,1
80203c0c:	e0bffb15 	stw	r2,-20(fp)
80203c10:	00000106 	br	80203c18 <bDschGetTimerStatus+0x90>
	} else {
		bFlag = FALSE;
80203c14:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80203c18:	e0fffb17 	ldw	r3,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
80203c1c:	e0bfff17 	ldw	r2,-4(fp)
80203c20:	10c00315 	stw	r3,12(r2)
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
80203c24:	e0bffd17 	ldw	r2,-12(fp)
80203c28:	e0bff115 	stw	r2,-60(fp)
80203c2c:	00800084 	movi	r2,2
80203c30:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203c34:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203c38:	e0fff117 	ldw	r3,-60(fp)
80203c3c:	e0bff817 	ldw	r2,-32(fp)
80203c40:	1884703a 	and	r2,r3,r2
80203c44:	10000326 	beq	r2,zero,80203c54 <bDschGetTimerStatus+0xcc>
		bFlag = TRUE;
80203c48:	00800044 	movi	r2,1
80203c4c:	e0bff915 	stw	r2,-28(fp)
80203c50:	00000106 	br	80203c58 <bDschGetTimerStatus+0xd0>
	} else {
		bFlag = FALSE;
80203c54:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203c58:	e0fff917 	ldw	r3,-28(fp)

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
80203c5c:	e0bfff17 	ldw	r2,-4(fp)
80203c60:	10c00415 	stw	r3,16(r2)
			pxDschCh->xTimerStatus.bRunning = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_RUNNING_MSK));
80203c64:	e0bffd17 	ldw	r2,-12(fp)
80203c68:	e0bff215 	stw	r2,-56(fp)
80203c6c:	00800104 	movi	r2,4
80203c70:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203c74:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80203c78:	e0fff217 	ldw	r3,-56(fp)
80203c7c:	e0bff617 	ldw	r2,-40(fp)
80203c80:	1884703a 	and	r2,r3,r2
80203c84:	10000326 	beq	r2,zero,80203c94 <bDschGetTimerStatus+0x10c>
		bFlag = TRUE;
80203c88:	00800044 	movi	r2,1
80203c8c:	e0bff715 	stw	r2,-36(fp)
80203c90:	00000106 	br	80203c98 <bDschGetTimerStatus+0x110>
	} else {
		bFlag = FALSE;
80203c94:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80203c98:	e0fff717 	ldw	r3,-36(fp)
		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
			pxDschCh->xTimerStatus.bRunning = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_RUNNING_MSK));
80203c9c:	e0bfff17 	ldw	r2,-4(fp)
80203ca0:	10c00515 	stw	r3,20(r2)
			pxDschCh->xTimerStatus.bCleared = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_CLEARED_MSK));
80203ca4:	e0bffd17 	ldw	r2,-12(fp)
80203ca8:	e0bff315 	stw	r2,-52(fp)
80203cac:	00800204 	movi	r2,8
80203cb0:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203cb4:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
80203cb8:	e0fff317 	ldw	r3,-52(fp)
80203cbc:	e0bff417 	ldw	r2,-48(fp)
80203cc0:	1884703a 	and	r2,r3,r2
80203cc4:	10000326 	beq	r2,zero,80203cd4 <bDschGetTimerStatus+0x14c>
		bFlag = TRUE;
80203cc8:	00800044 	movi	r2,1
80203ccc:	e0bff515 	stw	r2,-44(fp)
80203cd0:	00000106 	br	80203cd8 <bDschGetTimerStatus+0x150>
	} else {
		bFlag = FALSE;
80203cd4:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
80203cd8:	e0fff517 	ldw	r3,-44(fp)
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
			pxDschCh->xTimerStatus.bRunning = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_RUNNING_MSK));
			pxDschCh->xTimerStatus.bCleared = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_CLEARED_MSK));
80203cdc:	e0bfff17 	ldw	r2,-4(fp)
80203ce0:	10c00615 	stw	r3,24(r2)

			bStatus = TRUE;
80203ce4:	00800044 	movi	r2,1
80203ce8:	e0bfee15 	stw	r2,-72(fp)
		}

		return bStatus;
80203cec:	e0bfee17 	ldw	r2,-72(fp)
}
80203cf0:	e037883a 	mov	sp,fp
80203cf4:	df000017 	ldw	fp,0(sp)
80203cf8:	dec00104 	addi	sp,sp,4
80203cfc:	f800283a 	ret

80203d00 <bDschSetTime>:

bool bDschSetTime(TDschChannel *pxDschCh, alt_u32 uliTime){
80203d00:	defff004 	addi	sp,sp,-64
80203d04:	df000f15 	stw	fp,60(sp)
80203d08:	df000f04 	addi	fp,sp,60
80203d0c:	e13ffe15 	stw	r4,-8(fp)
80203d10:	e17fff15 	stw	r5,-4(fp)
	bool bStatus = FALSE;
80203d14:	e03ff115 	stw	zero,-60(fp)
	volatile alt_u32 uliReg = 0;
80203d18:	e03ffc15 	stw	zero,-16(fp)

	if (pxDschCh != NULL) {
80203d1c:	e0bffe17 	ldw	r2,-8(fp)
80203d20:	10003726 	beq	r2,zero,80203e00 <bDschSetTime+0x100>
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203d24:	e0bffe17 	ldw	r2,-8(fp)
80203d28:	10800017 	ldw	r2,0(r2)
80203d2c:	e0bff215 	stw	r2,-56(fp)
80203d30:	008001c4 	movi	r2,7
80203d34:	e0bffb15 	stw	r2,-20(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203d38:	e0bffb17 	ldw	r2,-20(fp)
80203d3c:	1085883a 	add	r2,r2,r2
80203d40:	1085883a 	add	r2,r2,r2
80203d44:	1007883a 	mov	r3,r2
80203d48:	e0bff217 	ldw	r2,-56(fp)
80203d4c:	10c5883a 	add	r2,r2,r3
80203d50:	10800017 	ldw	r2,0(r2)
80203d54:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
80203d58:	e0bffd17 	ldw	r2,-12(fp)
bool bDschSetTime(TDschChannel *pxDschCh, alt_u32 uliTime){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203d5c:	e0bffc15 	stw	r2,-16(fp)
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0, uliTime);
80203d60:	e0bffc17 	ldw	r2,-16(fp)
80203d64:	e0bff315 	stw	r2,-52(fp)
80203d68:	00bfffc4 	movi	r2,-1
80203d6c:	e0bff715 	stw	r2,-36(fp)
80203d70:	e03ff805 	stb	zero,-32(fp)
80203d74:	e0bfff17 	ldw	r2,-4(fp)
80203d78:	e0bff915 	stw	r2,-28(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80203d7c:	e03ffa15 	stw	zero,-24(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80203d80:	e0bff717 	ldw	r2,-36(fp)
80203d84:	0084303a 	nor	r2,zero,r2
80203d88:	e0fff317 	ldw	r3,-52(fp)
80203d8c:	1884703a 	and	r2,r3,r2
80203d90:	e0bffa15 	stw	r2,-24(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
80203d94:	e0bff803 	ldbu	r2,-32(fp)
80203d98:	e0fff917 	ldw	r3,-28(fp)
80203d9c:	1886983a 	sll	r3,r3,r2
80203da0:	e0bff717 	ldw	r2,-36(fp)
80203da4:	1884703a 	and	r2,r3,r2
80203da8:	e0fffa17 	ldw	r3,-24(fp)
80203dac:	1884b03a 	or	r2,r3,r2
80203db0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
80203db4:	e0bffa17 	ldw	r2,-24(fp)
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0, uliTime);
80203db8:	e0bffc15 	stw	r2,-16(fp)
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST), uliReg);
80203dbc:	e0bffe17 	ldw	r2,-8(fp)
80203dc0:	10c00017 	ldw	r3,0(r2)
80203dc4:	e0bffc17 	ldw	r2,-16(fp)
80203dc8:	e0fff415 	stw	r3,-48(fp)
80203dcc:	00c001c4 	movi	r3,7
80203dd0:	e0fff515 	stw	r3,-44(fp)
80203dd4:	e0bff615 	stw	r2,-40(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203dd8:	e0bff517 	ldw	r2,-44(fp)
80203ddc:	1085883a 	add	r2,r2,r2
80203de0:	1085883a 	add	r2,r2,r2
80203de4:	1007883a 	mov	r3,r2
80203de8:	e0bff417 	ldw	r2,-48(fp)
80203dec:	10c5883a 	add	r2,r2,r3
80203df0:	e0fff617 	ldw	r3,-40(fp)
80203df4:	10c00015 	stw	r3,0(r2)
	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0, uliTime);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST), uliReg);

		bStatus = TRUE;
80203df8:	00800044 	movi	r2,1
80203dfc:	e0bff115 	stw	r2,-60(fp)
	}

	return bStatus;
80203e00:	e0bff117 	ldw	r2,-60(fp)
}
80203e04:	e037883a 	mov	sp,fp
80203e08:	df000017 	ldw	fp,0(sp)
80203e0c:	dec00104 	addi	sp,sp,4
80203e10:	f800283a 	ret

80203e14 <uliDschGetTime>:

alt_u32 uliDschGetTime(TDschChannel *pxDschCh){
80203e14:	defff504 	addi	sp,sp,-44
80203e18:	df000a15 	stw	fp,40(sp)
80203e1c:	df000a04 	addi	fp,sp,40
80203e20:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliTime = 0;
80203e24:	e03ff615 	stw	zero,-40(fp)
	volatile alt_u32 uliReg = 0;
80203e28:	e03ffd15 	stw	zero,-12(fp)

	if (pxDschCh != NULL) {
80203e2c:	e0bfff17 	ldw	r2,-4(fp)
80203e30:	10001d26 	beq	r2,zero,80203ea8 <uliDschGetTime+0x94>
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203e34:	e0bfff17 	ldw	r2,-4(fp)
80203e38:	10800017 	ldw	r2,0(r2)
80203e3c:	e0bff715 	stw	r2,-36(fp)
80203e40:	008001c4 	movi	r2,7
80203e44:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203e48:	e0bffc17 	ldw	r2,-16(fp)
80203e4c:	1085883a 	add	r2,r2,r2
80203e50:	1085883a 	add	r2,r2,r2
80203e54:	1007883a 	mov	r3,r2
80203e58:	e0bff717 	ldw	r2,-36(fp)
80203e5c:	10c5883a 	add	r2,r2,r3
80203e60:	10800017 	ldw	r2,0(r2)
80203e64:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203e68:	e0bffe17 	ldw	r2,-8(fp)
alt_u32 uliDschGetTime(TDschChannel *pxDschCh){
	alt_u32 uliTime = 0;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203e6c:	e0bffd15 	stw	r2,-12(fp)
		uliTime = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0);
80203e70:	e0bffd17 	ldw	r2,-12(fp)
80203e74:	e0bff815 	stw	r2,-32(fp)
80203e78:	00bfffc4 	movi	r2,-1
80203e7c:	e0bff915 	stw	r2,-28(fp)
80203e80:	e03ffa05 	stb	zero,-24(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80203e84:	e03ffb15 	stw	zero,-20(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80203e88:	e0fff817 	ldw	r3,-32(fp)
80203e8c:	e0bff917 	ldw	r2,-28(fp)
80203e90:	1886703a 	and	r3,r3,r2
80203e94:	e0bffa03 	ldbu	r2,-24(fp)
80203e98:	1884d83a 	srl	r2,r3,r2
80203e9c:	e0bffb15 	stw	r2,-20(fp)

	return uliFieldValue;
80203ea0:	e0bffb17 	ldw	r2,-20(fp)
	alt_u32 uliTime = 0;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
		uliTime = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0);
80203ea4:	e0bff615 	stw	r2,-40(fp)
	}

	return uliTime;
80203ea8:	e0bff617 	ldw	r2,-40(fp)
}
80203eac:	e037883a 	mov	sp,fp
80203eb0:	df000017 	ldw	fp,0(sp)
80203eb4:	dec00104 	addi	sp,sp,4
80203eb8:	f800283a 	ret

80203ebc <bDschStartTimer>:

bool bDschStartTimer(TDschChannel *pxDschCh){
80203ebc:	defff204 	addi	sp,sp,-56
80203ec0:	df000d15 	stw	fp,52(sp)
80203ec4:	df000d04 	addi	fp,sp,52
80203ec8:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203ecc:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
80203ed0:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
80203ed4:	e0bfff17 	ldw	r2,-4(fp)
80203ed8:	10003526 	beq	r2,zero,80203fb0 <bDschStartTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80203edc:	e0bfff17 	ldw	r2,-4(fp)
80203ee0:	10800017 	ldw	r2,0(r2)
80203ee4:	e0bff415 	stw	r2,-48(fp)
80203ee8:	00800204 	movi	r2,8
80203eec:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203ef0:	e0bffc17 	ldw	r2,-16(fp)
80203ef4:	1085883a 	add	r2,r2,r2
80203ef8:	1085883a 	add	r2,r2,r2
80203efc:	1007883a 	mov	r3,r2
80203f00:	e0bff417 	ldw	r2,-48(fp)
80203f04:	10c5883a 	add	r2,r2,r3
80203f08:	10800017 	ldw	r2,0(r2)
80203f0c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203f10:	e0bffe17 	ldw	r2,-8(fp)
bool bDschStartTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80203f14:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_START_MSK), TRUE);
80203f18:	e0bffd17 	ldw	r2,-12(fp)
80203f1c:	e0bff515 	stw	r2,-44(fp)
80203f20:	00800044 	movi	r2,1
80203f24:	e0bff915 	stw	r2,-28(fp)
80203f28:	00800044 	movi	r2,1
80203f2c:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80203f30:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80203f34:	e0bffa17 	ldw	r2,-24(fp)
80203f38:	10000526 	beq	r2,zero,80203f50 <bDschStartTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
80203f3c:	e0fff517 	ldw	r3,-44(fp)
80203f40:	e0bff917 	ldw	r2,-28(fp)
80203f44:	1884b03a 	or	r2,r3,r2
80203f48:	e0bffb15 	stw	r2,-20(fp)
80203f4c:	00000506 	br	80203f64 <bDschStartTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80203f50:	e0bff917 	ldw	r2,-28(fp)
80203f54:	0084303a 	nor	r2,zero,r2
80203f58:	e0fff517 	ldw	r3,-44(fp)
80203f5c:	1884703a 	and	r2,r3,r2
80203f60:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
80203f64:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_START_MSK), TRUE);
80203f68:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
80203f6c:	e0bfff17 	ldw	r2,-4(fp)
80203f70:	10c00017 	ldw	r3,0(r2)
80203f74:	e0bffd17 	ldw	r2,-12(fp)
80203f78:	e0fff615 	stw	r3,-40(fp)
80203f7c:	00c00204 	movi	r3,8
80203f80:	e0fff715 	stw	r3,-36(fp)
80203f84:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203f88:	e0bff717 	ldw	r2,-36(fp)
80203f8c:	1085883a 	add	r2,r2,r2
80203f90:	1085883a 	add	r2,r2,r2
80203f94:	1007883a 	mov	r3,r2
80203f98:	e0bff617 	ldw	r2,-40(fp)
80203f9c:	10c5883a 	add	r2,r2,r3
80203fa0:	e0fff817 	ldw	r3,-32(fp)
80203fa4:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_START_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
80203fa8:	00800044 	movi	r2,1
80203fac:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
80203fb0:	e0bff317 	ldw	r2,-52(fp)
}
80203fb4:	e037883a 	mov	sp,fp
80203fb8:	df000017 	ldw	fp,0(sp)
80203fbc:	dec00104 	addi	sp,sp,4
80203fc0:	f800283a 	ret

80203fc4 <bDschRunTimer>:

bool bDschRunTimer(TDschChannel *pxDschCh){
80203fc4:	defff204 	addi	sp,sp,-56
80203fc8:	df000d15 	stw	fp,52(sp)
80203fcc:	df000d04 	addi	fp,sp,52
80203fd0:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203fd4:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
80203fd8:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
80203fdc:	e0bfff17 	ldw	r2,-4(fp)
80203fe0:	10003526 	beq	r2,zero,802040b8 <bDschRunTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80203fe4:	e0bfff17 	ldw	r2,-4(fp)
80203fe8:	10800017 	ldw	r2,0(r2)
80203fec:	e0bff415 	stw	r2,-48(fp)
80203ff0:	00800204 	movi	r2,8
80203ff4:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203ff8:	e0bffc17 	ldw	r2,-16(fp)
80203ffc:	1085883a 	add	r2,r2,r2
80204000:	1085883a 	add	r2,r2,r2
80204004:	1007883a 	mov	r3,r2
80204008:	e0bff417 	ldw	r2,-48(fp)
8020400c:	10c5883a 	add	r2,r2,r3
80204010:	10800017 	ldw	r2,0(r2)
80204014:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204018:	e0bffe17 	ldw	r2,-8(fp)
bool bDschRunTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
8020401c:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_RUN_MSK), TRUE);
80204020:	e0bffd17 	ldw	r2,-12(fp)
80204024:	e0bff515 	stw	r2,-44(fp)
80204028:	00800084 	movi	r2,2
8020402c:	e0bff915 	stw	r2,-28(fp)
80204030:	00800044 	movi	r2,1
80204034:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204038:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
8020403c:	e0bffa17 	ldw	r2,-24(fp)
80204040:	10000526 	beq	r2,zero,80204058 <bDschRunTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
80204044:	e0fff517 	ldw	r3,-44(fp)
80204048:	e0bff917 	ldw	r2,-28(fp)
8020404c:	1884b03a 	or	r2,r3,r2
80204050:	e0bffb15 	stw	r2,-20(fp)
80204054:	00000506 	br	8020406c <bDschRunTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204058:	e0bff917 	ldw	r2,-28(fp)
8020405c:	0084303a 	nor	r2,zero,r2
80204060:	e0fff517 	ldw	r3,-44(fp)
80204064:	1884703a 	and	r2,r3,r2
80204068:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
8020406c:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_RUN_MSK), TRUE);
80204070:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
80204074:	e0bfff17 	ldw	r2,-4(fp)
80204078:	10c00017 	ldw	r3,0(r2)
8020407c:	e0bffd17 	ldw	r2,-12(fp)
80204080:	e0fff615 	stw	r3,-40(fp)
80204084:	00c00204 	movi	r3,8
80204088:	e0fff715 	stw	r3,-36(fp)
8020408c:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80204090:	e0bff717 	ldw	r2,-36(fp)
80204094:	1085883a 	add	r2,r2,r2
80204098:	1085883a 	add	r2,r2,r2
8020409c:	1007883a 	mov	r3,r2
802040a0:	e0bff617 	ldw	r2,-40(fp)
802040a4:	10c5883a 	add	r2,r2,r3
802040a8:	e0fff817 	ldw	r3,-32(fp)
802040ac:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_RUN_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
802040b0:	00800044 	movi	r2,1
802040b4:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
802040b8:	e0bff317 	ldw	r2,-52(fp)
}
802040bc:	e037883a 	mov	sp,fp
802040c0:	df000017 	ldw	fp,0(sp)
802040c4:	dec00104 	addi	sp,sp,4
802040c8:	f800283a 	ret

802040cc <bDschStopTimer>:

bool bDschStopTimer(TDschChannel *pxDschCh){
802040cc:	defff204 	addi	sp,sp,-56
802040d0:	df000d15 	stw	fp,52(sp)
802040d4:	df000d04 	addi	fp,sp,52
802040d8:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
802040dc:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
802040e0:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
802040e4:	e0bfff17 	ldw	r2,-4(fp)
802040e8:	10003526 	beq	r2,zero,802041c0 <bDschStopTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
802040ec:	e0bfff17 	ldw	r2,-4(fp)
802040f0:	10800017 	ldw	r2,0(r2)
802040f4:	e0bff415 	stw	r2,-48(fp)
802040f8:	00800204 	movi	r2,8
802040fc:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204100:	e0bffc17 	ldw	r2,-16(fp)
80204104:	1085883a 	add	r2,r2,r2
80204108:	1085883a 	add	r2,r2,r2
8020410c:	1007883a 	mov	r3,r2
80204110:	e0bff417 	ldw	r2,-48(fp)
80204114:	10c5883a 	add	r2,r2,r3
80204118:	10800017 	ldw	r2,0(r2)
8020411c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204120:	e0bffe17 	ldw	r2,-8(fp)
bool bDschStopTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80204124:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_STOP_MSK), TRUE);
80204128:	e0bffd17 	ldw	r2,-12(fp)
8020412c:	e0bff515 	stw	r2,-44(fp)
80204130:	00800104 	movi	r2,4
80204134:	e0bff915 	stw	r2,-28(fp)
80204138:	00800044 	movi	r2,1
8020413c:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204140:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80204144:	e0bffa17 	ldw	r2,-24(fp)
80204148:	10000526 	beq	r2,zero,80204160 <bDschStopTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
8020414c:	e0fff517 	ldw	r3,-44(fp)
80204150:	e0bff917 	ldw	r2,-28(fp)
80204154:	1884b03a 	or	r2,r3,r2
80204158:	e0bffb15 	stw	r2,-20(fp)
8020415c:	00000506 	br	80204174 <bDschStopTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204160:	e0bff917 	ldw	r2,-28(fp)
80204164:	0084303a 	nor	r2,zero,r2
80204168:	e0fff517 	ldw	r3,-44(fp)
8020416c:	1884703a 	and	r2,r3,r2
80204170:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
80204174:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_STOP_MSK), TRUE);
80204178:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
8020417c:	e0bfff17 	ldw	r2,-4(fp)
80204180:	10c00017 	ldw	r3,0(r2)
80204184:	e0bffd17 	ldw	r2,-12(fp)
80204188:	e0fff615 	stw	r3,-40(fp)
8020418c:	00c00204 	movi	r3,8
80204190:	e0fff715 	stw	r3,-36(fp)
80204194:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80204198:	e0bff717 	ldw	r2,-36(fp)
8020419c:	1085883a 	add	r2,r2,r2
802041a0:	1085883a 	add	r2,r2,r2
802041a4:	1007883a 	mov	r3,r2
802041a8:	e0bff617 	ldw	r2,-40(fp)
802041ac:	10c5883a 	add	r2,r2,r3
802041b0:	e0fff817 	ldw	r3,-32(fp)
802041b4:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_STOP_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
802041b8:	00800044 	movi	r2,1
802041bc:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
802041c0:	e0bff317 	ldw	r2,-52(fp)
}
802041c4:	e037883a 	mov	sp,fp
802041c8:	df000017 	ldw	fp,0(sp)
802041cc:	dec00104 	addi	sp,sp,4
802041d0:	f800283a 	ret

802041d4 <bDschClrTimer>:

bool bDschClrTimer(TDschChannel *pxDschCh){
802041d4:	defff204 	addi	sp,sp,-56
802041d8:	df000d15 	stw	fp,52(sp)
802041dc:	df000d04 	addi	fp,sp,52
802041e0:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
802041e4:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
802041e8:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
802041ec:	e0bfff17 	ldw	r2,-4(fp)
802041f0:	10003526 	beq	r2,zero,802042c8 <bDschClrTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
802041f4:	e0bfff17 	ldw	r2,-4(fp)
802041f8:	10800017 	ldw	r2,0(r2)
802041fc:	e0bff415 	stw	r2,-48(fp)
80204200:	00800204 	movi	r2,8
80204204:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204208:	e0bffc17 	ldw	r2,-16(fp)
8020420c:	1085883a 	add	r2,r2,r2
80204210:	1085883a 	add	r2,r2,r2
80204214:	1007883a 	mov	r3,r2
80204218:	e0bff417 	ldw	r2,-48(fp)
8020421c:	10c5883a 	add	r2,r2,r3
80204220:	10800017 	ldw	r2,0(r2)
80204224:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204228:	e0bffe17 	ldw	r2,-8(fp)
bool bDschClrTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
8020422c:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_CLR_MSK), TRUE);
80204230:	e0bffd17 	ldw	r2,-12(fp)
80204234:	e0bff515 	stw	r2,-44(fp)
80204238:	00800204 	movi	r2,8
8020423c:	e0bff915 	stw	r2,-28(fp)
80204240:	00800044 	movi	r2,1
80204244:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204248:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
8020424c:	e0bffa17 	ldw	r2,-24(fp)
80204250:	10000526 	beq	r2,zero,80204268 <bDschClrTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
80204254:	e0fff517 	ldw	r3,-44(fp)
80204258:	e0bff917 	ldw	r2,-28(fp)
8020425c:	1884b03a 	or	r2,r3,r2
80204260:	e0bffb15 	stw	r2,-20(fp)
80204264:	00000506 	br	8020427c <bDschClrTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204268:	e0bff917 	ldw	r2,-28(fp)
8020426c:	0084303a 	nor	r2,zero,r2
80204270:	e0fff517 	ldw	r3,-44(fp)
80204274:	1884703a 	and	r2,r3,r2
80204278:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
8020427c:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_CLR_MSK), TRUE);
80204280:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
80204284:	e0bfff17 	ldw	r2,-4(fp)
80204288:	10c00017 	ldw	r3,0(r2)
8020428c:	e0bffd17 	ldw	r2,-12(fp)
80204290:	e0fff615 	stw	r3,-40(fp)
80204294:	00c00204 	movi	r3,8
80204298:	e0fff715 	stw	r3,-36(fp)
8020429c:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802042a0:	e0bff717 	ldw	r2,-36(fp)
802042a4:	1085883a 	add	r2,r2,r2
802042a8:	1085883a 	add	r2,r2,r2
802042ac:	1007883a 	mov	r3,r2
802042b0:	e0bff617 	ldw	r2,-40(fp)
802042b4:	10c5883a 	add	r2,r2,r3
802042b8:	e0fff817 	ldw	r3,-32(fp)
802042bc:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_CLR_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
802042c0:	00800044 	movi	r2,1
802042c4:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
802042c8:	e0bff317 	ldw	r2,-52(fp)
}
802042cc:	e037883a 	mov	sp,fp
802042d0:	df000017 	ldw	fp,0(sp)
802042d4:	dec00104 	addi	sp,sp,4
802042d8:	f800283a 	ret

802042dc <bDschInitCh>:

bool bDschInitCh(TDschChannel *pxDschCh, alt_u8 ucDcomCh){
802042dc:	defff904 	addi	sp,sp,-28
802042e0:	dfc00615 	stw	ra,24(sp)
802042e4:	df000515 	stw	fp,20(sp)
802042e8:	df000504 	addi	fp,sp,20
802042ec:	e13ffe15 	stw	r4,-8(fp)
802042f0:	2805883a 	mov	r2,r5
802042f4:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802042f8:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802042fc:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80204300:	e03ffd15 	stw	zero,-12(fp)

	if (pxDschCh != NULL) {
80204304:	e0bffe17 	ldw	r2,-8(fp)
80204308:	10006126 	beq	r2,zero,80204490 <bDschInitCh+0x1b4>

		switch (ucDcomCh) {
8020430c:	e0bfff03 	ldbu	r2,-4(fp)
80204310:	10c00228 	cmpgeui	r3,r2,8
80204314:	1800461e 	bne	r3,zero,80204430 <bDschInitCh+0x154>
80204318:	100690ba 	slli	r3,r2,2
8020431c:	00a00834 	movhi	r2,32800
80204320:	1090cc04 	addi	r2,r2,17200
80204324:	1885883a 	add	r2,r3,r2
80204328:	10800017 	ldw	r2,0(r2)
8020432c:	1000683a 	jmp	r2
80204330:	80204350 	cmplti	zero,r16,-32499
80204334:	8020436c 	andhi	zero,r16,33037
80204338:	80204388 	cmpgei	zero,r16,-32498
8020433c:	802043a4 	muli	zero,r16,-32498
80204340:	802043c0 	call	8802043c <__reset+0x200043c>
80204344:	802043dc 	xori	zero,r16,33039
80204348:	802043f8 	rdprs	zero,r16,-32497
8020434c:	80204414 	ori	zero,r16,33040
		case eDcomSpwCh1:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80204350:	e0fffe17 	ldw	r3,-8(fp)
80204354:	00a00034 	movhi	r2,32768
80204358:	108a0004 	addi	r2,r2,10240
8020435c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204360:	00800044 	movi	r2,1
80204364:	e0bffc15 	stw	r2,-16(fp)
			break;
80204368:	00003306 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh2:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020436c:	e0fffe17 	ldw	r3,-8(fp)
80204370:	00a00034 	movhi	r2,32768
80204374:	10890004 	addi	r2,r2,9216
80204378:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020437c:	00800044 	movi	r2,1
80204380:	e0bffc15 	stw	r2,-16(fp)
			break;
80204384:	00002c06 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh3:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80204388:	e0fffe17 	ldw	r3,-8(fp)
8020438c:	00a00034 	movhi	r2,32768
80204390:	10880004 	addi	r2,r2,8192
80204394:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204398:	00800044 	movi	r2,1
8020439c:	e0bffc15 	stw	r2,-16(fp)
			break;
802043a0:	00002506 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh4:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
802043a4:	e0fffe17 	ldw	r3,-8(fp)
802043a8:	00a00034 	movhi	r2,32768
802043ac:	10870004 	addi	r2,r2,7168
802043b0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802043b4:	00800044 	movi	r2,1
802043b8:	e0bffc15 	stw	r2,-16(fp)
			break;
802043bc:	00001e06 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh5:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
802043c0:	e0fffe17 	ldw	r3,-8(fp)
802043c4:	00a00034 	movhi	r2,32768
802043c8:	10860004 	addi	r2,r2,6144
802043cc:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802043d0:	00800044 	movi	r2,1
802043d4:	e0bffc15 	stw	r2,-16(fp)
			break;
802043d8:	00001706 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh6:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
802043dc:	e0fffe17 	ldw	r3,-8(fp)
802043e0:	00a00034 	movhi	r2,32768
802043e4:	10850004 	addi	r2,r2,5120
802043e8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802043ec:	00800044 	movi	r2,1
802043f0:	e0bffc15 	stw	r2,-16(fp)
			break;
802043f4:	00001006 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh7:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802043f8:	e0fffe17 	ldw	r3,-8(fp)
802043fc:	00a00034 	movhi	r2,32768
80204400:	10840004 	addi	r2,r2,4096
80204404:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204408:	00800044 	movi	r2,1
8020440c:	e0bffc15 	stw	r2,-16(fp)
			break;
80204410:	00000906 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh8:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
80204414:	e0fffe17 	ldw	r3,-8(fp)
80204418:	00a00034 	movhi	r2,32768
8020441c:	10830004 	addi	r2,r2,3072
80204420:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204424:	00800044 	movi	r2,1
80204428:	e0bffc15 	stw	r2,-16(fp)
			break;
8020442c:	00000206 	br	80204438 <bDschInitCh+0x15c>
		default:
			bValidCh = FALSE;
80204430:	e03ffc15 	stw	zero,-16(fp)
			break;
80204434:	0001883a 	nop
		}

		if (bValidCh) {
80204438:	e0bffc17 	ldw	r2,-16(fp)
8020443c:	10001426 	beq	r2,zero,80204490 <bDschInitCh+0x1b4>
			if (!bDschGetTimerConfig(pxDschCh)) {
80204440:	e13ffe17 	ldw	r4,-8(fp)
80204444:	0203a580 	call	80203a58 <bDschGetTimerConfig>
80204448:	1000021e 	bne	r2,zero,80204454 <bDschInitCh+0x178>
				bInitFail = TRUE;
8020444c:	00800044 	movi	r2,1
80204450:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDschGetTimerStatus(pxDschCh)) {
80204454:	e13ffe17 	ldw	r4,-8(fp)
80204458:	0203b880 	call	80203b88 <bDschGetTimerStatus>
8020445c:	1000021e 	bne	r2,zero,80204468 <bDschInitCh+0x18c>
				bInitFail = TRUE;
80204460:	00800044 	movi	r2,1
80204464:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDschSetTime(pxDschCh, 0)) {
80204468:	000b883a 	mov	r5,zero
8020446c:	e13ffe17 	ldw	r4,-8(fp)
80204470:	0203d000 	call	80203d00 <bDschSetTime>
80204474:	1000021e 	bne	r2,zero,80204480 <bDschInitCh+0x1a4>
				bInitFail = TRUE;
80204478:	00800044 	movi	r2,1
8020447c:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80204480:	e0bffd17 	ldw	r2,-12(fp)
80204484:	1000021e 	bne	r2,zero,80204490 <bDschInitCh+0x1b4>
				bStatus = TRUE;
80204488:	00800044 	movi	r2,1
8020448c:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80204490:	e0bffb17 	ldw	r2,-20(fp)
}
80204494:	e037883a 	mov	sp,fp
80204498:	dfc00117 	ldw	ra,4(sp)
8020449c:	df000017 	ldw	fp,0(sp)
802044a0:	dec00204 	addi	sp,sp,8
802044a4:	f800283a 	ret

802044a8 <bDcomSetGlobalIrqEn>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDcomSetGlobalIrqEn(bool bGlobalIrqEnable, alt_u8 ucDcomCh) {
802044a8:	defff304 	addi	sp,sp,-52
802044ac:	df000c15 	stw	fp,48(sp)
802044b0:	df000c04 	addi	fp,sp,48
802044b4:	e13ffe15 	stw	r4,-8(fp)
802044b8:	2805883a 	mov	r2,r5
802044bc:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802044c0:	e03ff415 	stw	zero,-48(fp)
	bool bValidCh = FALSE;
802044c4:	e03ff515 	stw	zero,-44(fp)
	volatile alt_u32 uliReg = 0;
802044c8:	e03ffc15 	stw	zero,-16(fp)
	alt_u32 *puliDcomAddr = 0;
802044cc:	e03ff615 	stw	zero,-40(fp)

	switch (ucDcomCh) {
802044d0:	e0bfff03 	ldbu	r2,-4(fp)
802044d4:	10c00228 	cmpgeui	r3,r2,8
802044d8:	18003e1e 	bne	r3,zero,802045d4 <bDcomSetGlobalIrqEn+0x12c>
802044dc:	100690ba 	slli	r3,r2,2
802044e0:	00a00834 	movhi	r2,32800
802044e4:	10913d04 	addi	r2,r2,17652
802044e8:	1885883a 	add	r2,r3,r2
802044ec:	10800017 	ldw	r2,0(r2)
802044f0:	1000683a 	jmp	r2
802044f4:	80204514 	ori	zero,r16,33044
802044f8:	8020452c 	andhi	zero,r16,33044
802044fc:	80204544 	addi	zero,r16,-32491
80204500:	8020455c 	xori	zero,r16,33045
80204504:	80204574 	orhi	zero,r16,33045
80204508:	8020458c 	andi	zero,r16,33046
8020450c:	802045a4 	muli	zero,r16,-32490
80204510:	802045bc 	xorhi	zero,r16,33046
	case eDcomSpwCh1:
		puliDcomAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80204514:	00a00034 	movhi	r2,32768
80204518:	108a0004 	addi	r2,r2,10240
8020451c:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204520:	00800044 	movi	r2,1
80204524:	e0bff515 	stw	r2,-44(fp)
		break;
80204528:	00002c06 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh2:
		puliDcomAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020452c:	00a00034 	movhi	r2,32768
80204530:	10890004 	addi	r2,r2,9216
80204534:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204538:	00800044 	movi	r2,1
8020453c:	e0bff515 	stw	r2,-44(fp)
		break;
80204540:	00002606 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh3:
		puliDcomAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80204544:	00a00034 	movhi	r2,32768
80204548:	10880004 	addi	r2,r2,8192
8020454c:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204550:	00800044 	movi	r2,1
80204554:	e0bff515 	stw	r2,-44(fp)
		break;
80204558:	00002006 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh4:
		puliDcomAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
8020455c:	00a00034 	movhi	r2,32768
80204560:	10870004 	addi	r2,r2,7168
80204564:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204568:	00800044 	movi	r2,1
8020456c:	e0bff515 	stw	r2,-44(fp)
		break;
80204570:	00001a06 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh5:
		puliDcomAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80204574:	00a00034 	movhi	r2,32768
80204578:	10860004 	addi	r2,r2,6144
8020457c:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204580:	00800044 	movi	r2,1
80204584:	e0bff515 	stw	r2,-44(fp)
		break;
80204588:	00001406 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh6:
		puliDcomAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
8020458c:	00a00034 	movhi	r2,32768
80204590:	10850004 	addi	r2,r2,5120
80204594:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204598:	00800044 	movi	r2,1
8020459c:	e0bff515 	stw	r2,-44(fp)
		break;
802045a0:	00000e06 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh7:
		puliDcomAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802045a4:	00a00034 	movhi	r2,32768
802045a8:	10840004 	addi	r2,r2,4096
802045ac:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
802045b0:	00800044 	movi	r2,1
802045b4:	e0bff515 	stw	r2,-44(fp)
		break;
802045b8:	00000806 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh8:
		puliDcomAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
802045bc:	00a00034 	movhi	r2,32768
802045c0:	10830004 	addi	r2,r2,3072
802045c4:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
802045c8:	00800044 	movi	r2,1
802045cc:	e0bff515 	stw	r2,-44(fp)
		break;
802045d0:	00000206 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	default:
		bValidCh = FALSE;
802045d4:	e03ff515 	stw	zero,-44(fp)
		break;
802045d8:	0001883a 	nop
	}

	if (bValidCh) {
802045dc:	e0bff517 	ldw	r2,-44(fp)
802045e0:	10002826 	beq	r2,zero,80204684 <bDcomSetGlobalIrqEn+0x1dc>
802045e4:	e0bff617 	ldw	r2,-40(fp)
802045e8:	e0bff815 	stw	r2,-32(fp)
802045ec:	00800244 	movi	r2,9
802045f0:	e0bff915 	stw	r2,-28(fp)

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDcomReadReg(
		alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802045f4:	e0bff917 	ldw	r2,-28(fp)
802045f8:	1085883a 	add	r2,r2,r2
802045fc:	1085883a 	add	r2,r2,r2
80204600:	1007883a 	mov	r3,r2
80204604:	e0bff817 	ldw	r2,-32(fp)
80204608:	10c5883a 	add	r2,r2,r3
8020460c:	10800017 	ldw	r2,0(r2)
80204610:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
80204614:	e0bffd17 	ldw	r2,-12(fp)
		bValidCh = FALSE;
		break;
	}

	if (bValidCh) {
		uliReg = uliDcomReadReg(puliDcomAddr, DCOM_IRQ_CTRL_REG_OFST);
80204618:	e0bffc15 	stw	r2,-16(fp)

		if (bGlobalIrqEnable) {
8020461c:	e0bffe17 	ldw	r2,-8(fp)
80204620:	10000426 	beq	r2,zero,80204634 <bDcomSetGlobalIrqEn+0x18c>
			uliReg |= DCOM_IRQ_CTRL_GLOBAL_EN_MSK;
80204624:	e0bffc17 	ldw	r2,-16(fp)
80204628:	10804014 	ori	r2,r2,256
8020462c:	e0bffc15 	stw	r2,-16(fp)
80204630:	00000406 	br	80204644 <bDcomSetGlobalIrqEn+0x19c>
		} else {
			uliReg &= (~DCOM_IRQ_CTRL_GLOBAL_EN_MSK);
80204634:	e0fffc17 	ldw	r3,-16(fp)
80204638:	00bfbfc4 	movi	r2,-257
8020463c:	1884703a 	and	r2,r3,r2
80204640:	e0bffc15 	stw	r2,-16(fp)
		}

		vDcomWriteReg(puliDcomAddr, DCOM_IRQ_CTRL_REG_OFST, uliReg);
80204644:	e0bffc17 	ldw	r2,-16(fp)
80204648:	e0fff617 	ldw	r3,-40(fp)
8020464c:	e0fff715 	stw	r3,-36(fp)
80204650:	00c00244 	movi	r3,9
80204654:	e0fffa15 	stw	r3,-24(fp)
80204658:	e0bffb15 	stw	r2,-20(fp)
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDcomWriteReg(alt_u32 *puliBaseAddr,
		alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
8020465c:	e0bffa17 	ldw	r2,-24(fp)
80204660:	1085883a 	add	r2,r2,r2
80204664:	1085883a 	add	r2,r2,r2
80204668:	1007883a 	mov	r3,r2
8020466c:	e0bff717 	ldw	r2,-36(fp)
80204670:	10c5883a 	add	r2,r2,r3
80204674:	e0fffb17 	ldw	r3,-20(fp)
80204678:	10c00015 	stw	r3,0(r2)
			uliReg &= (~DCOM_IRQ_CTRL_GLOBAL_EN_MSK);
		}

		vDcomWriteReg(puliDcomAddr, DCOM_IRQ_CTRL_REG_OFST, uliReg);

		bStatus = TRUE;
8020467c:	00800044 	movi	r2,1
80204680:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
80204684:	e0bff417 	ldw	r2,-48(fp)
}
80204688:	e037883a 	mov	sp,fp
8020468c:	df000017 	ldw	fp,0(sp)
80204690:	dec00104 	addi	sp,sp,4
80204694:	f800283a 	ret

80204698 <bDcomInitCh>:

bool bDcomInitCh(TDcomChannel *pxDcomCh, alt_u8 ucDcomCh) {
80204698:	defffa04 	addi	sp,sp,-24
8020469c:	dfc00515 	stw	ra,20(sp)
802046a0:	df000415 	stw	fp,16(sp)
802046a4:	df000404 	addi	fp,sp,16
802046a8:	e13ffe15 	stw	r4,-8(fp)
802046ac:	2805883a 	mov	r2,r5
802046b0:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802046b4:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802046b8:	e03ffd15 	stw	zero,-12(fp)

	if (!bDatbInitCh(&(pxDcomCh->xDataBuffer), ucDcomCh)) {
802046bc:	e0bffe17 	ldw	r2,-8(fp)
802046c0:	10800104 	addi	r2,r2,4
802046c4:	e0ffff03 	ldbu	r3,-4(fp)
802046c8:	180b883a 	mov	r5,r3
802046cc:	1009883a 	mov	r4,r2
802046d0:	020191c0 	call	8020191c <bDatbInitCh>
802046d4:	1000021e 	bne	r2,zero,802046e0 <bDcomInitCh+0x48>
		bInitFail = TRUE;
802046d8:	00800044 	movi	r2,1
802046dc:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bDctrInitCh(&(pxDcomCh->xDataController), ucDcomCh)) {
802046e0:	e0bffe17 	ldw	r2,-8(fp)
802046e4:	10800c04 	addi	r2,r2,48
802046e8:	e0ffff03 	ldbu	r3,-4(fp)
802046ec:	180b883a 	mov	r5,r3
802046f0:	1009883a 	mov	r4,r2
802046f4:	02036ac0 	call	802036ac <bDctrInitCh>
802046f8:	1000021e 	bne	r2,zero,80204704 <bDcomInitCh+0x6c>
		bInitFail = TRUE;
802046fc:	00800044 	movi	r2,1
80204700:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!vDctrInitIrq(ucDcomCh)) {
80204704:	e0bfff03 	ldbu	r2,-4(fp)
80204708:	1009883a 	mov	r4,r2
8020470c:	0202f3c0 	call	80202f3c <vDctrInitIrq>
80204710:	1000021e 	bne	r2,zero,8020471c <bDcomInitCh+0x84>
		bInitFail = TRUE;
80204714:	00800044 	movi	r2,1
80204718:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bDschInitCh(&(pxDcomCh->xDataScheduler), ucDcomCh)) {
8020471c:	e0bffe17 	ldw	r2,-8(fp)
80204720:	10800504 	addi	r2,r2,20
80204724:	e0ffff03 	ldbu	r3,-4(fp)
80204728:	180b883a 	mov	r5,r3
8020472c:	1009883a 	mov	r4,r2
80204730:	02042dc0 	call	802042dc <bDschInitCh>
80204734:	1000021e 	bne	r2,zero,80204740 <bDcomInitCh+0xa8>
		bInitFail = TRUE;
80204738:	00800044 	movi	r2,1
8020473c:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bSpwcInitCh(&(pxDcomCh->xSpacewire), ucDcomCh)) {
80204740:	e0bffe17 	ldw	r2,-8(fp)
80204744:	10801304 	addi	r2,r2,76
80204748:	e0ffff03 	ldbu	r3,-4(fp)
8020474c:	180b883a 	mov	r5,r3
80204750:	1009883a 	mov	r4,r2
80204754:	02052ac0 	call	802052ac <bSpwcInitCh>
80204758:	1000021e 	bne	r2,zero,80204764 <bDcomInitCh+0xcc>
		bInitFail = TRUE;
8020475c:	00800044 	movi	r2,1
80204760:	e0bffd15 	stw	r2,-12(fp)
	}

	if (!bInitFail) {
80204764:	e0bffd17 	ldw	r2,-12(fp)
80204768:	1000021e 	bne	r2,zero,80204774 <bDcomInitCh+0xdc>
		bStatus = TRUE;
8020476c:	00800044 	movi	r2,1
80204770:	e0bffc15 	stw	r2,-16(fp)
	}

	return bStatus;
80204774:	e0bffc17 	ldw	r2,-16(fp)
}
80204778:	e037883a 	mov	sp,fp
8020477c:	dfc00117 	ldw	ra,4(sp)
80204780:	df000017 	ldw	fp,0(sp)
80204784:	dec00204 	addi	sp,sp,8
80204788:	f800283a 	ret

8020478c <bSpwcSetLink>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bSpwcSetLink(TSpwcChannel *pxSpwcCh){
8020478c:	deffe504 	addi	sp,sp,-108
80204790:	df001a15 	stw	fp,104(sp)
80204794:	df001a04 	addi	fp,sp,104
80204798:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020479c:	e03fe615 	stw	zero,-104(fp)
	volatile alt_u32 uliReg = 0;
802047a0:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
802047a4:	e0bfff17 	ldw	r2,-4(fp)
802047a8:	10007a26 	beq	r2,zero,80204994 <bSpwcSetLink+0x208>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802047ac:	e0bfff17 	ldw	r2,-4(fp)
802047b0:	10800017 	ldw	r2,0(r2)
802047b4:	e0bfe715 	stw	r2,-100(fp)
802047b8:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802047bc:	e0bffc17 	ldw	r2,-16(fp)
802047c0:	1085883a 	add	r2,r2,r2
802047c4:	1085883a 	add	r2,r2,r2
802047c8:	1007883a 	mov	r3,r2
802047cc:	e0bfe717 	ldw	r2,-100(fp)
802047d0:	10c5883a 	add	r2,r2,r3
802047d4:	10800017 	ldw	r2,0(r2)
802047d8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802047dc:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcSetLink(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802047e0:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
802047e4:	e0fffd17 	ldw	r3,-12(fp)
802047e8:	e0bfff17 	ldw	r2,-4(fp)
802047ec:	10800317 	ldw	r2,12(r2)
802047f0:	e0ffe815 	stw	r3,-96(fp)
802047f4:	00c00044 	movi	r3,1
802047f8:	e0fff915 	stw	r3,-28(fp)
802047fc:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204800:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80204804:	e0bffa17 	ldw	r2,-24(fp)
80204808:	10000526 	beq	r2,zero,80204820 <bSpwcSetLink+0x94>
		uliReg = uliRegValue | uliCtrlMask;
8020480c:	e0ffe817 	ldw	r3,-96(fp)
80204810:	e0bff917 	ldw	r2,-28(fp)
80204814:	1884b03a 	or	r2,r3,r2
80204818:	e0bffb15 	stw	r2,-20(fp)
8020481c:	00000506 	br	80204834 <bSpwcSetLink+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204820:	e0bff917 	ldw	r2,-28(fp)
80204824:	0084303a 	nor	r2,zero,r2
80204828:	e0ffe817 	ldw	r3,-96(fp)
8020482c:	1884703a 	and	r2,r3,r2
80204830:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
80204834:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
80204838:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
8020483c:	e0fffd17 	ldw	r3,-12(fp)
80204840:	e0bfff17 	ldw	r2,-4(fp)
80204844:	10800217 	ldw	r2,8(r2)
80204848:	e0ffe915 	stw	r3,-92(fp)
8020484c:	00c00084 	movi	r3,2
80204850:	e0fff615 	stw	r3,-40(fp)
80204854:	e0bff715 	stw	r2,-36(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204858:	e03ff815 	stw	zero,-32(fp)

	if (bCtrlValue) {
8020485c:	e0bff717 	ldw	r2,-36(fp)
80204860:	10000526 	beq	r2,zero,80204878 <bSpwcSetLink+0xec>
		uliReg = uliRegValue | uliCtrlMask;
80204864:	e0ffe917 	ldw	r3,-92(fp)
80204868:	e0bff617 	ldw	r2,-40(fp)
8020486c:	1884b03a 	or	r2,r3,r2
80204870:	e0bff815 	stw	r2,-32(fp)
80204874:	00000506 	br	8020488c <bSpwcSetLink+0x100>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204878:	e0bff617 	ldw	r2,-40(fp)
8020487c:	0084303a 	nor	r2,zero,r2
80204880:	e0ffe917 	ldw	r3,-92(fp)
80204884:	1884703a 	and	r2,r3,r2
80204888:	e0bff815 	stw	r2,-32(fp)
	}

	return uliReg;
8020488c:	e0bff817 	ldw	r2,-32(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
80204890:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
80204894:	e0fffd17 	ldw	r3,-12(fp)
80204898:	e0bfff17 	ldw	r2,-4(fp)
8020489c:	10800117 	ldw	r2,4(r2)
802048a0:	e0ffea15 	stw	r3,-88(fp)
802048a4:	00c00104 	movi	r3,4
802048a8:	e0fff315 	stw	r3,-52(fp)
802048ac:	e0bff415 	stw	r2,-48(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802048b0:	e03ff515 	stw	zero,-44(fp)

	if (bCtrlValue) {
802048b4:	e0bff417 	ldw	r2,-48(fp)
802048b8:	10000526 	beq	r2,zero,802048d0 <bSpwcSetLink+0x144>
		uliReg = uliRegValue | uliCtrlMask;
802048bc:	e0ffea17 	ldw	r3,-88(fp)
802048c0:	e0bff317 	ldw	r2,-52(fp)
802048c4:	1884b03a 	or	r2,r3,r2
802048c8:	e0bff515 	stw	r2,-44(fp)
802048cc:	00000506 	br	802048e4 <bSpwcSetLink+0x158>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
802048d0:	e0bff317 	ldw	r2,-52(fp)
802048d4:	0084303a 	nor	r2,zero,r2
802048d8:	e0ffea17 	ldw	r3,-88(fp)
802048dc:	1884703a 	and	r2,r3,r2
802048e0:	e0bff515 	stw	r2,-44(fp)
	}

	return uliReg;
802048e4:	e0bff517 	ldw	r2,-44(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
802048e8:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24, (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt));
802048ec:	e0fffd17 	ldw	r3,-12(fp)
802048f0:	e0bfff17 	ldw	r2,-4(fp)
802048f4:	10800403 	ldbu	r2,16(r2)
802048f8:	10803fcc 	andi	r2,r2,255
802048fc:	e0ffeb15 	stw	r3,-84(fp)
80204900:	00ffc034 	movhi	r3,65280
80204904:	e0ffef15 	stw	r3,-68(fp)
80204908:	00c00604 	movi	r3,24
8020490c:	e0fff005 	stb	r3,-64(fp)
80204910:	e0bff115 	stw	r2,-60(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80204914:	e03ff215 	stw	zero,-56(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80204918:	e0bfef17 	ldw	r2,-68(fp)
8020491c:	0084303a 	nor	r2,zero,r2
80204920:	e0ffeb17 	ldw	r3,-84(fp)
80204924:	1884703a 	and	r2,r3,r2
80204928:	e0bff215 	stw	r2,-56(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
8020492c:	e0bff003 	ldbu	r2,-64(fp)
80204930:	e0fff117 	ldw	r3,-60(fp)
80204934:	1886983a 	sll	r3,r3,r2
80204938:	e0bfef17 	ldw	r2,-68(fp)
8020493c:	1884703a 	and	r2,r3,r2
80204940:	e0fff217 	ldw	r3,-56(fp)
80204944:	1884b03a 	or	r2,r3,r2
80204948:	e0bff215 	stw	r2,-56(fp)

	return uliReg;
8020494c:	e0bff217 	ldw	r2,-56(fp)
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24, (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt));
80204950:	e0bffd15 	stw	r2,-12(fp)

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST), uliReg);
80204954:	e0bfff17 	ldw	r2,-4(fp)
80204958:	10c00017 	ldw	r3,0(r2)
8020495c:	e0bffd17 	ldw	r2,-12(fp)
80204960:	e0ffec15 	stw	r3,-80(fp)
80204964:	e03fed15 	stw	zero,-76(fp)
80204968:	e0bfee15 	stw	r2,-72(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vSpwcWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
8020496c:	e0bfed17 	ldw	r2,-76(fp)
80204970:	1085883a 	add	r2,r2,r2
80204974:	1085883a 	add	r2,r2,r2
80204978:	1007883a 	mov	r3,r2
8020497c:	e0bfec17 	ldw	r2,-80(fp)
80204980:	10c5883a 	add	r2,r2,r3
80204984:	e0ffee17 	ldw	r3,-72(fp)
80204988:	10c00015 	stw	r3,0(r2)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24, (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt));

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST), uliReg);

		bStatus = TRUE;
8020498c:	00800044 	movi	r2,1
80204990:	e0bfe615 	stw	r2,-104(fp)
	}

	return bStatus;
80204994:	e0bfe617 	ldw	r2,-104(fp)
}
80204998:	e037883a 	mov	sp,fp
8020499c:	df000017 	ldw	fp,0(sp)
802049a0:	dec00104 	addi	sp,sp,4
802049a4:	f800283a 	ret

802049a8 <bSpwcGetLink>:

bool bSpwcGetLink(TSpwcChannel *pxSpwcCh){
802049a8:	deffec04 	addi	sp,sp,-80
802049ac:	df001315 	stw	fp,76(sp)
802049b0:	df001304 	addi	fp,sp,76
802049b4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802049b8:	e03fed15 	stw	zero,-76(fp)
	volatile alt_u32 uliReg = 0;
802049bc:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
802049c0:	e0bfff17 	ldw	r2,-4(fp)
802049c4:	10005126 	beq	r2,zero,80204b0c <bSpwcGetLink+0x164>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802049c8:	e0bfff17 	ldw	r2,-4(fp)
802049cc:	10800017 	ldw	r2,0(r2)
802049d0:	e0bfee15 	stw	r2,-72(fp)
802049d4:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802049d8:	e0bffc17 	ldw	r2,-16(fp)
802049dc:	1085883a 	add	r2,r2,r2
802049e0:	1085883a 	add	r2,r2,r2
802049e4:	1007883a 	mov	r3,r2
802049e8:	e0bfee17 	ldw	r2,-72(fp)
802049ec:	10c5883a 	add	r2,r2,r3
802049f0:	10800017 	ldw	r2,0(r2)
802049f4:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802049f8:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetLink(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802049fc:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
80204a00:	e0bffd17 	ldw	r2,-12(fp)
80204a04:	e0bfef15 	stw	r2,-68(fp)
80204a08:	00800044 	movi	r2,1
80204a0c:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204a10:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80204a14:	e0ffef17 	ldw	r3,-68(fp)
80204a18:	e0bffa17 	ldw	r2,-24(fp)
80204a1c:	1884703a 	and	r2,r3,r2
80204a20:	10000326 	beq	r2,zero,80204a30 <bSpwcGetLink+0x88>
		bFlag = TRUE;
80204a24:	00800044 	movi	r2,1
80204a28:	e0bffb15 	stw	r2,-20(fp)
80204a2c:	00000106 	br	80204a34 <bSpwcGetLink+0x8c>
	} else {
		bFlag = FALSE;
80204a30:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80204a34:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
80204a38:	e0bfff17 	ldw	r2,-4(fp)
80204a3c:	10c00315 	stw	r3,12(r2)
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
80204a40:	e0bffd17 	ldw	r2,-12(fp)
80204a44:	e0bff015 	stw	r2,-64(fp)
80204a48:	00800084 	movi	r2,2
80204a4c:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204a50:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80204a54:	e0fff017 	ldw	r3,-64(fp)
80204a58:	e0bff817 	ldw	r2,-32(fp)
80204a5c:	1884703a 	and	r2,r3,r2
80204a60:	10000326 	beq	r2,zero,80204a70 <bSpwcGetLink+0xc8>
		bFlag = TRUE;
80204a64:	00800044 	movi	r2,1
80204a68:	e0bff915 	stw	r2,-28(fp)
80204a6c:	00000106 	br	80204a74 <bSpwcGetLink+0xcc>
	} else {
		bFlag = FALSE;
80204a70:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80204a74:	e0fff917 	ldw	r3,-28(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
80204a78:	e0bfff17 	ldw	r2,-4(fp)
80204a7c:	10c00215 	stw	r3,8(r2)
		pxSpwcCh->xLinkConfig.bAutostart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK));
80204a80:	e0bffd17 	ldw	r2,-12(fp)
80204a84:	e0bff115 	stw	r2,-60(fp)
80204a88:	00800104 	movi	r2,4
80204a8c:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204a90:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80204a94:	e0fff117 	ldw	r3,-60(fp)
80204a98:	e0bff617 	ldw	r2,-40(fp)
80204a9c:	1884703a 	and	r2,r3,r2
80204aa0:	10000326 	beq	r2,zero,80204ab0 <bSpwcGetLink+0x108>
		bFlag = TRUE;
80204aa4:	00800044 	movi	r2,1
80204aa8:	e0bff715 	stw	r2,-36(fp)
80204aac:	00000106 	br	80204ab4 <bSpwcGetLink+0x10c>
	} else {
		bFlag = FALSE;
80204ab0:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80204ab4:	e0fff717 	ldw	r3,-36(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
		pxSpwcCh->xLinkConfig.bAutostart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK));
80204ab8:	e0bfff17 	ldw	r2,-4(fp)
80204abc:	10c00115 	stw	r3,4(r2)
		pxSpwcCh->xLinkConfig.ucTxDivCnt = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24));
80204ac0:	e0bffd17 	ldw	r2,-12(fp)
80204ac4:	e0bff215 	stw	r2,-56(fp)
80204ac8:	00bfc034 	movhi	r2,65280
80204acc:	e0bff315 	stw	r2,-52(fp)
80204ad0:	00800604 	movi	r2,24
80204ad4:	e0bff405 	stb	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80204ad8:	e03ff515 	stw	zero,-44(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80204adc:	e0fff217 	ldw	r3,-56(fp)
80204ae0:	e0bff317 	ldw	r2,-52(fp)
80204ae4:	1886703a 	and	r3,r3,r2
80204ae8:	e0bff403 	ldbu	r2,-48(fp)
80204aec:	1884d83a 	srl	r2,r3,r2
80204af0:	e0bff515 	stw	r2,-44(fp)

	return uliFieldValue;
80204af4:	e0bff517 	ldw	r2,-44(fp)
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
		pxSpwcCh->xLinkConfig.bAutostart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK));
		pxSpwcCh->xLinkConfig.ucTxDivCnt = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24));
80204af8:	1007883a 	mov	r3,r2
80204afc:	e0bfff17 	ldw	r2,-4(fp)
80204b00:	10c00405 	stb	r3,16(r2)

		bStatus = TRUE;
80204b04:	00800044 	movi	r2,1
80204b08:	e0bfed15 	stw	r2,-76(fp)
	}

	return bStatus;
80204b0c:	e0bfed17 	ldw	r2,-76(fp)
}
80204b10:	e037883a 	mov	sp,fp
80204b14:	df000017 	ldw	fp,0(sp)
80204b18:	dec00104 	addi	sp,sp,4
80204b1c:	f800283a 	ret

80204b20 <bSpwcGetLinkError>:

bool bSpwcGetLinkError(TSpwcChannel *pxSpwcCh){
80204b20:	deffed04 	addi	sp,sp,-76
80204b24:	df001215 	stw	fp,72(sp)
80204b28:	df001204 	addi	fp,sp,72
80204b2c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204b30:	e03fee15 	stw	zero,-72(fp)
	volatile alt_u32 uliReg = 0;
80204b34:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204b38:	e0bfff17 	ldw	r2,-4(fp)
80204b3c:	10005026 	beq	r2,zero,80204c80 <bSpwcGetLinkError+0x160>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204b40:	e0bfff17 	ldw	r2,-4(fp)
80204b44:	10800017 	ldw	r2,0(r2)
80204b48:	e0bfef15 	stw	r2,-68(fp)
80204b4c:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204b50:	e0bffc17 	ldw	r2,-16(fp)
80204b54:	1085883a 	add	r2,r2,r2
80204b58:	1085883a 	add	r2,r2,r2
80204b5c:	1007883a 	mov	r3,r2
80204b60:	e0bfef17 	ldw	r2,-68(fp)
80204b64:	10c5883a 	add	r2,r2,r3
80204b68:	10800017 	ldw	r2,0(r2)
80204b6c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204b70:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetLinkError(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204b74:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
80204b78:	e0bffd17 	ldw	r2,-12(fp)
80204b7c:	e0bff015 	stw	r2,-64(fp)
80204b80:	00800074 	movhi	r2,1
80204b84:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204b88:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80204b8c:	e0fff017 	ldw	r3,-64(fp)
80204b90:	e0bffa17 	ldw	r2,-24(fp)
80204b94:	1884703a 	and	r2,r3,r2
80204b98:	10000326 	beq	r2,zero,80204ba8 <bSpwcGetLinkError+0x88>
		bFlag = TRUE;
80204b9c:	00800044 	movi	r2,1
80204ba0:	e0bffb15 	stw	r2,-20(fp)
80204ba4:	00000106 	br	80204bac <bSpwcGetLinkError+0x8c>
	} else {
		bFlag = FALSE;
80204ba8:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80204bac:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
80204bb0:	e0bfff17 	ldw	r2,-4(fp)
80204bb4:	10c00515 	stw	r3,20(r2)
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
80204bb8:	e0bffd17 	ldw	r2,-12(fp)
80204bbc:	e0bff115 	stw	r2,-60(fp)
80204bc0:	008000b4 	movhi	r2,2
80204bc4:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204bc8:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80204bcc:	e0fff117 	ldw	r3,-60(fp)
80204bd0:	e0bff817 	ldw	r2,-32(fp)
80204bd4:	1884703a 	and	r2,r3,r2
80204bd8:	10000326 	beq	r2,zero,80204be8 <bSpwcGetLinkError+0xc8>
		bFlag = TRUE;
80204bdc:	00800044 	movi	r2,1
80204be0:	e0bff915 	stw	r2,-28(fp)
80204be4:	00000106 	br	80204bec <bSpwcGetLinkError+0xcc>
	} else {
		bFlag = FALSE;
80204be8:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80204bec:	e0fff917 	ldw	r3,-28(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
80204bf0:	e0bfff17 	ldw	r2,-4(fp)
80204bf4:	10c00615 	stw	r3,24(r2)
		pxSpwcCh->xLinkError.bEscape = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_ESCAPE_MSK));
80204bf8:	e0bffd17 	ldw	r2,-12(fp)
80204bfc:	e0bff215 	stw	r2,-56(fp)
80204c00:	00800134 	movhi	r2,4
80204c04:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204c08:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80204c0c:	e0fff217 	ldw	r3,-56(fp)
80204c10:	e0bff617 	ldw	r2,-40(fp)
80204c14:	1884703a 	and	r2,r3,r2
80204c18:	10000326 	beq	r2,zero,80204c28 <bSpwcGetLinkError+0x108>
		bFlag = TRUE;
80204c1c:	00800044 	movi	r2,1
80204c20:	e0bff715 	stw	r2,-36(fp)
80204c24:	00000106 	br	80204c2c <bSpwcGetLinkError+0x10c>
	} else {
		bFlag = FALSE;
80204c28:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80204c2c:	e0fff717 	ldw	r3,-36(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
		pxSpwcCh->xLinkError.bEscape = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_ESCAPE_MSK));
80204c30:	e0bfff17 	ldw	r2,-4(fp)
80204c34:	10c00715 	stw	r3,28(r2)
		pxSpwcCh->xLinkError.bCredit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_CREDIT_MSK));
80204c38:	e0bffd17 	ldw	r2,-12(fp)
80204c3c:	e0bff315 	stw	r2,-52(fp)
80204c40:	00800234 	movhi	r2,8
80204c44:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204c48:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
80204c4c:	e0fff317 	ldw	r3,-52(fp)
80204c50:	e0bff417 	ldw	r2,-48(fp)
80204c54:	1884703a 	and	r2,r3,r2
80204c58:	10000326 	beq	r2,zero,80204c68 <bSpwcGetLinkError+0x148>
		bFlag = TRUE;
80204c5c:	00800044 	movi	r2,1
80204c60:	e0bff515 	stw	r2,-44(fp)
80204c64:	00000106 	br	80204c6c <bSpwcGetLinkError+0x14c>
	} else {
		bFlag = FALSE;
80204c68:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
80204c6c:	e0fff517 	ldw	r3,-44(fp)
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
		pxSpwcCh->xLinkError.bEscape = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_ESCAPE_MSK));
		pxSpwcCh->xLinkError.bCredit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_CREDIT_MSK));
80204c70:	e0bfff17 	ldw	r2,-4(fp)
80204c74:	10c00815 	stw	r3,32(r2)

		bStatus = TRUE;
80204c78:	00800044 	movi	r2,1
80204c7c:	e0bfee15 	stw	r2,-72(fp)
	}

	return bStatus;
80204c80:	e0bfee17 	ldw	r2,-72(fp)
}
80204c84:	e037883a 	mov	sp,fp
80204c88:	df000017 	ldw	fp,0(sp)
80204c8c:	dec00104 	addi	sp,sp,4
80204c90:	f800283a 	ret

80204c94 <bSpwcGetLinkStatus>:

bool bSpwcGetLinkStatus(TSpwcChannel *pxSpwcCh){
80204c94:	defff004 	addi	sp,sp,-64
80204c98:	df000f15 	stw	fp,60(sp)
80204c9c:	df000f04 	addi	fp,sp,60
80204ca0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204ca4:	e03ff115 	stw	zero,-60(fp)
	volatile alt_u32 uliReg = 0;
80204ca8:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204cac:	e0bfff17 	ldw	r2,-4(fp)
80204cb0:	10004026 	beq	r2,zero,80204db4 <bSpwcGetLinkStatus+0x120>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204cb4:	e0bfff17 	ldw	r2,-4(fp)
80204cb8:	10800017 	ldw	r2,0(r2)
80204cbc:	e0bff215 	stw	r2,-56(fp)
80204cc0:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204cc4:	e0bffc17 	ldw	r2,-16(fp)
80204cc8:	1085883a 	add	r2,r2,r2
80204ccc:	1085883a 	add	r2,r2,r2
80204cd0:	1007883a 	mov	r3,r2
80204cd4:	e0bff217 	ldw	r2,-56(fp)
80204cd8:	10c5883a 	add	r2,r2,r3
80204cdc:	10800017 	ldw	r2,0(r2)
80204ce0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204ce4:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetLinkStatus(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204ce8:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
80204cec:	e0bffd17 	ldw	r2,-12(fp)
80204cf0:	e0bff315 	stw	r2,-52(fp)
80204cf4:	00804004 	movi	r2,256
80204cf8:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204cfc:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80204d00:	e0fff317 	ldw	r3,-52(fp)
80204d04:	e0bffa17 	ldw	r2,-24(fp)
80204d08:	1884703a 	and	r2,r3,r2
80204d0c:	10000326 	beq	r2,zero,80204d1c <bSpwcGetLinkStatus+0x88>
		bFlag = TRUE;
80204d10:	00800044 	movi	r2,1
80204d14:	e0bffb15 	stw	r2,-20(fp)
80204d18:	00000106 	br	80204d20 <bSpwcGetLinkStatus+0x8c>
	} else {
		bFlag = FALSE;
80204d1c:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80204d20:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
80204d24:	e0bfff17 	ldw	r2,-4(fp)
80204d28:	10c00b15 	stw	r3,44(r2)
		pxSpwcCh->xLinkStatus.bConnecting = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_CONNECTING_MSK));
80204d2c:	e0bffd17 	ldw	r2,-12(fp)
80204d30:	e0bff415 	stw	r2,-48(fp)
80204d34:	00808004 	movi	r2,512
80204d38:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204d3c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80204d40:	e0fff417 	ldw	r3,-48(fp)
80204d44:	e0bff817 	ldw	r2,-32(fp)
80204d48:	1884703a 	and	r2,r3,r2
80204d4c:	10000326 	beq	r2,zero,80204d5c <bSpwcGetLinkStatus+0xc8>
		bFlag = TRUE;
80204d50:	00800044 	movi	r2,1
80204d54:	e0bff915 	stw	r2,-28(fp)
80204d58:	00000106 	br	80204d60 <bSpwcGetLinkStatus+0xcc>
	} else {
		bFlag = FALSE;
80204d5c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80204d60:	e0fff917 	ldw	r3,-28(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
		pxSpwcCh->xLinkStatus.bConnecting = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_CONNECTING_MSK));
80204d64:	e0bfff17 	ldw	r2,-4(fp)
80204d68:	10c00a15 	stw	r3,40(r2)
		pxSpwcCh->xLinkStatus.bStarted = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_STARTED_MSK));
80204d6c:	e0bffd17 	ldw	r2,-12(fp)
80204d70:	e0bff515 	stw	r2,-44(fp)
80204d74:	00810004 	movi	r2,1024
80204d78:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204d7c:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80204d80:	e0fff517 	ldw	r3,-44(fp)
80204d84:	e0bff617 	ldw	r2,-40(fp)
80204d88:	1884703a 	and	r2,r3,r2
80204d8c:	10000326 	beq	r2,zero,80204d9c <bSpwcGetLinkStatus+0x108>
		bFlag = TRUE;
80204d90:	00800044 	movi	r2,1
80204d94:	e0bff715 	stw	r2,-36(fp)
80204d98:	00000106 	br	80204da0 <bSpwcGetLinkStatus+0x10c>
	} else {
		bFlag = FALSE;
80204d9c:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80204da0:	e0fff717 	ldw	r3,-36(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
		pxSpwcCh->xLinkStatus.bConnecting = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_CONNECTING_MSK));
		pxSpwcCh->xLinkStatus.bStarted = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_STARTED_MSK));
80204da4:	e0bfff17 	ldw	r2,-4(fp)
80204da8:	10c00915 	stw	r3,36(r2)

		bStatus = TRUE;
80204dac:	00800044 	movi	r2,1
80204db0:	e0bff115 	stw	r2,-60(fp)
	}

	return bStatus;
80204db4:	e0bff117 	ldw	r2,-60(fp)
}
80204db8:	e037883a 	mov	sp,fp
80204dbc:	df000017 	ldw	fp,0(sp)
80204dc0:	dec00104 	addi	sp,sp,4
80204dc4:	f800283a 	ret

80204dc8 <bSpwcSetTxTimecode>:

bool bSpwcSetTxTimecode(TSpwcChannel *pxSpwcCh){
80204dc8:	deffe804 	addi	sp,sp,-96
80204dcc:	df001715 	stw	fp,92(sp)
80204dd0:	df001704 	addi	fp,sp,92
80204dd4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204dd8:	e03fe915 	stw	zero,-92(fp)
	volatile alt_u32 uliReg = 0;
80204ddc:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204de0:	e0bfff17 	ldw	r2,-4(fp)
80204de4:	10006926 	beq	r2,zero,80204f8c <bSpwcSetTxTimecode+0x1c4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204de8:	e0bfff17 	ldw	r2,-4(fp)
80204dec:	10800017 	ldw	r2,0(r2)
80204df0:	e0bfea15 	stw	r2,-88(fp)
80204df4:	00800044 	movi	r2,1
80204df8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204dfc:	e0bffc17 	ldw	r2,-16(fp)
80204e00:	1085883a 	add	r2,r2,r2
80204e04:	1085883a 	add	r2,r2,r2
80204e08:	1007883a 	mov	r3,r2
80204e0c:	e0bfea17 	ldw	r2,-88(fp)
80204e10:	10c5883a 	add	r2,r2,r3
80204e14:	10800017 	ldw	r2,0(r2)
80204e18:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204e1c:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcSetTxTimecode(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204e20:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
80204e24:	e0fffd17 	ldw	r3,-12(fp)
80204e28:	e0bfff17 	ldw	r2,-4(fp)
80204e2c:	10800e03 	ldbu	r2,56(r2)
80204e30:	10803fcc 	andi	r2,r2,255
80204e34:	e0ffeb15 	stw	r3,-84(fp)
80204e38:	00c00fc4 	movi	r3,63
80204e3c:	e0fff815 	stw	r3,-32(fp)
80204e40:	e03ff905 	stb	zero,-28(fp)
80204e44:	e0bffa15 	stw	r2,-24(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80204e48:	e03ffb15 	stw	zero,-20(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80204e4c:	e0bff817 	ldw	r2,-32(fp)
80204e50:	0084303a 	nor	r2,zero,r2
80204e54:	e0ffeb17 	ldw	r3,-84(fp)
80204e58:	1884703a 	and	r2,r3,r2
80204e5c:	e0bffb15 	stw	r2,-20(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
80204e60:	e0bff903 	ldbu	r2,-28(fp)
80204e64:	e0fffa17 	ldw	r3,-24(fp)
80204e68:	1886983a 	sll	r3,r3,r2
80204e6c:	e0bff817 	ldw	r2,-32(fp)
80204e70:	1884703a 	and	r2,r3,r2
80204e74:	e0fffb17 	ldw	r3,-20(fp)
80204e78:	1884b03a 	or	r2,r3,r2
80204e7c:	e0bffb15 	stw	r2,-20(fp)

	return uliReg;
80204e80:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
80204e84:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
80204e88:	e0fffd17 	ldw	r3,-12(fp)
80204e8c:	e0bfff17 	ldw	r2,-4(fp)
80204e90:	10800e43 	ldbu	r2,57(r2)
80204e94:	10803fcc 	andi	r2,r2,255
80204e98:	e0ffec15 	stw	r3,-80(fp)
80204e9c:	00c03004 	movi	r3,192
80204ea0:	e0fff415 	stw	r3,-48(fp)
80204ea4:	00c00184 	movi	r3,6
80204ea8:	e0fff505 	stb	r3,-44(fp)
80204eac:	e0bff615 	stw	r2,-40(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80204eb0:	e03ff715 	stw	zero,-36(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80204eb4:	e0bff417 	ldw	r2,-48(fp)
80204eb8:	0084303a 	nor	r2,zero,r2
80204ebc:	e0ffec17 	ldw	r3,-80(fp)
80204ec0:	1884703a 	and	r2,r3,r2
80204ec4:	e0bff715 	stw	r2,-36(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
80204ec8:	e0bff503 	ldbu	r2,-44(fp)
80204ecc:	e0fff617 	ldw	r3,-40(fp)
80204ed0:	1886983a 	sll	r3,r3,r2
80204ed4:	e0bff417 	ldw	r2,-48(fp)
80204ed8:	1884703a 	and	r2,r3,r2
80204edc:	e0fff717 	ldw	r3,-36(fp)
80204ee0:	1884b03a 	or	r2,r3,r2
80204ee4:	e0bff715 	stw	r2,-36(fp)

	return uliReg;
80204ee8:	e0bff717 	ldw	r2,-36(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
80204eec:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK), pxSpwcCh->xTxTimecode.bTransmit);
80204ef0:	e0fffd17 	ldw	r3,-12(fp)
80204ef4:	e0bfff17 	ldw	r2,-4(fp)
80204ef8:	10800f17 	ldw	r2,60(r2)
80204efc:	e0ffed15 	stw	r3,-76(fp)
80204f00:	00c04004 	movi	r3,256
80204f04:	e0fff115 	stw	r3,-60(fp)
80204f08:	e0bff215 	stw	r2,-56(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204f0c:	e03ff315 	stw	zero,-52(fp)

	if (bCtrlValue) {
80204f10:	e0bff217 	ldw	r2,-56(fp)
80204f14:	10000526 	beq	r2,zero,80204f2c <bSpwcSetTxTimecode+0x164>
		uliReg = uliRegValue | uliCtrlMask;
80204f18:	e0ffed17 	ldw	r3,-76(fp)
80204f1c:	e0bff117 	ldw	r2,-60(fp)
80204f20:	1884b03a 	or	r2,r3,r2
80204f24:	e0bff315 	stw	r2,-52(fp)
80204f28:	00000506 	br	80204f40 <bSpwcSetTxTimecode+0x178>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204f2c:	e0bff117 	ldw	r2,-60(fp)
80204f30:	0084303a 	nor	r2,zero,r2
80204f34:	e0ffed17 	ldw	r3,-76(fp)
80204f38:	1884703a 	and	r2,r3,r2
80204f3c:	e0bff315 	stw	r2,-52(fp)
	}

	return uliReg;
80204f40:	e0bff317 	ldw	r2,-52(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK), pxSpwcCh->xTxTimecode.bTransmit);
80204f44:	e0bffd15 	stw	r2,-12(fp)

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);
80204f48:	e0bfff17 	ldw	r2,-4(fp)
80204f4c:	10c00017 	ldw	r3,0(r2)
80204f50:	e0bffd17 	ldw	r2,-12(fp)
80204f54:	e0ffee15 	stw	r3,-72(fp)
80204f58:	00c00044 	movi	r3,1
80204f5c:	e0ffef15 	stw	r3,-68(fp)
80204f60:	e0bff015 	stw	r2,-64(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vSpwcWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80204f64:	e0bfef17 	ldw	r2,-68(fp)
80204f68:	1085883a 	add	r2,r2,r2
80204f6c:	1085883a 	add	r2,r2,r2
80204f70:	1007883a 	mov	r3,r2
80204f74:	e0bfee17 	ldw	r2,-72(fp)
80204f78:	10c5883a 	add	r2,r2,r3
80204f7c:	e0fff017 	ldw	r3,-64(fp)
80204f80:	10c00015 	stw	r3,0(r2)
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK), pxSpwcCh->xTxTimecode.bTransmit);

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);

		bStatus = TRUE;
80204f84:	00800044 	movi	r2,1
80204f88:	e0bfe915 	stw	r2,-92(fp)
	}

	return bStatus;
80204f8c:	e0bfe917 	ldw	r2,-92(fp)
}
80204f90:	e037883a 	mov	sp,fp
80204f94:	df000017 	ldw	fp,0(sp)
80204f98:	dec00104 	addi	sp,sp,4
80204f9c:	f800283a 	ret

80204fa0 <bSpwcGetTxTimecode>:

bool bSpwcGetTxTimecode(TSpwcChannel *pxSpwcCh){
80204fa0:	deffee04 	addi	sp,sp,-72
80204fa4:	df001115 	stw	fp,68(sp)
80204fa8:	df001104 	addi	fp,sp,68
80204fac:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204fb0:	e03fef15 	stw	zero,-68(fp)
	volatile alt_u32 uliReg = 0;
80204fb4:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204fb8:	e0bfff17 	ldw	r2,-4(fp)
80204fbc:	10004226 	beq	r2,zero,802050c8 <bSpwcGetTxTimecode+0x128>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204fc0:	e0bfff17 	ldw	r2,-4(fp)
80204fc4:	10800017 	ldw	r2,0(r2)
80204fc8:	e0bff015 	stw	r2,-64(fp)
80204fcc:	00800044 	movi	r2,1
80204fd0:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204fd4:	e0bffc17 	ldw	r2,-16(fp)
80204fd8:	1085883a 	add	r2,r2,r2
80204fdc:	1085883a 	add	r2,r2,r2
80204fe0:	1007883a 	mov	r3,r2
80204fe4:	e0bff017 	ldw	r2,-64(fp)
80204fe8:	10c5883a 	add	r2,r2,r3
80204fec:	10800017 	ldw	r2,0(r2)
80204ff0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204ff4:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetTxTimecode(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204ff8:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
80204ffc:	e0bffd17 	ldw	r2,-12(fp)
80205000:	e0bff115 	stw	r2,-60(fp)
80205004:	00800fc4 	movi	r2,63
80205008:	e0bff915 	stw	r2,-28(fp)
8020500c:	e03ffa05 	stb	zero,-24(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205010:	e03ffb15 	stw	zero,-20(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205014:	e0fff117 	ldw	r3,-60(fp)
80205018:	e0bff917 	ldw	r2,-28(fp)
8020501c:	1886703a 	and	r3,r3,r2
80205020:	e0bffa03 	ldbu	r2,-24(fp)
80205024:	1884d83a 	srl	r2,r3,r2
80205028:	e0bffb15 	stw	r2,-20(fp)

	return uliFieldValue;
8020502c:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
80205030:	1007883a 	mov	r3,r2
80205034:	e0bfff17 	ldw	r2,-4(fp)
80205038:	10c00e05 	stb	r3,56(r2)
		pxSpwcCh->xTxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6));
8020503c:	e0bffd17 	ldw	r2,-12(fp)
80205040:	e0bff215 	stw	r2,-56(fp)
80205044:	00803004 	movi	r2,192
80205048:	e0bff615 	stw	r2,-40(fp)
8020504c:	00800184 	movi	r2,6
80205050:	e0bff705 	stb	r2,-36(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205054:	e03ff815 	stw	zero,-32(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205058:	e0fff217 	ldw	r3,-56(fp)
8020505c:	e0bff617 	ldw	r2,-40(fp)
80205060:	1886703a 	and	r3,r3,r2
80205064:	e0bff703 	ldbu	r2,-36(fp)
80205068:	1884d83a 	srl	r2,r3,r2
8020506c:	e0bff815 	stw	r2,-32(fp)

	return uliFieldValue;
80205070:	e0bff817 	ldw	r2,-32(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
		pxSpwcCh->xTxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6));
80205074:	1007883a 	mov	r3,r2
80205078:	e0bfff17 	ldw	r2,-4(fp)
8020507c:	10c00e45 	stb	r3,57(r2)
		pxSpwcCh->xTxTimecode.bTransmit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK));
80205080:	e0bffd17 	ldw	r2,-12(fp)
80205084:	e0bff315 	stw	r2,-52(fp)
80205088:	00804004 	movi	r2,256
8020508c:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80205090:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
80205094:	e0fff317 	ldw	r3,-52(fp)
80205098:	e0bff417 	ldw	r2,-48(fp)
8020509c:	1884703a 	and	r2,r3,r2
802050a0:	10000326 	beq	r2,zero,802050b0 <bSpwcGetTxTimecode+0x110>
		bFlag = TRUE;
802050a4:	00800044 	movi	r2,1
802050a8:	e0bff515 	stw	r2,-44(fp)
802050ac:	00000106 	br	802050b4 <bSpwcGetTxTimecode+0x114>
	} else {
		bFlag = FALSE;
802050b0:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
802050b4:	e0fff517 	ldw	r3,-44(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
		pxSpwcCh->xTxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6));
		pxSpwcCh->xTxTimecode.bTransmit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK));
802050b8:	e0bfff17 	ldw	r2,-4(fp)
802050bc:	10c00f15 	stw	r3,60(r2)

		bStatus = TRUE;
802050c0:	00800044 	movi	r2,1
802050c4:	e0bfef15 	stw	r2,-68(fp)
	}

	return bStatus;
802050c8:	e0bfef17 	ldw	r2,-68(fp)
}
802050cc:	e037883a 	mov	sp,fp
802050d0:	df000017 	ldw	fp,0(sp)
802050d4:	dec00104 	addi	sp,sp,4
802050d8:	f800283a 	ret

802050dc <bSpwcGetRxTimecode>:

bool bSpwcGetRxTimecode(TSpwcChannel *pxSpwcCh){
802050dc:	deffe704 	addi	sp,sp,-100
802050e0:	df001815 	stw	fp,96(sp)
802050e4:	df001804 	addi	fp,sp,96
802050e8:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
802050ec:	e03fe815 	stw	zero,-96(fp)
		volatile alt_u32 uliReg = 0;
802050f0:	e03ffd15 	stw	zero,-12(fp)

		if (pxSpwcCh != NULL) {
802050f4:	e0bfff17 	ldw	r2,-4(fp)
802050f8:	10006726 	beq	r2,zero,80205298 <bSpwcGetRxTimecode+0x1bc>
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
802050fc:	e0bfff17 	ldw	r2,-4(fp)
80205100:	10800017 	ldw	r2,0(r2)
80205104:	e0bfe915 	stw	r2,-92(fp)
80205108:	00800044 	movi	r2,1
8020510c:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80205110:	e0bffc17 	ldw	r2,-16(fp)
80205114:	1085883a 	add	r2,r2,r2
80205118:	1085883a 	add	r2,r2,r2
8020511c:	1007883a 	mov	r3,r2
80205120:	e0bfe917 	ldw	r2,-92(fp)
80205124:	10c5883a 	add	r2,r2,r3
80205128:	10800017 	ldw	r2,0(r2)
8020512c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80205130:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetRxTimecode(TSpwcChannel *pxSpwcCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80205134:	e0bffd15 	stw	r2,-12(fp)

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
80205138:	e0bffd17 	ldw	r2,-12(fp)
8020513c:	e0bfea15 	stw	r2,-88(fp)
80205140:	00800ff4 	movhi	r2,63
80205144:	e0bff915 	stw	r2,-28(fp)
80205148:	00800404 	movi	r2,16
8020514c:	e0bffa05 	stb	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205150:	e03ffb15 	stw	zero,-20(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205154:	e0ffea17 	ldw	r3,-88(fp)
80205158:	e0bff917 	ldw	r2,-28(fp)
8020515c:	1886703a 	and	r3,r3,r2
80205160:	e0bffa03 	ldbu	r2,-24(fp)
80205164:	1884d83a 	srl	r2,r3,r2
80205168:	e0bffb15 	stw	r2,-20(fp)

	return uliFieldValue;
8020516c:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
80205170:	1007883a 	mov	r3,r2
80205174:	e0bfff17 	ldw	r2,-4(fp)
80205178:	10c00c05 	stb	r3,48(r2)
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
8020517c:	e0bffd17 	ldw	r2,-12(fp)
80205180:	e0bfeb15 	stw	r2,-84(fp)
80205184:	00803034 	movhi	r2,192
80205188:	e0bff615 	stw	r2,-40(fp)
8020518c:	00800584 	movi	r2,22
80205190:	e0bff705 	stb	r2,-36(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205194:	e03ff815 	stw	zero,-32(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205198:	e0ffeb17 	ldw	r3,-84(fp)
8020519c:	e0bff617 	ldw	r2,-40(fp)
802051a0:	1886703a 	and	r3,r3,r2
802051a4:	e0bff703 	ldbu	r2,-36(fp)
802051a8:	1884d83a 	srl	r2,r3,r2
802051ac:	e0bff815 	stw	r2,-32(fp)

	return uliFieldValue;
802051b0:	e0bff817 	ldw	r2,-32(fp)

		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
802051b4:	1007883a 	mov	r3,r2
802051b8:	e0bfff17 	ldw	r2,-4(fp)
802051bc:	10c00c45 	stb	r3,49(r2)
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));
802051c0:	e0bffd17 	ldw	r2,-12(fp)
802051c4:	e0bfec15 	stw	r2,-80(fp)
802051c8:	00804034 	movhi	r2,256
802051cc:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
802051d0:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
802051d4:	e0ffec17 	ldw	r3,-80(fp)
802051d8:	e0bff417 	ldw	r2,-48(fp)
802051dc:	1884703a 	and	r2,r3,r2
802051e0:	10000326 	beq	r2,zero,802051f0 <bSpwcGetRxTimecode+0x114>
		bFlag = TRUE;
802051e4:	00800044 	movi	r2,1
802051e8:	e0bff515 	stw	r2,-44(fp)
802051ec:	00000106 	br	802051f4 <bSpwcGetRxTimecode+0x118>
	} else {
		bFlag = FALSE;
802051f0:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
802051f4:	e0fff517 	ldw	r3,-44(fp)
		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));
802051f8:	e0bfff17 	ldw	r2,-4(fp)
802051fc:	10c00d15 	stw	r3,52(r2)

			uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK), TRUE);
80205200:	e0bffd17 	ldw	r2,-12(fp)
80205204:	e0bfed15 	stw	r2,-76(fp)
80205208:	00804034 	movhi	r2,256
8020520c:	e0bff115 	stw	r2,-60(fp)
80205210:	00800044 	movi	r2,1
80205214:	e0bff215 	stw	r2,-56(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80205218:	e03ff315 	stw	zero,-52(fp)

	if (bCtrlValue) {
8020521c:	e0bff217 	ldw	r2,-56(fp)
80205220:	10000526 	beq	r2,zero,80205238 <bSpwcGetRxTimecode+0x15c>
		uliReg = uliRegValue | uliCtrlMask;
80205224:	e0ffed17 	ldw	r3,-76(fp)
80205228:	e0bff117 	ldw	r2,-60(fp)
8020522c:	1884b03a 	or	r2,r3,r2
80205230:	e0bff315 	stw	r2,-52(fp)
80205234:	00000506 	br	8020524c <bSpwcGetRxTimecode+0x170>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80205238:	e0bff117 	ldw	r2,-60(fp)
8020523c:	0084303a 	nor	r2,zero,r2
80205240:	e0ffed17 	ldw	r3,-76(fp)
80205244:	1884703a 	and	r2,r3,r2
80205248:	e0bff315 	stw	r2,-52(fp)
	}

	return uliReg;
8020524c:	e0bff317 	ldw	r2,-52(fp)

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));

			uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK), TRUE);
80205250:	e0bffd15 	stw	r2,-12(fp)
			vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);
80205254:	e0bfff17 	ldw	r2,-4(fp)
80205258:	10c00017 	ldw	r3,0(r2)
8020525c:	e0bffd17 	ldw	r2,-12(fp)
80205260:	e0ffee15 	stw	r3,-72(fp)
80205264:	00c00044 	movi	r3,1
80205268:	e0ffef15 	stw	r3,-68(fp)
8020526c:	e0bff015 	stw	r2,-64(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vSpwcWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80205270:	e0bfef17 	ldw	r2,-68(fp)
80205274:	1085883a 	add	r2,r2,r2
80205278:	1085883a 	add	r2,r2,r2
8020527c:	1007883a 	mov	r3,r2
80205280:	e0bfee17 	ldw	r2,-72(fp)
80205284:	10c5883a 	add	r2,r2,r3
80205288:	e0fff017 	ldw	r3,-64(fp)
8020528c:	10c00015 	stw	r3,0(r2)
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));

			uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK), TRUE);
			vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);

			bStatus = TRUE;
80205290:	00800044 	movi	r2,1
80205294:	e0bfe815 	stw	r2,-96(fp)
		}

		return bStatus;
80205298:	e0bfe817 	ldw	r2,-96(fp)
}
8020529c:	e037883a 	mov	sp,fp
802052a0:	df000017 	ldw	fp,0(sp)
802052a4:	dec00104 	addi	sp,sp,4
802052a8:	f800283a 	ret

802052ac <bSpwcInitCh>:

bool bSpwcInitCh(TSpwcChannel *pxSpwcCh, alt_u8 ucDcomCh){
802052ac:	defff904 	addi	sp,sp,-28
802052b0:	dfc00615 	stw	ra,24(sp)
802052b4:	df000515 	stw	fp,20(sp)
802052b8:	df000504 	addi	fp,sp,20
802052bc:	e13ffe15 	stw	r4,-8(fp)
802052c0:	2805883a 	mov	r2,r5
802052c4:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802052c8:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802052cc:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802052d0:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
802052d4:	e0bffe17 	ldw	r2,-8(fp)
802052d8:	10006a26 	beq	r2,zero,80205484 <bSpwcInitCh+0x1d8>

		switch (ucDcomCh) {
802052dc:	e0bfff03 	ldbu	r2,-4(fp)
802052e0:	10c00228 	cmpgeui	r3,r2,8
802052e4:	1800461e 	bne	r3,zero,80205400 <bSpwcInitCh+0x154>
802052e8:	100690ba 	slli	r3,r2,2
802052ec:	00a00834 	movhi	r2,32800
802052f0:	1094c004 	addi	r2,r2,21248
802052f4:	1885883a 	add	r2,r3,r2
802052f8:	10800017 	ldw	r2,0(r2)
802052fc:	1000683a 	jmp	r2
80205300:	80205320 	cmpeqi	zero,r16,-32436
80205304:	8020533c 	xorhi	zero,r16,33100
80205308:	80205358 	cmpnei	zero,r16,-32435
8020530c:	80205374 	orhi	zero,r16,33101
80205310:	80205390 	cmplti	zero,r16,-32434
80205314:	802053ac 	andhi	zero,r16,33102
80205318:	802053c8 	cmpgei	zero,r16,-32433
8020531c:	802053e4 	muli	zero,r16,-32433
		case eDcomSpwCh1:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80205320:	e0fffe17 	ldw	r3,-8(fp)
80205324:	00a00034 	movhi	r2,32768
80205328:	108a0004 	addi	r2,r2,10240
8020532c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80205330:	00800044 	movi	r2,1
80205334:	e0bffc15 	stw	r2,-16(fp)
			break;
80205338:	00003306 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh2:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020533c:	e0fffe17 	ldw	r3,-8(fp)
80205340:	00a00034 	movhi	r2,32768
80205344:	10890004 	addi	r2,r2,9216
80205348:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020534c:	00800044 	movi	r2,1
80205350:	e0bffc15 	stw	r2,-16(fp)
			break;
80205354:	00002c06 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh3:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80205358:	e0fffe17 	ldw	r3,-8(fp)
8020535c:	00a00034 	movhi	r2,32768
80205360:	10880004 	addi	r2,r2,8192
80205364:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80205368:	00800044 	movi	r2,1
8020536c:	e0bffc15 	stw	r2,-16(fp)
			break;
80205370:	00002506 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh4:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
80205374:	e0fffe17 	ldw	r3,-8(fp)
80205378:	00a00034 	movhi	r2,32768
8020537c:	10870004 	addi	r2,r2,7168
80205380:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80205384:	00800044 	movi	r2,1
80205388:	e0bffc15 	stw	r2,-16(fp)
			break;
8020538c:	00001e06 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh5:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80205390:	e0fffe17 	ldw	r3,-8(fp)
80205394:	00a00034 	movhi	r2,32768
80205398:	10860004 	addi	r2,r2,6144
8020539c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053a0:	00800044 	movi	r2,1
802053a4:	e0bffc15 	stw	r2,-16(fp)
			break;
802053a8:	00001706 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh6:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
802053ac:	e0fffe17 	ldw	r3,-8(fp)
802053b0:	00a00034 	movhi	r2,32768
802053b4:	10850004 	addi	r2,r2,5120
802053b8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053bc:	00800044 	movi	r2,1
802053c0:	e0bffc15 	stw	r2,-16(fp)
			break;
802053c4:	00001006 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh7:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802053c8:	e0fffe17 	ldw	r3,-8(fp)
802053cc:	00a00034 	movhi	r2,32768
802053d0:	10840004 	addi	r2,r2,4096
802053d4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053d8:	00800044 	movi	r2,1
802053dc:	e0bffc15 	stw	r2,-16(fp)
			break;
802053e0:	00000906 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh8:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
802053e4:	e0fffe17 	ldw	r3,-8(fp)
802053e8:	00a00034 	movhi	r2,32768
802053ec:	10830004 	addi	r2,r2,3072
802053f0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053f4:	00800044 	movi	r2,1
802053f8:	e0bffc15 	stw	r2,-16(fp)
			break;
802053fc:	00000206 	br	80205408 <bSpwcInitCh+0x15c>
		default:
			bValidCh = FALSE;
80205400:	e03ffc15 	stw	zero,-16(fp)
			break;
80205404:	0001883a 	nop
		}

		if (bValidCh) {
80205408:	e0bffc17 	ldw	r2,-16(fp)
8020540c:	10001d26 	beq	r2,zero,80205484 <bSpwcInitCh+0x1d8>
			if (!bSpwcGetLink(pxSpwcCh)) {
80205410:	e13ffe17 	ldw	r4,-8(fp)
80205414:	02049a80 	call	802049a8 <bSpwcGetLink>
80205418:	1000021e 	bne	r2,zero,80205424 <bSpwcInitCh+0x178>
				bInitFail = TRUE;
8020541c:	00800044 	movi	r2,1
80205420:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkError(pxSpwcCh)) {
80205424:	e13ffe17 	ldw	r4,-8(fp)
80205428:	0204b200 	call	80204b20 <bSpwcGetLinkError>
8020542c:	1000021e 	bne	r2,zero,80205438 <bSpwcInitCh+0x18c>
				bInitFail = TRUE;
80205430:	00800044 	movi	r2,1
80205434:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkStatus(pxSpwcCh)) {
80205438:	e13ffe17 	ldw	r4,-8(fp)
8020543c:	0204c940 	call	80204c94 <bSpwcGetLinkStatus>
80205440:	1000021e 	bne	r2,zero,8020544c <bSpwcInitCh+0x1a0>
				bInitFail = TRUE;
80205444:	00800044 	movi	r2,1
80205448:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetTxTimecode(pxSpwcCh)) {
8020544c:	e13ffe17 	ldw	r4,-8(fp)
80205450:	0204fa00 	call	80204fa0 <bSpwcGetTxTimecode>
80205454:	1000021e 	bne	r2,zero,80205460 <bSpwcInitCh+0x1b4>
				bInitFail = TRUE;
80205458:	00800044 	movi	r2,1
8020545c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetRxTimecode(pxSpwcCh)) {
80205460:	e13ffe17 	ldw	r4,-8(fp)
80205464:	02050dc0 	call	802050dc <bSpwcGetRxTimecode>
80205468:	1000021e 	bne	r2,zero,80205474 <bSpwcInitCh+0x1c8>
				bInitFail = TRUE;
8020546c:	00800044 	movi	r2,1
80205470:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80205474:	e0bffd17 	ldw	r2,-12(fp)
80205478:	1000021e 	bne	r2,zero,80205484 <bSpwcInitCh+0x1d8>
				bStatus = TRUE;
8020547c:	00800044 	movi	r2,1
80205480:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80205484:	e0bffb17 	ldw	r2,-20(fp)
}
80205488:	e037883a 	mov	sp,fp
8020548c:	dfc00117 	ldw	ra,4(sp)
80205490:	df000017 	ldw	fp,0(sp)
80205494:	dec00204 	addi	sp,sp,8
80205498:	f800283a 	ret

8020549c <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
8020549c:	defffa04 	addi	sp,sp,-24
802054a0:	dfc00515 	stw	ra,20(sp)
802054a4:	df000415 	stw	fp,16(sp)
802054a8:	df000404 	addi	fp,sp,16
802054ac:	e13ffd15 	stw	r4,-12(fp)
802054b0:	e17ffe15 	stw	r5,-8(fp)
802054b4:	3005883a 	mov	r2,r6
802054b8:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
802054bc:	00800044 	movi	r2,1
802054c0:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
802054c4:	e17ffe17 	ldw	r5,-8(fp)
802054c8:	e13ffd17 	ldw	r4,-12(fp)
802054cc:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
802054d0:	e0bfff03 	ldbu	r2,-4(fp)
802054d4:	10803fcc 	andi	r2,r2,255
802054d8:	100d883a 	mov	r6,r2
802054dc:	e17ffe17 	ldw	r5,-8(fp)
802054e0:	e13ffd17 	ldw	r4,-12(fp)
802054e4:	02059500 	call	80205950 <i2c_write>
802054e8:	1000011e 	bne	r2,zero,802054f0 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
802054ec:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
802054f0:	e17ffe17 	ldw	r5,-8(fp)
802054f4:	e13ffd17 	ldw	r4,-12(fp)
802054f8:	02058d80 	call	802058d8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
802054fc:	0106d604 	movi	r4,7000
80205500:	020af580 	call	8020af58 <usleep>
    
    return bSuccess;
80205504:	e0bffc17 	ldw	r2,-16(fp)

}
80205508:	e037883a 	mov	sp,fp
8020550c:	dfc00117 	ldw	ra,4(sp)
80205510:	df000017 	ldw	fp,0(sp)
80205514:	dec00204 	addi	sp,sp,8
80205518:	f800283a 	ret

8020551c <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
8020551c:	defff804 	addi	sp,sp,-32
80205520:	dfc00715 	stw	ra,28(sp)
80205524:	df000615 	stw	fp,24(sp)
80205528:	df000604 	addi	fp,sp,24
8020552c:	e13ffb15 	stw	r4,-20(fp)
80205530:	e17ffc15 	stw	r5,-16(fp)
80205534:	3009883a 	mov	r4,r6
80205538:	3807883a 	mov	r3,r7
8020553c:	e0800217 	ldw	r2,8(fp)
80205540:	e13ffd05 	stb	r4,-12(fp)
80205544:	e0fffe05 	stb	r3,-8(fp)
80205548:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020554c:	00800044 	movi	r2,1
80205550:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80205554:	e17ffc17 	ldw	r5,-16(fp)
80205558:	e13ffb17 	ldw	r4,-20(fp)
8020555c:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80205560:	e0bffd03 	ldbu	r2,-12(fp)
80205564:	10803fcc 	andi	r2,r2,255
80205568:	100d883a 	mov	r6,r2
8020556c:	e17ffc17 	ldw	r5,-16(fp)
80205570:	e13ffb17 	ldw	r4,-20(fp)
80205574:	02059500 	call	80205950 <i2c_write>
80205578:	1000011e 	bne	r2,zero,80205580 <I2C_Write+0x64>
        bSuccess = FALSE;
8020557c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80205580:	e0bffa17 	ldw	r2,-24(fp)
80205584:	10000726 	beq	r2,zero,802055a4 <I2C_Write+0x88>
80205588:	e0bffe03 	ldbu	r2,-8(fp)
8020558c:	100d883a 	mov	r6,r2
80205590:	e17ffc17 	ldw	r5,-16(fp)
80205594:	e13ffb17 	ldw	r4,-20(fp)
80205598:	02059500 	call	80205950 <i2c_write>
8020559c:	1000011e 	bne	r2,zero,802055a4 <I2C_Write+0x88>
        bSuccess = FALSE;
802055a0:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
802055a4:	e0bffa17 	ldw	r2,-24(fp)
802055a8:	10000726 	beq	r2,zero,802055c8 <I2C_Write+0xac>
802055ac:	e0bfff03 	ldbu	r2,-4(fp)
802055b0:	100d883a 	mov	r6,r2
802055b4:	e17ffc17 	ldw	r5,-16(fp)
802055b8:	e13ffb17 	ldw	r4,-20(fp)
802055bc:	02059500 	call	80205950 <i2c_write>
802055c0:	1000011e 	bne	r2,zero,802055c8 <I2C_Write+0xac>
        bSuccess = FALSE;
802055c4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
802055c8:	e17ffc17 	ldw	r5,-16(fp)
802055cc:	e13ffb17 	ldw	r4,-20(fp)
802055d0:	02058d80 	call	802058d8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
802055d4:	0106d604 	movi	r4,7000
802055d8:	020af580 	call	8020af58 <usleep>
    
    return bSuccess;
802055dc:	e0bffa17 	ldw	r2,-24(fp)

}
802055e0:	e037883a 	mov	sp,fp
802055e4:	dfc00117 	ldw	ra,4(sp)
802055e8:	df000017 	ldw	fp,0(sp)
802055ec:	dec00204 	addi	sp,sp,8
802055f0:	f800283a 	ret

802055f4 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
802055f4:	defff904 	addi	sp,sp,-28
802055f8:	dfc00615 	stw	ra,24(sp)
802055fc:	df000515 	stw	fp,20(sp)
80205600:	df000504 	addi	fp,sp,20
80205604:	e13ffc15 	stw	r4,-16(fp)
80205608:	e17ffd15 	stw	r5,-12(fp)
8020560c:	3007883a 	mov	r3,r6
80205610:	3805883a 	mov	r2,r7
80205614:	e0fffe05 	stb	r3,-8(fp)
80205618:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020561c:	00800044 	movi	r2,1
80205620:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80205624:	e17ffd17 	ldw	r5,-12(fp)
80205628:	e13ffc17 	ldw	r4,-16(fp)
8020562c:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80205630:	e0bffe03 	ldbu	r2,-8(fp)
80205634:	10803fcc 	andi	r2,r2,255
80205638:	100d883a 	mov	r6,r2
8020563c:	e17ffd17 	ldw	r5,-12(fp)
80205640:	e13ffc17 	ldw	r4,-16(fp)
80205644:	02059500 	call	80205950 <i2c_write>
80205648:	1000011e 	bne	r2,zero,80205650 <I2C_Read+0x5c>
        bSuccess = FALSE;
8020564c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80205650:	e0bffb17 	ldw	r2,-20(fp)
80205654:	10000726 	beq	r2,zero,80205674 <I2C_Read+0x80>
80205658:	e0bfff03 	ldbu	r2,-4(fp)
8020565c:	100d883a 	mov	r6,r2
80205660:	e17ffd17 	ldw	r5,-12(fp)
80205664:	e13ffc17 	ldw	r4,-16(fp)
80205668:	02059500 	call	80205950 <i2c_write>
8020566c:	1000011e 	bne	r2,zero,80205674 <I2C_Read+0x80>
        bSuccess = FALSE;
80205670:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
80205674:	e17ffd17 	ldw	r5,-12(fp)
80205678:	e13ffc17 	ldw	r4,-16(fp)
8020567c:	020584c0 	call	8020584c <i2c_start>
    DeviceAddr |= 1; // Read
80205680:	e0bffe03 	ldbu	r2,-8(fp)
80205684:	10800054 	ori	r2,r2,1
80205688:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020568c:	e0bffb17 	ldw	r2,-20(fp)
80205690:	10000826 	beq	r2,zero,802056b4 <I2C_Read+0xc0>
80205694:	e0bffe03 	ldbu	r2,-8(fp)
80205698:	10803fcc 	andi	r2,r2,255
8020569c:	100d883a 	mov	r6,r2
802056a0:	e17ffd17 	ldw	r5,-12(fp)
802056a4:	e13ffc17 	ldw	r4,-16(fp)
802056a8:	02059500 	call	80205950 <i2c_write>
802056ac:	1000011e 	bne	r2,zero,802056b4 <I2C_Read+0xc0>
        bSuccess = FALSE;
802056b0:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
802056b4:	e0bffb17 	ldw	r2,-20(fp)
802056b8:	10000526 	beq	r2,zero,802056d0 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
802056bc:	000f883a 	mov	r7,zero
802056c0:	e1800217 	ldw	r6,8(fp)
802056c4:	e17ffd17 	ldw	r5,-12(fp)
802056c8:	e13ffc17 	ldw	r4,-16(fp)
802056cc:	0205a800 	call	80205a80 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
802056d0:	e17ffd17 	ldw	r5,-12(fp)
802056d4:	e13ffc17 	ldw	r4,-16(fp)
802056d8:	02058d80 	call	802058d8 <i2c_stop>
    
    return bSuccess;
802056dc:	e0bffb17 	ldw	r2,-20(fp)
}
802056e0:	e037883a 	mov	sp,fp
802056e4:	dfc00117 	ldw	ra,4(sp)
802056e8:	df000017 	ldw	fp,0(sp)
802056ec:	dec00204 	addi	sp,sp,8
802056f0:	f800283a 	ret

802056f4 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
802056f4:	defff604 	addi	sp,sp,-40
802056f8:	dfc00915 	stw	ra,36(sp)
802056fc:	df000815 	stw	fp,32(sp)
80205700:	df000804 	addi	fp,sp,32
80205704:	e13ffb15 	stw	r4,-20(fp)
80205708:	e17ffc15 	stw	r5,-16(fp)
8020570c:	3007883a 	mov	r3,r6
80205710:	e1fffe15 	stw	r7,-8(fp)
80205714:	e0800217 	ldw	r2,8(fp)
80205718:	e0fffd05 	stb	r3,-12(fp)
8020571c:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
80205720:	00800044 	movi	r2,1
80205724:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
80205728:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020572c:	e17ffc17 	ldw	r5,-16(fp)
80205730:	e13ffb17 	ldw	r4,-20(fp)
80205734:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80205738:	e0bffd03 	ldbu	r2,-12(fp)
8020573c:	10803fcc 	andi	r2,r2,255
80205740:	100d883a 	mov	r6,r2
80205744:	e17ffc17 	ldw	r5,-16(fp)
80205748:	e13ffb17 	ldw	r4,-20(fp)
8020574c:	02059500 	call	80205950 <i2c_write>
80205750:	1000011e 	bne	r2,zero,80205758 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
80205754:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80205758:	e0bff917 	ldw	r2,-28(fp)
8020575c:	10000726 	beq	r2,zero,8020577c <I2C_MultipleRead+0x88>
80205760:	e0bffa03 	ldbu	r2,-24(fp)
80205764:	100d883a 	mov	r6,r2
80205768:	e17ffc17 	ldw	r5,-16(fp)
8020576c:	e13ffb17 	ldw	r4,-20(fp)
80205770:	02059500 	call	80205950 <i2c_write>
80205774:	1000011e 	bne	r2,zero,8020577c <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
80205778:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
8020577c:	e0bff917 	ldw	r2,-28(fp)
80205780:	10000326 	beq	r2,zero,80205790 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
80205784:	e17ffc17 	ldw	r5,-16(fp)
80205788:	e13ffb17 	ldw	r4,-20(fp)
8020578c:	020584c0 	call	8020584c <i2c_start>
    DeviceAddr |= 1; // Read
80205790:	e0bffd03 	ldbu	r2,-12(fp)
80205794:	10800054 	ori	r2,r2,1
80205798:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020579c:	e0bff917 	ldw	r2,-28(fp)
802057a0:	10000826 	beq	r2,zero,802057c4 <I2C_MultipleRead+0xd0>
802057a4:	e0bffd03 	ldbu	r2,-12(fp)
802057a8:	10803fcc 	andi	r2,r2,255
802057ac:	100d883a 	mov	r6,r2
802057b0:	e17ffc17 	ldw	r5,-16(fp)
802057b4:	e13ffb17 	ldw	r4,-20(fp)
802057b8:	02059500 	call	80205950 <i2c_write>
802057bc:	1000011e 	bne	r2,zero,802057c4 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
802057c0:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
802057c4:	e0bff917 	ldw	r2,-28(fp)
802057c8:	10001726 	beq	r2,zero,80205828 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
802057cc:	e03ff815 	stw	zero,-32(fp)
802057d0:	00001006 	br	80205814 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
802057d4:	e0bff817 	ldw	r2,-32(fp)
802057d8:	e0fffe17 	ldw	r3,-8(fp)
802057dc:	1889883a 	add	r4,r3,r2
802057e0:	e0bfff0b 	ldhu	r2,-4(fp)
802057e4:	10ffffc4 	addi	r3,r2,-1
802057e8:	e0bff817 	ldw	r2,-32(fp)
802057ec:	1884c03a 	cmpne	r2,r3,r2
802057f0:	10803fcc 	andi	r2,r2,255
802057f4:	100f883a 	mov	r7,r2
802057f8:	200d883a 	mov	r6,r4
802057fc:	e17ffc17 	ldw	r5,-16(fp)
80205800:	e13ffb17 	ldw	r4,-20(fp)
80205804:	0205a800 	call	80205a80 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
80205808:	e0bff817 	ldw	r2,-32(fp)
8020580c:	10800044 	addi	r2,r2,1
80205810:	e0bff815 	stw	r2,-32(fp)
80205814:	e0bfff0b 	ldhu	r2,-4(fp)
80205818:	e0fff817 	ldw	r3,-32(fp)
8020581c:	1880020e 	bge	r3,r2,80205828 <I2C_MultipleRead+0x134>
80205820:	e0bff917 	ldw	r2,-28(fp)
80205824:	103feb1e 	bne	r2,zero,802057d4 <__reset+0xfa1e57d4>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
80205828:	e17ffc17 	ldw	r5,-16(fp)
8020582c:	e13ffb17 	ldw	r4,-20(fp)
80205830:	02058d80 	call	802058d8 <i2c_stop>
    
    return bSuccess;    
80205834:	e0bff917 	ldw	r2,-28(fp)
    
}
80205838:	e037883a 	mov	sp,fp
8020583c:	dfc00117 	ldw	ra,4(sp)
80205840:	df000017 	ldw	fp,0(sp)
80205844:	dec00204 	addi	sp,sp,8
80205848:	f800283a 	ret

8020584c <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
8020584c:	defffc04 	addi	sp,sp,-16
80205850:	dfc00315 	stw	ra,12(sp)
80205854:	df000215 	stw	fp,8(sp)
80205858:	df000204 	addi	fp,sp,8
8020585c:	e13ffe15 	stw	r4,-8(fp)
80205860:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
80205864:	e0bfff17 	ldw	r2,-4(fp)
80205868:	10800104 	addi	r2,r2,4
8020586c:	1007883a 	mov	r3,r2
80205870:	00800044 	movi	r2,1
80205874:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
80205878:	e0bfff17 	ldw	r2,-4(fp)
8020587c:	00c00044 	movi	r3,1
80205880:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
80205884:	e0bffe17 	ldw	r2,-8(fp)
80205888:	00c00044 	movi	r3,1
8020588c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
80205890:	01000044 	movi	r4,1
80205894:	020af580 	call	8020af58 <usleep>
     
    SDA_LOW(data_base); // data low
80205898:	e0bfff17 	ldw	r2,-4(fp)
8020589c:	0007883a 	mov	r3,zero
802058a0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
802058a4:	01000044 	movi	r4,1
802058a8:	020af580 	call	8020af58 <usleep>
    SCL_LOW(clk_base); // clock low
802058ac:	e0bffe17 	ldw	r2,-8(fp)
802058b0:	0007883a 	mov	r3,zero
802058b4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
802058b8:	01000044 	movi	r4,1
802058bc:	020af580 	call	8020af58 <usleep>
}
802058c0:	0001883a 	nop
802058c4:	e037883a 	mov	sp,fp
802058c8:	dfc00117 	ldw	ra,4(sp)
802058cc:	df000017 	ldw	fp,0(sp)
802058d0:	dec00204 	addi	sp,sp,8
802058d4:	f800283a 	ret

802058d8 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
802058d8:	defffc04 	addi	sp,sp,-16
802058dc:	dfc00315 	stw	ra,12(sp)
802058e0:	df000215 	stw	fp,8(sp)
802058e4:	df000204 	addi	fp,sp,8
802058e8:	e13ffe15 	stw	r4,-8(fp)
802058ec:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
802058f0:	e0bfff17 	ldw	r2,-4(fp)
802058f4:	10800104 	addi	r2,r2,4
802058f8:	1007883a 	mov	r3,r2
802058fc:	00800044 	movi	r2,1
80205900:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
80205904:	e0bfff17 	ldw	r2,-4(fp)
80205908:	0007883a 	mov	r3,zero
8020590c:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
80205910:	e0bffe17 	ldw	r2,-8(fp)
80205914:	00c00044 	movi	r3,1
80205918:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
8020591c:	01000044 	movi	r4,1
80205920:	020af580 	call	8020af58 <usleep>
    SDA_HIGH(data_base); // data high
80205924:	e0bfff17 	ldw	r2,-4(fp)
80205928:	00c00044 	movi	r3,1
8020592c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
80205930:	01000044 	movi	r4,1
80205934:	020af580 	call	8020af58 <usleep>
    

    
}
80205938:	0001883a 	nop
8020593c:	e037883a 	mov	sp,fp
80205940:	dfc00117 	ldw	ra,4(sp)
80205944:	df000017 	ldw	fp,0(sp)
80205948:	dec00204 	addi	sp,sp,8
8020594c:	f800283a 	ret

80205950 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
80205950:	defff804 	addi	sp,sp,-32
80205954:	dfc00715 	stw	ra,28(sp)
80205958:	df000615 	stw	fp,24(sp)
8020595c:	df000604 	addi	fp,sp,24
80205960:	e13ffd15 	stw	r4,-12(fp)
80205964:	e17ffe15 	stw	r5,-8(fp)
80205968:	3005883a 	mov	r2,r6
8020596c:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
80205970:	00bfe004 	movi	r2,-128
80205974:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
80205978:	e0bffe17 	ldw	r2,-8(fp)
8020597c:	10800104 	addi	r2,r2,4
80205980:	1007883a 	mov	r3,r2
80205984:	00800044 	movi	r2,1
80205988:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8020598c:	e03ffb15 	stw	zero,-20(fp)
80205990:	00001f06 	br	80205a10 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
80205994:	e0bffd17 	ldw	r2,-12(fp)
80205998:	0007883a 	mov	r3,zero
8020599c:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
802059a0:	e0ffff03 	ldbu	r3,-4(fp)
802059a4:	e0bffa03 	ldbu	r2,-24(fp)
802059a8:	1884703a 	and	r2,r3,r2
802059ac:	10803fcc 	andi	r2,r2,255
802059b0:	10000426 	beq	r2,zero,802059c4 <i2c_write+0x74>
            SDA_HIGH(data_base);
802059b4:	e0bffe17 	ldw	r2,-8(fp)
802059b8:	00c00044 	movi	r3,1
802059bc:	10c00035 	stwio	r3,0(r2)
802059c0:	00000306 	br	802059d0 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
802059c4:	e0bffe17 	ldw	r2,-8(fp)
802059c8:	0007883a 	mov	r3,zero
802059cc:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
802059d0:	e0bffa03 	ldbu	r2,-24(fp)
802059d4:	1004d07a 	srli	r2,r2,1
802059d8:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
802059dc:	e0bffd17 	ldw	r2,-12(fp)
802059e0:	00c00044 	movi	r3,1
802059e4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802059e8:	01000044 	movi	r4,1
802059ec:	020af580 	call	8020af58 <usleep>
        SCL_LOW(clk_base);
802059f0:	e0bffd17 	ldw	r2,-12(fp)
802059f4:	0007883a 	mov	r3,zero
802059f8:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802059fc:	01000044 	movi	r4,1
80205a00:	020af580 	call	8020af58 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
80205a04:	e0bffb17 	ldw	r2,-20(fp)
80205a08:	10800044 	addi	r2,r2,1
80205a0c:	e0bffb15 	stw	r2,-20(fp)
80205a10:	e0bffb17 	ldw	r2,-20(fp)
80205a14:	10800210 	cmplti	r2,r2,8
80205a18:	103fde1e 	bne	r2,zero,80205994 <__reset+0xfa1e5994>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
80205a1c:	e0bffe17 	ldw	r2,-8(fp)
80205a20:	10800104 	addi	r2,r2,4
80205a24:	0007883a 	mov	r3,zero
80205a28:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
80205a2c:	e0bffd17 	ldw	r2,-12(fp)
80205a30:	00c00044 	movi	r3,1
80205a34:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
80205a38:	01000044 	movi	r4,1
80205a3c:	020af580 	call	8020af58 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
80205a40:	e0bffe17 	ldw	r2,-8(fp)
80205a44:	10800037 	ldwio	r2,0(r2)
80205a48:	1005003a 	cmpeq	r2,r2,zero
80205a4c:	10803fcc 	andi	r2,r2,255
80205a50:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
80205a54:	e0bffd17 	ldw	r2,-12(fp)
80205a58:	0007883a 	mov	r3,zero
80205a5c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80205a60:	01000044 	movi	r4,1
80205a64:	020af580 	call	8020af58 <usleep>
    return bAck;
80205a68:	e0bffc17 	ldw	r2,-16(fp)
}    
80205a6c:	e037883a 	mov	sp,fp
80205a70:	dfc00117 	ldw	ra,4(sp)
80205a74:	df000017 	ldw	fp,0(sp)
80205a78:	dec00204 	addi	sp,sp,8
80205a7c:	f800283a 	ret

80205a80 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
80205a80:	defff804 	addi	sp,sp,-32
80205a84:	dfc00715 	stw	ra,28(sp)
80205a88:	df000615 	stw	fp,24(sp)
80205a8c:	df000604 	addi	fp,sp,24
80205a90:	e13ffc15 	stw	r4,-16(fp)
80205a94:	e17ffd15 	stw	r5,-12(fp)
80205a98:	e1bffe15 	stw	r6,-8(fp)
80205a9c:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
80205aa0:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
80205aa4:	e0bffd17 	ldw	r2,-12(fp)
80205aa8:	10800104 	addi	r2,r2,4
80205aac:	0007883a 	mov	r3,zero
80205ab0:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
80205ab4:	e0bffc17 	ldw	r2,-16(fp)
80205ab8:	0007883a 	mov	r3,zero
80205abc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80205ac0:	01000044 	movi	r4,1
80205ac4:	020af580 	call	8020af58 <usleep>

    for(i=0;i<8;i++){
80205ac8:	e03ffb15 	stw	zero,-20(fp)
80205acc:	00001606 	br	80205b28 <i2c_read+0xa8>
        Data <<= 1;
80205ad0:	e0bffa03 	ldbu	r2,-24(fp)
80205ad4:	1085883a 	add	r2,r2,r2
80205ad8:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
80205adc:	e0bffc17 	ldw	r2,-16(fp)
80205ae0:	00c00044 	movi	r3,1
80205ae4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80205ae8:	01000044 	movi	r4,1
80205aec:	020af580 	call	8020af58 <usleep>
        if (SDA_READ(data_base))  // read data   
80205af0:	e0bffd17 	ldw	r2,-12(fp)
80205af4:	10800037 	ldwio	r2,0(r2)
80205af8:	10000326 	beq	r2,zero,80205b08 <i2c_read+0x88>
            Data |= 0x01;
80205afc:	e0bffa03 	ldbu	r2,-24(fp)
80205b00:	10800054 	ori	r2,r2,1
80205b04:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
80205b08:	e0bffc17 	ldw	r2,-16(fp)
80205b0c:	0007883a 	mov	r3,zero
80205b10:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80205b14:	01000044 	movi	r4,1
80205b18:	020af580 	call	8020af58 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
80205b1c:	e0bffb17 	ldw	r2,-20(fp)
80205b20:	10800044 	addi	r2,r2,1
80205b24:	e0bffb15 	stw	r2,-20(fp)
80205b28:	e0bffb17 	ldw	r2,-20(fp)
80205b2c:	10800210 	cmplti	r2,r2,8
80205b30:	103fe71e 	bne	r2,zero,80205ad0 <__reset+0xfa1e5ad0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
80205b34:	e0bffc17 	ldw	r2,-16(fp)
80205b38:	0007883a 	mov	r3,zero
80205b3c:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
80205b40:	e0bffd17 	ldw	r2,-12(fp)
80205b44:	10800104 	addi	r2,r2,4
80205b48:	1007883a 	mov	r3,r2
80205b4c:	00800044 	movi	r2,1
80205b50:	18800035 	stwio	r2,0(r3)
    if (bAck)
80205b54:	e0bfff17 	ldw	r2,-4(fp)
80205b58:	10000426 	beq	r2,zero,80205b6c <i2c_read+0xec>
        SDA_LOW(data_base);
80205b5c:	e0bffd17 	ldw	r2,-12(fp)
80205b60:	0007883a 	mov	r3,zero
80205b64:	10c00035 	stwio	r3,0(r2)
80205b68:	00000306 	br	80205b78 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
80205b6c:	e0bffd17 	ldw	r2,-12(fp)
80205b70:	00c00044 	movi	r3,1
80205b74:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
80205b78:	e0bffc17 	ldw	r2,-16(fp)
80205b7c:	00c00044 	movi	r3,1
80205b80:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
80205b84:	01000044 	movi	r4,1
80205b88:	020af580 	call	8020af58 <usleep>
    SCL_LOW(clk_base); // clock low
80205b8c:	e0bffc17 	ldw	r2,-16(fp)
80205b90:	0007883a 	mov	r3,zero
80205b94:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80205b98:	01000044 	movi	r4,1
80205b9c:	020af580 	call	8020af58 <usleep>
    SDA_LOW(data_base);  // data low
80205ba0:	e0bffd17 	ldw	r2,-12(fp)
80205ba4:	0007883a 	mov	r3,zero
80205ba8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
80205bac:	01000044 	movi	r4,1
80205bb0:	020af580 	call	8020af58 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
80205bb4:	e0bffe17 	ldw	r2,-8(fp)
80205bb8:	e0fffa03 	ldbu	r3,-24(fp)
80205bbc:	10c00005 	stb	r3,0(r2)
}
80205bc0:	0001883a 	nop
80205bc4:	e037883a 	mov	sp,fp
80205bc8:	dfc00117 	ldw	ra,4(sp)
80205bcc:	df000017 	ldw	fp,0(sp)
80205bd0:	dec00204 	addi	sp,sp,8
80205bd4:	f800283a 	ret

80205bd8 <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
80205bd8:	defffc04 	addi	sp,sp,-16
80205bdc:	df000315 	stw	fp,12(sp)
80205be0:	df000304 	addi	fp,sp,12
80205be4:	e13ffd15 	stw	r4,-12(fp)
80205be8:	e17ffe15 	stw	r5,-8(fp)
80205bec:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
80205bf0:	e0bffd17 	ldw	r2,-12(fp)
80205bf4:	10800037 	ldwio	r2,0(r2)
80205bf8:	1080010c 	andi	r2,r2,4
80205bfc:	10000226 	beq	r2,zero,80205c08 <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
80205c00:	00bff904 	movi	r2,-28
80205c04:	00003d06 	br	80205cfc <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
80205c08:	e0bfff17 	ldw	r2,-4(fp)
80205c0c:	10800017 	ldw	r2,0(r2)
80205c10:	1007883a 	mov	r3,r2
80205c14:	e0bffe17 	ldw	r2,-8(fp)
80205c18:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
80205c1c:	e0bffe17 	ldw	r2,-8(fp)
80205c20:	10800104 	addi	r2,r2,4
80205c24:	e0ffff17 	ldw	r3,-4(fp)
80205c28:	18c00117 	ldw	r3,4(r3)
80205c2c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
80205c30:	e0bffe17 	ldw	r2,-8(fp)
80205c34:	10800204 	addi	r2,r2,8
80205c38:	e0ffff17 	ldw	r3,-4(fp)
80205c3c:	18c00217 	ldw	r3,8(r3)
80205c40:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
80205c44:	e0bffe17 	ldw	r2,-8(fp)
80205c48:	10800304 	addi	r2,r2,12
80205c4c:	e0ffff17 	ldw	r3,-4(fp)
80205c50:	18c0030b 	ldhu	r3,12(r3)
80205c54:	18ffffcc 	andi	r3,r3,65535
80205c58:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
80205c5c:	e0bffe17 	ldw	r2,-8(fp)
80205c60:	10800384 	addi	r2,r2,14
80205c64:	e0ffff17 	ldw	r3,-4(fp)
80205c68:	18c00383 	ldbu	r3,14(r3)
80205c6c:	18c03fcc 	andi	r3,r3,255
80205c70:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
80205c74:	e0bffe17 	ldw	r2,-8(fp)
80205c78:	108003c4 	addi	r2,r2,15
80205c7c:	e0ffff17 	ldw	r3,-4(fp)
80205c80:	18c003c3 	ldbu	r3,15(r3)
80205c84:	18c03fcc 	andi	r3,r3,255
80205c88:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
80205c8c:	e0bffe17 	ldw	r2,-8(fp)
80205c90:	10800404 	addi	r2,r2,16
80205c94:	e0ffff17 	ldw	r3,-4(fp)
80205c98:	18c0040b 	ldhu	r3,16(r3)
80205c9c:	18ffffcc 	andi	r3,r3,65535
80205ca0:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
80205ca4:	e0bffe17 	ldw	r2,-8(fp)
80205ca8:	10800484 	addi	r2,r2,18
80205cac:	e0ffff17 	ldw	r3,-4(fp)
80205cb0:	18c0048b 	ldhu	r3,18(r3)
80205cb4:	18ffffcc 	andi	r3,r3,65535
80205cb8:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
80205cbc:	e0bffe17 	ldw	r2,-8(fp)
80205cc0:	10800504 	addi	r2,r2,20
80205cc4:	e0ffff17 	ldw	r3,-4(fp)
80205cc8:	18c00517 	ldw	r3,20(r3)
80205ccc:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
80205cd0:	e0bffe17 	ldw	r2,-8(fp)
80205cd4:	10800604 	addi	r2,r2,24
80205cd8:	e0ffff17 	ldw	r3,-4(fp)
80205cdc:	18c00617 	ldw	r3,24(r3)
80205ce0:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
80205ce4:	e0bffe17 	ldw	r2,-8(fp)
80205ce8:	10800704 	addi	r2,r2,28
80205cec:	e0ffff17 	ldw	r3,-4(fp)
80205cf0:	18c00717 	ldw	r3,28(r3)
80205cf4:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
80205cf8:	0005883a 	mov	r2,zero
}
80205cfc:	e037883a 	mov	sp,fp
80205d00:	df000017 	ldw	fp,0(sp)
80205d04:	dec00104 	addi	sp,sp,4
80205d08:	f800283a 	ret

80205d0c <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
80205d0c:	defff604 	addi	sp,sp,-40
80205d10:	df000915 	stw	fp,36(sp)
80205d14:	df000904 	addi	fp,sp,36
80205d18:	e13ff715 	stw	r4,-36(fp)
80205d1c:	e17ff815 	stw	r5,-32(fp)
80205d20:	e1bff915 	stw	r6,-28(fp)
80205d24:	e1fffa15 	stw	r7,-24(fp)
80205d28:	e1800517 	ldw	r6,20(fp)
80205d2c:	e1400617 	ldw	r5,24(fp)
80205d30:	e1000717 	ldw	r4,28(fp)
80205d34:	e0c00817 	ldw	r3,32(fp)
80205d38:	e0800917 	ldw	r2,36(fp)
80205d3c:	e1bffb0d 	sth	r6,-20(fp)
80205d40:	e17ffc05 	stb	r5,-16(fp)
80205d44:	e13ffd05 	stb	r4,-12(fp)
80205d48:	e0fffe0d 	sth	r3,-8(fp)
80205d4c:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
80205d50:	e0bff717 	ldw	r2,-36(fp)
80205d54:	10c01217 	ldw	r3,72(r2)
80205d58:	e0800117 	ldw	r2,4(fp)
80205d5c:	18801936 	bltu	r3,r2,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205d60:	e13ff717 	ldw	r4,-36(fp)
80205d64:	20801317 	ldw	r2,76(r4)
80205d68:	20c01417 	ldw	r3,80(r4)
80205d6c:	e13ffe0b 	ldhu	r4,-8(fp)
80205d70:	213fffcc 	andi	r4,r4,65535
80205d74:	2015883a 	mov	r10,r4
80205d78:	0017883a 	mov	r11,zero
80205d7c:	1ac01136 	bltu	r3,r11,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205d80:	58c0011e 	bne	r11,r3,80205d88 <msgdma_construct_extended_descriptor+0x7c>
80205d84:	12800f36 	bltu	r2,r10,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
80205d88:	e13ff717 	ldw	r4,-36(fp)
80205d8c:	20801317 	ldw	r2,76(r4)
80205d90:	20c01417 	ldw	r3,80(r4)
80205d94:	e13fff0b 	ldhu	r4,-4(fp)
80205d98:	213fffcc 	andi	r4,r4,65535
80205d9c:	2011883a 	mov	r8,r4
80205da0:	0013883a 	mov	r9,zero
80205da4:	1a400736 	bltu	r3,r9,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205da8:	48c0011e 	bne	r9,r3,80205db0 <msgdma_construct_extended_descriptor+0xa4>
80205dac:	12000536 	bltu	r2,r8,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205db0:	e0bff717 	ldw	r2,-36(fp)
80205db4:	10801703 	ldbu	r2,92(r2)
80205db8:	10803fcc 	andi	r2,r2,255
80205dbc:	10800060 	cmpeqi	r2,r2,1
80205dc0:	1000021e 	bne	r2,zero,80205dcc <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
80205dc4:	00bffa84 	movi	r2,-22
80205dc8:	00002306 	br	80205e58 <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
80205dcc:	e0bff817 	ldw	r2,-32(fp)
80205dd0:	e0fff917 	ldw	r3,-28(fp)
80205dd4:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
80205dd8:	e0bff817 	ldw	r2,-32(fp)
80205ddc:	e0fffa17 	ldw	r3,-24(fp)
80205de0:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
80205de4:	e0bff817 	ldw	r2,-32(fp)
80205de8:	e0c00117 	ldw	r3,4(fp)
80205dec:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
80205df0:	e0bff817 	ldw	r2,-32(fp)
80205df4:	e0fffb0b 	ldhu	r3,-20(fp)
80205df8:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
80205dfc:	e0bff817 	ldw	r2,-32(fp)
80205e00:	e0fffc03 	ldbu	r3,-16(fp)
80205e04:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
80205e08:	e0bff817 	ldw	r2,-32(fp)
80205e0c:	e0fffd03 	ldbu	r3,-12(fp)
80205e10:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
80205e14:	e0bff817 	ldw	r2,-32(fp)
80205e18:	e0fffe0b 	ldhu	r3,-8(fp)
80205e1c:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
80205e20:	e0bff817 	ldw	r2,-32(fp)
80205e24:	e0ffff0b 	ldhu	r3,-4(fp)
80205e28:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
80205e2c:	e0bff817 	ldw	r2,-32(fp)
80205e30:	e0c00317 	ldw	r3,12(fp)
80205e34:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
80205e38:	e0bff817 	ldw	r2,-32(fp)
80205e3c:	e0c00417 	ldw	r3,16(fp)
80205e40:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80205e44:	e0800217 	ldw	r2,8(fp)
80205e48:	10e00034 	orhi	r3,r2,32768
80205e4c:	e0bff817 	ldw	r2,-32(fp)
80205e50:	10c00715 	stw	r3,28(r2)

	return 0;
80205e54:	0005883a 	mov	r2,zero

}
80205e58:	e037883a 	mov	sp,fp
80205e5c:	df000017 	ldw	fp,0(sp)
80205e60:	dec00104 	addi	sp,sp,4
80205e64:	f800283a 	ret

80205e68 <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
80205e68:	defff004 	addi	sp,sp,-64
80205e6c:	dfc00f15 	stw	ra,60(sp)
80205e70:	df000e15 	stw	fp,56(sp)
80205e74:	df000e04 	addi	fp,sp,56
80205e78:	e13ffd15 	stw	r4,-12(fp)
80205e7c:	e17ffe15 	stw	r5,-8(fp)
80205e80:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
80205e84:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
80205e88:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
80205e8c:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80205e90:	e0bffd17 	ldw	r2,-12(fp)
80205e94:	10800317 	ldw	r2,12(r2)
80205e98:	10800204 	addi	r2,r2,8
80205e9c:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80205ea0:	10bfffcc 	andi	r2,r2,65535
80205ea4:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80205ea8:	e0bffd17 	ldw	r2,-12(fp)
80205eac:	10800317 	ldw	r2,12(r2)
80205eb0:	10800204 	addi	r2,r2,8
80205eb4:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
80205eb8:	1004d43a 	srli	r2,r2,16
80205ebc:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80205ec0:	e0bffd17 	ldw	r2,-12(fp)
80205ec4:	10800917 	ldw	r2,36(r2)
80205ec8:	e0fff617 	ldw	r3,-40(fp)
80205ecc:	1880042e 	bgeu	r3,r2,80205ee0 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
80205ed0:	e0bffd17 	ldw	r2,-12(fp)
80205ed4:	10800917 	ldw	r2,36(r2)
80205ed8:	e0fff517 	ldw	r3,-44(fp)
80205edc:	18800236 	bltu	r3,r2,80205ee8 <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
80205ee0:	00bff904 	movi	r2,-28
80205ee4:	00007706 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80205ee8:	00800804 	movi	r2,32
80205eec:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80205ef0:	0005303a 	rdctl	r2,status
80205ef4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80205ef8:	e0fff717 	ldw	r3,-36(fp)
80205efc:	00bfff84 	movi	r2,-2
80205f00:	1884703a 	and	r2,r3,r2
80205f04:	1001703a 	wrctl	status,r2
  
  return context;
80205f08:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80205f0c:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80205f10:	e0bffd17 	ldw	r2,-12(fp)
80205f14:	10800317 	ldw	r2,12(r2)
80205f18:	10800104 	addi	r2,r2,4
80205f1c:	e0fff317 	ldw	r3,-52(fp)
80205f20:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80205f24:	e0bffd17 	ldw	r2,-12(fp)
80205f28:	10800317 	ldw	r2,12(r2)
80205f2c:	e0fffd17 	ldw	r3,-12(fp)
80205f30:	18c00317 	ldw	r3,12(r3)
80205f34:	18c00037 	ldwio	r3,0(r3)
80205f38:	10c00035 	stwio	r3,0(r2)
80205f3c:	e0bff417 	ldw	r2,-48(fp)
80205f40:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80205f44:	e0bffc17 	ldw	r2,-16(fp)
80205f48:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
80205f4c:	e0bffe17 	ldw	r2,-8(fp)
80205f50:	10000526 	beq	r2,zero,80205f68 <msgdma_descriptor_async_transfer+0x100>
80205f54:	e0bfff17 	ldw	r2,-4(fp)
80205f58:	1000031e 	bne	r2,zero,80205f68 <msgdma_descriptor_async_transfer+0x100>
		counter = 0; /* reset counter */
80205f5c:	e03ff20d 	sth	zero,-56(fp)
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
80205f60:	00bff084 	movi	r2,-62
80205f64:	00005706 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80205f68:	e0bffe17 	ldw	r2,-8(fp)
80205f6c:	1000181e 	bne	r2,zero,80205fd0 <msgdma_descriptor_async_transfer+0x168>
80205f70:	e0bfff17 	ldw	r2,-4(fp)
80205f74:	10001626 	beq	r2,zero,80205fd0 <msgdma_descriptor_async_transfer+0x168>
		counter = 0; /* reset counter */
80205f78:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80205f7c:	00000a06 	br	80205fa8 <msgdma_descriptor_async_transfer+0x140>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
80205f80:	01000044 	movi	r4,1
80205f84:	02098340 	call	80209834 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80205f88:	e0bff20b 	ldhu	r2,-56(fp)
80205f8c:	1084e230 	cmpltui	r2,r2,5000
80205f90:	1000021e 	bne	r2,zero,80205f9c <msgdma_descriptor_async_transfer+0x134>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
80205f94:	00bff084 	movi	r2,-62
80205f98:	00004a06 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
			}
			counter++;
80205f9c:	e0bff20b 	ldhu	r2,-56(fp)
80205fa0:	10800044 	addi	r2,r2,1
80205fa4:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
80205fa8:	e0bffd17 	ldw	r2,-12(fp)
80205fac:	10c00317 	ldw	r3,12(r2)
80205fb0:	e0bffd17 	ldw	r2,-12(fp)
80205fb4:	10800417 	ldw	r2,16(r2)
80205fb8:	e1bfff17 	ldw	r6,-4(fp)
80205fbc:	100b883a 	mov	r5,r2
80205fc0:	1809883a 	mov	r4,r3
80205fc4:	0205bd80 	call	80205bd8 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80205fc8:	103fed1e 	bne	r2,zero,80205f80 <__reset+0xfa1e5f80>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
80205fcc:	00000206 	br	80205fd8 <msgdma_descriptor_async_transfer+0x170>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80205fd0:	00bfffc4 	movi	r2,-1
80205fd4:	00003b06 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
80205fd8:	e0bffd17 	ldw	r2,-12(fp)
80205fdc:	10800b17 	ldw	r2,44(r2)
80205fe0:	10001c26 	beq	r2,zero,80206054 <msgdma_descriptor_async_transfer+0x1ec>

		control |= (dev->control |
80205fe4:	e0bffd17 	ldw	r2,-12(fp)
80205fe8:	10c00d17 	ldw	r3,52(r2)
80205fec:	e0bff317 	ldw	r2,-52(fp)
80205ff0:	1884b03a 	or	r2,r3,r2
80205ff4:	10800514 	ori	r2,r2,20
80205ff8:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80205ffc:	e0fff317 	ldw	r3,-52(fp)
80206000:	00bff7c4 	movi	r2,-33
80206004:	1884703a 	and	r2,r3,r2
80206008:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020600c:	0005303a 	rdctl	r2,status
80206010:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80206014:	e0fff917 	ldw	r3,-28(fp)
80206018:	00bfff84 	movi	r2,-2
8020601c:	1884703a 	and	r2,r3,r2
80206020:	1001703a 	wrctl	status,r2
  
  return context;
80206024:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80206028:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020602c:	e0bffd17 	ldw	r2,-12(fp)
80206030:	10800317 	ldw	r2,12(r2)
80206034:	10800104 	addi	r2,r2,4
80206038:	e0fff317 	ldw	r3,-52(fp)
8020603c:	10c00035 	stwio	r3,0(r2)
80206040:	e0bff417 	ldw	r2,-48(fp)
80206044:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80206048:	e0bffb17 	ldw	r2,-20(fp)
8020604c:	1001703a 	wrctl	status,r2
80206050:	00001b06 	br	802060c0 <msgdma_descriptor_async_transfer+0x258>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
80206054:	e0bffd17 	ldw	r2,-12(fp)
80206058:	10c00d17 	ldw	r3,52(r2)
8020605c:	e0bff317 	ldw	r2,-52(fp)
80206060:	1884b03a 	or	r2,r3,r2
80206064:	10800114 	ori	r2,r2,4
80206068:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
8020606c:	e0fff317 	ldw	r3,-52(fp)
80206070:	00bff3c4 	movi	r2,-49
80206074:	1884703a 	and	r2,r3,r2
80206078:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020607c:	0005303a 	rdctl	r2,status
80206080:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80206084:	e0fffa17 	ldw	r3,-24(fp)
80206088:	00bfff84 	movi	r2,-2
8020608c:	1884703a 	and	r2,r3,r2
80206090:	1001703a 	wrctl	status,r2
  
  return context;
80206094:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80206098:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020609c:	e0bffd17 	ldw	r2,-12(fp)
802060a0:	10800317 	ldw	r2,12(r2)
802060a4:	10800104 	addi	r2,r2,4
802060a8:	e0fff317 	ldw	r3,-52(fp)
802060ac:	10c00035 	stwio	r3,0(r2)
802060b0:	e0bff417 	ldw	r2,-48(fp)
802060b4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802060b8:	e0bff817 	ldw	r2,-32(fp)
802060bc:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
802060c0:	0005883a 	mov	r2,zero
}
802060c4:	e037883a 	mov	sp,fp
802060c8:	dfc00117 	ldw	ra,4(sp)
802060cc:	df000017 	ldw	fp,0(sp)
802060d0:	dec00204 	addi	sp,sp,8
802060d4:	f800283a 	ret

802060d8 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
802060d8:	defff004 	addi	sp,sp,-64
802060dc:	dfc00f15 	stw	ra,60(sp)
802060e0:	df000e15 	stw	fp,56(sp)
802060e4:	df000e04 	addi	fp,sp,56
802060e8:	e13ffd15 	stw	r4,-12(fp)
802060ec:	e17ffe15 	stw	r5,-8(fp)
802060f0:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
802060f4:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
802060f8:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
802060fc:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
80206100:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80206104:	e0bffd17 	ldw	r2,-12(fp)
80206108:	10800317 	ldw	r2,12(r2)
8020610c:	10800204 	addi	r2,r2,8
80206110:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80206114:	10bfffcc 	andi	r2,r2,65535
80206118:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020611c:	e0bffd17 	ldw	r2,-12(fp)
80206120:	10800317 	ldw	r2,12(r2)
80206124:	10800204 	addi	r2,r2,8
80206128:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
8020612c:	1004d43a 	srli	r2,r2,16
80206130:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
80206134:	00807804 	movi	r2,480
80206138:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020613c:	00001606 	br	80206198 <msgdma_descriptor_sync_transfer+0xc0>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
80206140:	01000044 	movi	r4,1
80206144:	02098340 	call	80209834 <alt_busy_sleep>
#if DEBUG_ON
	if ( xDefaults.usiDebugLevel <= dlCriticalOnly ) {
		fprintf(fp,"\n-- DMA can't write in the descriptor \n ");
	}
#endif
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80206148:	e0bff30b 	ldhu	r2,-52(fp)
8020614c:	1084e230 	cmpltui	r2,r2,5000
80206150:	1000021e 	bne	r2,zero,8020615c <msgdma_descriptor_sync_transfer+0x84>
#if DEBUG_ON
	if ( xDefaults.usiDebugLevel <= dlCriticalOnly ) {
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
	}
#endif
			return -ETIME;
80206154:	00bff084 	movi	r2,-62
80206158:	00009906 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
		}
		counter++;
8020615c:	e0bff30b 	ldhu	r2,-52(fp)
80206160:	10800044 	addi	r2,r2,1
80206164:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80206168:	e0bffd17 	ldw	r2,-12(fp)
8020616c:	10800317 	ldw	r2,12(r2)
80206170:	10800204 	addi	r2,r2,8
80206174:	10800037 	ldwio	r2,0(r2)
	}
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
80206178:	10bfffcc 	andi	r2,r2,65535
8020617c:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80206180:	e0bffd17 	ldw	r2,-12(fp)
80206184:	10800317 	ldw	r2,12(r2)
80206188:	10800204 	addi	r2,r2,8
8020618c:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
80206190:	1004d43a 	srli	r2,r2,16
80206194:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80206198:	e0bffd17 	ldw	r2,-12(fp)
8020619c:	10800917 	ldw	r2,36(r2)
802061a0:	e0fff517 	ldw	r3,-44(fp)
802061a4:	18bfe62e 	bgeu	r3,r2,80206140 <__reset+0xfa1e6140>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
802061a8:	e0bffd17 	ldw	r2,-12(fp)
802061ac:	10800917 	ldw	r2,36(r2)
802061b0:	e0fff417 	ldw	r3,-48(fp)
802061b4:	18bfe22e 	bgeu	r3,r2,80206140 <__reset+0xfa1e6140>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802061b8:	0005303a 	rdctl	r2,status
802061bc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802061c0:	e0fffc17 	ldw	r3,-16(fp)
802061c4:	00bfff84 	movi	r2,-2
802061c8:	1884703a 	and	r2,r3,r2
802061cc:	1001703a 	wrctl	status,r2
  
  return context;
802061d0:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
802061d4:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
802061d8:	e0bffd17 	ldw	r2,-12(fp)
802061dc:	10800317 	ldw	r2,12(r2)
802061e0:	10800104 	addi	r2,r2,4
802061e4:	00c00804 	movi	r3,32
802061e8:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
802061ec:	e0bffd17 	ldw	r2,-12(fp)
802061f0:	10800317 	ldw	r2,12(r2)
802061f4:	e0fffd17 	ldw	r3,-12(fp)
802061f8:	18c00317 	ldw	r3,12(r3)
802061fc:	18c00037 	ldwio	r3,0(r3)
80206200:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
80206204:	e0bffe17 	ldw	r2,-8(fp)
80206208:	10000526 	beq	r2,zero,80206220 <msgdma_descriptor_sync_transfer+0x148>
8020620c:	e0bfff17 	ldw	r2,-4(fp)
80206210:	1000031e 	bne	r2,zero,80206220 <msgdma_descriptor_sync_transfer+0x148>
		counter = 0; /* reset counter */
80206214:	e03ff30d 	sth	zero,-52(fp)
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
80206218:	00bff084 	movi	r2,-62
8020621c:	00006806 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80206220:	e0bffe17 	ldw	r2,-8(fp)
80206224:	1000181e 	bne	r2,zero,80206288 <msgdma_descriptor_sync_transfer+0x1b0>
80206228:	e0bfff17 	ldw	r2,-4(fp)
8020622c:	10001626 	beq	r2,zero,80206288 <msgdma_descriptor_sync_transfer+0x1b0>
		counter = 0; /* reset counter */
80206230:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80206234:	00000a06 	br	80206260 <msgdma_descriptor_sync_transfer+0x188>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
80206238:	01000044 	movi	r4,1
8020623c:	02098340 	call	80209834 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80206240:	e0bff30b 	ldhu	r2,-52(fp)
80206244:	1084e230 	cmpltui	r2,r2,5000
80206248:	1000021e 	bne	r2,zero,80206254 <msgdma_descriptor_sync_transfer+0x17c>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
8020624c:	00bff084 	movi	r2,-62
80206250:	00005b06 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
			}
			counter++;
80206254:	e0bff30b 	ldhu	r2,-52(fp)
80206258:	10800044 	addi	r2,r2,1
8020625c:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
80206260:	e0bffd17 	ldw	r2,-12(fp)
80206264:	10c00317 	ldw	r3,12(r2)
80206268:	e0bffd17 	ldw	r2,-12(fp)
8020626c:	10800417 	ldw	r2,16(r2)
80206270:	e1bfff17 	ldw	r6,-4(fp)
80206274:	100b883a 	mov	r5,r2
80206278:	1809883a 	mov	r4,r3
8020627c:	0205bd80 	call	80205bd8 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80206280:	103fed1e 	bne	r2,zero,80206238 <__reset+0xfa1e6238>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
80206284:	00000206 	br	80206290 <msgdma_descriptor_sync_transfer+0x1b8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80206288:	00bfffc4 	movi	r2,-1
8020628c:	00004c06 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80206290:	e0bffd17 	ldw	r2,-12(fp)
80206294:	10800317 	ldw	r2,12(r2)
80206298:	10800104 	addi	r2,r2,4
8020629c:	e0fffd17 	ldw	r3,-12(fp)
802062a0:	19000d17 	ldw	r4,52(r3)
802062a4:	00fff2c4 	movi	r3,-53
802062a8:	20c6703a 	and	r3,r4,r3
802062ac:	18c00114 	ori	r3,r3,4
802062b0:	10c00035 	stwio	r3,0(r2)
802062b4:	e0bff717 	ldw	r2,-36(fp)
802062b8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802062bc:	e0bffb17 	ldw	r2,-20(fp)
802062c0:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
802062c4:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
802062c8:	e0bffd17 	ldw	r2,-12(fp)
802062cc:	10800317 	ldw	r2,12(r2)
802062d0:	10800037 	ldwio	r2,0(r2)
802062d4:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
802062d8:	00000e06 	br	80206314 <msgdma_descriptor_sync_transfer+0x23c>
		alt_busy_sleep(1); /* delay 1us */
802062dc:	01000044 	movi	r4,1
802062e0:	02098340 	call	80209834 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
802062e4:	e0bff30b 	ldhu	r2,-52(fp)
802062e8:	1084e230 	cmpltui	r2,r2,5000
802062ec:	1000021e 	bne	r2,zero,802062f8 <msgdma_descriptor_sync_transfer+0x220>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
802062f0:	00bff084 	movi	r2,-62
802062f4:	00003206 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
		}
		counter++;
802062f8:	e0bff30b 	ldhu	r2,-52(fp)
802062fc:	10800044 	addi	r2,r2,1
80206300:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80206304:	e0bffd17 	ldw	r2,-12(fp)
80206308:	10800317 	ldw	r2,12(r2)
8020630c:	10800037 	ldwio	r2,0(r2)
80206310:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
80206314:	e0fff217 	ldw	r3,-56(fp)
80206318:	e0bff817 	ldw	r2,-32(fp)
8020631c:	1884703a 	and	r2,r3,r2
80206320:	1000031e 	bne	r2,zero,80206330 <msgdma_descriptor_sync_transfer+0x258>
80206324:	e0bff217 	ldw	r2,-56(fp)
80206328:	1080004c 	andi	r2,r2,1
8020632c:	103feb1e 	bne	r2,zero,802062dc <__reset+0xfa1e62dc>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
80206330:	e0fff217 	ldw	r3,-56(fp)
80206334:	e0bff817 	ldw	r2,-32(fp)
80206338:	1884703a 	and	r2,r3,r2
8020633c:	10000226 	beq	r2,zero,80206348 <msgdma_descriptor_sync_transfer+0x270>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
80206340:	e0bff817 	ldw	r2,-32(fp)
80206344:	00001e06 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
80206348:	e0bffd17 	ldw	r2,-12(fp)
8020634c:	10800317 	ldw	r2,12(r2)
80206350:	10800104 	addi	r2,r2,4
80206354:	10800037 	ldwio	r2,0(r2)
80206358:	10800814 	ori	r2,r2,32
8020635c:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80206360:	0005303a 	rdctl	r2,status
80206364:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80206368:	e0fff917 	ldw	r3,-28(fp)
8020636c:	00bfff84 	movi	r2,-2
80206370:	1884703a 	and	r2,r3,r2
80206374:	1001703a 	wrctl	status,r2
  
  return context;
80206378:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020637c:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80206380:	e0bffd17 	ldw	r2,-12(fp)
80206384:	10800317 	ldw	r2,12(r2)
80206388:	10800104 	addi	r2,r2,4
8020638c:	e0fff617 	ldw	r3,-40(fp)
80206390:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80206394:	e0bffd17 	ldw	r2,-12(fp)
80206398:	10800317 	ldw	r2,12(r2)
8020639c:	e0fffd17 	ldw	r3,-12(fp)
802063a0:	18c00317 	ldw	r3,12(r3)
802063a4:	18c00037 	ldwio	r3,0(r3)
802063a8:	10c00035 	stwio	r3,0(r2)
802063ac:	e0bff717 	ldw	r2,-36(fp)
802063b0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802063b4:	e0bffa17 	ldw	r2,-24(fp)
802063b8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
802063bc:	0005883a 	mov	r2,zero

}
802063c0:	e037883a 	mov	sp,fp
802063c4:	dfc00117 	ldw	ra,4(sp)
802063c8:	df000017 	ldw	fp,0(sp)
802063cc:	dec00204 	addi	sp,sp,8
802063d0:	f800283a 	ret

802063d4 <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
802063d4:	deffec04 	addi	sp,sp,-80
802063d8:	dfc01315 	stw	ra,76(sp)
802063dc:	df001215 	stw	fp,72(sp)
802063e0:	df001204 	addi	fp,sp,72
802063e4:	e13ff715 	stw	r4,-36(fp)
802063e8:	e17ff815 	stw	r5,-32(fp)
802063ec:	e1bff915 	stw	r6,-28(fp)
802063f0:	e1fffa15 	stw	r7,-24(fp)
802063f4:	e1800617 	ldw	r6,24(fp)
802063f8:	e1400717 	ldw	r5,28(fp)
802063fc:	e1000817 	ldw	r4,32(fp)
80206400:	e0c00917 	ldw	r3,36(fp)
80206404:	e0800a17 	ldw	r2,40(fp)
80206408:	e1bffb0d 	sth	r6,-20(fp)
8020640c:	e17ffc05 	stb	r5,-16(fp)
80206410:	e13ffd05 	stb	r4,-12(fp)
80206414:	e0fffe0d 	sth	r3,-8(fp)
80206418:	e0bfff0d 	sth	r2,-4(fp)

	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
8020641c:	e0bffb0b 	ldhu	r2,-20(fp)
80206420:	e0fffc03 	ldbu	r3,-16(fp)
80206424:	e13ffd03 	ldbu	r4,-12(fp)
80206428:	e17ffe0b 	ldhu	r5,-8(fp)
8020642c:	e1bfff0b 	ldhu	r6,-4(fp)
80206430:	d9800815 	stw	r6,32(sp)
80206434:	d9400715 	stw	r5,28(sp)
80206438:	d9000615 	stw	r4,24(sp)
8020643c:	d8c00515 	stw	r3,20(sp)
80206440:	d8800415 	stw	r2,16(sp)
80206444:	e0800517 	ldw	r2,20(fp)
80206448:	d8800315 	stw	r2,12(sp)
8020644c:	e0800417 	ldw	r2,16(fp)
80206450:	d8800215 	stw	r2,8(sp)
80206454:	e0800317 	ldw	r2,12(fp)
80206458:	d8800115 	stw	r2,4(sp)
8020645c:	e0800217 	ldw	r2,8(fp)
80206460:	d8800015 	stw	r2,0(sp)
80206464:	e1fffa17 	ldw	r7,-24(fp)
80206468:	e1bff917 	ldw	r6,-28(fp)
8020646c:	e17ff817 	ldw	r5,-32(fp)
80206470:	e13ff717 	ldw	r4,-36(fp)
80206474:	0205d0c0 	call	80205d0c <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
80206478:	e037883a 	mov	sp,fp
8020647c:	dfc00117 	ldw	ra,4(sp)
80206480:	df000017 	ldw	fp,0(sp)
80206484:	dec00204 	addi	sp,sp,8
80206488:	f800283a 	ret

8020648c <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
8020648c:	defffc04 	addi	sp,sp,-16
80206490:	dfc00315 	stw	ra,12(sp)
80206494:	df000215 	stw	fp,8(sp)
80206498:	df000204 	addi	fp,sp,8
8020649c:	e13ffe15 	stw	r4,-8(fp)
802064a0:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
802064a4:	e1bfff17 	ldw	r6,-4(fp)
802064a8:	000b883a 	mov	r5,zero
802064ac:	e13ffe17 	ldw	r4,-8(fp)
802064b0:	0205e680 	call	80205e68 <msgdma_descriptor_async_transfer>
}
802064b4:	e037883a 	mov	sp,fp
802064b8:	dfc00117 	ldw	ra,4(sp)
802064bc:	df000017 	ldw	fp,0(sp)
802064c0:	dec00204 	addi	sp,sp,8
802064c4:	f800283a 	ret

802064c8 <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
802064c8:	defffc04 	addi	sp,sp,-16
802064cc:	dfc00315 	stw	ra,12(sp)
802064d0:	df000215 	stw	fp,8(sp)
802064d4:	df000204 	addi	fp,sp,8
802064d8:	e13ffe15 	stw	r4,-8(fp)
802064dc:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
802064e0:	e1bfff17 	ldw	r6,-4(fp)
802064e4:	000b883a 	mov	r5,zero
802064e8:	e13ffe17 	ldw	r4,-8(fp)
802064ec:	02060d80 	call	802060d8 <msgdma_descriptor_sync_transfer>
}
802064f0:	e037883a 	mov	sp,fp
802064f4:	dfc00117 	ldw	ra,4(sp)
802064f8:	df000017 	ldw	fp,0(sp)
802064fc:	dec00204 	addi	sp,sp,8
80206500:	f800283a 	ret

80206504 <vRstcSimucamReset>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vRstcSimucamReset(alt_u16 usiRstCnt) {
80206504:	defffc04 	addi	sp,sp,-16
80206508:	dfc00315 	stw	ra,12(sp)
8020650c:	df000215 	stw	fp,8(sp)
80206510:	df000204 	addi	fp,sp,8
80206514:	2005883a 	mov	r2,r4
80206518:	e0bfff0d 	sth	r2,-4(fp)
	alt_u32 uliReg = 0;
8020651c:	e03ffe15 	stw	zero,-8(fp)

	uliReg |= (alt_u32) (usiRstCnt & RSTC_SIMUCAM_RST_TMR_MSK);
80206520:	e0bfff0b 	ldhu	r2,-4(fp)
80206524:	e0fffe17 	ldw	r3,-8(fp)
80206528:	1884b03a 	or	r2,r3,r2
8020652c:	e0bffe15 	stw	r2,-8(fp)
	uliReg |= (alt_u32) RSTC_SIMUCAM_RST_CTRL_MSK;
80206530:	e0bffe17 	ldw	r2,-8(fp)
80206534:	10800074 	orhi	r2,r2,1
80206538:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8020653c:	e1bffe17 	ldw	r6,-8(fp)
80206540:	000b883a 	mov	r5,zero
80206544:	01208034 	movhi	r4,33280
80206548:	21020004 	addi	r4,r4,2048
8020654c:	020663c0 	call	8020663c <vRstcWriteReg>
	RSTC_SIMUCAM_RESET_REG_OFFSET, uliReg);
}
80206550:	0001883a 	nop
80206554:	e037883a 	mov	sp,fp
80206558:	dfc00117 	ldw	ra,4(sp)
8020655c:	df000017 	ldw	fp,0(sp)
80206560:	dec00204 	addi	sp,sp,8
80206564:	f800283a 	ret

80206568 <vRstcReleaseDeviceReset>:

void vRstcReleaseDeviceReset(alt_u32 usiRstMask) {
80206568:	defffc04 	addi	sp,sp,-16
8020656c:	dfc00315 	stw	ra,12(sp)
80206570:	df000215 	stw	fp,8(sp)
80206574:	df000204 	addi	fp,sp,8
80206578:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliReg = 0;
8020657c:	e03ffe15 	stw	zero,-8(fp)

	uliReg = uliRstReadReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
80206580:	01400044 	movi	r5,1
80206584:	01208034 	movhi	r4,33280
80206588:	21020004 	addi	r4,r4,2048
8020658c:	02066880 	call	80206688 <uliRstReadReg>
80206590:	e0bffe15 	stw	r2,-8(fp)
	RSTC_DEVICE_RESET_REG_OFFSET);
	uliReg &= ~((alt_u32) usiRstMask);
80206594:	e0bfff17 	ldw	r2,-4(fp)
80206598:	0084303a 	nor	r2,zero,r2
8020659c:	e0fffe17 	ldw	r3,-8(fp)
802065a0:	1884703a 	and	r2,r3,r2
802065a4:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
802065a8:	e1bffe17 	ldw	r6,-8(fp)
802065ac:	01400044 	movi	r5,1
802065b0:	01208034 	movhi	r4,33280
802065b4:	21020004 	addi	r4,r4,2048
802065b8:	020663c0 	call	8020663c <vRstcWriteReg>
	RSTC_DEVICE_RESET_REG_OFFSET, uliReg);
}
802065bc:	0001883a 	nop
802065c0:	e037883a 	mov	sp,fp
802065c4:	dfc00117 	ldw	ra,4(sp)
802065c8:	df000017 	ldw	fp,0(sp)
802065cc:	dec00204 	addi	sp,sp,8
802065d0:	f800283a 	ret

802065d4 <vRstcHoldDeviceReset>:

void vRstcHoldDeviceReset(alt_u32 usiRstMask) {
802065d4:	defffc04 	addi	sp,sp,-16
802065d8:	dfc00315 	stw	ra,12(sp)
802065dc:	df000215 	stw	fp,8(sp)
802065e0:	df000204 	addi	fp,sp,8
802065e4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliReg = 0;
802065e8:	e03ffe15 	stw	zero,-8(fp)

	uliReg = uliRstReadReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
802065ec:	01400044 	movi	r5,1
802065f0:	01208034 	movhi	r4,33280
802065f4:	21020004 	addi	r4,r4,2048
802065f8:	02066880 	call	80206688 <uliRstReadReg>
802065fc:	e0bffe15 	stw	r2,-8(fp)
	RSTC_DEVICE_RESET_REG_OFFSET);
	uliReg |= (alt_u32) usiRstMask;
80206600:	e0fffe17 	ldw	r3,-8(fp)
80206604:	e0bfff17 	ldw	r2,-4(fp)
80206608:	1884b03a 	or	r2,r3,r2
8020660c:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
80206610:	e1bffe17 	ldw	r6,-8(fp)
80206614:	01400044 	movi	r5,1
80206618:	01208034 	movhi	r4,33280
8020661c:	21020004 	addi	r4,r4,2048
80206620:	020663c0 	call	8020663c <vRstcWriteReg>
	RSTC_DEVICE_RESET_REG_OFFSET, uliReg);
}
80206624:	0001883a 	nop
80206628:	e037883a 	mov	sp,fp
8020662c:	dfc00117 	ldw	ra,4(sp)
80206630:	df000017 	ldw	fp,0(sp)
80206634:	dec00204 	addi	sp,sp,8
80206638:	f800283a 	ret

8020663c <vRstcWriteReg>:
//! [public functions]

//! [private functions]
static void vRstcWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020663c:	defffc04 	addi	sp,sp,-16
80206640:	df000315 	stw	fp,12(sp)
80206644:	df000304 	addi	fp,sp,12
80206648:	e13ffd15 	stw	r4,-12(fp)
8020664c:	e17ffe15 	stw	r5,-8(fp)
80206650:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
80206654:	e0bffe17 	ldw	r2,-8(fp)
80206658:	1085883a 	add	r2,r2,r2
8020665c:	1085883a 	add	r2,r2,r2
80206660:	1007883a 	mov	r3,r2
80206664:	e0bffd17 	ldw	r2,-12(fp)
80206668:	10c5883a 	add	r2,r2,r3
8020666c:	e0ffff17 	ldw	r3,-4(fp)
80206670:	10c00015 	stw	r3,0(r2)
}
80206674:	0001883a 	nop
80206678:	e037883a 	mov	sp,fp
8020667c:	df000017 	ldw	fp,0(sp)
80206680:	dec00104 	addi	sp,sp,4
80206684:	f800283a 	ret

80206688 <uliRstReadReg>:

static alt_u32 uliRstReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
80206688:	defffc04 	addi	sp,sp,-16
8020668c:	df000315 	stw	fp,12(sp)
80206690:	df000304 	addi	fp,sp,12
80206694:	e13ffe15 	stw	r4,-8(fp)
80206698:	e17fff15 	stw	r5,-4(fp)
	alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
8020669c:	e0bfff17 	ldw	r2,-4(fp)
802066a0:	1085883a 	add	r2,r2,r2
802066a4:	1085883a 	add	r2,r2,r2
802066a8:	1007883a 	mov	r3,r2
802066ac:	e0bffe17 	ldw	r2,-8(fp)
802066b0:	10c5883a 	add	r2,r2,r3
802066b4:	10800017 	ldw	r2,0(r2)
802066b8:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
802066bc:	e0bffd17 	ldw	r2,-12(fp)
}
802066c0:	e037883a 	mov	sp,fp
802066c4:	df000017 	ldw	fp,0(sp)
802066c8:	dec00104 	addi	sp,sp,4
802066cc:	f800283a 	ret

802066d0 <main>:
	alt_u32 uliTime;
	alt_u16 uiLength;
	alt_u8 ucData[50];
} TData;

int main() {
802066d0:	deffda04 	addi	sp,sp,-152
802066d4:	dfc02515 	stw	ra,148(sp)
802066d8:	df002415 	stw	fp,144(sp)
802066dc:	df002404 	addi	fp,sp,144
	printf("Hello from Nios II!\n");
802066e0:	01200874 	movhi	r4,32801
802066e4:	21026704 	addi	r4,r4,2460
802066e8:	0206c740 	call	80206c74 <puts>

	printf("Starting Channel\n");
802066ec:	01200874 	movhi	r4,32801
802066f0:	21026c04 	addi	r4,r4,2480
802066f4:	0206c740 	call	80206c74 <puts>

	bEnableIsoDrivers();
802066f8:	02015cc0 	call	802015cc <bEnableIsoDrivers>
	bEnableLvdsBoard();
802066fc:	02016340 	call	80201634 <bEnableLvdsBoard>

	printf("Waiting 10s... \n");
80206700:	01200874 	movhi	r4,32801
80206704:	21027104 	addi	r4,r4,2500
80206708:	0206c740 	call	80206c74 <puts>
	usleep(10000000);
8020670c:	01002674 	movhi	r4,153
80206710:	2125a004 	addi	r4,r4,-27008
80206714:	020af580 	call	8020af58 <usleep>

	TDcomChannel xChannelH;
	if (bDcomInitCh(&xChannelH, eDcomSpwCh8)){
80206718:	e0bfdd04 	addi	r2,fp,-140
8020671c:	014001c4 	movi	r5,7
80206720:	1009883a 	mov	r4,r2
80206724:	02046980 	call	80204698 <bDcomInitCh>
80206728:	10000326 	beq	r2,zero,80206738 <main+0x68>
		printf("Channel Initializated \n");
8020672c:	01200874 	movhi	r4,32801
80206730:	21027504 	addi	r4,r4,2516
80206734:	0206c740 	call	80206c74 <puts>
	}

	bSpwcGetLink(&(xChannelH.xSpacewire));
80206738:	e0bfdd04 	addi	r2,fp,-140
8020673c:	10801304 	addi	r2,r2,76
80206740:	1009883a 	mov	r4,r2
80206744:	02049a80 	call	802049a8 <bSpwcGetLink>
	xChannelH.xSpacewire.xLinkConfig.bAutostart = TRUE;
80206748:	00800044 	movi	r2,1
8020674c:	e0bff115 	stw	r2,-60(fp)
	xChannelH.xSpacewire.xLinkConfig.bLinkStart = TRUE;
80206750:	00800044 	movi	r2,1
80206754:	e0bff215 	stw	r2,-56(fp)
	xChannelH.xSpacewire.xLinkConfig.bDisconnect = FALSE;
80206758:	e03ff315 	stw	zero,-52(fp)
	xChannelH.xSpacewire.xLinkConfig.ucTxDivCnt = 1;
8020675c:	00800044 	movi	r2,1
80206760:	e0bff405 	stb	r2,-48(fp)
	bSpwcSetLink(&(xChannelH.xSpacewire));
80206764:	e0bfdd04 	addi	r2,fp,-140
80206768:	10801304 	addi	r2,r2,76
8020676c:	1009883a 	mov	r4,r2
80206770:	020478c0 	call	8020478c <bSpwcSetLink>

	bDschStartTimer(&(xChannelH.xDataScheduler));
80206774:	e0bfdd04 	addi	r2,fp,-140
80206778:	10800504 	addi	r2,r2,20
8020677c:	1009883a 	mov	r4,r2
80206780:	0203ebc0 	call	80203ebc <bDschStartTimer>

	printf("Waiting 10s... \n");
80206784:	01200874 	movhi	r4,32801
80206788:	21027104 	addi	r4,r4,2500
8020678c:	0206c740 	call	80206c74 <puts>
	usleep(10000000);
80206790:	01002674 	movhi	r4,153
80206794:	2125a004 	addi	r4,r4,-27008
80206798:	020af580 	call	8020af58 <usleep>

	printf("Initiating Data... \n");
8020679c:	01200874 	movhi	r4,32801
802067a0:	21027b04 	addi	r4,r4,2540
802067a4:	0206c740 	call	80206c74 <puts>
	bDdr2SwitchMemory(DDR2_M1_ID);
802067a8:	0009883a 	mov	r4,zero
802067ac:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
	TData *xData = (TData *) DDR2_EXT_ADDR_WINDOWED_BASE;
802067b0:	e03fdc15 	stw	zero,-144(fp)
	xData->uliTime = 0;
802067b4:	e0bfdc17 	ldw	r2,-144(fp)
802067b8:	10000015 	stw	zero,0(r2)
	xData->uiLength = 25;
802067bc:	e0bfdc17 	ldw	r2,-144(fp)
802067c0:	00c00644 	movi	r3,25
802067c4:	10c0010d 	sth	r3,4(r2)
	xData->ucData[0] = 0;
802067c8:	e0bfdc17 	ldw	r2,-144(fp)
802067cc:	10000185 	stb	zero,6(r2)
	xData->ucData[1] = 1;
802067d0:	e0bfdc17 	ldw	r2,-144(fp)
802067d4:	00c00044 	movi	r3,1
802067d8:	10c001c5 	stb	r3,7(r2)
	xData->ucData[2] = 2;
802067dc:	e0bfdc17 	ldw	r2,-144(fp)
802067e0:	00c00084 	movi	r3,2
802067e4:	10c00205 	stb	r3,8(r2)
	xData->ucData[3] = 3;
802067e8:	e0bfdc17 	ldw	r2,-144(fp)
802067ec:	00c000c4 	movi	r3,3
802067f0:	10c00245 	stb	r3,9(r2)
	xData->ucData[4] = 4;
802067f4:	e0bfdc17 	ldw	r2,-144(fp)
802067f8:	00c00104 	movi	r3,4
802067fc:	10c00285 	stb	r3,10(r2)
	xData->ucData[5] = 5;
80206800:	e0bfdc17 	ldw	r2,-144(fp)
80206804:	00c00144 	movi	r3,5
80206808:	10c002c5 	stb	r3,11(r2)
	xData->ucData[6] = 6;
8020680c:	e0bfdc17 	ldw	r2,-144(fp)
80206810:	00c00184 	movi	r3,6
80206814:	10c00305 	stb	r3,12(r2)
	xData->ucData[7] = 7;
80206818:	e0bfdc17 	ldw	r2,-144(fp)
8020681c:	00c001c4 	movi	r3,7
80206820:	10c00345 	stb	r3,13(r2)
	xData->ucData[8] = 8;
80206824:	e0bfdc17 	ldw	r2,-144(fp)
80206828:	00c00204 	movi	r3,8
8020682c:	10c00385 	stb	r3,14(r2)
	xData->ucData[9] = 9;
80206830:	e0bfdc17 	ldw	r2,-144(fp)
80206834:	00c00244 	movi	r3,9
80206838:	10c003c5 	stb	r3,15(r2)
	xData->ucData[10] = 10;
8020683c:	e0bfdc17 	ldw	r2,-144(fp)
80206840:	00c00284 	movi	r3,10
80206844:	10c00405 	stb	r3,16(r2)
	xData->ucData[11] = 11;
80206848:	e0bfdc17 	ldw	r2,-144(fp)
8020684c:	00c002c4 	movi	r3,11
80206850:	10c00445 	stb	r3,17(r2)
	xData->ucData[12] = 12;
80206854:	e0bfdc17 	ldw	r2,-144(fp)
80206858:	00c00304 	movi	r3,12
8020685c:	10c00485 	stb	r3,18(r2)
	xData->ucData[13] = 13;
80206860:	e0bfdc17 	ldw	r2,-144(fp)
80206864:	00c00344 	movi	r3,13
80206868:	10c004c5 	stb	r3,19(r2)
	xData->ucData[14] = 14;
8020686c:	e0bfdc17 	ldw	r2,-144(fp)
80206870:	00c00384 	movi	r3,14
80206874:	10c00505 	stb	r3,20(r2)
	xData->ucData[15] = 15;
80206878:	e0bfdc17 	ldw	r2,-144(fp)
8020687c:	00c003c4 	movi	r3,15
80206880:	10c00545 	stb	r3,21(r2)
	xData->ucData[16] = 16;
80206884:	e0bfdc17 	ldw	r2,-144(fp)
80206888:	00c00404 	movi	r3,16
8020688c:	10c00585 	stb	r3,22(r2)
	xData->ucData[17] = 17;
80206890:	e0bfdc17 	ldw	r2,-144(fp)
80206894:	00c00444 	movi	r3,17
80206898:	10c005c5 	stb	r3,23(r2)
	xData->ucData[18] = 18;
8020689c:	e0bfdc17 	ldw	r2,-144(fp)
802068a0:	00c00484 	movi	r3,18
802068a4:	10c00605 	stb	r3,24(r2)
	xData->ucData[19] = 19;
802068a8:	e0bfdc17 	ldw	r2,-144(fp)
802068ac:	00c004c4 	movi	r3,19
802068b0:	10c00645 	stb	r3,25(r2)
	xData->ucData[20] = 20;
802068b4:	e0bfdc17 	ldw	r2,-144(fp)
802068b8:	00c00504 	movi	r3,20
802068bc:	10c00685 	stb	r3,26(r2)
	xData->ucData[21] = 21;
802068c0:	e0bfdc17 	ldw	r2,-144(fp)
802068c4:	00c00544 	movi	r3,21
802068c8:	10c006c5 	stb	r3,27(r2)
	xData->ucData[22] = 22;
802068cc:	e0bfdc17 	ldw	r2,-144(fp)
802068d0:	00c00584 	movi	r3,22
802068d4:	10c00705 	stb	r3,28(r2)
	xData->ucData[23] = 23;
802068d8:	e0bfdc17 	ldw	r2,-144(fp)
802068dc:	00c005c4 	movi	r3,23
802068e0:	10c00745 	stb	r3,29(r2)
	xData->ucData[24] = 24;
802068e4:	e0bfdc17 	ldw	r2,-144(fp)
802068e8:	00c00604 	movi	r3,24
802068ec:	10c00785 	stb	r3,30(r2)
	xData->ucData[25] = 25;
802068f0:	e0bfdc17 	ldw	r2,-144(fp)
802068f4:	00c00644 	movi	r3,25
802068f8:	10c007c5 	stb	r3,31(r2)
	xData->ucData[26] = 26;
802068fc:	e0bfdc17 	ldw	r2,-144(fp)
80206900:	00c00684 	movi	r3,26
80206904:	10c00805 	stb	r3,32(r2)
	xData->ucData[27] = 27;
80206908:	e0bfdc17 	ldw	r2,-144(fp)
8020690c:	00c006c4 	movi	r3,27
80206910:	10c00845 	stb	r3,33(r2)
	xData->ucData[28] = 28;
80206914:	e0bfdc17 	ldw	r2,-144(fp)
80206918:	00c00704 	movi	r3,28
8020691c:	10c00885 	stb	r3,34(r2)
	xData->ucData[29] = 29;
80206920:	e0bfdc17 	ldw	r2,-144(fp)
80206924:	00c00744 	movi	r3,29
80206928:	10c008c5 	stb	r3,35(r2)
	xData->ucData[30] = 30;
8020692c:	e0bfdc17 	ldw	r2,-144(fp)
80206930:	00c00784 	movi	r3,30
80206934:	10c00905 	stb	r3,36(r2)
	xData->ucData[31] = 31;
80206938:	e0bfdc17 	ldw	r2,-144(fp)
8020693c:	00c007c4 	movi	r3,31
80206940:	10c00945 	stb	r3,37(r2)
	xData->ucData[32] = 32;
80206944:	e0bfdc17 	ldw	r2,-144(fp)
80206948:	00c00804 	movi	r3,32
8020694c:	10c00985 	stb	r3,38(r2)
	xData->ucData[33] = 33;
80206950:	e0bfdc17 	ldw	r2,-144(fp)
80206954:	00c00844 	movi	r3,33
80206958:	10c009c5 	stb	r3,39(r2)
	xData->ucData[34] = 34;
8020695c:	e0bfdc17 	ldw	r2,-144(fp)
80206960:	00c00884 	movi	r3,34
80206964:	10c00a05 	stb	r3,40(r2)
	xData->ucData[35] = 35;
80206968:	e0bfdc17 	ldw	r2,-144(fp)
8020696c:	00c008c4 	movi	r3,35
80206970:	10c00a45 	stb	r3,41(r2)
	xData->ucData[36] = 36;
80206974:	e0bfdc17 	ldw	r2,-144(fp)
80206978:	00c00904 	movi	r3,36
8020697c:	10c00a85 	stb	r3,42(r2)
	xData->ucData[37] = 37;
80206980:	e0bfdc17 	ldw	r2,-144(fp)
80206984:	00c00944 	movi	r3,37
80206988:	10c00ac5 	stb	r3,43(r2)
	xData->ucData[38] = 38;
8020698c:	e0bfdc17 	ldw	r2,-144(fp)
80206990:	00c00984 	movi	r3,38
80206994:	10c00b05 	stb	r3,44(r2)
	xData->ucData[39] = 39;
80206998:	e0bfdc17 	ldw	r2,-144(fp)
8020699c:	00c009c4 	movi	r3,39
802069a0:	10c00b45 	stb	r3,45(r2)
	xData->ucData[40] = 40;
802069a4:	e0bfdc17 	ldw	r2,-144(fp)
802069a8:	00c00a04 	movi	r3,40
802069ac:	10c00b85 	stb	r3,46(r2)
	xData->ucData[41] = 41;
802069b0:	e0bfdc17 	ldw	r2,-144(fp)
802069b4:	00c00a44 	movi	r3,41
802069b8:	10c00bc5 	stb	r3,47(r2)
	xData->ucData[42] = 42;
802069bc:	e0bfdc17 	ldw	r2,-144(fp)
802069c0:	00c00a84 	movi	r3,42
802069c4:	10c00c05 	stb	r3,48(r2)
	xData->ucData[43] = 43;
802069c8:	e0bfdc17 	ldw	r2,-144(fp)
802069cc:	00c00ac4 	movi	r3,43
802069d0:	10c00c45 	stb	r3,49(r2)
	xData->ucData[44] = 44;
802069d4:	e0bfdc17 	ldw	r2,-144(fp)
802069d8:	00c00b04 	movi	r3,44
802069dc:	10c00c85 	stb	r3,50(r2)
	xData->ucData[45] = 45;
802069e0:	e0bfdc17 	ldw	r2,-144(fp)
802069e4:	00c00b44 	movi	r3,45
802069e8:	10c00cc5 	stb	r3,51(r2)
	xData->ucData[46] = 46;
802069ec:	e0bfdc17 	ldw	r2,-144(fp)
802069f0:	00c00b84 	movi	r3,46
802069f4:	10c00d05 	stb	r3,52(r2)
	xData->ucData[47] = 47;
802069f8:	e0bfdc17 	ldw	r2,-144(fp)
802069fc:	00c00bc4 	movi	r3,47
80206a00:	10c00d45 	stb	r3,53(r2)
	xData->ucData[48] = 48;
80206a04:	e0bfdc17 	ldw	r2,-144(fp)
80206a08:	00c00c04 	movi	r3,48
80206a0c:	10c00d85 	stb	r3,54(r2)
	xData->ucData[49] = 49;
80206a10:	e0bfdc17 	ldw	r2,-144(fp)
80206a14:	00c00c44 	movi	r3,49
80206a18:	10c00dc5 	stb	r3,55(r2)

	printf("Initiating DMA... \n");
80206a1c:	01200874 	movhi	r4,32801
80206a20:	21028004 	addi	r4,r4,2560
80206a24:	0206c740 	call	80206c74 <puts>
	bIdmaInitM1Dma();
80206a28:	020101c0 	call	8020101c <bIdmaInitM1Dma>

	printf("Transferring Data... \n");
80206a2c:	01200874 	movhi	r4,32801
80206a30:	21028504 	addi	r4,r4,2580
80206a34:	0206c740 	call	80206c74 <puts>
	if (bIdmaDmaM1Transfer((alt_u32 *) DDR2_M1_MEMORY_BASE, (4 + 2 + 25), eIdmaCh8Buffer)){
80206a38:	018001c4 	movi	r6,7
80206a3c:	014007c4 	movi	r5,31
80206a40:	0009883a 	mov	r4,zero
80206a44:	020118c0 	call	8020118c <bIdmaDmaM1Transfer>
80206a48:	10000426 	beq	r2,zero,80206a5c <main+0x38c>
		printf("Transfer Complete!! \n");
80206a4c:	01200874 	movhi	r4,32801
80206a50:	21028b04 	addi	r4,r4,2604
80206a54:	0206c740 	call	80206c74 <puts>
80206a58:	00000306 	br	80206a68 <main+0x398>
	} else {
		printf("Transfer Failed!! \n");
80206a5c:	01200874 	movhi	r4,32801
80206a60:	21029104 	addi	r4,r4,2628
80206a64:	0206c740 	call	80206c74 <puts>
	}

	while (1) {
	}
80206a68:	003fff06 	br	80206a68 <__reset+0xfa1e6a68>

80206a6c <memcpy>:
80206a6c:	defffd04 	addi	sp,sp,-12
80206a70:	dfc00215 	stw	ra,8(sp)
80206a74:	dc400115 	stw	r17,4(sp)
80206a78:	dc000015 	stw	r16,0(sp)
80206a7c:	00c003c4 	movi	r3,15
80206a80:	2005883a 	mov	r2,r4
80206a84:	1980452e 	bgeu	r3,r6,80206b9c <memcpy+0x130>
80206a88:	2906b03a 	or	r3,r5,r4
80206a8c:	18c000cc 	andi	r3,r3,3
80206a90:	1800441e 	bne	r3,zero,80206ba4 <memcpy+0x138>
80206a94:	347ffc04 	addi	r17,r6,-16
80206a98:	8822d13a 	srli	r17,r17,4
80206a9c:	28c00104 	addi	r3,r5,4
80206aa0:	23400104 	addi	r13,r4,4
80206aa4:	8820913a 	slli	r16,r17,4
80206aa8:	2b000204 	addi	r12,r5,8
80206aac:	22c00204 	addi	r11,r4,8
80206ab0:	84000504 	addi	r16,r16,20
80206ab4:	2a800304 	addi	r10,r5,12
80206ab8:	22400304 	addi	r9,r4,12
80206abc:	2c21883a 	add	r16,r5,r16
80206ac0:	2811883a 	mov	r8,r5
80206ac4:	200f883a 	mov	r7,r4
80206ac8:	41000017 	ldw	r4,0(r8)
80206acc:	1fc00017 	ldw	ra,0(r3)
80206ad0:	63c00017 	ldw	r15,0(r12)
80206ad4:	39000015 	stw	r4,0(r7)
80206ad8:	53800017 	ldw	r14,0(r10)
80206adc:	6fc00015 	stw	ra,0(r13)
80206ae0:	5bc00015 	stw	r15,0(r11)
80206ae4:	4b800015 	stw	r14,0(r9)
80206ae8:	18c00404 	addi	r3,r3,16
80206aec:	39c00404 	addi	r7,r7,16
80206af0:	42000404 	addi	r8,r8,16
80206af4:	6b400404 	addi	r13,r13,16
80206af8:	63000404 	addi	r12,r12,16
80206afc:	5ac00404 	addi	r11,r11,16
80206b00:	52800404 	addi	r10,r10,16
80206b04:	4a400404 	addi	r9,r9,16
80206b08:	1c3fef1e 	bne	r3,r16,80206ac8 <__reset+0xfa1e6ac8>
80206b0c:	89c00044 	addi	r7,r17,1
80206b10:	380e913a 	slli	r7,r7,4
80206b14:	310003cc 	andi	r4,r6,15
80206b18:	02c000c4 	movi	r11,3
80206b1c:	11c7883a 	add	r3,r2,r7
80206b20:	29cb883a 	add	r5,r5,r7
80206b24:	5900212e 	bgeu	r11,r4,80206bac <memcpy+0x140>
80206b28:	1813883a 	mov	r9,r3
80206b2c:	2811883a 	mov	r8,r5
80206b30:	200f883a 	mov	r7,r4
80206b34:	42800017 	ldw	r10,0(r8)
80206b38:	4a400104 	addi	r9,r9,4
80206b3c:	39ffff04 	addi	r7,r7,-4
80206b40:	4abfff15 	stw	r10,-4(r9)
80206b44:	42000104 	addi	r8,r8,4
80206b48:	59fffa36 	bltu	r11,r7,80206b34 <__reset+0xfa1e6b34>
80206b4c:	213fff04 	addi	r4,r4,-4
80206b50:	2008d0ba 	srli	r4,r4,2
80206b54:	318000cc 	andi	r6,r6,3
80206b58:	21000044 	addi	r4,r4,1
80206b5c:	2109883a 	add	r4,r4,r4
80206b60:	2109883a 	add	r4,r4,r4
80206b64:	1907883a 	add	r3,r3,r4
80206b68:	290b883a 	add	r5,r5,r4
80206b6c:	30000626 	beq	r6,zero,80206b88 <memcpy+0x11c>
80206b70:	198d883a 	add	r6,r3,r6
80206b74:	29c00003 	ldbu	r7,0(r5)
80206b78:	18c00044 	addi	r3,r3,1
80206b7c:	29400044 	addi	r5,r5,1
80206b80:	19ffffc5 	stb	r7,-1(r3)
80206b84:	19bffb1e 	bne	r3,r6,80206b74 <__reset+0xfa1e6b74>
80206b88:	dfc00217 	ldw	ra,8(sp)
80206b8c:	dc400117 	ldw	r17,4(sp)
80206b90:	dc000017 	ldw	r16,0(sp)
80206b94:	dec00304 	addi	sp,sp,12
80206b98:	f800283a 	ret
80206b9c:	2007883a 	mov	r3,r4
80206ba0:	003ff206 	br	80206b6c <__reset+0xfa1e6b6c>
80206ba4:	2007883a 	mov	r3,r4
80206ba8:	003ff106 	br	80206b70 <__reset+0xfa1e6b70>
80206bac:	200d883a 	mov	r6,r4
80206bb0:	003fee06 	br	80206b6c <__reset+0xfa1e6b6c>

80206bb4 <_puts_r>:
80206bb4:	defff604 	addi	sp,sp,-40
80206bb8:	dc000715 	stw	r16,28(sp)
80206bbc:	2021883a 	mov	r16,r4
80206bc0:	2809883a 	mov	r4,r5
80206bc4:	dc400815 	stw	r17,32(sp)
80206bc8:	dfc00915 	stw	ra,36(sp)
80206bcc:	2823883a 	mov	r17,r5
80206bd0:	0206c880 	call	80206c88 <strlen>
80206bd4:	10c00044 	addi	r3,r2,1
80206bd8:	d8800115 	stw	r2,4(sp)
80206bdc:	00a00874 	movhi	r2,32801
80206be0:	10829604 	addi	r2,r2,2648
80206be4:	d8800215 	stw	r2,8(sp)
80206be8:	00800044 	movi	r2,1
80206bec:	d8800315 	stw	r2,12(sp)
80206bf0:	00800084 	movi	r2,2
80206bf4:	dc400015 	stw	r17,0(sp)
80206bf8:	d8c00615 	stw	r3,24(sp)
80206bfc:	dec00415 	stw	sp,16(sp)
80206c00:	d8800515 	stw	r2,20(sp)
80206c04:	80000226 	beq	r16,zero,80206c10 <_puts_r+0x5c>
80206c08:	80800e17 	ldw	r2,56(r16)
80206c0c:	10001426 	beq	r2,zero,80206c60 <_puts_r+0xac>
80206c10:	81400217 	ldw	r5,8(r16)
80206c14:	2880030b 	ldhu	r2,12(r5)
80206c18:	10c8000c 	andi	r3,r2,8192
80206c1c:	1800061e 	bne	r3,zero,80206c38 <_puts_r+0x84>
80206c20:	29001917 	ldw	r4,100(r5)
80206c24:	00f7ffc4 	movi	r3,-8193
80206c28:	10880014 	ori	r2,r2,8192
80206c2c:	20c6703a 	and	r3,r4,r3
80206c30:	2880030d 	sth	r2,12(r5)
80206c34:	28c01915 	stw	r3,100(r5)
80206c38:	d9800404 	addi	r6,sp,16
80206c3c:	8009883a 	mov	r4,r16
80206c40:	02070c00 	call	802070c0 <__sfvwrite_r>
80206c44:	1000091e 	bne	r2,zero,80206c6c <_puts_r+0xb8>
80206c48:	00800284 	movi	r2,10
80206c4c:	dfc00917 	ldw	ra,36(sp)
80206c50:	dc400817 	ldw	r17,32(sp)
80206c54:	dc000717 	ldw	r16,28(sp)
80206c58:	dec00a04 	addi	sp,sp,40
80206c5c:	f800283a 	ret
80206c60:	8009883a 	mov	r4,r16
80206c64:	02070700 	call	80207070 <__sinit>
80206c68:	003fe906 	br	80206c10 <__reset+0xfa1e6c10>
80206c6c:	00bfffc4 	movi	r2,-1
80206c70:	003ff606 	br	80206c4c <__reset+0xfa1e6c4c>

80206c74 <puts>:
80206c74:	00a00874 	movhi	r2,32801
80206c78:	108b3d04 	addi	r2,r2,11508
80206c7c:	200b883a 	mov	r5,r4
80206c80:	11000017 	ldw	r4,0(r2)
80206c84:	0206bb41 	jmpi	80206bb4 <_puts_r>

80206c88 <strlen>:
80206c88:	208000cc 	andi	r2,r4,3
80206c8c:	10002026 	beq	r2,zero,80206d10 <strlen+0x88>
80206c90:	20800007 	ldb	r2,0(r4)
80206c94:	10002026 	beq	r2,zero,80206d18 <strlen+0x90>
80206c98:	2005883a 	mov	r2,r4
80206c9c:	00000206 	br	80206ca8 <strlen+0x20>
80206ca0:	10c00007 	ldb	r3,0(r2)
80206ca4:	18001826 	beq	r3,zero,80206d08 <strlen+0x80>
80206ca8:	10800044 	addi	r2,r2,1
80206cac:	10c000cc 	andi	r3,r2,3
80206cb0:	183ffb1e 	bne	r3,zero,80206ca0 <__reset+0xfa1e6ca0>
80206cb4:	10c00017 	ldw	r3,0(r2)
80206cb8:	01ffbff4 	movhi	r7,65279
80206cbc:	39ffbfc4 	addi	r7,r7,-257
80206cc0:	00ca303a 	nor	r5,zero,r3
80206cc4:	01a02074 	movhi	r6,32897
80206cc8:	19c7883a 	add	r3,r3,r7
80206ccc:	31a02004 	addi	r6,r6,-32640
80206cd0:	1946703a 	and	r3,r3,r5
80206cd4:	1986703a 	and	r3,r3,r6
80206cd8:	1800091e 	bne	r3,zero,80206d00 <strlen+0x78>
80206cdc:	10800104 	addi	r2,r2,4
80206ce0:	10c00017 	ldw	r3,0(r2)
80206ce4:	19cb883a 	add	r5,r3,r7
80206ce8:	00c6303a 	nor	r3,zero,r3
80206cec:	28c6703a 	and	r3,r5,r3
80206cf0:	1986703a 	and	r3,r3,r6
80206cf4:	183ff926 	beq	r3,zero,80206cdc <__reset+0xfa1e6cdc>
80206cf8:	00000106 	br	80206d00 <strlen+0x78>
80206cfc:	10800044 	addi	r2,r2,1
80206d00:	10c00007 	ldb	r3,0(r2)
80206d04:	183ffd1e 	bne	r3,zero,80206cfc <__reset+0xfa1e6cfc>
80206d08:	1105c83a 	sub	r2,r2,r4
80206d0c:	f800283a 	ret
80206d10:	2005883a 	mov	r2,r4
80206d14:	003fe706 	br	80206cb4 <__reset+0xfa1e6cb4>
80206d18:	0005883a 	mov	r2,zero
80206d1c:	f800283a 	ret

80206d20 <__fp_unlock>:
80206d20:	0005883a 	mov	r2,zero
80206d24:	f800283a 	ret

80206d28 <_cleanup_r>:
80206d28:	01600874 	movhi	r5,32801
80206d2c:	2962dd04 	addi	r5,r5,-29836
80206d30:	02076401 	jmpi	80207640 <_fwalk_reent>

80206d34 <__sinit.part.1>:
80206d34:	defff704 	addi	sp,sp,-36
80206d38:	00e00834 	movhi	r3,32800
80206d3c:	dfc00815 	stw	ra,32(sp)
80206d40:	ddc00715 	stw	r23,28(sp)
80206d44:	dd800615 	stw	r22,24(sp)
80206d48:	dd400515 	stw	r21,20(sp)
80206d4c:	dd000415 	stw	r20,16(sp)
80206d50:	dcc00315 	stw	r19,12(sp)
80206d54:	dc800215 	stw	r18,8(sp)
80206d58:	dc400115 	stw	r17,4(sp)
80206d5c:	dc000015 	stw	r16,0(sp)
80206d60:	18db4a04 	addi	r3,r3,27944
80206d64:	24000117 	ldw	r16,4(r4)
80206d68:	20c00f15 	stw	r3,60(r4)
80206d6c:	2080bb04 	addi	r2,r4,748
80206d70:	00c000c4 	movi	r3,3
80206d74:	20c0b915 	stw	r3,740(r4)
80206d78:	2080ba15 	stw	r2,744(r4)
80206d7c:	2000b815 	stw	zero,736(r4)
80206d80:	05c00204 	movi	r23,8
80206d84:	00800104 	movi	r2,4
80206d88:	2025883a 	mov	r18,r4
80206d8c:	b80d883a 	mov	r6,r23
80206d90:	81001704 	addi	r4,r16,92
80206d94:	000b883a 	mov	r5,zero
80206d98:	80000015 	stw	zero,0(r16)
80206d9c:	80000115 	stw	zero,4(r16)
80206da0:	80000215 	stw	zero,8(r16)
80206da4:	8080030d 	sth	r2,12(r16)
80206da8:	80001915 	stw	zero,100(r16)
80206dac:	8000038d 	sth	zero,14(r16)
80206db0:	80000415 	stw	zero,16(r16)
80206db4:	80000515 	stw	zero,20(r16)
80206db8:	80000615 	stw	zero,24(r16)
80206dbc:	02081500 	call	80208150 <memset>
80206dc0:	05a00874 	movhi	r22,32801
80206dc4:	94400217 	ldw	r17,8(r18)
80206dc8:	05600874 	movhi	r21,32801
80206dcc:	05200874 	movhi	r20,32801
80206dd0:	04e00874 	movhi	r19,32801
80206dd4:	b5a20c04 	addi	r22,r22,-30672
80206dd8:	ad622304 	addi	r21,r21,-30580
80206ddc:	a5224204 	addi	r20,r20,-30456
80206de0:	9ce25904 	addi	r19,r19,-30364
80206de4:	85800815 	stw	r22,32(r16)
80206de8:	85400915 	stw	r21,36(r16)
80206dec:	85000a15 	stw	r20,40(r16)
80206df0:	84c00b15 	stw	r19,44(r16)
80206df4:	84000715 	stw	r16,28(r16)
80206df8:	00800284 	movi	r2,10
80206dfc:	8880030d 	sth	r2,12(r17)
80206e00:	00800044 	movi	r2,1
80206e04:	b80d883a 	mov	r6,r23
80206e08:	89001704 	addi	r4,r17,92
80206e0c:	000b883a 	mov	r5,zero
80206e10:	88000015 	stw	zero,0(r17)
80206e14:	88000115 	stw	zero,4(r17)
80206e18:	88000215 	stw	zero,8(r17)
80206e1c:	88001915 	stw	zero,100(r17)
80206e20:	8880038d 	sth	r2,14(r17)
80206e24:	88000415 	stw	zero,16(r17)
80206e28:	88000515 	stw	zero,20(r17)
80206e2c:	88000615 	stw	zero,24(r17)
80206e30:	02081500 	call	80208150 <memset>
80206e34:	94000317 	ldw	r16,12(r18)
80206e38:	00800484 	movi	r2,18
80206e3c:	8c400715 	stw	r17,28(r17)
80206e40:	8d800815 	stw	r22,32(r17)
80206e44:	8d400915 	stw	r21,36(r17)
80206e48:	8d000a15 	stw	r20,40(r17)
80206e4c:	8cc00b15 	stw	r19,44(r17)
80206e50:	8080030d 	sth	r2,12(r16)
80206e54:	00800084 	movi	r2,2
80206e58:	80000015 	stw	zero,0(r16)
80206e5c:	80000115 	stw	zero,4(r16)
80206e60:	80000215 	stw	zero,8(r16)
80206e64:	80001915 	stw	zero,100(r16)
80206e68:	8080038d 	sth	r2,14(r16)
80206e6c:	80000415 	stw	zero,16(r16)
80206e70:	80000515 	stw	zero,20(r16)
80206e74:	80000615 	stw	zero,24(r16)
80206e78:	b80d883a 	mov	r6,r23
80206e7c:	000b883a 	mov	r5,zero
80206e80:	81001704 	addi	r4,r16,92
80206e84:	02081500 	call	80208150 <memset>
80206e88:	00800044 	movi	r2,1
80206e8c:	84000715 	stw	r16,28(r16)
80206e90:	85800815 	stw	r22,32(r16)
80206e94:	85400915 	stw	r21,36(r16)
80206e98:	85000a15 	stw	r20,40(r16)
80206e9c:	84c00b15 	stw	r19,44(r16)
80206ea0:	90800e15 	stw	r2,56(r18)
80206ea4:	dfc00817 	ldw	ra,32(sp)
80206ea8:	ddc00717 	ldw	r23,28(sp)
80206eac:	dd800617 	ldw	r22,24(sp)
80206eb0:	dd400517 	ldw	r21,20(sp)
80206eb4:	dd000417 	ldw	r20,16(sp)
80206eb8:	dcc00317 	ldw	r19,12(sp)
80206ebc:	dc800217 	ldw	r18,8(sp)
80206ec0:	dc400117 	ldw	r17,4(sp)
80206ec4:	dc000017 	ldw	r16,0(sp)
80206ec8:	dec00904 	addi	sp,sp,36
80206ecc:	f800283a 	ret

80206ed0 <__fp_lock>:
80206ed0:	0005883a 	mov	r2,zero
80206ed4:	f800283a 	ret

80206ed8 <__sfmoreglue>:
80206ed8:	defffc04 	addi	sp,sp,-16
80206edc:	dc400115 	stw	r17,4(sp)
80206ee0:	2c7fffc4 	addi	r17,r5,-1
80206ee4:	8c401a24 	muli	r17,r17,104
80206ee8:	dc800215 	stw	r18,8(sp)
80206eec:	2825883a 	mov	r18,r5
80206ef0:	89401d04 	addi	r5,r17,116
80206ef4:	dc000015 	stw	r16,0(sp)
80206ef8:	dfc00315 	stw	ra,12(sp)
80206efc:	02077040 	call	80207704 <_malloc_r>
80206f00:	1021883a 	mov	r16,r2
80206f04:	10000726 	beq	r2,zero,80206f24 <__sfmoreglue+0x4c>
80206f08:	11000304 	addi	r4,r2,12
80206f0c:	10000015 	stw	zero,0(r2)
80206f10:	14800115 	stw	r18,4(r2)
80206f14:	11000215 	stw	r4,8(r2)
80206f18:	89801a04 	addi	r6,r17,104
80206f1c:	000b883a 	mov	r5,zero
80206f20:	02081500 	call	80208150 <memset>
80206f24:	8005883a 	mov	r2,r16
80206f28:	dfc00317 	ldw	ra,12(sp)
80206f2c:	dc800217 	ldw	r18,8(sp)
80206f30:	dc400117 	ldw	r17,4(sp)
80206f34:	dc000017 	ldw	r16,0(sp)
80206f38:	dec00404 	addi	sp,sp,16
80206f3c:	f800283a 	ret

80206f40 <__sfp>:
80206f40:	defffb04 	addi	sp,sp,-20
80206f44:	dc000015 	stw	r16,0(sp)
80206f48:	04200874 	movhi	r16,32801
80206f4c:	840b3c04 	addi	r16,r16,11504
80206f50:	dcc00315 	stw	r19,12(sp)
80206f54:	2027883a 	mov	r19,r4
80206f58:	81000017 	ldw	r4,0(r16)
80206f5c:	dfc00415 	stw	ra,16(sp)
80206f60:	dc800215 	stw	r18,8(sp)
80206f64:	20800e17 	ldw	r2,56(r4)
80206f68:	dc400115 	stw	r17,4(sp)
80206f6c:	1000021e 	bne	r2,zero,80206f78 <__sfp+0x38>
80206f70:	0206d340 	call	80206d34 <__sinit.part.1>
80206f74:	81000017 	ldw	r4,0(r16)
80206f78:	2480b804 	addi	r18,r4,736
80206f7c:	047fffc4 	movi	r17,-1
80206f80:	91000117 	ldw	r4,4(r18)
80206f84:	94000217 	ldw	r16,8(r18)
80206f88:	213fffc4 	addi	r4,r4,-1
80206f8c:	20000a16 	blt	r4,zero,80206fb8 <__sfp+0x78>
80206f90:	8080030f 	ldh	r2,12(r16)
80206f94:	10000c26 	beq	r2,zero,80206fc8 <__sfp+0x88>
80206f98:	80c01d04 	addi	r3,r16,116
80206f9c:	00000206 	br	80206fa8 <__sfp+0x68>
80206fa0:	18bfe60f 	ldh	r2,-104(r3)
80206fa4:	10000826 	beq	r2,zero,80206fc8 <__sfp+0x88>
80206fa8:	213fffc4 	addi	r4,r4,-1
80206fac:	1c3ffd04 	addi	r16,r3,-12
80206fb0:	18c01a04 	addi	r3,r3,104
80206fb4:	247ffa1e 	bne	r4,r17,80206fa0 <__reset+0xfa1e6fa0>
80206fb8:	90800017 	ldw	r2,0(r18)
80206fbc:	10001d26 	beq	r2,zero,80207034 <__sfp+0xf4>
80206fc0:	1025883a 	mov	r18,r2
80206fc4:	003fee06 	br	80206f80 <__reset+0xfa1e6f80>
80206fc8:	00bfffc4 	movi	r2,-1
80206fcc:	8080038d 	sth	r2,14(r16)
80206fd0:	00800044 	movi	r2,1
80206fd4:	8080030d 	sth	r2,12(r16)
80206fd8:	80001915 	stw	zero,100(r16)
80206fdc:	80000015 	stw	zero,0(r16)
80206fe0:	80000215 	stw	zero,8(r16)
80206fe4:	80000115 	stw	zero,4(r16)
80206fe8:	80000415 	stw	zero,16(r16)
80206fec:	80000515 	stw	zero,20(r16)
80206ff0:	80000615 	stw	zero,24(r16)
80206ff4:	01800204 	movi	r6,8
80206ff8:	000b883a 	mov	r5,zero
80206ffc:	81001704 	addi	r4,r16,92
80207000:	02081500 	call	80208150 <memset>
80207004:	8005883a 	mov	r2,r16
80207008:	80000c15 	stw	zero,48(r16)
8020700c:	80000d15 	stw	zero,52(r16)
80207010:	80001115 	stw	zero,68(r16)
80207014:	80001215 	stw	zero,72(r16)
80207018:	dfc00417 	ldw	ra,16(sp)
8020701c:	dcc00317 	ldw	r19,12(sp)
80207020:	dc800217 	ldw	r18,8(sp)
80207024:	dc400117 	ldw	r17,4(sp)
80207028:	dc000017 	ldw	r16,0(sp)
8020702c:	dec00504 	addi	sp,sp,20
80207030:	f800283a 	ret
80207034:	01400104 	movi	r5,4
80207038:	9809883a 	mov	r4,r19
8020703c:	0206ed80 	call	80206ed8 <__sfmoreglue>
80207040:	90800015 	stw	r2,0(r18)
80207044:	103fde1e 	bne	r2,zero,80206fc0 <__reset+0xfa1e6fc0>
80207048:	00800304 	movi	r2,12
8020704c:	98800015 	stw	r2,0(r19)
80207050:	0005883a 	mov	r2,zero
80207054:	003ff006 	br	80207018 <__reset+0xfa1e7018>

80207058 <_cleanup>:
80207058:	00a00874 	movhi	r2,32801
8020705c:	108b3c04 	addi	r2,r2,11504
80207060:	11000017 	ldw	r4,0(r2)
80207064:	01600874 	movhi	r5,32801
80207068:	2962dd04 	addi	r5,r5,-29836
8020706c:	02076401 	jmpi	80207640 <_fwalk_reent>

80207070 <__sinit>:
80207070:	20800e17 	ldw	r2,56(r4)
80207074:	10000126 	beq	r2,zero,8020707c <__sinit+0xc>
80207078:	f800283a 	ret
8020707c:	0206d341 	jmpi	80206d34 <__sinit.part.1>

80207080 <__sfp_lock_acquire>:
80207080:	f800283a 	ret

80207084 <__sfp_lock_release>:
80207084:	f800283a 	ret

80207088 <__sinit_lock_acquire>:
80207088:	f800283a 	ret

8020708c <__sinit_lock_release>:
8020708c:	f800283a 	ret

80207090 <__fp_lock_all>:
80207090:	00a00874 	movhi	r2,32801
80207094:	108b3d04 	addi	r2,r2,11508
80207098:	11000017 	ldw	r4,0(r2)
8020709c:	01600834 	movhi	r5,32800
802070a0:	295bb404 	addi	r5,r5,28368
802070a4:	020757c1 	jmpi	8020757c <_fwalk>

802070a8 <__fp_unlock_all>:
802070a8:	00a00874 	movhi	r2,32801
802070ac:	108b3d04 	addi	r2,r2,11508
802070b0:	11000017 	ldw	r4,0(r2)
802070b4:	01600834 	movhi	r5,32800
802070b8:	295b4804 	addi	r5,r5,27936
802070bc:	020757c1 	jmpi	8020757c <_fwalk>

802070c0 <__sfvwrite_r>:
802070c0:	30800217 	ldw	r2,8(r6)
802070c4:	10006726 	beq	r2,zero,80207264 <__sfvwrite_r+0x1a4>
802070c8:	28c0030b 	ldhu	r3,12(r5)
802070cc:	defff404 	addi	sp,sp,-48
802070d0:	dd400715 	stw	r21,28(sp)
802070d4:	dd000615 	stw	r20,24(sp)
802070d8:	dc000215 	stw	r16,8(sp)
802070dc:	dfc00b15 	stw	ra,44(sp)
802070e0:	df000a15 	stw	fp,40(sp)
802070e4:	ddc00915 	stw	r23,36(sp)
802070e8:	dd800815 	stw	r22,32(sp)
802070ec:	dcc00515 	stw	r19,20(sp)
802070f0:	dc800415 	stw	r18,16(sp)
802070f4:	dc400315 	stw	r17,12(sp)
802070f8:	1880020c 	andi	r2,r3,8
802070fc:	2821883a 	mov	r16,r5
80207100:	202b883a 	mov	r21,r4
80207104:	3029883a 	mov	r20,r6
80207108:	10002726 	beq	r2,zero,802071a8 <__sfvwrite_r+0xe8>
8020710c:	28800417 	ldw	r2,16(r5)
80207110:	10002526 	beq	r2,zero,802071a8 <__sfvwrite_r+0xe8>
80207114:	1880008c 	andi	r2,r3,2
80207118:	a4400017 	ldw	r17,0(r20)
8020711c:	10002a26 	beq	r2,zero,802071c8 <__sfvwrite_r+0x108>
80207120:	05a00034 	movhi	r22,32768
80207124:	0027883a 	mov	r19,zero
80207128:	0025883a 	mov	r18,zero
8020712c:	b5bf0004 	addi	r22,r22,-1024
80207130:	980d883a 	mov	r6,r19
80207134:	a809883a 	mov	r4,r21
80207138:	90004626 	beq	r18,zero,80207254 <__sfvwrite_r+0x194>
8020713c:	900f883a 	mov	r7,r18
80207140:	b480022e 	bgeu	r22,r18,8020714c <__sfvwrite_r+0x8c>
80207144:	01e00034 	movhi	r7,32768
80207148:	39ff0004 	addi	r7,r7,-1024
8020714c:	80800917 	ldw	r2,36(r16)
80207150:	81400717 	ldw	r5,28(r16)
80207154:	103ee83a 	callr	r2
80207158:	0080570e 	bge	zero,r2,802072b8 <__sfvwrite_r+0x1f8>
8020715c:	a0c00217 	ldw	r3,8(r20)
80207160:	98a7883a 	add	r19,r19,r2
80207164:	90a5c83a 	sub	r18,r18,r2
80207168:	1885c83a 	sub	r2,r3,r2
8020716c:	a0800215 	stw	r2,8(r20)
80207170:	103fef1e 	bne	r2,zero,80207130 <__reset+0xfa1e7130>
80207174:	0005883a 	mov	r2,zero
80207178:	dfc00b17 	ldw	ra,44(sp)
8020717c:	df000a17 	ldw	fp,40(sp)
80207180:	ddc00917 	ldw	r23,36(sp)
80207184:	dd800817 	ldw	r22,32(sp)
80207188:	dd400717 	ldw	r21,28(sp)
8020718c:	dd000617 	ldw	r20,24(sp)
80207190:	dcc00517 	ldw	r19,20(sp)
80207194:	dc800417 	ldw	r18,16(sp)
80207198:	dc400317 	ldw	r17,12(sp)
8020719c:	dc000217 	ldw	r16,8(sp)
802071a0:	dec00c04 	addi	sp,sp,48
802071a4:	f800283a 	ret
802071a8:	800b883a 	mov	r5,r16
802071ac:	a809883a 	mov	r4,r21
802071b0:	02089cc0 	call	802089cc <__swsetup_r>
802071b4:	1000eb1e 	bne	r2,zero,80207564 <__sfvwrite_r+0x4a4>
802071b8:	80c0030b 	ldhu	r3,12(r16)
802071bc:	a4400017 	ldw	r17,0(r20)
802071c0:	1880008c 	andi	r2,r3,2
802071c4:	103fd61e 	bne	r2,zero,80207120 <__reset+0xfa1e7120>
802071c8:	1880004c 	andi	r2,r3,1
802071cc:	10003f1e 	bne	r2,zero,802072cc <__sfvwrite_r+0x20c>
802071d0:	0039883a 	mov	fp,zero
802071d4:	0025883a 	mov	r18,zero
802071d8:	90001a26 	beq	r18,zero,80207244 <__sfvwrite_r+0x184>
802071dc:	1880800c 	andi	r2,r3,512
802071e0:	84c00217 	ldw	r19,8(r16)
802071e4:	10002126 	beq	r2,zero,8020726c <__sfvwrite_r+0x1ac>
802071e8:	982f883a 	mov	r23,r19
802071ec:	94c09336 	bltu	r18,r19,8020743c <__sfvwrite_r+0x37c>
802071f0:	1881200c 	andi	r2,r3,1152
802071f4:	10009e1e 	bne	r2,zero,80207470 <__sfvwrite_r+0x3b0>
802071f8:	81000017 	ldw	r4,0(r16)
802071fc:	b80d883a 	mov	r6,r23
80207200:	e00b883a 	mov	r5,fp
80207204:	0207ff40 	call	80207ff4 <memmove>
80207208:	80c00217 	ldw	r3,8(r16)
8020720c:	81000017 	ldw	r4,0(r16)
80207210:	9005883a 	mov	r2,r18
80207214:	1ce7c83a 	sub	r19,r3,r19
80207218:	25cf883a 	add	r7,r4,r23
8020721c:	84c00215 	stw	r19,8(r16)
80207220:	81c00015 	stw	r7,0(r16)
80207224:	a0c00217 	ldw	r3,8(r20)
80207228:	e0b9883a 	add	fp,fp,r2
8020722c:	90a5c83a 	sub	r18,r18,r2
80207230:	18a7c83a 	sub	r19,r3,r2
80207234:	a4c00215 	stw	r19,8(r20)
80207238:	983fce26 	beq	r19,zero,80207174 <__reset+0xfa1e7174>
8020723c:	80c0030b 	ldhu	r3,12(r16)
80207240:	903fe61e 	bne	r18,zero,802071dc <__reset+0xfa1e71dc>
80207244:	8f000017 	ldw	fp,0(r17)
80207248:	8c800117 	ldw	r18,4(r17)
8020724c:	8c400204 	addi	r17,r17,8
80207250:	003fe106 	br	802071d8 <__reset+0xfa1e71d8>
80207254:	8cc00017 	ldw	r19,0(r17)
80207258:	8c800117 	ldw	r18,4(r17)
8020725c:	8c400204 	addi	r17,r17,8
80207260:	003fb306 	br	80207130 <__reset+0xfa1e7130>
80207264:	0005883a 	mov	r2,zero
80207268:	f800283a 	ret
8020726c:	81000017 	ldw	r4,0(r16)
80207270:	80800417 	ldw	r2,16(r16)
80207274:	11005736 	bltu	r2,r4,802073d4 <__sfvwrite_r+0x314>
80207278:	85c00517 	ldw	r23,20(r16)
8020727c:	95c05536 	bltu	r18,r23,802073d4 <__sfvwrite_r+0x314>
80207280:	00a00034 	movhi	r2,32768
80207284:	10bfffc4 	addi	r2,r2,-1
80207288:	9009883a 	mov	r4,r18
8020728c:	1480012e 	bgeu	r2,r18,80207294 <__sfvwrite_r+0x1d4>
80207290:	1009883a 	mov	r4,r2
80207294:	b80b883a 	mov	r5,r23
80207298:	02096800 	call	80209680 <__divsi3>
8020729c:	15cf383a 	mul	r7,r2,r23
802072a0:	81400717 	ldw	r5,28(r16)
802072a4:	80800917 	ldw	r2,36(r16)
802072a8:	e00d883a 	mov	r6,fp
802072ac:	a809883a 	mov	r4,r21
802072b0:	103ee83a 	callr	r2
802072b4:	00bfdb16 	blt	zero,r2,80207224 <__reset+0xfa1e7224>
802072b8:	8080030b 	ldhu	r2,12(r16)
802072bc:	10801014 	ori	r2,r2,64
802072c0:	8080030d 	sth	r2,12(r16)
802072c4:	00bfffc4 	movi	r2,-1
802072c8:	003fab06 	br	80207178 <__reset+0xfa1e7178>
802072cc:	0027883a 	mov	r19,zero
802072d0:	0011883a 	mov	r8,zero
802072d4:	0039883a 	mov	fp,zero
802072d8:	0025883a 	mov	r18,zero
802072dc:	90001f26 	beq	r18,zero,8020735c <__sfvwrite_r+0x29c>
802072e0:	40005a26 	beq	r8,zero,8020744c <__sfvwrite_r+0x38c>
802072e4:	982d883a 	mov	r22,r19
802072e8:	94c0012e 	bgeu	r18,r19,802072f0 <__sfvwrite_r+0x230>
802072ec:	902d883a 	mov	r22,r18
802072f0:	81000017 	ldw	r4,0(r16)
802072f4:	80800417 	ldw	r2,16(r16)
802072f8:	b02f883a 	mov	r23,r22
802072fc:	81c00517 	ldw	r7,20(r16)
80207300:	1100032e 	bgeu	r2,r4,80207310 <__sfvwrite_r+0x250>
80207304:	80c00217 	ldw	r3,8(r16)
80207308:	38c7883a 	add	r3,r7,r3
8020730c:	1d801816 	blt	r3,r22,80207370 <__sfvwrite_r+0x2b0>
80207310:	b1c03e16 	blt	r22,r7,8020740c <__sfvwrite_r+0x34c>
80207314:	80800917 	ldw	r2,36(r16)
80207318:	81400717 	ldw	r5,28(r16)
8020731c:	e00d883a 	mov	r6,fp
80207320:	da000115 	stw	r8,4(sp)
80207324:	a809883a 	mov	r4,r21
80207328:	103ee83a 	callr	r2
8020732c:	102f883a 	mov	r23,r2
80207330:	da000117 	ldw	r8,4(sp)
80207334:	00bfe00e 	bge	zero,r2,802072b8 <__reset+0xfa1e72b8>
80207338:	9de7c83a 	sub	r19,r19,r23
8020733c:	98001f26 	beq	r19,zero,802073bc <__sfvwrite_r+0x2fc>
80207340:	a0800217 	ldw	r2,8(r20)
80207344:	e5f9883a 	add	fp,fp,r23
80207348:	95e5c83a 	sub	r18,r18,r23
8020734c:	15efc83a 	sub	r23,r2,r23
80207350:	a5c00215 	stw	r23,8(r20)
80207354:	b83f8726 	beq	r23,zero,80207174 <__reset+0xfa1e7174>
80207358:	903fe11e 	bne	r18,zero,802072e0 <__reset+0xfa1e72e0>
8020735c:	8f000017 	ldw	fp,0(r17)
80207360:	8c800117 	ldw	r18,4(r17)
80207364:	0011883a 	mov	r8,zero
80207368:	8c400204 	addi	r17,r17,8
8020736c:	003fdb06 	br	802072dc <__reset+0xfa1e72dc>
80207370:	180d883a 	mov	r6,r3
80207374:	e00b883a 	mov	r5,fp
80207378:	da000115 	stw	r8,4(sp)
8020737c:	d8c00015 	stw	r3,0(sp)
80207380:	0207ff40 	call	80207ff4 <memmove>
80207384:	d8c00017 	ldw	r3,0(sp)
80207388:	80800017 	ldw	r2,0(r16)
8020738c:	800b883a 	mov	r5,r16
80207390:	a809883a 	mov	r4,r21
80207394:	10c5883a 	add	r2,r2,r3
80207398:	80800015 	stw	r2,0(r16)
8020739c:	d8c00015 	stw	r3,0(sp)
802073a0:	0208e940 	call	80208e94 <_fflush_r>
802073a4:	d8c00017 	ldw	r3,0(sp)
802073a8:	da000117 	ldw	r8,4(sp)
802073ac:	103fc21e 	bne	r2,zero,802072b8 <__reset+0xfa1e72b8>
802073b0:	182f883a 	mov	r23,r3
802073b4:	9de7c83a 	sub	r19,r19,r23
802073b8:	983fe11e 	bne	r19,zero,80207340 <__reset+0xfa1e7340>
802073bc:	800b883a 	mov	r5,r16
802073c0:	a809883a 	mov	r4,r21
802073c4:	0208e940 	call	80208e94 <_fflush_r>
802073c8:	103fbb1e 	bne	r2,zero,802072b8 <__reset+0xfa1e72b8>
802073cc:	0011883a 	mov	r8,zero
802073d0:	003fdb06 	br	80207340 <__reset+0xfa1e7340>
802073d4:	94c0012e 	bgeu	r18,r19,802073dc <__sfvwrite_r+0x31c>
802073d8:	9027883a 	mov	r19,r18
802073dc:	980d883a 	mov	r6,r19
802073e0:	e00b883a 	mov	r5,fp
802073e4:	0207ff40 	call	80207ff4 <memmove>
802073e8:	80800217 	ldw	r2,8(r16)
802073ec:	80c00017 	ldw	r3,0(r16)
802073f0:	14c5c83a 	sub	r2,r2,r19
802073f4:	1cc7883a 	add	r3,r3,r19
802073f8:	80800215 	stw	r2,8(r16)
802073fc:	80c00015 	stw	r3,0(r16)
80207400:	10004326 	beq	r2,zero,80207510 <__sfvwrite_r+0x450>
80207404:	9805883a 	mov	r2,r19
80207408:	003f8606 	br	80207224 <__reset+0xfa1e7224>
8020740c:	b00d883a 	mov	r6,r22
80207410:	e00b883a 	mov	r5,fp
80207414:	da000115 	stw	r8,4(sp)
80207418:	0207ff40 	call	80207ff4 <memmove>
8020741c:	80800217 	ldw	r2,8(r16)
80207420:	80c00017 	ldw	r3,0(r16)
80207424:	da000117 	ldw	r8,4(sp)
80207428:	1585c83a 	sub	r2,r2,r22
8020742c:	1dad883a 	add	r22,r3,r22
80207430:	80800215 	stw	r2,8(r16)
80207434:	85800015 	stw	r22,0(r16)
80207438:	003fbf06 	br	80207338 <__reset+0xfa1e7338>
8020743c:	81000017 	ldw	r4,0(r16)
80207440:	9027883a 	mov	r19,r18
80207444:	902f883a 	mov	r23,r18
80207448:	003f6c06 	br	802071fc <__reset+0xfa1e71fc>
8020744c:	900d883a 	mov	r6,r18
80207450:	01400284 	movi	r5,10
80207454:	e009883a 	mov	r4,fp
80207458:	0207f100 	call	80207f10 <memchr>
8020745c:	10003e26 	beq	r2,zero,80207558 <__sfvwrite_r+0x498>
80207460:	10800044 	addi	r2,r2,1
80207464:	1727c83a 	sub	r19,r2,fp
80207468:	02000044 	movi	r8,1
8020746c:	003f9d06 	br	802072e4 <__reset+0xfa1e72e4>
80207470:	80800517 	ldw	r2,20(r16)
80207474:	81400417 	ldw	r5,16(r16)
80207478:	81c00017 	ldw	r7,0(r16)
8020747c:	10a7883a 	add	r19,r2,r2
80207480:	9885883a 	add	r2,r19,r2
80207484:	1026d7fa 	srli	r19,r2,31
80207488:	396dc83a 	sub	r22,r7,r5
8020748c:	b1000044 	addi	r4,r22,1
80207490:	9885883a 	add	r2,r19,r2
80207494:	1027d07a 	srai	r19,r2,1
80207498:	2485883a 	add	r2,r4,r18
8020749c:	980d883a 	mov	r6,r19
802074a0:	9880022e 	bgeu	r19,r2,802074ac <__sfvwrite_r+0x3ec>
802074a4:	1027883a 	mov	r19,r2
802074a8:	100d883a 	mov	r6,r2
802074ac:	18c1000c 	andi	r3,r3,1024
802074b0:	18001c26 	beq	r3,zero,80207524 <__sfvwrite_r+0x464>
802074b4:	300b883a 	mov	r5,r6
802074b8:	a809883a 	mov	r4,r21
802074bc:	02077040 	call	80207704 <_malloc_r>
802074c0:	102f883a 	mov	r23,r2
802074c4:	10002926 	beq	r2,zero,8020756c <__sfvwrite_r+0x4ac>
802074c8:	81400417 	ldw	r5,16(r16)
802074cc:	b00d883a 	mov	r6,r22
802074d0:	1009883a 	mov	r4,r2
802074d4:	0206a6c0 	call	80206a6c <memcpy>
802074d8:	8080030b 	ldhu	r2,12(r16)
802074dc:	00fedfc4 	movi	r3,-1153
802074e0:	10c4703a 	and	r2,r2,r3
802074e4:	10802014 	ori	r2,r2,128
802074e8:	8080030d 	sth	r2,12(r16)
802074ec:	bd89883a 	add	r4,r23,r22
802074f0:	9d8fc83a 	sub	r7,r19,r22
802074f4:	85c00415 	stw	r23,16(r16)
802074f8:	84c00515 	stw	r19,20(r16)
802074fc:	81000015 	stw	r4,0(r16)
80207500:	9027883a 	mov	r19,r18
80207504:	81c00215 	stw	r7,8(r16)
80207508:	902f883a 	mov	r23,r18
8020750c:	003f3b06 	br	802071fc <__reset+0xfa1e71fc>
80207510:	800b883a 	mov	r5,r16
80207514:	a809883a 	mov	r4,r21
80207518:	0208e940 	call	80208e94 <_fflush_r>
8020751c:	103fb926 	beq	r2,zero,80207404 <__reset+0xfa1e7404>
80207520:	003f6506 	br	802072b8 <__reset+0xfa1e72b8>
80207524:	a809883a 	mov	r4,r21
80207528:	02082780 	call	80208278 <_realloc_r>
8020752c:	102f883a 	mov	r23,r2
80207530:	103fee1e 	bne	r2,zero,802074ec <__reset+0xfa1e74ec>
80207534:	81400417 	ldw	r5,16(r16)
80207538:	a809883a 	mov	r4,r21
8020753c:	02090440 	call	80209044 <_free_r>
80207540:	8080030b 	ldhu	r2,12(r16)
80207544:	00ffdfc4 	movi	r3,-129
80207548:	1884703a 	and	r2,r3,r2
8020754c:	00c00304 	movi	r3,12
80207550:	a8c00015 	stw	r3,0(r21)
80207554:	003f5906 	br	802072bc <__reset+0xfa1e72bc>
80207558:	94c00044 	addi	r19,r18,1
8020755c:	02000044 	movi	r8,1
80207560:	003f6006 	br	802072e4 <__reset+0xfa1e72e4>
80207564:	00bfffc4 	movi	r2,-1
80207568:	003f0306 	br	80207178 <__reset+0xfa1e7178>
8020756c:	00800304 	movi	r2,12
80207570:	a8800015 	stw	r2,0(r21)
80207574:	8080030b 	ldhu	r2,12(r16)
80207578:	003f5006 	br	802072bc <__reset+0xfa1e72bc>

8020757c <_fwalk>:
8020757c:	defff704 	addi	sp,sp,-36
80207580:	dd000415 	stw	r20,16(sp)
80207584:	dfc00815 	stw	ra,32(sp)
80207588:	ddc00715 	stw	r23,28(sp)
8020758c:	dd800615 	stw	r22,24(sp)
80207590:	dd400515 	stw	r21,20(sp)
80207594:	dcc00315 	stw	r19,12(sp)
80207598:	dc800215 	stw	r18,8(sp)
8020759c:	dc400115 	stw	r17,4(sp)
802075a0:	dc000015 	stw	r16,0(sp)
802075a4:	2500b804 	addi	r20,r4,736
802075a8:	a0002326 	beq	r20,zero,80207638 <_fwalk+0xbc>
802075ac:	282b883a 	mov	r21,r5
802075b0:	002f883a 	mov	r23,zero
802075b4:	05800044 	movi	r22,1
802075b8:	04ffffc4 	movi	r19,-1
802075bc:	a4400117 	ldw	r17,4(r20)
802075c0:	a4800217 	ldw	r18,8(r20)
802075c4:	8c7fffc4 	addi	r17,r17,-1
802075c8:	88000d16 	blt	r17,zero,80207600 <_fwalk+0x84>
802075cc:	94000304 	addi	r16,r18,12
802075d0:	94800384 	addi	r18,r18,14
802075d4:	8080000b 	ldhu	r2,0(r16)
802075d8:	8c7fffc4 	addi	r17,r17,-1
802075dc:	813ffd04 	addi	r4,r16,-12
802075e0:	b080042e 	bgeu	r22,r2,802075f4 <_fwalk+0x78>
802075e4:	9080000f 	ldh	r2,0(r18)
802075e8:	14c00226 	beq	r2,r19,802075f4 <_fwalk+0x78>
802075ec:	a83ee83a 	callr	r21
802075f0:	b8aeb03a 	or	r23,r23,r2
802075f4:	84001a04 	addi	r16,r16,104
802075f8:	94801a04 	addi	r18,r18,104
802075fc:	8cfff51e 	bne	r17,r19,802075d4 <__reset+0xfa1e75d4>
80207600:	a5000017 	ldw	r20,0(r20)
80207604:	a03fed1e 	bne	r20,zero,802075bc <__reset+0xfa1e75bc>
80207608:	b805883a 	mov	r2,r23
8020760c:	dfc00817 	ldw	ra,32(sp)
80207610:	ddc00717 	ldw	r23,28(sp)
80207614:	dd800617 	ldw	r22,24(sp)
80207618:	dd400517 	ldw	r21,20(sp)
8020761c:	dd000417 	ldw	r20,16(sp)
80207620:	dcc00317 	ldw	r19,12(sp)
80207624:	dc800217 	ldw	r18,8(sp)
80207628:	dc400117 	ldw	r17,4(sp)
8020762c:	dc000017 	ldw	r16,0(sp)
80207630:	dec00904 	addi	sp,sp,36
80207634:	f800283a 	ret
80207638:	002f883a 	mov	r23,zero
8020763c:	003ff206 	br	80207608 <__reset+0xfa1e7608>

80207640 <_fwalk_reent>:
80207640:	defff704 	addi	sp,sp,-36
80207644:	dd000415 	stw	r20,16(sp)
80207648:	dfc00815 	stw	ra,32(sp)
8020764c:	ddc00715 	stw	r23,28(sp)
80207650:	dd800615 	stw	r22,24(sp)
80207654:	dd400515 	stw	r21,20(sp)
80207658:	dcc00315 	stw	r19,12(sp)
8020765c:	dc800215 	stw	r18,8(sp)
80207660:	dc400115 	stw	r17,4(sp)
80207664:	dc000015 	stw	r16,0(sp)
80207668:	2500b804 	addi	r20,r4,736
8020766c:	a0002326 	beq	r20,zero,802076fc <_fwalk_reent+0xbc>
80207670:	282b883a 	mov	r21,r5
80207674:	2027883a 	mov	r19,r4
80207678:	002f883a 	mov	r23,zero
8020767c:	05800044 	movi	r22,1
80207680:	04bfffc4 	movi	r18,-1
80207684:	a4400117 	ldw	r17,4(r20)
80207688:	a4000217 	ldw	r16,8(r20)
8020768c:	8c7fffc4 	addi	r17,r17,-1
80207690:	88000c16 	blt	r17,zero,802076c4 <_fwalk_reent+0x84>
80207694:	84000304 	addi	r16,r16,12
80207698:	8080000b 	ldhu	r2,0(r16)
8020769c:	8c7fffc4 	addi	r17,r17,-1
802076a0:	817ffd04 	addi	r5,r16,-12
802076a4:	b080052e 	bgeu	r22,r2,802076bc <_fwalk_reent+0x7c>
802076a8:	8080008f 	ldh	r2,2(r16)
802076ac:	9809883a 	mov	r4,r19
802076b0:	14800226 	beq	r2,r18,802076bc <_fwalk_reent+0x7c>
802076b4:	a83ee83a 	callr	r21
802076b8:	b8aeb03a 	or	r23,r23,r2
802076bc:	84001a04 	addi	r16,r16,104
802076c0:	8cbff51e 	bne	r17,r18,80207698 <__reset+0xfa1e7698>
802076c4:	a5000017 	ldw	r20,0(r20)
802076c8:	a03fee1e 	bne	r20,zero,80207684 <__reset+0xfa1e7684>
802076cc:	b805883a 	mov	r2,r23
802076d0:	dfc00817 	ldw	ra,32(sp)
802076d4:	ddc00717 	ldw	r23,28(sp)
802076d8:	dd800617 	ldw	r22,24(sp)
802076dc:	dd400517 	ldw	r21,20(sp)
802076e0:	dd000417 	ldw	r20,16(sp)
802076e4:	dcc00317 	ldw	r19,12(sp)
802076e8:	dc800217 	ldw	r18,8(sp)
802076ec:	dc400117 	ldw	r17,4(sp)
802076f0:	dc000017 	ldw	r16,0(sp)
802076f4:	dec00904 	addi	sp,sp,36
802076f8:	f800283a 	ret
802076fc:	002f883a 	mov	r23,zero
80207700:	003ff206 	br	802076cc <__reset+0xfa1e76cc>

80207704 <_malloc_r>:
80207704:	defff504 	addi	sp,sp,-44
80207708:	dc800315 	stw	r18,12(sp)
8020770c:	dfc00a15 	stw	ra,40(sp)
80207710:	df000915 	stw	fp,36(sp)
80207714:	ddc00815 	stw	r23,32(sp)
80207718:	dd800715 	stw	r22,28(sp)
8020771c:	dd400615 	stw	r21,24(sp)
80207720:	dd000515 	stw	r20,20(sp)
80207724:	dcc00415 	stw	r19,16(sp)
80207728:	dc400215 	stw	r17,8(sp)
8020772c:	dc000115 	stw	r16,4(sp)
80207730:	288002c4 	addi	r2,r5,11
80207734:	00c00584 	movi	r3,22
80207738:	2025883a 	mov	r18,r4
8020773c:	18807f2e 	bgeu	r3,r2,8020793c <_malloc_r+0x238>
80207740:	047ffe04 	movi	r17,-8
80207744:	1462703a 	and	r17,r2,r17
80207748:	8800a316 	blt	r17,zero,802079d8 <_malloc_r+0x2d4>
8020774c:	8940a236 	bltu	r17,r5,802079d8 <_malloc_r+0x2d4>
80207750:	020ab200 	call	8020ab20 <__malloc_lock>
80207754:	00807dc4 	movi	r2,503
80207758:	1441e92e 	bgeu	r2,r17,80207f00 <_malloc_r+0x7fc>
8020775c:	8804d27a 	srli	r2,r17,9
80207760:	1000a126 	beq	r2,zero,802079e8 <_malloc_r+0x2e4>
80207764:	00c00104 	movi	r3,4
80207768:	18811e36 	bltu	r3,r2,80207be4 <_malloc_r+0x4e0>
8020776c:	8804d1ba 	srli	r2,r17,6
80207770:	12000e44 	addi	r8,r2,57
80207774:	11c00e04 	addi	r7,r2,56
80207778:	4209883a 	add	r4,r8,r8
8020777c:	04e00874 	movhi	r19,32801
80207780:	2109883a 	add	r4,r4,r4
80207784:	9cc50b04 	addi	r19,r19,5164
80207788:	2109883a 	add	r4,r4,r4
8020778c:	9909883a 	add	r4,r19,r4
80207790:	24000117 	ldw	r16,4(r4)
80207794:	213ffe04 	addi	r4,r4,-8
80207798:	24009726 	beq	r4,r16,802079f8 <_malloc_r+0x2f4>
8020779c:	80800117 	ldw	r2,4(r16)
802077a0:	01bfff04 	movi	r6,-4
802077a4:	014003c4 	movi	r5,15
802077a8:	1184703a 	and	r2,r2,r6
802077ac:	1447c83a 	sub	r3,r2,r17
802077b0:	28c00716 	blt	r5,r3,802077d0 <_malloc_r+0xcc>
802077b4:	1800920e 	bge	r3,zero,80207a00 <_malloc_r+0x2fc>
802077b8:	84000317 	ldw	r16,12(r16)
802077bc:	24008e26 	beq	r4,r16,802079f8 <_malloc_r+0x2f4>
802077c0:	80800117 	ldw	r2,4(r16)
802077c4:	1184703a 	and	r2,r2,r6
802077c8:	1447c83a 	sub	r3,r2,r17
802077cc:	28fff90e 	bge	r5,r3,802077b4 <__reset+0xfa1e77b4>
802077d0:	3809883a 	mov	r4,r7
802077d4:	01a00874 	movhi	r6,32801
802077d8:	9c000417 	ldw	r16,16(r19)
802077dc:	31850b04 	addi	r6,r6,5164
802077e0:	32000204 	addi	r8,r6,8
802077e4:	82013426 	beq	r16,r8,80207cb8 <_malloc_r+0x5b4>
802077e8:	80c00117 	ldw	r3,4(r16)
802077ec:	00bfff04 	movi	r2,-4
802077f0:	188e703a 	and	r7,r3,r2
802077f4:	3c45c83a 	sub	r2,r7,r17
802077f8:	00c003c4 	movi	r3,15
802077fc:	18811f16 	blt	r3,r2,80207c7c <_malloc_r+0x578>
80207800:	32000515 	stw	r8,20(r6)
80207804:	32000415 	stw	r8,16(r6)
80207808:	10007f0e 	bge	r2,zero,80207a08 <_malloc_r+0x304>
8020780c:	00807fc4 	movi	r2,511
80207810:	11c0fd36 	bltu	r2,r7,80207c08 <_malloc_r+0x504>
80207814:	3806d0fa 	srli	r3,r7,3
80207818:	01c00044 	movi	r7,1
8020781c:	30800117 	ldw	r2,4(r6)
80207820:	19400044 	addi	r5,r3,1
80207824:	294b883a 	add	r5,r5,r5
80207828:	1807d0ba 	srai	r3,r3,2
8020782c:	294b883a 	add	r5,r5,r5
80207830:	294b883a 	add	r5,r5,r5
80207834:	298b883a 	add	r5,r5,r6
80207838:	38c6983a 	sll	r3,r7,r3
8020783c:	29c00017 	ldw	r7,0(r5)
80207840:	2a7ffe04 	addi	r9,r5,-8
80207844:	1886b03a 	or	r3,r3,r2
80207848:	82400315 	stw	r9,12(r16)
8020784c:	81c00215 	stw	r7,8(r16)
80207850:	30c00115 	stw	r3,4(r6)
80207854:	2c000015 	stw	r16,0(r5)
80207858:	3c000315 	stw	r16,12(r7)
8020785c:	2005d0ba 	srai	r2,r4,2
80207860:	01400044 	movi	r5,1
80207864:	288a983a 	sll	r5,r5,r2
80207868:	19406f36 	bltu	r3,r5,80207a28 <_malloc_r+0x324>
8020786c:	28c4703a 	and	r2,r5,r3
80207870:	10000a1e 	bne	r2,zero,8020789c <_malloc_r+0x198>
80207874:	00bfff04 	movi	r2,-4
80207878:	294b883a 	add	r5,r5,r5
8020787c:	2088703a 	and	r4,r4,r2
80207880:	28c4703a 	and	r2,r5,r3
80207884:	21000104 	addi	r4,r4,4
80207888:	1000041e 	bne	r2,zero,8020789c <_malloc_r+0x198>
8020788c:	294b883a 	add	r5,r5,r5
80207890:	28c4703a 	and	r2,r5,r3
80207894:	21000104 	addi	r4,r4,4
80207898:	103ffc26 	beq	r2,zero,8020788c <__reset+0xfa1e788c>
8020789c:	02bfff04 	movi	r10,-4
802078a0:	024003c4 	movi	r9,15
802078a4:	21800044 	addi	r6,r4,1
802078a8:	318d883a 	add	r6,r6,r6
802078ac:	318d883a 	add	r6,r6,r6
802078b0:	318d883a 	add	r6,r6,r6
802078b4:	998d883a 	add	r6,r19,r6
802078b8:	333ffe04 	addi	r12,r6,-8
802078bc:	2017883a 	mov	r11,r4
802078c0:	31800104 	addi	r6,r6,4
802078c4:	34000017 	ldw	r16,0(r6)
802078c8:	31fffd04 	addi	r7,r6,-12
802078cc:	81c0041e 	bne	r16,r7,802078e0 <_malloc_r+0x1dc>
802078d0:	0000fb06 	br	80207cc0 <_malloc_r+0x5bc>
802078d4:	1801030e 	bge	r3,zero,80207ce4 <_malloc_r+0x5e0>
802078d8:	84000317 	ldw	r16,12(r16)
802078dc:	81c0f826 	beq	r16,r7,80207cc0 <_malloc_r+0x5bc>
802078e0:	80800117 	ldw	r2,4(r16)
802078e4:	1284703a 	and	r2,r2,r10
802078e8:	1447c83a 	sub	r3,r2,r17
802078ec:	48fff90e 	bge	r9,r3,802078d4 <__reset+0xfa1e78d4>
802078f0:	80800317 	ldw	r2,12(r16)
802078f4:	81000217 	ldw	r4,8(r16)
802078f8:	89400054 	ori	r5,r17,1
802078fc:	81400115 	stw	r5,4(r16)
80207900:	20800315 	stw	r2,12(r4)
80207904:	11000215 	stw	r4,8(r2)
80207908:	8463883a 	add	r17,r16,r17
8020790c:	9c400515 	stw	r17,20(r19)
80207910:	9c400415 	stw	r17,16(r19)
80207914:	18800054 	ori	r2,r3,1
80207918:	88800115 	stw	r2,4(r17)
8020791c:	8a000315 	stw	r8,12(r17)
80207920:	8a000215 	stw	r8,8(r17)
80207924:	88e3883a 	add	r17,r17,r3
80207928:	88c00015 	stw	r3,0(r17)
8020792c:	9009883a 	mov	r4,r18
80207930:	020ab440 	call	8020ab44 <__malloc_unlock>
80207934:	80800204 	addi	r2,r16,8
80207938:	00001b06 	br	802079a8 <_malloc_r+0x2a4>
8020793c:	04400404 	movi	r17,16
80207940:	89402536 	bltu	r17,r5,802079d8 <_malloc_r+0x2d4>
80207944:	020ab200 	call	8020ab20 <__malloc_lock>
80207948:	00800184 	movi	r2,6
8020794c:	01000084 	movi	r4,2
80207950:	04e00874 	movhi	r19,32801
80207954:	1085883a 	add	r2,r2,r2
80207958:	9cc50b04 	addi	r19,r19,5164
8020795c:	1085883a 	add	r2,r2,r2
80207960:	9885883a 	add	r2,r19,r2
80207964:	14000117 	ldw	r16,4(r2)
80207968:	10fffe04 	addi	r3,r2,-8
8020796c:	80c0d926 	beq	r16,r3,80207cd4 <_malloc_r+0x5d0>
80207970:	80c00117 	ldw	r3,4(r16)
80207974:	81000317 	ldw	r4,12(r16)
80207978:	00bfff04 	movi	r2,-4
8020797c:	1884703a 	and	r2,r3,r2
80207980:	81400217 	ldw	r5,8(r16)
80207984:	8085883a 	add	r2,r16,r2
80207988:	10c00117 	ldw	r3,4(r2)
8020798c:	29000315 	stw	r4,12(r5)
80207990:	21400215 	stw	r5,8(r4)
80207994:	18c00054 	ori	r3,r3,1
80207998:	10c00115 	stw	r3,4(r2)
8020799c:	9009883a 	mov	r4,r18
802079a0:	020ab440 	call	8020ab44 <__malloc_unlock>
802079a4:	80800204 	addi	r2,r16,8
802079a8:	dfc00a17 	ldw	ra,40(sp)
802079ac:	df000917 	ldw	fp,36(sp)
802079b0:	ddc00817 	ldw	r23,32(sp)
802079b4:	dd800717 	ldw	r22,28(sp)
802079b8:	dd400617 	ldw	r21,24(sp)
802079bc:	dd000517 	ldw	r20,20(sp)
802079c0:	dcc00417 	ldw	r19,16(sp)
802079c4:	dc800317 	ldw	r18,12(sp)
802079c8:	dc400217 	ldw	r17,8(sp)
802079cc:	dc000117 	ldw	r16,4(sp)
802079d0:	dec00b04 	addi	sp,sp,44
802079d4:	f800283a 	ret
802079d8:	00800304 	movi	r2,12
802079dc:	90800015 	stw	r2,0(r18)
802079e0:	0005883a 	mov	r2,zero
802079e4:	003ff006 	br	802079a8 <__reset+0xfa1e79a8>
802079e8:	01002004 	movi	r4,128
802079ec:	02001004 	movi	r8,64
802079f0:	01c00fc4 	movi	r7,63
802079f4:	003f6106 	br	8020777c <__reset+0xfa1e777c>
802079f8:	4009883a 	mov	r4,r8
802079fc:	003f7506 	br	802077d4 <__reset+0xfa1e77d4>
80207a00:	81000317 	ldw	r4,12(r16)
80207a04:	003fde06 	br	80207980 <__reset+0xfa1e7980>
80207a08:	81c5883a 	add	r2,r16,r7
80207a0c:	11400117 	ldw	r5,4(r2)
80207a10:	9009883a 	mov	r4,r18
80207a14:	29400054 	ori	r5,r5,1
80207a18:	11400115 	stw	r5,4(r2)
80207a1c:	020ab440 	call	8020ab44 <__malloc_unlock>
80207a20:	80800204 	addi	r2,r16,8
80207a24:	003fe006 	br	802079a8 <__reset+0xfa1e79a8>
80207a28:	9c000217 	ldw	r16,8(r19)
80207a2c:	00bfff04 	movi	r2,-4
80207a30:	85800117 	ldw	r22,4(r16)
80207a34:	b0ac703a 	and	r22,r22,r2
80207a38:	b4400336 	bltu	r22,r17,80207a48 <_malloc_r+0x344>
80207a3c:	b445c83a 	sub	r2,r22,r17
80207a40:	00c003c4 	movi	r3,15
80207a44:	18805d16 	blt	r3,r2,80207bbc <_malloc_r+0x4b8>
80207a48:	05e00874 	movhi	r23,32801
80207a4c:	00a00874 	movhi	r2,32801
80207a50:	108b5f04 	addi	r2,r2,11644
80207a54:	bdcb3e04 	addi	r23,r23,11512
80207a58:	15400017 	ldw	r21,0(r2)
80207a5c:	b8c00017 	ldw	r3,0(r23)
80207a60:	00bfffc4 	movi	r2,-1
80207a64:	858d883a 	add	r6,r16,r22
80207a68:	8d6b883a 	add	r21,r17,r21
80207a6c:	1880ea26 	beq	r3,r2,80207e18 <_malloc_r+0x714>
80207a70:	ad4403c4 	addi	r21,r21,4111
80207a74:	00bc0004 	movi	r2,-4096
80207a78:	a8aa703a 	and	r21,r21,r2
80207a7c:	a80b883a 	mov	r5,r21
80207a80:	9009883a 	mov	r4,r18
80207a84:	d9800015 	stw	r6,0(sp)
80207a88:	02087dc0 	call	802087dc <_sbrk_r>
80207a8c:	1029883a 	mov	r20,r2
80207a90:	00bfffc4 	movi	r2,-1
80207a94:	d9800017 	ldw	r6,0(sp)
80207a98:	a080e826 	beq	r20,r2,80207e3c <_malloc_r+0x738>
80207a9c:	a180a636 	bltu	r20,r6,80207d38 <_malloc_r+0x634>
80207aa0:	07200874 	movhi	fp,32801
80207aa4:	e70b6c04 	addi	fp,fp,11696
80207aa8:	e0800017 	ldw	r2,0(fp)
80207aac:	a887883a 	add	r3,r21,r2
80207ab0:	e0c00015 	stw	r3,0(fp)
80207ab4:	3500e626 	beq	r6,r20,80207e50 <_malloc_r+0x74c>
80207ab8:	b9000017 	ldw	r4,0(r23)
80207abc:	00bfffc4 	movi	r2,-1
80207ac0:	2080ee26 	beq	r4,r2,80207e7c <_malloc_r+0x778>
80207ac4:	a185c83a 	sub	r2,r20,r6
80207ac8:	10c5883a 	add	r2,r2,r3
80207acc:	e0800015 	stw	r2,0(fp)
80207ad0:	a0c001cc 	andi	r3,r20,7
80207ad4:	1800bc26 	beq	r3,zero,80207dc8 <_malloc_r+0x6c4>
80207ad8:	a0e9c83a 	sub	r20,r20,r3
80207adc:	00840204 	movi	r2,4104
80207ae0:	a5000204 	addi	r20,r20,8
80207ae4:	10c7c83a 	sub	r3,r2,r3
80207ae8:	a545883a 	add	r2,r20,r21
80207aec:	1083ffcc 	andi	r2,r2,4095
80207af0:	18abc83a 	sub	r21,r3,r2
80207af4:	a80b883a 	mov	r5,r21
80207af8:	9009883a 	mov	r4,r18
80207afc:	02087dc0 	call	802087dc <_sbrk_r>
80207b00:	00ffffc4 	movi	r3,-1
80207b04:	10c0e126 	beq	r2,r3,80207e8c <_malloc_r+0x788>
80207b08:	1505c83a 	sub	r2,r2,r20
80207b0c:	1545883a 	add	r2,r2,r21
80207b10:	10800054 	ori	r2,r2,1
80207b14:	e0c00017 	ldw	r3,0(fp)
80207b18:	9d000215 	stw	r20,8(r19)
80207b1c:	a0800115 	stw	r2,4(r20)
80207b20:	a8c7883a 	add	r3,r21,r3
80207b24:	e0c00015 	stw	r3,0(fp)
80207b28:	84c00e26 	beq	r16,r19,80207b64 <_malloc_r+0x460>
80207b2c:	018003c4 	movi	r6,15
80207b30:	3580a72e 	bgeu	r6,r22,80207dd0 <_malloc_r+0x6cc>
80207b34:	81400117 	ldw	r5,4(r16)
80207b38:	013ffe04 	movi	r4,-8
80207b3c:	b0bffd04 	addi	r2,r22,-12
80207b40:	1104703a 	and	r2,r2,r4
80207b44:	2900004c 	andi	r4,r5,1
80207b48:	2088b03a 	or	r4,r4,r2
80207b4c:	81000115 	stw	r4,4(r16)
80207b50:	01400144 	movi	r5,5
80207b54:	8089883a 	add	r4,r16,r2
80207b58:	21400115 	stw	r5,4(r4)
80207b5c:	21400215 	stw	r5,8(r4)
80207b60:	3080cd36 	bltu	r6,r2,80207e98 <_malloc_r+0x794>
80207b64:	00a00874 	movhi	r2,32801
80207b68:	108b5e04 	addi	r2,r2,11640
80207b6c:	11000017 	ldw	r4,0(r2)
80207b70:	20c0012e 	bgeu	r4,r3,80207b78 <_malloc_r+0x474>
80207b74:	10c00015 	stw	r3,0(r2)
80207b78:	00a00874 	movhi	r2,32801
80207b7c:	108b5d04 	addi	r2,r2,11636
80207b80:	11000017 	ldw	r4,0(r2)
80207b84:	9c000217 	ldw	r16,8(r19)
80207b88:	20c0012e 	bgeu	r4,r3,80207b90 <_malloc_r+0x48c>
80207b8c:	10c00015 	stw	r3,0(r2)
80207b90:	80c00117 	ldw	r3,4(r16)
80207b94:	00bfff04 	movi	r2,-4
80207b98:	1886703a 	and	r3,r3,r2
80207b9c:	1c45c83a 	sub	r2,r3,r17
80207ba0:	1c400236 	bltu	r3,r17,80207bac <_malloc_r+0x4a8>
80207ba4:	00c003c4 	movi	r3,15
80207ba8:	18800416 	blt	r3,r2,80207bbc <_malloc_r+0x4b8>
80207bac:	9009883a 	mov	r4,r18
80207bb0:	020ab440 	call	8020ab44 <__malloc_unlock>
80207bb4:	0005883a 	mov	r2,zero
80207bb8:	003f7b06 	br	802079a8 <__reset+0xfa1e79a8>
80207bbc:	88c00054 	ori	r3,r17,1
80207bc0:	80c00115 	stw	r3,4(r16)
80207bc4:	8463883a 	add	r17,r16,r17
80207bc8:	10800054 	ori	r2,r2,1
80207bcc:	9c400215 	stw	r17,8(r19)
80207bd0:	88800115 	stw	r2,4(r17)
80207bd4:	9009883a 	mov	r4,r18
80207bd8:	020ab440 	call	8020ab44 <__malloc_unlock>
80207bdc:	80800204 	addi	r2,r16,8
80207be0:	003f7106 	br	802079a8 <__reset+0xfa1e79a8>
80207be4:	00c00504 	movi	r3,20
80207be8:	18804a2e 	bgeu	r3,r2,80207d14 <_malloc_r+0x610>
80207bec:	00c01504 	movi	r3,84
80207bf0:	18806e36 	bltu	r3,r2,80207dac <_malloc_r+0x6a8>
80207bf4:	8804d33a 	srli	r2,r17,12
80207bf8:	12001bc4 	addi	r8,r2,111
80207bfc:	11c01b84 	addi	r7,r2,110
80207c00:	4209883a 	add	r4,r8,r8
80207c04:	003edd06 	br	8020777c <__reset+0xfa1e777c>
80207c08:	3804d27a 	srli	r2,r7,9
80207c0c:	00c00104 	movi	r3,4
80207c10:	1880442e 	bgeu	r3,r2,80207d24 <_malloc_r+0x620>
80207c14:	00c00504 	movi	r3,20
80207c18:	18808136 	bltu	r3,r2,80207e20 <_malloc_r+0x71c>
80207c1c:	11401704 	addi	r5,r2,92
80207c20:	10c016c4 	addi	r3,r2,91
80207c24:	294b883a 	add	r5,r5,r5
80207c28:	294b883a 	add	r5,r5,r5
80207c2c:	294b883a 	add	r5,r5,r5
80207c30:	994b883a 	add	r5,r19,r5
80207c34:	28800017 	ldw	r2,0(r5)
80207c38:	01a00874 	movhi	r6,32801
80207c3c:	297ffe04 	addi	r5,r5,-8
80207c40:	31850b04 	addi	r6,r6,5164
80207c44:	28806526 	beq	r5,r2,80207ddc <_malloc_r+0x6d8>
80207c48:	01bfff04 	movi	r6,-4
80207c4c:	10c00117 	ldw	r3,4(r2)
80207c50:	1986703a 	and	r3,r3,r6
80207c54:	38c0022e 	bgeu	r7,r3,80207c60 <_malloc_r+0x55c>
80207c58:	10800217 	ldw	r2,8(r2)
80207c5c:	28bffb1e 	bne	r5,r2,80207c4c <__reset+0xfa1e7c4c>
80207c60:	11400317 	ldw	r5,12(r2)
80207c64:	98c00117 	ldw	r3,4(r19)
80207c68:	81400315 	stw	r5,12(r16)
80207c6c:	80800215 	stw	r2,8(r16)
80207c70:	2c000215 	stw	r16,8(r5)
80207c74:	14000315 	stw	r16,12(r2)
80207c78:	003ef806 	br	8020785c <__reset+0xfa1e785c>
80207c7c:	88c00054 	ori	r3,r17,1
80207c80:	80c00115 	stw	r3,4(r16)
80207c84:	8463883a 	add	r17,r16,r17
80207c88:	34400515 	stw	r17,20(r6)
80207c8c:	34400415 	stw	r17,16(r6)
80207c90:	10c00054 	ori	r3,r2,1
80207c94:	8a000315 	stw	r8,12(r17)
80207c98:	8a000215 	stw	r8,8(r17)
80207c9c:	88c00115 	stw	r3,4(r17)
80207ca0:	88a3883a 	add	r17,r17,r2
80207ca4:	88800015 	stw	r2,0(r17)
80207ca8:	9009883a 	mov	r4,r18
80207cac:	020ab440 	call	8020ab44 <__malloc_unlock>
80207cb0:	80800204 	addi	r2,r16,8
80207cb4:	003f3c06 	br	802079a8 <__reset+0xfa1e79a8>
80207cb8:	30c00117 	ldw	r3,4(r6)
80207cbc:	003ee706 	br	8020785c <__reset+0xfa1e785c>
80207cc0:	5ac00044 	addi	r11,r11,1
80207cc4:	588000cc 	andi	r2,r11,3
80207cc8:	31800204 	addi	r6,r6,8
80207ccc:	103efd1e 	bne	r2,zero,802078c4 <__reset+0xfa1e78c4>
80207cd0:	00002406 	br	80207d64 <_malloc_r+0x660>
80207cd4:	14000317 	ldw	r16,12(r2)
80207cd8:	143f251e 	bne	r2,r16,80207970 <__reset+0xfa1e7970>
80207cdc:	21000084 	addi	r4,r4,2
80207ce0:	003ebc06 	br	802077d4 <__reset+0xfa1e77d4>
80207ce4:	8085883a 	add	r2,r16,r2
80207ce8:	10c00117 	ldw	r3,4(r2)
80207cec:	81000317 	ldw	r4,12(r16)
80207cf0:	81400217 	ldw	r5,8(r16)
80207cf4:	18c00054 	ori	r3,r3,1
80207cf8:	10c00115 	stw	r3,4(r2)
80207cfc:	29000315 	stw	r4,12(r5)
80207d00:	21400215 	stw	r5,8(r4)
80207d04:	9009883a 	mov	r4,r18
80207d08:	020ab440 	call	8020ab44 <__malloc_unlock>
80207d0c:	80800204 	addi	r2,r16,8
80207d10:	003f2506 	br	802079a8 <__reset+0xfa1e79a8>
80207d14:	12001704 	addi	r8,r2,92
80207d18:	11c016c4 	addi	r7,r2,91
80207d1c:	4209883a 	add	r4,r8,r8
80207d20:	003e9606 	br	8020777c <__reset+0xfa1e777c>
80207d24:	3804d1ba 	srli	r2,r7,6
80207d28:	11400e44 	addi	r5,r2,57
80207d2c:	10c00e04 	addi	r3,r2,56
80207d30:	294b883a 	add	r5,r5,r5
80207d34:	003fbc06 	br	80207c28 <__reset+0xfa1e7c28>
80207d38:	84ff5926 	beq	r16,r19,80207aa0 <__reset+0xfa1e7aa0>
80207d3c:	00a00874 	movhi	r2,32801
80207d40:	10850b04 	addi	r2,r2,5164
80207d44:	14000217 	ldw	r16,8(r2)
80207d48:	00bfff04 	movi	r2,-4
80207d4c:	80c00117 	ldw	r3,4(r16)
80207d50:	1886703a 	and	r3,r3,r2
80207d54:	003f9106 	br	80207b9c <__reset+0xfa1e7b9c>
80207d58:	60800217 	ldw	r2,8(r12)
80207d5c:	213fffc4 	addi	r4,r4,-1
80207d60:	1300651e 	bne	r2,r12,80207ef8 <_malloc_r+0x7f4>
80207d64:	208000cc 	andi	r2,r4,3
80207d68:	633ffe04 	addi	r12,r12,-8
80207d6c:	103ffa1e 	bne	r2,zero,80207d58 <__reset+0xfa1e7d58>
80207d70:	98800117 	ldw	r2,4(r19)
80207d74:	0146303a 	nor	r3,zero,r5
80207d78:	1884703a 	and	r2,r3,r2
80207d7c:	98800115 	stw	r2,4(r19)
80207d80:	294b883a 	add	r5,r5,r5
80207d84:	117f2836 	bltu	r2,r5,80207a28 <__reset+0xfa1e7a28>
80207d88:	283f2726 	beq	r5,zero,80207a28 <__reset+0xfa1e7a28>
80207d8c:	2886703a 	and	r3,r5,r2
80207d90:	5809883a 	mov	r4,r11
80207d94:	183ec31e 	bne	r3,zero,802078a4 <__reset+0xfa1e78a4>
80207d98:	294b883a 	add	r5,r5,r5
80207d9c:	2886703a 	and	r3,r5,r2
80207da0:	21000104 	addi	r4,r4,4
80207da4:	183ffc26 	beq	r3,zero,80207d98 <__reset+0xfa1e7d98>
80207da8:	003ebe06 	br	802078a4 <__reset+0xfa1e78a4>
80207dac:	00c05504 	movi	r3,340
80207db0:	18801236 	bltu	r3,r2,80207dfc <_malloc_r+0x6f8>
80207db4:	8804d3fa 	srli	r2,r17,15
80207db8:	12001e04 	addi	r8,r2,120
80207dbc:	11c01dc4 	addi	r7,r2,119
80207dc0:	4209883a 	add	r4,r8,r8
80207dc4:	003e6d06 	br	8020777c <__reset+0xfa1e777c>
80207dc8:	00c40004 	movi	r3,4096
80207dcc:	003f4606 	br	80207ae8 <__reset+0xfa1e7ae8>
80207dd0:	00800044 	movi	r2,1
80207dd4:	a0800115 	stw	r2,4(r20)
80207dd8:	003f7406 	br	80207bac <__reset+0xfa1e7bac>
80207ddc:	1805d0ba 	srai	r2,r3,2
80207de0:	01c00044 	movi	r7,1
80207de4:	30c00117 	ldw	r3,4(r6)
80207de8:	388e983a 	sll	r7,r7,r2
80207dec:	2805883a 	mov	r2,r5
80207df0:	38c6b03a 	or	r3,r7,r3
80207df4:	30c00115 	stw	r3,4(r6)
80207df8:	003f9b06 	br	80207c68 <__reset+0xfa1e7c68>
80207dfc:	00c15504 	movi	r3,1364
80207e00:	18801a36 	bltu	r3,r2,80207e6c <_malloc_r+0x768>
80207e04:	8804d4ba 	srli	r2,r17,18
80207e08:	12001f44 	addi	r8,r2,125
80207e0c:	11c01f04 	addi	r7,r2,124
80207e10:	4209883a 	add	r4,r8,r8
80207e14:	003e5906 	br	8020777c <__reset+0xfa1e777c>
80207e18:	ad400404 	addi	r21,r21,16
80207e1c:	003f1706 	br	80207a7c <__reset+0xfa1e7a7c>
80207e20:	00c01504 	movi	r3,84
80207e24:	18802336 	bltu	r3,r2,80207eb4 <_malloc_r+0x7b0>
80207e28:	3804d33a 	srli	r2,r7,12
80207e2c:	11401bc4 	addi	r5,r2,111
80207e30:	10c01b84 	addi	r3,r2,110
80207e34:	294b883a 	add	r5,r5,r5
80207e38:	003f7b06 	br	80207c28 <__reset+0xfa1e7c28>
80207e3c:	9c000217 	ldw	r16,8(r19)
80207e40:	00bfff04 	movi	r2,-4
80207e44:	80c00117 	ldw	r3,4(r16)
80207e48:	1886703a 	and	r3,r3,r2
80207e4c:	003f5306 	br	80207b9c <__reset+0xfa1e7b9c>
80207e50:	3083ffcc 	andi	r2,r6,4095
80207e54:	103f181e 	bne	r2,zero,80207ab8 <__reset+0xfa1e7ab8>
80207e58:	99000217 	ldw	r4,8(r19)
80207e5c:	b545883a 	add	r2,r22,r21
80207e60:	10800054 	ori	r2,r2,1
80207e64:	20800115 	stw	r2,4(r4)
80207e68:	003f3e06 	br	80207b64 <__reset+0xfa1e7b64>
80207e6c:	01003f84 	movi	r4,254
80207e70:	02001fc4 	movi	r8,127
80207e74:	01c01f84 	movi	r7,126
80207e78:	003e4006 	br	8020777c <__reset+0xfa1e777c>
80207e7c:	00a00874 	movhi	r2,32801
80207e80:	108b3e04 	addi	r2,r2,11512
80207e84:	15000015 	stw	r20,0(r2)
80207e88:	003f1106 	br	80207ad0 <__reset+0xfa1e7ad0>
80207e8c:	00800044 	movi	r2,1
80207e90:	002b883a 	mov	r21,zero
80207e94:	003f1f06 	br	80207b14 <__reset+0xfa1e7b14>
80207e98:	81400204 	addi	r5,r16,8
80207e9c:	9009883a 	mov	r4,r18
80207ea0:	02090440 	call	80209044 <_free_r>
80207ea4:	00a00874 	movhi	r2,32801
80207ea8:	108b6c04 	addi	r2,r2,11696
80207eac:	10c00017 	ldw	r3,0(r2)
80207eb0:	003f2c06 	br	80207b64 <__reset+0xfa1e7b64>
80207eb4:	00c05504 	movi	r3,340
80207eb8:	18800536 	bltu	r3,r2,80207ed0 <_malloc_r+0x7cc>
80207ebc:	3804d3fa 	srli	r2,r7,15
80207ec0:	11401e04 	addi	r5,r2,120
80207ec4:	10c01dc4 	addi	r3,r2,119
80207ec8:	294b883a 	add	r5,r5,r5
80207ecc:	003f5606 	br	80207c28 <__reset+0xfa1e7c28>
80207ed0:	00c15504 	movi	r3,1364
80207ed4:	18800536 	bltu	r3,r2,80207eec <_malloc_r+0x7e8>
80207ed8:	3804d4ba 	srli	r2,r7,18
80207edc:	11401f44 	addi	r5,r2,125
80207ee0:	10c01f04 	addi	r3,r2,124
80207ee4:	294b883a 	add	r5,r5,r5
80207ee8:	003f4f06 	br	80207c28 <__reset+0xfa1e7c28>
80207eec:	01403f84 	movi	r5,254
80207ef0:	00c01f84 	movi	r3,126
80207ef4:	003f4c06 	br	80207c28 <__reset+0xfa1e7c28>
80207ef8:	98800117 	ldw	r2,4(r19)
80207efc:	003fa006 	br	80207d80 <__reset+0xfa1e7d80>
80207f00:	8808d0fa 	srli	r4,r17,3
80207f04:	20800044 	addi	r2,r4,1
80207f08:	1085883a 	add	r2,r2,r2
80207f0c:	003e9006 	br	80207950 <__reset+0xfa1e7950>

80207f10 <memchr>:
80207f10:	208000cc 	andi	r2,r4,3
80207f14:	280f883a 	mov	r7,r5
80207f18:	10003426 	beq	r2,zero,80207fec <memchr+0xdc>
80207f1c:	30bfffc4 	addi	r2,r6,-1
80207f20:	30001a26 	beq	r6,zero,80207f8c <memchr+0x7c>
80207f24:	20c00003 	ldbu	r3,0(r4)
80207f28:	29803fcc 	andi	r6,r5,255
80207f2c:	30c0051e 	bne	r6,r3,80207f44 <memchr+0x34>
80207f30:	00001806 	br	80207f94 <memchr+0x84>
80207f34:	10001526 	beq	r2,zero,80207f8c <memchr+0x7c>
80207f38:	20c00003 	ldbu	r3,0(r4)
80207f3c:	10bfffc4 	addi	r2,r2,-1
80207f40:	30c01426 	beq	r6,r3,80207f94 <memchr+0x84>
80207f44:	21000044 	addi	r4,r4,1
80207f48:	20c000cc 	andi	r3,r4,3
80207f4c:	183ff91e 	bne	r3,zero,80207f34 <__reset+0xfa1e7f34>
80207f50:	020000c4 	movi	r8,3
80207f54:	40801136 	bltu	r8,r2,80207f9c <memchr+0x8c>
80207f58:	10000c26 	beq	r2,zero,80207f8c <memchr+0x7c>
80207f5c:	20c00003 	ldbu	r3,0(r4)
80207f60:	29403fcc 	andi	r5,r5,255
80207f64:	28c00b26 	beq	r5,r3,80207f94 <memchr+0x84>
80207f68:	20c00044 	addi	r3,r4,1
80207f6c:	39803fcc 	andi	r6,r7,255
80207f70:	2089883a 	add	r4,r4,r2
80207f74:	00000306 	br	80207f84 <memchr+0x74>
80207f78:	18c00044 	addi	r3,r3,1
80207f7c:	197fffc3 	ldbu	r5,-1(r3)
80207f80:	31400526 	beq	r6,r5,80207f98 <memchr+0x88>
80207f84:	1805883a 	mov	r2,r3
80207f88:	20fffb1e 	bne	r4,r3,80207f78 <__reset+0xfa1e7f78>
80207f8c:	0005883a 	mov	r2,zero
80207f90:	f800283a 	ret
80207f94:	2005883a 	mov	r2,r4
80207f98:	f800283a 	ret
80207f9c:	28c03fcc 	andi	r3,r5,255
80207fa0:	1812923a 	slli	r9,r3,8
80207fa4:	02ffbff4 	movhi	r11,65279
80207fa8:	02a02074 	movhi	r10,32897
80207fac:	48d2b03a 	or	r9,r9,r3
80207fb0:	4806943a 	slli	r3,r9,16
80207fb4:	5affbfc4 	addi	r11,r11,-257
80207fb8:	52a02004 	addi	r10,r10,-32640
80207fbc:	48d2b03a 	or	r9,r9,r3
80207fc0:	20c00017 	ldw	r3,0(r4)
80207fc4:	48c6f03a 	xor	r3,r9,r3
80207fc8:	1acd883a 	add	r6,r3,r11
80207fcc:	00c6303a 	nor	r3,zero,r3
80207fd0:	30c6703a 	and	r3,r6,r3
80207fd4:	1a86703a 	and	r3,r3,r10
80207fd8:	183fe01e 	bne	r3,zero,80207f5c <__reset+0xfa1e7f5c>
80207fdc:	10bfff04 	addi	r2,r2,-4
80207fe0:	21000104 	addi	r4,r4,4
80207fe4:	40bff636 	bltu	r8,r2,80207fc0 <__reset+0xfa1e7fc0>
80207fe8:	003fdb06 	br	80207f58 <__reset+0xfa1e7f58>
80207fec:	3005883a 	mov	r2,r6
80207ff0:	003fd706 	br	80207f50 <__reset+0xfa1e7f50>

80207ff4 <memmove>:
80207ff4:	2005883a 	mov	r2,r4
80207ff8:	29000b2e 	bgeu	r5,r4,80208028 <memmove+0x34>
80207ffc:	298f883a 	add	r7,r5,r6
80208000:	21c0092e 	bgeu	r4,r7,80208028 <memmove+0x34>
80208004:	2187883a 	add	r3,r4,r6
80208008:	198bc83a 	sub	r5,r3,r6
8020800c:	30004826 	beq	r6,zero,80208130 <memmove+0x13c>
80208010:	39ffffc4 	addi	r7,r7,-1
80208014:	39000003 	ldbu	r4,0(r7)
80208018:	18ffffc4 	addi	r3,r3,-1
8020801c:	19000005 	stb	r4,0(r3)
80208020:	28fffb1e 	bne	r5,r3,80208010 <__reset+0xfa1e8010>
80208024:	f800283a 	ret
80208028:	00c003c4 	movi	r3,15
8020802c:	1980412e 	bgeu	r3,r6,80208134 <memmove+0x140>
80208030:	2886b03a 	or	r3,r5,r2
80208034:	18c000cc 	andi	r3,r3,3
80208038:	1800401e 	bne	r3,zero,8020813c <memmove+0x148>
8020803c:	33fffc04 	addi	r15,r6,-16
80208040:	781ed13a 	srli	r15,r15,4
80208044:	28c00104 	addi	r3,r5,4
80208048:	13400104 	addi	r13,r2,4
8020804c:	781c913a 	slli	r14,r15,4
80208050:	2b000204 	addi	r12,r5,8
80208054:	12c00204 	addi	r11,r2,8
80208058:	73800504 	addi	r14,r14,20
8020805c:	2a800304 	addi	r10,r5,12
80208060:	12400304 	addi	r9,r2,12
80208064:	2b9d883a 	add	r14,r5,r14
80208068:	2811883a 	mov	r8,r5
8020806c:	100f883a 	mov	r7,r2
80208070:	41000017 	ldw	r4,0(r8)
80208074:	39c00404 	addi	r7,r7,16
80208078:	18c00404 	addi	r3,r3,16
8020807c:	393ffc15 	stw	r4,-16(r7)
80208080:	193ffc17 	ldw	r4,-16(r3)
80208084:	6b400404 	addi	r13,r13,16
80208088:	5ac00404 	addi	r11,r11,16
8020808c:	693ffc15 	stw	r4,-16(r13)
80208090:	61000017 	ldw	r4,0(r12)
80208094:	4a400404 	addi	r9,r9,16
80208098:	42000404 	addi	r8,r8,16
8020809c:	593ffc15 	stw	r4,-16(r11)
802080a0:	51000017 	ldw	r4,0(r10)
802080a4:	63000404 	addi	r12,r12,16
802080a8:	52800404 	addi	r10,r10,16
802080ac:	493ffc15 	stw	r4,-16(r9)
802080b0:	1bbfef1e 	bne	r3,r14,80208070 <__reset+0xfa1e8070>
802080b4:	79000044 	addi	r4,r15,1
802080b8:	2008913a 	slli	r4,r4,4
802080bc:	328003cc 	andi	r10,r6,15
802080c0:	02c000c4 	movi	r11,3
802080c4:	1107883a 	add	r3,r2,r4
802080c8:	290b883a 	add	r5,r5,r4
802080cc:	5a801e2e 	bgeu	r11,r10,80208148 <memmove+0x154>
802080d0:	1813883a 	mov	r9,r3
802080d4:	2811883a 	mov	r8,r5
802080d8:	500f883a 	mov	r7,r10
802080dc:	41000017 	ldw	r4,0(r8)
802080e0:	4a400104 	addi	r9,r9,4
802080e4:	39ffff04 	addi	r7,r7,-4
802080e8:	493fff15 	stw	r4,-4(r9)
802080ec:	42000104 	addi	r8,r8,4
802080f0:	59fffa36 	bltu	r11,r7,802080dc <__reset+0xfa1e80dc>
802080f4:	513fff04 	addi	r4,r10,-4
802080f8:	2008d0ba 	srli	r4,r4,2
802080fc:	318000cc 	andi	r6,r6,3
80208100:	21000044 	addi	r4,r4,1
80208104:	2109883a 	add	r4,r4,r4
80208108:	2109883a 	add	r4,r4,r4
8020810c:	1907883a 	add	r3,r3,r4
80208110:	290b883a 	add	r5,r5,r4
80208114:	30000b26 	beq	r6,zero,80208144 <memmove+0x150>
80208118:	198d883a 	add	r6,r3,r6
8020811c:	29c00003 	ldbu	r7,0(r5)
80208120:	18c00044 	addi	r3,r3,1
80208124:	29400044 	addi	r5,r5,1
80208128:	19ffffc5 	stb	r7,-1(r3)
8020812c:	19bffb1e 	bne	r3,r6,8020811c <__reset+0xfa1e811c>
80208130:	f800283a 	ret
80208134:	1007883a 	mov	r3,r2
80208138:	003ff606 	br	80208114 <__reset+0xfa1e8114>
8020813c:	1007883a 	mov	r3,r2
80208140:	003ff506 	br	80208118 <__reset+0xfa1e8118>
80208144:	f800283a 	ret
80208148:	500d883a 	mov	r6,r10
8020814c:	003ff106 	br	80208114 <__reset+0xfa1e8114>

80208150 <memset>:
80208150:	20c000cc 	andi	r3,r4,3
80208154:	2005883a 	mov	r2,r4
80208158:	18004426 	beq	r3,zero,8020826c <memset+0x11c>
8020815c:	31ffffc4 	addi	r7,r6,-1
80208160:	30004026 	beq	r6,zero,80208264 <memset+0x114>
80208164:	2813883a 	mov	r9,r5
80208168:	200d883a 	mov	r6,r4
8020816c:	2007883a 	mov	r3,r4
80208170:	00000406 	br	80208184 <memset+0x34>
80208174:	3a3fffc4 	addi	r8,r7,-1
80208178:	31800044 	addi	r6,r6,1
8020817c:	38003926 	beq	r7,zero,80208264 <memset+0x114>
80208180:	400f883a 	mov	r7,r8
80208184:	18c00044 	addi	r3,r3,1
80208188:	32400005 	stb	r9,0(r6)
8020818c:	1a0000cc 	andi	r8,r3,3
80208190:	403ff81e 	bne	r8,zero,80208174 <__reset+0xfa1e8174>
80208194:	010000c4 	movi	r4,3
80208198:	21c02d2e 	bgeu	r4,r7,80208250 <memset+0x100>
8020819c:	29003fcc 	andi	r4,r5,255
802081a0:	200c923a 	slli	r6,r4,8
802081a4:	3108b03a 	or	r4,r6,r4
802081a8:	200c943a 	slli	r6,r4,16
802081ac:	218cb03a 	or	r6,r4,r6
802081b0:	010003c4 	movi	r4,15
802081b4:	21c0182e 	bgeu	r4,r7,80208218 <memset+0xc8>
802081b8:	3b3ffc04 	addi	r12,r7,-16
802081bc:	6018d13a 	srli	r12,r12,4
802081c0:	1a000104 	addi	r8,r3,4
802081c4:	1ac00204 	addi	r11,r3,8
802081c8:	6008913a 	slli	r4,r12,4
802081cc:	1a800304 	addi	r10,r3,12
802081d0:	1813883a 	mov	r9,r3
802081d4:	21000504 	addi	r4,r4,20
802081d8:	1909883a 	add	r4,r3,r4
802081dc:	49800015 	stw	r6,0(r9)
802081e0:	41800015 	stw	r6,0(r8)
802081e4:	59800015 	stw	r6,0(r11)
802081e8:	51800015 	stw	r6,0(r10)
802081ec:	42000404 	addi	r8,r8,16
802081f0:	4a400404 	addi	r9,r9,16
802081f4:	5ac00404 	addi	r11,r11,16
802081f8:	52800404 	addi	r10,r10,16
802081fc:	413ff71e 	bne	r8,r4,802081dc <__reset+0xfa1e81dc>
80208200:	63000044 	addi	r12,r12,1
80208204:	6018913a 	slli	r12,r12,4
80208208:	39c003cc 	andi	r7,r7,15
8020820c:	010000c4 	movi	r4,3
80208210:	1b07883a 	add	r3,r3,r12
80208214:	21c00e2e 	bgeu	r4,r7,80208250 <memset+0x100>
80208218:	1813883a 	mov	r9,r3
8020821c:	3811883a 	mov	r8,r7
80208220:	010000c4 	movi	r4,3
80208224:	49800015 	stw	r6,0(r9)
80208228:	423fff04 	addi	r8,r8,-4
8020822c:	4a400104 	addi	r9,r9,4
80208230:	223ffc36 	bltu	r4,r8,80208224 <__reset+0xfa1e8224>
80208234:	393fff04 	addi	r4,r7,-4
80208238:	2008d0ba 	srli	r4,r4,2
8020823c:	39c000cc 	andi	r7,r7,3
80208240:	21000044 	addi	r4,r4,1
80208244:	2109883a 	add	r4,r4,r4
80208248:	2109883a 	add	r4,r4,r4
8020824c:	1907883a 	add	r3,r3,r4
80208250:	38000526 	beq	r7,zero,80208268 <memset+0x118>
80208254:	19cf883a 	add	r7,r3,r7
80208258:	19400005 	stb	r5,0(r3)
8020825c:	18c00044 	addi	r3,r3,1
80208260:	38fffd1e 	bne	r7,r3,80208258 <__reset+0xfa1e8258>
80208264:	f800283a 	ret
80208268:	f800283a 	ret
8020826c:	2007883a 	mov	r3,r4
80208270:	300f883a 	mov	r7,r6
80208274:	003fc706 	br	80208194 <__reset+0xfa1e8194>

80208278 <_realloc_r>:
80208278:	defff604 	addi	sp,sp,-40
8020827c:	dc800215 	stw	r18,8(sp)
80208280:	dfc00915 	stw	ra,36(sp)
80208284:	df000815 	stw	fp,32(sp)
80208288:	ddc00715 	stw	r23,28(sp)
8020828c:	dd800615 	stw	r22,24(sp)
80208290:	dd400515 	stw	r21,20(sp)
80208294:	dd000415 	stw	r20,16(sp)
80208298:	dcc00315 	stw	r19,12(sp)
8020829c:	dc400115 	stw	r17,4(sp)
802082a0:	dc000015 	stw	r16,0(sp)
802082a4:	3025883a 	mov	r18,r6
802082a8:	2800b726 	beq	r5,zero,80208588 <_realloc_r+0x310>
802082ac:	282b883a 	mov	r21,r5
802082b0:	2029883a 	mov	r20,r4
802082b4:	020ab200 	call	8020ab20 <__malloc_lock>
802082b8:	a8bfff17 	ldw	r2,-4(r21)
802082bc:	043fff04 	movi	r16,-4
802082c0:	90c002c4 	addi	r3,r18,11
802082c4:	01000584 	movi	r4,22
802082c8:	acfffe04 	addi	r19,r21,-8
802082cc:	1420703a 	and	r16,r2,r16
802082d0:	20c0332e 	bgeu	r4,r3,802083a0 <_realloc_r+0x128>
802082d4:	047ffe04 	movi	r17,-8
802082d8:	1c62703a 	and	r17,r3,r17
802082dc:	8807883a 	mov	r3,r17
802082e0:	88005816 	blt	r17,zero,80208444 <_realloc_r+0x1cc>
802082e4:	8c805736 	bltu	r17,r18,80208444 <_realloc_r+0x1cc>
802082e8:	80c0300e 	bge	r16,r3,802083ac <_realloc_r+0x134>
802082ec:	07200874 	movhi	fp,32801
802082f0:	e7050b04 	addi	fp,fp,5164
802082f4:	e1c00217 	ldw	r7,8(fp)
802082f8:	9c09883a 	add	r4,r19,r16
802082fc:	22000117 	ldw	r8,4(r4)
80208300:	21c06326 	beq	r4,r7,80208490 <_realloc_r+0x218>
80208304:	017fff84 	movi	r5,-2
80208308:	414a703a 	and	r5,r8,r5
8020830c:	214b883a 	add	r5,r4,r5
80208310:	29800117 	ldw	r6,4(r5)
80208314:	3180004c 	andi	r6,r6,1
80208318:	30003f26 	beq	r6,zero,80208418 <_realloc_r+0x1a0>
8020831c:	1080004c 	andi	r2,r2,1
80208320:	10008326 	beq	r2,zero,80208530 <_realloc_r+0x2b8>
80208324:	900b883a 	mov	r5,r18
80208328:	a009883a 	mov	r4,r20
8020832c:	02077040 	call	80207704 <_malloc_r>
80208330:	1025883a 	mov	r18,r2
80208334:	10011e26 	beq	r2,zero,802087b0 <_realloc_r+0x538>
80208338:	a93fff17 	ldw	r4,-4(r21)
8020833c:	10fffe04 	addi	r3,r2,-8
80208340:	00bfff84 	movi	r2,-2
80208344:	2084703a 	and	r2,r4,r2
80208348:	9885883a 	add	r2,r19,r2
8020834c:	1880ee26 	beq	r3,r2,80208708 <_realloc_r+0x490>
80208350:	81bfff04 	addi	r6,r16,-4
80208354:	00800904 	movi	r2,36
80208358:	1180b836 	bltu	r2,r6,8020863c <_realloc_r+0x3c4>
8020835c:	00c004c4 	movi	r3,19
80208360:	19809636 	bltu	r3,r6,802085bc <_realloc_r+0x344>
80208364:	9005883a 	mov	r2,r18
80208368:	a807883a 	mov	r3,r21
8020836c:	19000017 	ldw	r4,0(r3)
80208370:	11000015 	stw	r4,0(r2)
80208374:	19000117 	ldw	r4,4(r3)
80208378:	11000115 	stw	r4,4(r2)
8020837c:	18c00217 	ldw	r3,8(r3)
80208380:	10c00215 	stw	r3,8(r2)
80208384:	a80b883a 	mov	r5,r21
80208388:	a009883a 	mov	r4,r20
8020838c:	02090440 	call	80209044 <_free_r>
80208390:	a009883a 	mov	r4,r20
80208394:	020ab440 	call	8020ab44 <__malloc_unlock>
80208398:	9005883a 	mov	r2,r18
8020839c:	00001206 	br	802083e8 <_realloc_r+0x170>
802083a0:	00c00404 	movi	r3,16
802083a4:	1823883a 	mov	r17,r3
802083a8:	003fce06 	br	802082e4 <__reset+0xfa1e82e4>
802083ac:	a825883a 	mov	r18,r21
802083b0:	8445c83a 	sub	r2,r16,r17
802083b4:	00c003c4 	movi	r3,15
802083b8:	18802636 	bltu	r3,r2,80208454 <_realloc_r+0x1dc>
802083bc:	99800117 	ldw	r6,4(r19)
802083c0:	9c07883a 	add	r3,r19,r16
802083c4:	3180004c 	andi	r6,r6,1
802083c8:	3420b03a 	or	r16,r6,r16
802083cc:	9c000115 	stw	r16,4(r19)
802083d0:	18800117 	ldw	r2,4(r3)
802083d4:	10800054 	ori	r2,r2,1
802083d8:	18800115 	stw	r2,4(r3)
802083dc:	a009883a 	mov	r4,r20
802083e0:	020ab440 	call	8020ab44 <__malloc_unlock>
802083e4:	9005883a 	mov	r2,r18
802083e8:	dfc00917 	ldw	ra,36(sp)
802083ec:	df000817 	ldw	fp,32(sp)
802083f0:	ddc00717 	ldw	r23,28(sp)
802083f4:	dd800617 	ldw	r22,24(sp)
802083f8:	dd400517 	ldw	r21,20(sp)
802083fc:	dd000417 	ldw	r20,16(sp)
80208400:	dcc00317 	ldw	r19,12(sp)
80208404:	dc800217 	ldw	r18,8(sp)
80208408:	dc400117 	ldw	r17,4(sp)
8020840c:	dc000017 	ldw	r16,0(sp)
80208410:	dec00a04 	addi	sp,sp,40
80208414:	f800283a 	ret
80208418:	017fff04 	movi	r5,-4
8020841c:	414a703a 	and	r5,r8,r5
80208420:	814d883a 	add	r6,r16,r5
80208424:	30c01f16 	blt	r6,r3,802084a4 <_realloc_r+0x22c>
80208428:	20800317 	ldw	r2,12(r4)
8020842c:	20c00217 	ldw	r3,8(r4)
80208430:	a825883a 	mov	r18,r21
80208434:	3021883a 	mov	r16,r6
80208438:	18800315 	stw	r2,12(r3)
8020843c:	10c00215 	stw	r3,8(r2)
80208440:	003fdb06 	br	802083b0 <__reset+0xfa1e83b0>
80208444:	00800304 	movi	r2,12
80208448:	a0800015 	stw	r2,0(r20)
8020844c:	0005883a 	mov	r2,zero
80208450:	003fe506 	br	802083e8 <__reset+0xfa1e83e8>
80208454:	98c00117 	ldw	r3,4(r19)
80208458:	9c4b883a 	add	r5,r19,r17
8020845c:	11000054 	ori	r4,r2,1
80208460:	18c0004c 	andi	r3,r3,1
80208464:	1c62b03a 	or	r17,r3,r17
80208468:	9c400115 	stw	r17,4(r19)
8020846c:	29000115 	stw	r4,4(r5)
80208470:	2885883a 	add	r2,r5,r2
80208474:	10c00117 	ldw	r3,4(r2)
80208478:	29400204 	addi	r5,r5,8
8020847c:	a009883a 	mov	r4,r20
80208480:	18c00054 	ori	r3,r3,1
80208484:	10c00115 	stw	r3,4(r2)
80208488:	02090440 	call	80209044 <_free_r>
8020848c:	003fd306 	br	802083dc <__reset+0xfa1e83dc>
80208490:	017fff04 	movi	r5,-4
80208494:	414a703a 	and	r5,r8,r5
80208498:	89800404 	addi	r6,r17,16
8020849c:	8151883a 	add	r8,r16,r5
802084a0:	4180590e 	bge	r8,r6,80208608 <_realloc_r+0x390>
802084a4:	1080004c 	andi	r2,r2,1
802084a8:	103f9e1e 	bne	r2,zero,80208324 <__reset+0xfa1e8324>
802084ac:	adbffe17 	ldw	r22,-8(r21)
802084b0:	00bfff04 	movi	r2,-4
802084b4:	9dadc83a 	sub	r22,r19,r22
802084b8:	b1800117 	ldw	r6,4(r22)
802084bc:	3084703a 	and	r2,r6,r2
802084c0:	20002026 	beq	r4,zero,80208544 <_realloc_r+0x2cc>
802084c4:	80af883a 	add	r23,r16,r2
802084c8:	b96f883a 	add	r23,r23,r5
802084cc:	21c05f26 	beq	r4,r7,8020864c <_realloc_r+0x3d4>
802084d0:	b8c01c16 	blt	r23,r3,80208544 <_realloc_r+0x2cc>
802084d4:	20800317 	ldw	r2,12(r4)
802084d8:	20c00217 	ldw	r3,8(r4)
802084dc:	81bfff04 	addi	r6,r16,-4
802084e0:	01000904 	movi	r4,36
802084e4:	18800315 	stw	r2,12(r3)
802084e8:	10c00215 	stw	r3,8(r2)
802084ec:	b0c00217 	ldw	r3,8(r22)
802084f0:	b0800317 	ldw	r2,12(r22)
802084f4:	b4800204 	addi	r18,r22,8
802084f8:	18800315 	stw	r2,12(r3)
802084fc:	10c00215 	stw	r3,8(r2)
80208500:	21801b36 	bltu	r4,r6,80208570 <_realloc_r+0x2f8>
80208504:	008004c4 	movi	r2,19
80208508:	1180352e 	bgeu	r2,r6,802085e0 <_realloc_r+0x368>
8020850c:	a8800017 	ldw	r2,0(r21)
80208510:	b0800215 	stw	r2,8(r22)
80208514:	a8800117 	ldw	r2,4(r21)
80208518:	b0800315 	stw	r2,12(r22)
8020851c:	008006c4 	movi	r2,27
80208520:	11807f36 	bltu	r2,r6,80208720 <_realloc_r+0x4a8>
80208524:	b0800404 	addi	r2,r22,16
80208528:	ad400204 	addi	r21,r21,8
8020852c:	00002d06 	br	802085e4 <_realloc_r+0x36c>
80208530:	adbffe17 	ldw	r22,-8(r21)
80208534:	00bfff04 	movi	r2,-4
80208538:	9dadc83a 	sub	r22,r19,r22
8020853c:	b1000117 	ldw	r4,4(r22)
80208540:	2084703a 	and	r2,r4,r2
80208544:	b03f7726 	beq	r22,zero,80208324 <__reset+0xfa1e8324>
80208548:	80af883a 	add	r23,r16,r2
8020854c:	b8ff7516 	blt	r23,r3,80208324 <__reset+0xfa1e8324>
80208550:	b0800317 	ldw	r2,12(r22)
80208554:	b0c00217 	ldw	r3,8(r22)
80208558:	81bfff04 	addi	r6,r16,-4
8020855c:	01000904 	movi	r4,36
80208560:	18800315 	stw	r2,12(r3)
80208564:	10c00215 	stw	r3,8(r2)
80208568:	b4800204 	addi	r18,r22,8
8020856c:	21bfe52e 	bgeu	r4,r6,80208504 <__reset+0xfa1e8504>
80208570:	a80b883a 	mov	r5,r21
80208574:	9009883a 	mov	r4,r18
80208578:	0207ff40 	call	80207ff4 <memmove>
8020857c:	b821883a 	mov	r16,r23
80208580:	b027883a 	mov	r19,r22
80208584:	003f8a06 	br	802083b0 <__reset+0xfa1e83b0>
80208588:	300b883a 	mov	r5,r6
8020858c:	dfc00917 	ldw	ra,36(sp)
80208590:	df000817 	ldw	fp,32(sp)
80208594:	ddc00717 	ldw	r23,28(sp)
80208598:	dd800617 	ldw	r22,24(sp)
8020859c:	dd400517 	ldw	r21,20(sp)
802085a0:	dd000417 	ldw	r20,16(sp)
802085a4:	dcc00317 	ldw	r19,12(sp)
802085a8:	dc800217 	ldw	r18,8(sp)
802085ac:	dc400117 	ldw	r17,4(sp)
802085b0:	dc000017 	ldw	r16,0(sp)
802085b4:	dec00a04 	addi	sp,sp,40
802085b8:	02077041 	jmpi	80207704 <_malloc_r>
802085bc:	a8c00017 	ldw	r3,0(r21)
802085c0:	90c00015 	stw	r3,0(r18)
802085c4:	a8c00117 	ldw	r3,4(r21)
802085c8:	90c00115 	stw	r3,4(r18)
802085cc:	00c006c4 	movi	r3,27
802085d0:	19804536 	bltu	r3,r6,802086e8 <_realloc_r+0x470>
802085d4:	90800204 	addi	r2,r18,8
802085d8:	a8c00204 	addi	r3,r21,8
802085dc:	003f6306 	br	8020836c <__reset+0xfa1e836c>
802085e0:	9005883a 	mov	r2,r18
802085e4:	a8c00017 	ldw	r3,0(r21)
802085e8:	b821883a 	mov	r16,r23
802085ec:	b027883a 	mov	r19,r22
802085f0:	10c00015 	stw	r3,0(r2)
802085f4:	a8c00117 	ldw	r3,4(r21)
802085f8:	10c00115 	stw	r3,4(r2)
802085fc:	a8c00217 	ldw	r3,8(r21)
80208600:	10c00215 	stw	r3,8(r2)
80208604:	003f6a06 	br	802083b0 <__reset+0xfa1e83b0>
80208608:	9c67883a 	add	r19,r19,r17
8020860c:	4445c83a 	sub	r2,r8,r17
80208610:	e4c00215 	stw	r19,8(fp)
80208614:	10800054 	ori	r2,r2,1
80208618:	98800115 	stw	r2,4(r19)
8020861c:	a8bfff17 	ldw	r2,-4(r21)
80208620:	a009883a 	mov	r4,r20
80208624:	1080004c 	andi	r2,r2,1
80208628:	1462b03a 	or	r17,r2,r17
8020862c:	ac7fff15 	stw	r17,-4(r21)
80208630:	020ab440 	call	8020ab44 <__malloc_unlock>
80208634:	a805883a 	mov	r2,r21
80208638:	003f6b06 	br	802083e8 <__reset+0xfa1e83e8>
8020863c:	a80b883a 	mov	r5,r21
80208640:	9009883a 	mov	r4,r18
80208644:	0207ff40 	call	80207ff4 <memmove>
80208648:	003f4e06 	br	80208384 <__reset+0xfa1e8384>
8020864c:	89000404 	addi	r4,r17,16
80208650:	b93fbc16 	blt	r23,r4,80208544 <__reset+0xfa1e8544>
80208654:	b0800317 	ldw	r2,12(r22)
80208658:	b0c00217 	ldw	r3,8(r22)
8020865c:	81bfff04 	addi	r6,r16,-4
80208660:	01000904 	movi	r4,36
80208664:	18800315 	stw	r2,12(r3)
80208668:	10c00215 	stw	r3,8(r2)
8020866c:	b4800204 	addi	r18,r22,8
80208670:	21804336 	bltu	r4,r6,80208780 <_realloc_r+0x508>
80208674:	008004c4 	movi	r2,19
80208678:	11803f2e 	bgeu	r2,r6,80208778 <_realloc_r+0x500>
8020867c:	a8800017 	ldw	r2,0(r21)
80208680:	b0800215 	stw	r2,8(r22)
80208684:	a8800117 	ldw	r2,4(r21)
80208688:	b0800315 	stw	r2,12(r22)
8020868c:	008006c4 	movi	r2,27
80208690:	11803f36 	bltu	r2,r6,80208790 <_realloc_r+0x518>
80208694:	b0800404 	addi	r2,r22,16
80208698:	ad400204 	addi	r21,r21,8
8020869c:	a8c00017 	ldw	r3,0(r21)
802086a0:	10c00015 	stw	r3,0(r2)
802086a4:	a8c00117 	ldw	r3,4(r21)
802086a8:	10c00115 	stw	r3,4(r2)
802086ac:	a8c00217 	ldw	r3,8(r21)
802086b0:	10c00215 	stw	r3,8(r2)
802086b4:	b447883a 	add	r3,r22,r17
802086b8:	bc45c83a 	sub	r2,r23,r17
802086bc:	e0c00215 	stw	r3,8(fp)
802086c0:	10800054 	ori	r2,r2,1
802086c4:	18800115 	stw	r2,4(r3)
802086c8:	b0800117 	ldw	r2,4(r22)
802086cc:	a009883a 	mov	r4,r20
802086d0:	1080004c 	andi	r2,r2,1
802086d4:	1462b03a 	or	r17,r2,r17
802086d8:	b4400115 	stw	r17,4(r22)
802086dc:	020ab440 	call	8020ab44 <__malloc_unlock>
802086e0:	9005883a 	mov	r2,r18
802086e4:	003f4006 	br	802083e8 <__reset+0xfa1e83e8>
802086e8:	a8c00217 	ldw	r3,8(r21)
802086ec:	90c00215 	stw	r3,8(r18)
802086f0:	a8c00317 	ldw	r3,12(r21)
802086f4:	90c00315 	stw	r3,12(r18)
802086f8:	30801126 	beq	r6,r2,80208740 <_realloc_r+0x4c8>
802086fc:	90800404 	addi	r2,r18,16
80208700:	a8c00404 	addi	r3,r21,16
80208704:	003f1906 	br	8020836c <__reset+0xfa1e836c>
80208708:	90ffff17 	ldw	r3,-4(r18)
8020870c:	00bfff04 	movi	r2,-4
80208710:	a825883a 	mov	r18,r21
80208714:	1884703a 	and	r2,r3,r2
80208718:	80a1883a 	add	r16,r16,r2
8020871c:	003f2406 	br	802083b0 <__reset+0xfa1e83b0>
80208720:	a8800217 	ldw	r2,8(r21)
80208724:	b0800415 	stw	r2,16(r22)
80208728:	a8800317 	ldw	r2,12(r21)
8020872c:	b0800515 	stw	r2,20(r22)
80208730:	31000a26 	beq	r6,r4,8020875c <_realloc_r+0x4e4>
80208734:	b0800604 	addi	r2,r22,24
80208738:	ad400404 	addi	r21,r21,16
8020873c:	003fa906 	br	802085e4 <__reset+0xfa1e85e4>
80208740:	a9000417 	ldw	r4,16(r21)
80208744:	90800604 	addi	r2,r18,24
80208748:	a8c00604 	addi	r3,r21,24
8020874c:	91000415 	stw	r4,16(r18)
80208750:	a9000517 	ldw	r4,20(r21)
80208754:	91000515 	stw	r4,20(r18)
80208758:	003f0406 	br	8020836c <__reset+0xfa1e836c>
8020875c:	a8c00417 	ldw	r3,16(r21)
80208760:	ad400604 	addi	r21,r21,24
80208764:	b0800804 	addi	r2,r22,32
80208768:	b0c00615 	stw	r3,24(r22)
8020876c:	a8ffff17 	ldw	r3,-4(r21)
80208770:	b0c00715 	stw	r3,28(r22)
80208774:	003f9b06 	br	802085e4 <__reset+0xfa1e85e4>
80208778:	9005883a 	mov	r2,r18
8020877c:	003fc706 	br	8020869c <__reset+0xfa1e869c>
80208780:	a80b883a 	mov	r5,r21
80208784:	9009883a 	mov	r4,r18
80208788:	0207ff40 	call	80207ff4 <memmove>
8020878c:	003fc906 	br	802086b4 <__reset+0xfa1e86b4>
80208790:	a8800217 	ldw	r2,8(r21)
80208794:	b0800415 	stw	r2,16(r22)
80208798:	a8800317 	ldw	r2,12(r21)
8020879c:	b0800515 	stw	r2,20(r22)
802087a0:	31000726 	beq	r6,r4,802087c0 <_realloc_r+0x548>
802087a4:	b0800604 	addi	r2,r22,24
802087a8:	ad400404 	addi	r21,r21,16
802087ac:	003fbb06 	br	8020869c <__reset+0xfa1e869c>
802087b0:	a009883a 	mov	r4,r20
802087b4:	020ab440 	call	8020ab44 <__malloc_unlock>
802087b8:	0005883a 	mov	r2,zero
802087bc:	003f0a06 	br	802083e8 <__reset+0xfa1e83e8>
802087c0:	a8c00417 	ldw	r3,16(r21)
802087c4:	ad400604 	addi	r21,r21,24
802087c8:	b0800804 	addi	r2,r22,32
802087cc:	b0c00615 	stw	r3,24(r22)
802087d0:	a8ffff17 	ldw	r3,-4(r21)
802087d4:	b0c00715 	stw	r3,28(r22)
802087d8:	003fb006 	br	8020869c <__reset+0xfa1e869c>

802087dc <_sbrk_r>:
802087dc:	defffd04 	addi	sp,sp,-12
802087e0:	dc000015 	stw	r16,0(sp)
802087e4:	04200874 	movhi	r16,32801
802087e8:	dc400115 	stw	r17,4(sp)
802087ec:	840b6004 	addi	r16,r16,11648
802087f0:	2023883a 	mov	r17,r4
802087f4:	2809883a 	mov	r4,r5
802087f8:	dfc00215 	stw	ra,8(sp)
802087fc:	80000015 	stw	zero,0(r16)
80208800:	020ad040 	call	8020ad04 <sbrk>
80208804:	00ffffc4 	movi	r3,-1
80208808:	10c00526 	beq	r2,r3,80208820 <_sbrk_r+0x44>
8020880c:	dfc00217 	ldw	ra,8(sp)
80208810:	dc400117 	ldw	r17,4(sp)
80208814:	dc000017 	ldw	r16,0(sp)
80208818:	dec00304 	addi	sp,sp,12
8020881c:	f800283a 	ret
80208820:	80c00017 	ldw	r3,0(r16)
80208824:	183ff926 	beq	r3,zero,8020880c <__reset+0xfa1e880c>
80208828:	88c00015 	stw	r3,0(r17)
8020882c:	003ff706 	br	8020880c <__reset+0xfa1e880c>

80208830 <__sread>:
80208830:	defffe04 	addi	sp,sp,-8
80208834:	dc000015 	stw	r16,0(sp)
80208838:	2821883a 	mov	r16,r5
8020883c:	2940038f 	ldh	r5,14(r5)
80208840:	dfc00115 	stw	ra,4(sp)
80208844:	02095700 	call	80209570 <_read_r>
80208848:	10000716 	blt	r2,zero,80208868 <__sread+0x38>
8020884c:	80c01417 	ldw	r3,80(r16)
80208850:	1887883a 	add	r3,r3,r2
80208854:	80c01415 	stw	r3,80(r16)
80208858:	dfc00117 	ldw	ra,4(sp)
8020885c:	dc000017 	ldw	r16,0(sp)
80208860:	dec00204 	addi	sp,sp,8
80208864:	f800283a 	ret
80208868:	80c0030b 	ldhu	r3,12(r16)
8020886c:	18fbffcc 	andi	r3,r3,61439
80208870:	80c0030d 	sth	r3,12(r16)
80208874:	dfc00117 	ldw	ra,4(sp)
80208878:	dc000017 	ldw	r16,0(sp)
8020887c:	dec00204 	addi	sp,sp,8
80208880:	f800283a 	ret

80208884 <__seofread>:
80208884:	0005883a 	mov	r2,zero
80208888:	f800283a 	ret

8020888c <__swrite>:
8020888c:	2880030b 	ldhu	r2,12(r5)
80208890:	defffb04 	addi	sp,sp,-20
80208894:	dcc00315 	stw	r19,12(sp)
80208898:	dc800215 	stw	r18,8(sp)
8020889c:	dc400115 	stw	r17,4(sp)
802088a0:	dc000015 	stw	r16,0(sp)
802088a4:	dfc00415 	stw	ra,16(sp)
802088a8:	10c0400c 	andi	r3,r2,256
802088ac:	2821883a 	mov	r16,r5
802088b0:	2023883a 	mov	r17,r4
802088b4:	3025883a 	mov	r18,r6
802088b8:	3827883a 	mov	r19,r7
802088bc:	18000526 	beq	r3,zero,802088d4 <__swrite+0x48>
802088c0:	2940038f 	ldh	r5,14(r5)
802088c4:	01c00084 	movi	r7,2
802088c8:	000d883a 	mov	r6,zero
802088cc:	02093540 	call	80209354 <_lseek_r>
802088d0:	8080030b 	ldhu	r2,12(r16)
802088d4:	8140038f 	ldh	r5,14(r16)
802088d8:	10bbffcc 	andi	r2,r2,61439
802088dc:	980f883a 	mov	r7,r19
802088e0:	900d883a 	mov	r6,r18
802088e4:	8809883a 	mov	r4,r17
802088e8:	8080030d 	sth	r2,12(r16)
802088ec:	dfc00417 	ldw	ra,16(sp)
802088f0:	dcc00317 	ldw	r19,12(sp)
802088f4:	dc800217 	ldw	r18,8(sp)
802088f8:	dc400117 	ldw	r17,4(sp)
802088fc:	dc000017 	ldw	r16,0(sp)
80208900:	dec00504 	addi	sp,sp,20
80208904:	020896c1 	jmpi	8020896c <_write_r>

80208908 <__sseek>:
80208908:	defffe04 	addi	sp,sp,-8
8020890c:	dc000015 	stw	r16,0(sp)
80208910:	2821883a 	mov	r16,r5
80208914:	2940038f 	ldh	r5,14(r5)
80208918:	dfc00115 	stw	ra,4(sp)
8020891c:	02093540 	call	80209354 <_lseek_r>
80208920:	00ffffc4 	movi	r3,-1
80208924:	10c00826 	beq	r2,r3,80208948 <__sseek+0x40>
80208928:	80c0030b 	ldhu	r3,12(r16)
8020892c:	80801415 	stw	r2,80(r16)
80208930:	18c40014 	ori	r3,r3,4096
80208934:	80c0030d 	sth	r3,12(r16)
80208938:	dfc00117 	ldw	ra,4(sp)
8020893c:	dc000017 	ldw	r16,0(sp)
80208940:	dec00204 	addi	sp,sp,8
80208944:	f800283a 	ret
80208948:	80c0030b 	ldhu	r3,12(r16)
8020894c:	18fbffcc 	andi	r3,r3,61439
80208950:	80c0030d 	sth	r3,12(r16)
80208954:	dfc00117 	ldw	ra,4(sp)
80208958:	dc000017 	ldw	r16,0(sp)
8020895c:	dec00204 	addi	sp,sp,8
80208960:	f800283a 	ret

80208964 <__sclose>:
80208964:	2940038f 	ldh	r5,14(r5)
80208968:	0208b201 	jmpi	80208b20 <_close_r>

8020896c <_write_r>:
8020896c:	defffd04 	addi	sp,sp,-12
80208970:	2805883a 	mov	r2,r5
80208974:	dc000015 	stw	r16,0(sp)
80208978:	04200874 	movhi	r16,32801
8020897c:	dc400115 	stw	r17,4(sp)
80208980:	300b883a 	mov	r5,r6
80208984:	840b6004 	addi	r16,r16,11648
80208988:	2023883a 	mov	r17,r4
8020898c:	380d883a 	mov	r6,r7
80208990:	1009883a 	mov	r4,r2
80208994:	dfc00215 	stw	ra,8(sp)
80208998:	80000015 	stw	zero,0(r16)
8020899c:	020afc40 	call	8020afc4 <write>
802089a0:	00ffffc4 	movi	r3,-1
802089a4:	10c00526 	beq	r2,r3,802089bc <_write_r+0x50>
802089a8:	dfc00217 	ldw	ra,8(sp)
802089ac:	dc400117 	ldw	r17,4(sp)
802089b0:	dc000017 	ldw	r16,0(sp)
802089b4:	dec00304 	addi	sp,sp,12
802089b8:	f800283a 	ret
802089bc:	80c00017 	ldw	r3,0(r16)
802089c0:	183ff926 	beq	r3,zero,802089a8 <__reset+0xfa1e89a8>
802089c4:	88c00015 	stw	r3,0(r17)
802089c8:	003ff706 	br	802089a8 <__reset+0xfa1e89a8>

802089cc <__swsetup_r>:
802089cc:	00a00874 	movhi	r2,32801
802089d0:	defffd04 	addi	sp,sp,-12
802089d4:	108b3d04 	addi	r2,r2,11508
802089d8:	dc400115 	stw	r17,4(sp)
802089dc:	2023883a 	mov	r17,r4
802089e0:	11000017 	ldw	r4,0(r2)
802089e4:	dc000015 	stw	r16,0(sp)
802089e8:	dfc00215 	stw	ra,8(sp)
802089ec:	2821883a 	mov	r16,r5
802089f0:	20000226 	beq	r4,zero,802089fc <__swsetup_r+0x30>
802089f4:	20800e17 	ldw	r2,56(r4)
802089f8:	10003126 	beq	r2,zero,80208ac0 <__swsetup_r+0xf4>
802089fc:	8080030b 	ldhu	r2,12(r16)
80208a00:	10c0020c 	andi	r3,r2,8
80208a04:	1009883a 	mov	r4,r2
80208a08:	18000f26 	beq	r3,zero,80208a48 <__swsetup_r+0x7c>
80208a0c:	80c00417 	ldw	r3,16(r16)
80208a10:	18001526 	beq	r3,zero,80208a68 <__swsetup_r+0x9c>
80208a14:	1100004c 	andi	r4,r2,1
80208a18:	20001c1e 	bne	r4,zero,80208a8c <__swsetup_r+0xc0>
80208a1c:	1080008c 	andi	r2,r2,2
80208a20:	1000291e 	bne	r2,zero,80208ac8 <__swsetup_r+0xfc>
80208a24:	80800517 	ldw	r2,20(r16)
80208a28:	80800215 	stw	r2,8(r16)
80208a2c:	18001c26 	beq	r3,zero,80208aa0 <__swsetup_r+0xd4>
80208a30:	0005883a 	mov	r2,zero
80208a34:	dfc00217 	ldw	ra,8(sp)
80208a38:	dc400117 	ldw	r17,4(sp)
80208a3c:	dc000017 	ldw	r16,0(sp)
80208a40:	dec00304 	addi	sp,sp,12
80208a44:	f800283a 	ret
80208a48:	2080040c 	andi	r2,r4,16
80208a4c:	10002e26 	beq	r2,zero,80208b08 <__swsetup_r+0x13c>
80208a50:	2080010c 	andi	r2,r4,4
80208a54:	10001e1e 	bne	r2,zero,80208ad0 <__swsetup_r+0x104>
80208a58:	80c00417 	ldw	r3,16(r16)
80208a5c:	20800214 	ori	r2,r4,8
80208a60:	8080030d 	sth	r2,12(r16)
80208a64:	183feb1e 	bne	r3,zero,80208a14 <__reset+0xfa1e8a14>
80208a68:	1100a00c 	andi	r4,r2,640
80208a6c:	01408004 	movi	r5,512
80208a70:	217fe826 	beq	r4,r5,80208a14 <__reset+0xfa1e8a14>
80208a74:	800b883a 	mov	r5,r16
80208a78:	8809883a 	mov	r4,r17
80208a7c:	02093b40 	call	802093b4 <__smakebuf_r>
80208a80:	8080030b 	ldhu	r2,12(r16)
80208a84:	80c00417 	ldw	r3,16(r16)
80208a88:	003fe206 	br	80208a14 <__reset+0xfa1e8a14>
80208a8c:	80800517 	ldw	r2,20(r16)
80208a90:	80000215 	stw	zero,8(r16)
80208a94:	0085c83a 	sub	r2,zero,r2
80208a98:	80800615 	stw	r2,24(r16)
80208a9c:	183fe41e 	bne	r3,zero,80208a30 <__reset+0xfa1e8a30>
80208aa0:	80c0030b 	ldhu	r3,12(r16)
80208aa4:	0005883a 	mov	r2,zero
80208aa8:	1900200c 	andi	r4,r3,128
80208aac:	203fe126 	beq	r4,zero,80208a34 <__reset+0xfa1e8a34>
80208ab0:	18c01014 	ori	r3,r3,64
80208ab4:	80c0030d 	sth	r3,12(r16)
80208ab8:	00bfffc4 	movi	r2,-1
80208abc:	003fdd06 	br	80208a34 <__reset+0xfa1e8a34>
80208ac0:	02070700 	call	80207070 <__sinit>
80208ac4:	003fcd06 	br	802089fc <__reset+0xfa1e89fc>
80208ac8:	0005883a 	mov	r2,zero
80208acc:	003fd606 	br	80208a28 <__reset+0xfa1e8a28>
80208ad0:	81400c17 	ldw	r5,48(r16)
80208ad4:	28000626 	beq	r5,zero,80208af0 <__swsetup_r+0x124>
80208ad8:	80801004 	addi	r2,r16,64
80208adc:	28800326 	beq	r5,r2,80208aec <__swsetup_r+0x120>
80208ae0:	8809883a 	mov	r4,r17
80208ae4:	02090440 	call	80209044 <_free_r>
80208ae8:	8100030b 	ldhu	r4,12(r16)
80208aec:	80000c15 	stw	zero,48(r16)
80208af0:	80c00417 	ldw	r3,16(r16)
80208af4:	00bff6c4 	movi	r2,-37
80208af8:	1108703a 	and	r4,r2,r4
80208afc:	80000115 	stw	zero,4(r16)
80208b00:	80c00015 	stw	r3,0(r16)
80208b04:	003fd506 	br	80208a5c <__reset+0xfa1e8a5c>
80208b08:	00800244 	movi	r2,9
80208b0c:	88800015 	stw	r2,0(r17)
80208b10:	20801014 	ori	r2,r4,64
80208b14:	8080030d 	sth	r2,12(r16)
80208b18:	00bfffc4 	movi	r2,-1
80208b1c:	003fc506 	br	80208a34 <__reset+0xfa1e8a34>

80208b20 <_close_r>:
80208b20:	defffd04 	addi	sp,sp,-12
80208b24:	dc000015 	stw	r16,0(sp)
80208b28:	04200874 	movhi	r16,32801
80208b2c:	dc400115 	stw	r17,4(sp)
80208b30:	840b6004 	addi	r16,r16,11648
80208b34:	2023883a 	mov	r17,r4
80208b38:	2809883a 	mov	r4,r5
80208b3c:	dfc00215 	stw	ra,8(sp)
80208b40:	80000015 	stw	zero,0(r16)
80208b44:	02099980 	call	80209998 <close>
80208b48:	00ffffc4 	movi	r3,-1
80208b4c:	10c00526 	beq	r2,r3,80208b64 <_close_r+0x44>
80208b50:	dfc00217 	ldw	ra,8(sp)
80208b54:	dc400117 	ldw	r17,4(sp)
80208b58:	dc000017 	ldw	r16,0(sp)
80208b5c:	dec00304 	addi	sp,sp,12
80208b60:	f800283a 	ret
80208b64:	80c00017 	ldw	r3,0(r16)
80208b68:	183ff926 	beq	r3,zero,80208b50 <__reset+0xfa1e8b50>
80208b6c:	88c00015 	stw	r3,0(r17)
80208b70:	003ff706 	br	80208b50 <__reset+0xfa1e8b50>

80208b74 <_fclose_r>:
80208b74:	28003926 	beq	r5,zero,80208c5c <_fclose_r+0xe8>
80208b78:	defffc04 	addi	sp,sp,-16
80208b7c:	dc400115 	stw	r17,4(sp)
80208b80:	dc000015 	stw	r16,0(sp)
80208b84:	dfc00315 	stw	ra,12(sp)
80208b88:	dc800215 	stw	r18,8(sp)
80208b8c:	2023883a 	mov	r17,r4
80208b90:	2821883a 	mov	r16,r5
80208b94:	20000226 	beq	r4,zero,80208ba0 <_fclose_r+0x2c>
80208b98:	20800e17 	ldw	r2,56(r4)
80208b9c:	10002726 	beq	r2,zero,80208c3c <_fclose_r+0xc8>
80208ba0:	8080030f 	ldh	r2,12(r16)
80208ba4:	1000071e 	bne	r2,zero,80208bc4 <_fclose_r+0x50>
80208ba8:	0005883a 	mov	r2,zero
80208bac:	dfc00317 	ldw	ra,12(sp)
80208bb0:	dc800217 	ldw	r18,8(sp)
80208bb4:	dc400117 	ldw	r17,4(sp)
80208bb8:	dc000017 	ldw	r16,0(sp)
80208bbc:	dec00404 	addi	sp,sp,16
80208bc0:	f800283a 	ret
80208bc4:	800b883a 	mov	r5,r16
80208bc8:	8809883a 	mov	r4,r17
80208bcc:	0208c780 	call	80208c78 <__sflush_r>
80208bd0:	1025883a 	mov	r18,r2
80208bd4:	80800b17 	ldw	r2,44(r16)
80208bd8:	10000426 	beq	r2,zero,80208bec <_fclose_r+0x78>
80208bdc:	81400717 	ldw	r5,28(r16)
80208be0:	8809883a 	mov	r4,r17
80208be4:	103ee83a 	callr	r2
80208be8:	10001616 	blt	r2,zero,80208c44 <_fclose_r+0xd0>
80208bec:	8080030b 	ldhu	r2,12(r16)
80208bf0:	1080200c 	andi	r2,r2,128
80208bf4:	1000151e 	bne	r2,zero,80208c4c <_fclose_r+0xd8>
80208bf8:	81400c17 	ldw	r5,48(r16)
80208bfc:	28000526 	beq	r5,zero,80208c14 <_fclose_r+0xa0>
80208c00:	80801004 	addi	r2,r16,64
80208c04:	28800226 	beq	r5,r2,80208c10 <_fclose_r+0x9c>
80208c08:	8809883a 	mov	r4,r17
80208c0c:	02090440 	call	80209044 <_free_r>
80208c10:	80000c15 	stw	zero,48(r16)
80208c14:	81401117 	ldw	r5,68(r16)
80208c18:	28000326 	beq	r5,zero,80208c28 <_fclose_r+0xb4>
80208c1c:	8809883a 	mov	r4,r17
80208c20:	02090440 	call	80209044 <_free_r>
80208c24:	80001115 	stw	zero,68(r16)
80208c28:	02070800 	call	80207080 <__sfp_lock_acquire>
80208c2c:	8000030d 	sth	zero,12(r16)
80208c30:	02070840 	call	80207084 <__sfp_lock_release>
80208c34:	9005883a 	mov	r2,r18
80208c38:	003fdc06 	br	80208bac <__reset+0xfa1e8bac>
80208c3c:	02070700 	call	80207070 <__sinit>
80208c40:	003fd706 	br	80208ba0 <__reset+0xfa1e8ba0>
80208c44:	04bfffc4 	movi	r18,-1
80208c48:	003fe806 	br	80208bec <__reset+0xfa1e8bec>
80208c4c:	81400417 	ldw	r5,16(r16)
80208c50:	8809883a 	mov	r4,r17
80208c54:	02090440 	call	80209044 <_free_r>
80208c58:	003fe706 	br	80208bf8 <__reset+0xfa1e8bf8>
80208c5c:	0005883a 	mov	r2,zero
80208c60:	f800283a 	ret

80208c64 <fclose>:
80208c64:	00a00874 	movhi	r2,32801
80208c68:	108b3d04 	addi	r2,r2,11508
80208c6c:	200b883a 	mov	r5,r4
80208c70:	11000017 	ldw	r4,0(r2)
80208c74:	0208b741 	jmpi	80208b74 <_fclose_r>

80208c78 <__sflush_r>:
80208c78:	2880030b 	ldhu	r2,12(r5)
80208c7c:	defffb04 	addi	sp,sp,-20
80208c80:	dcc00315 	stw	r19,12(sp)
80208c84:	dc400115 	stw	r17,4(sp)
80208c88:	dfc00415 	stw	ra,16(sp)
80208c8c:	dc800215 	stw	r18,8(sp)
80208c90:	dc000015 	stw	r16,0(sp)
80208c94:	10c0020c 	andi	r3,r2,8
80208c98:	2823883a 	mov	r17,r5
80208c9c:	2027883a 	mov	r19,r4
80208ca0:	1800311e 	bne	r3,zero,80208d68 <__sflush_r+0xf0>
80208ca4:	28c00117 	ldw	r3,4(r5)
80208ca8:	10820014 	ori	r2,r2,2048
80208cac:	2880030d 	sth	r2,12(r5)
80208cb0:	00c04b0e 	bge	zero,r3,80208de0 <__sflush_r+0x168>
80208cb4:	8a000a17 	ldw	r8,40(r17)
80208cb8:	40002326 	beq	r8,zero,80208d48 <__sflush_r+0xd0>
80208cbc:	9c000017 	ldw	r16,0(r19)
80208cc0:	10c4000c 	andi	r3,r2,4096
80208cc4:	98000015 	stw	zero,0(r19)
80208cc8:	18004826 	beq	r3,zero,80208dec <__sflush_r+0x174>
80208ccc:	89801417 	ldw	r6,80(r17)
80208cd0:	10c0010c 	andi	r3,r2,4
80208cd4:	18000626 	beq	r3,zero,80208cf0 <__sflush_r+0x78>
80208cd8:	88c00117 	ldw	r3,4(r17)
80208cdc:	88800c17 	ldw	r2,48(r17)
80208ce0:	30cdc83a 	sub	r6,r6,r3
80208ce4:	10000226 	beq	r2,zero,80208cf0 <__sflush_r+0x78>
80208ce8:	88800f17 	ldw	r2,60(r17)
80208cec:	308dc83a 	sub	r6,r6,r2
80208cf0:	89400717 	ldw	r5,28(r17)
80208cf4:	000f883a 	mov	r7,zero
80208cf8:	9809883a 	mov	r4,r19
80208cfc:	403ee83a 	callr	r8
80208d00:	00ffffc4 	movi	r3,-1
80208d04:	10c04426 	beq	r2,r3,80208e18 <__sflush_r+0x1a0>
80208d08:	88c0030b 	ldhu	r3,12(r17)
80208d0c:	89000417 	ldw	r4,16(r17)
80208d10:	88000115 	stw	zero,4(r17)
80208d14:	197dffcc 	andi	r5,r3,63487
80208d18:	8940030d 	sth	r5,12(r17)
80208d1c:	89000015 	stw	r4,0(r17)
80208d20:	18c4000c 	andi	r3,r3,4096
80208d24:	18002c1e 	bne	r3,zero,80208dd8 <__sflush_r+0x160>
80208d28:	89400c17 	ldw	r5,48(r17)
80208d2c:	9c000015 	stw	r16,0(r19)
80208d30:	28000526 	beq	r5,zero,80208d48 <__sflush_r+0xd0>
80208d34:	88801004 	addi	r2,r17,64
80208d38:	28800226 	beq	r5,r2,80208d44 <__sflush_r+0xcc>
80208d3c:	9809883a 	mov	r4,r19
80208d40:	02090440 	call	80209044 <_free_r>
80208d44:	88000c15 	stw	zero,48(r17)
80208d48:	0005883a 	mov	r2,zero
80208d4c:	dfc00417 	ldw	ra,16(sp)
80208d50:	dcc00317 	ldw	r19,12(sp)
80208d54:	dc800217 	ldw	r18,8(sp)
80208d58:	dc400117 	ldw	r17,4(sp)
80208d5c:	dc000017 	ldw	r16,0(sp)
80208d60:	dec00504 	addi	sp,sp,20
80208d64:	f800283a 	ret
80208d68:	2c800417 	ldw	r18,16(r5)
80208d6c:	903ff626 	beq	r18,zero,80208d48 <__reset+0xfa1e8d48>
80208d70:	2c000017 	ldw	r16,0(r5)
80208d74:	108000cc 	andi	r2,r2,3
80208d78:	2c800015 	stw	r18,0(r5)
80208d7c:	84a1c83a 	sub	r16,r16,r18
80208d80:	1000131e 	bne	r2,zero,80208dd0 <__sflush_r+0x158>
80208d84:	28800517 	ldw	r2,20(r5)
80208d88:	88800215 	stw	r2,8(r17)
80208d8c:	04000316 	blt	zero,r16,80208d9c <__sflush_r+0x124>
80208d90:	003fed06 	br	80208d48 <__reset+0xfa1e8d48>
80208d94:	90a5883a 	add	r18,r18,r2
80208d98:	043feb0e 	bge	zero,r16,80208d48 <__reset+0xfa1e8d48>
80208d9c:	88800917 	ldw	r2,36(r17)
80208da0:	89400717 	ldw	r5,28(r17)
80208da4:	800f883a 	mov	r7,r16
80208da8:	900d883a 	mov	r6,r18
80208dac:	9809883a 	mov	r4,r19
80208db0:	103ee83a 	callr	r2
80208db4:	80a1c83a 	sub	r16,r16,r2
80208db8:	00bff616 	blt	zero,r2,80208d94 <__reset+0xfa1e8d94>
80208dbc:	88c0030b 	ldhu	r3,12(r17)
80208dc0:	00bfffc4 	movi	r2,-1
80208dc4:	18c01014 	ori	r3,r3,64
80208dc8:	88c0030d 	sth	r3,12(r17)
80208dcc:	003fdf06 	br	80208d4c <__reset+0xfa1e8d4c>
80208dd0:	0005883a 	mov	r2,zero
80208dd4:	003fec06 	br	80208d88 <__reset+0xfa1e8d88>
80208dd8:	88801415 	stw	r2,80(r17)
80208ddc:	003fd206 	br	80208d28 <__reset+0xfa1e8d28>
80208de0:	28c00f17 	ldw	r3,60(r5)
80208de4:	00ffb316 	blt	zero,r3,80208cb4 <__reset+0xfa1e8cb4>
80208de8:	003fd706 	br	80208d48 <__reset+0xfa1e8d48>
80208dec:	89400717 	ldw	r5,28(r17)
80208df0:	000d883a 	mov	r6,zero
80208df4:	01c00044 	movi	r7,1
80208df8:	9809883a 	mov	r4,r19
80208dfc:	403ee83a 	callr	r8
80208e00:	100d883a 	mov	r6,r2
80208e04:	00bfffc4 	movi	r2,-1
80208e08:	30801426 	beq	r6,r2,80208e5c <__sflush_r+0x1e4>
80208e0c:	8880030b 	ldhu	r2,12(r17)
80208e10:	8a000a17 	ldw	r8,40(r17)
80208e14:	003fae06 	br	80208cd0 <__reset+0xfa1e8cd0>
80208e18:	98c00017 	ldw	r3,0(r19)
80208e1c:	183fba26 	beq	r3,zero,80208d08 <__reset+0xfa1e8d08>
80208e20:	01000744 	movi	r4,29
80208e24:	19000626 	beq	r3,r4,80208e40 <__sflush_r+0x1c8>
80208e28:	01000584 	movi	r4,22
80208e2c:	19000426 	beq	r3,r4,80208e40 <__sflush_r+0x1c8>
80208e30:	88c0030b 	ldhu	r3,12(r17)
80208e34:	18c01014 	ori	r3,r3,64
80208e38:	88c0030d 	sth	r3,12(r17)
80208e3c:	003fc306 	br	80208d4c <__reset+0xfa1e8d4c>
80208e40:	8880030b 	ldhu	r2,12(r17)
80208e44:	88c00417 	ldw	r3,16(r17)
80208e48:	88000115 	stw	zero,4(r17)
80208e4c:	10bdffcc 	andi	r2,r2,63487
80208e50:	8880030d 	sth	r2,12(r17)
80208e54:	88c00015 	stw	r3,0(r17)
80208e58:	003fb306 	br	80208d28 <__reset+0xfa1e8d28>
80208e5c:	98800017 	ldw	r2,0(r19)
80208e60:	103fea26 	beq	r2,zero,80208e0c <__reset+0xfa1e8e0c>
80208e64:	00c00744 	movi	r3,29
80208e68:	10c00226 	beq	r2,r3,80208e74 <__sflush_r+0x1fc>
80208e6c:	00c00584 	movi	r3,22
80208e70:	10c0031e 	bne	r2,r3,80208e80 <__sflush_r+0x208>
80208e74:	9c000015 	stw	r16,0(r19)
80208e78:	0005883a 	mov	r2,zero
80208e7c:	003fb306 	br	80208d4c <__reset+0xfa1e8d4c>
80208e80:	88c0030b 	ldhu	r3,12(r17)
80208e84:	3005883a 	mov	r2,r6
80208e88:	18c01014 	ori	r3,r3,64
80208e8c:	88c0030d 	sth	r3,12(r17)
80208e90:	003fae06 	br	80208d4c <__reset+0xfa1e8d4c>

80208e94 <_fflush_r>:
80208e94:	defffd04 	addi	sp,sp,-12
80208e98:	dc000115 	stw	r16,4(sp)
80208e9c:	dfc00215 	stw	ra,8(sp)
80208ea0:	2021883a 	mov	r16,r4
80208ea4:	20000226 	beq	r4,zero,80208eb0 <_fflush_r+0x1c>
80208ea8:	20800e17 	ldw	r2,56(r4)
80208eac:	10000c26 	beq	r2,zero,80208ee0 <_fflush_r+0x4c>
80208eb0:	2880030f 	ldh	r2,12(r5)
80208eb4:	1000051e 	bne	r2,zero,80208ecc <_fflush_r+0x38>
80208eb8:	0005883a 	mov	r2,zero
80208ebc:	dfc00217 	ldw	ra,8(sp)
80208ec0:	dc000117 	ldw	r16,4(sp)
80208ec4:	dec00304 	addi	sp,sp,12
80208ec8:	f800283a 	ret
80208ecc:	8009883a 	mov	r4,r16
80208ed0:	dfc00217 	ldw	ra,8(sp)
80208ed4:	dc000117 	ldw	r16,4(sp)
80208ed8:	dec00304 	addi	sp,sp,12
80208edc:	0208c781 	jmpi	80208c78 <__sflush_r>
80208ee0:	d9400015 	stw	r5,0(sp)
80208ee4:	02070700 	call	80207070 <__sinit>
80208ee8:	d9400017 	ldw	r5,0(sp)
80208eec:	003ff006 	br	80208eb0 <__reset+0xfa1e8eb0>

80208ef0 <fflush>:
80208ef0:	20000526 	beq	r4,zero,80208f08 <fflush+0x18>
80208ef4:	00a00874 	movhi	r2,32801
80208ef8:	108b3d04 	addi	r2,r2,11508
80208efc:	200b883a 	mov	r5,r4
80208f00:	11000017 	ldw	r4,0(r2)
80208f04:	0208e941 	jmpi	80208e94 <_fflush_r>
80208f08:	00a00874 	movhi	r2,32801
80208f0c:	108b3c04 	addi	r2,r2,11504
80208f10:	11000017 	ldw	r4,0(r2)
80208f14:	01600874 	movhi	r5,32801
80208f18:	2963a504 	addi	r5,r5,-29036
80208f1c:	02076401 	jmpi	80207640 <_fwalk_reent>

80208f20 <_malloc_trim_r>:
80208f20:	defffb04 	addi	sp,sp,-20
80208f24:	dcc00315 	stw	r19,12(sp)
80208f28:	04e00874 	movhi	r19,32801
80208f2c:	dc800215 	stw	r18,8(sp)
80208f30:	dc400115 	stw	r17,4(sp)
80208f34:	dc000015 	stw	r16,0(sp)
80208f38:	dfc00415 	stw	ra,16(sp)
80208f3c:	2821883a 	mov	r16,r5
80208f40:	9cc50b04 	addi	r19,r19,5164
80208f44:	2025883a 	mov	r18,r4
80208f48:	020ab200 	call	8020ab20 <__malloc_lock>
80208f4c:	98800217 	ldw	r2,8(r19)
80208f50:	14400117 	ldw	r17,4(r2)
80208f54:	00bfff04 	movi	r2,-4
80208f58:	88a2703a 	and	r17,r17,r2
80208f5c:	8c21c83a 	sub	r16,r17,r16
80208f60:	8403fbc4 	addi	r16,r16,4079
80208f64:	8020d33a 	srli	r16,r16,12
80208f68:	0083ffc4 	movi	r2,4095
80208f6c:	843fffc4 	addi	r16,r16,-1
80208f70:	8020933a 	slli	r16,r16,12
80208f74:	1400060e 	bge	r2,r16,80208f90 <_malloc_trim_r+0x70>
80208f78:	000b883a 	mov	r5,zero
80208f7c:	9009883a 	mov	r4,r18
80208f80:	02087dc0 	call	802087dc <_sbrk_r>
80208f84:	98c00217 	ldw	r3,8(r19)
80208f88:	1c47883a 	add	r3,r3,r17
80208f8c:	10c00a26 	beq	r2,r3,80208fb8 <_malloc_trim_r+0x98>
80208f90:	9009883a 	mov	r4,r18
80208f94:	020ab440 	call	8020ab44 <__malloc_unlock>
80208f98:	0005883a 	mov	r2,zero
80208f9c:	dfc00417 	ldw	ra,16(sp)
80208fa0:	dcc00317 	ldw	r19,12(sp)
80208fa4:	dc800217 	ldw	r18,8(sp)
80208fa8:	dc400117 	ldw	r17,4(sp)
80208fac:	dc000017 	ldw	r16,0(sp)
80208fb0:	dec00504 	addi	sp,sp,20
80208fb4:	f800283a 	ret
80208fb8:	040bc83a 	sub	r5,zero,r16
80208fbc:	9009883a 	mov	r4,r18
80208fc0:	02087dc0 	call	802087dc <_sbrk_r>
80208fc4:	00ffffc4 	movi	r3,-1
80208fc8:	10c00d26 	beq	r2,r3,80209000 <_malloc_trim_r+0xe0>
80208fcc:	00e00874 	movhi	r3,32801
80208fd0:	18cb6c04 	addi	r3,r3,11696
80208fd4:	18800017 	ldw	r2,0(r3)
80208fd8:	99000217 	ldw	r4,8(r19)
80208fdc:	8c23c83a 	sub	r17,r17,r16
80208fe0:	8c400054 	ori	r17,r17,1
80208fe4:	1421c83a 	sub	r16,r2,r16
80208fe8:	24400115 	stw	r17,4(r4)
80208fec:	9009883a 	mov	r4,r18
80208ff0:	1c000015 	stw	r16,0(r3)
80208ff4:	020ab440 	call	8020ab44 <__malloc_unlock>
80208ff8:	00800044 	movi	r2,1
80208ffc:	003fe706 	br	80208f9c <__reset+0xfa1e8f9c>
80209000:	000b883a 	mov	r5,zero
80209004:	9009883a 	mov	r4,r18
80209008:	02087dc0 	call	802087dc <_sbrk_r>
8020900c:	99000217 	ldw	r4,8(r19)
80209010:	014003c4 	movi	r5,15
80209014:	1107c83a 	sub	r3,r2,r4
80209018:	28ffdd0e 	bge	r5,r3,80208f90 <__reset+0xfa1e8f90>
8020901c:	01600874 	movhi	r5,32801
80209020:	294b3e04 	addi	r5,r5,11512
80209024:	29400017 	ldw	r5,0(r5)
80209028:	18c00054 	ori	r3,r3,1
8020902c:	20c00115 	stw	r3,4(r4)
80209030:	00e00874 	movhi	r3,32801
80209034:	1145c83a 	sub	r2,r2,r5
80209038:	18cb6c04 	addi	r3,r3,11696
8020903c:	18800015 	stw	r2,0(r3)
80209040:	003fd306 	br	80208f90 <__reset+0xfa1e8f90>

80209044 <_free_r>:
80209044:	28004126 	beq	r5,zero,8020914c <_free_r+0x108>
80209048:	defffd04 	addi	sp,sp,-12
8020904c:	dc400115 	stw	r17,4(sp)
80209050:	dc000015 	stw	r16,0(sp)
80209054:	2023883a 	mov	r17,r4
80209058:	2821883a 	mov	r16,r5
8020905c:	dfc00215 	stw	ra,8(sp)
80209060:	020ab200 	call	8020ab20 <__malloc_lock>
80209064:	81ffff17 	ldw	r7,-4(r16)
80209068:	00bfff84 	movi	r2,-2
8020906c:	01200874 	movhi	r4,32801
80209070:	81bffe04 	addi	r6,r16,-8
80209074:	3884703a 	and	r2,r7,r2
80209078:	21050b04 	addi	r4,r4,5164
8020907c:	308b883a 	add	r5,r6,r2
80209080:	2a400117 	ldw	r9,4(r5)
80209084:	22000217 	ldw	r8,8(r4)
80209088:	00ffff04 	movi	r3,-4
8020908c:	48c6703a 	and	r3,r9,r3
80209090:	2a005726 	beq	r5,r8,802091f0 <_free_r+0x1ac>
80209094:	28c00115 	stw	r3,4(r5)
80209098:	39c0004c 	andi	r7,r7,1
8020909c:	3800091e 	bne	r7,zero,802090c4 <_free_r+0x80>
802090a0:	823ffe17 	ldw	r8,-8(r16)
802090a4:	22400204 	addi	r9,r4,8
802090a8:	320dc83a 	sub	r6,r6,r8
802090ac:	31c00217 	ldw	r7,8(r6)
802090b0:	1205883a 	add	r2,r2,r8
802090b4:	3a406526 	beq	r7,r9,8020924c <_free_r+0x208>
802090b8:	32000317 	ldw	r8,12(r6)
802090bc:	3a000315 	stw	r8,12(r7)
802090c0:	41c00215 	stw	r7,8(r8)
802090c4:	28cf883a 	add	r7,r5,r3
802090c8:	39c00117 	ldw	r7,4(r7)
802090cc:	39c0004c 	andi	r7,r7,1
802090d0:	38003a26 	beq	r7,zero,802091bc <_free_r+0x178>
802090d4:	10c00054 	ori	r3,r2,1
802090d8:	30c00115 	stw	r3,4(r6)
802090dc:	3087883a 	add	r3,r6,r2
802090e0:	18800015 	stw	r2,0(r3)
802090e4:	00c07fc4 	movi	r3,511
802090e8:	18801936 	bltu	r3,r2,80209150 <_free_r+0x10c>
802090ec:	1004d0fa 	srli	r2,r2,3
802090f0:	01c00044 	movi	r7,1
802090f4:	21400117 	ldw	r5,4(r4)
802090f8:	10c00044 	addi	r3,r2,1
802090fc:	18c7883a 	add	r3,r3,r3
80209100:	1005d0ba 	srai	r2,r2,2
80209104:	18c7883a 	add	r3,r3,r3
80209108:	18c7883a 	add	r3,r3,r3
8020910c:	1907883a 	add	r3,r3,r4
80209110:	3884983a 	sll	r2,r7,r2
80209114:	19c00017 	ldw	r7,0(r3)
80209118:	1a3ffe04 	addi	r8,r3,-8
8020911c:	1144b03a 	or	r2,r2,r5
80209120:	32000315 	stw	r8,12(r6)
80209124:	31c00215 	stw	r7,8(r6)
80209128:	20800115 	stw	r2,4(r4)
8020912c:	19800015 	stw	r6,0(r3)
80209130:	39800315 	stw	r6,12(r7)
80209134:	8809883a 	mov	r4,r17
80209138:	dfc00217 	ldw	ra,8(sp)
8020913c:	dc400117 	ldw	r17,4(sp)
80209140:	dc000017 	ldw	r16,0(sp)
80209144:	dec00304 	addi	sp,sp,12
80209148:	020ab441 	jmpi	8020ab44 <__malloc_unlock>
8020914c:	f800283a 	ret
80209150:	100ad27a 	srli	r5,r2,9
80209154:	00c00104 	movi	r3,4
80209158:	19404a36 	bltu	r3,r5,80209284 <_free_r+0x240>
8020915c:	100ad1ba 	srli	r5,r2,6
80209160:	28c00e44 	addi	r3,r5,57
80209164:	18c7883a 	add	r3,r3,r3
80209168:	29400e04 	addi	r5,r5,56
8020916c:	18c7883a 	add	r3,r3,r3
80209170:	18c7883a 	add	r3,r3,r3
80209174:	1909883a 	add	r4,r3,r4
80209178:	20c00017 	ldw	r3,0(r4)
8020917c:	01e00874 	movhi	r7,32801
80209180:	213ffe04 	addi	r4,r4,-8
80209184:	39c50b04 	addi	r7,r7,5164
80209188:	20c04426 	beq	r4,r3,8020929c <_free_r+0x258>
8020918c:	01ffff04 	movi	r7,-4
80209190:	19400117 	ldw	r5,4(r3)
80209194:	29ca703a 	and	r5,r5,r7
80209198:	1140022e 	bgeu	r2,r5,802091a4 <_free_r+0x160>
8020919c:	18c00217 	ldw	r3,8(r3)
802091a0:	20fffb1e 	bne	r4,r3,80209190 <__reset+0xfa1e9190>
802091a4:	19000317 	ldw	r4,12(r3)
802091a8:	31000315 	stw	r4,12(r6)
802091ac:	30c00215 	stw	r3,8(r6)
802091b0:	21800215 	stw	r6,8(r4)
802091b4:	19800315 	stw	r6,12(r3)
802091b8:	003fde06 	br	80209134 <__reset+0xfa1e9134>
802091bc:	29c00217 	ldw	r7,8(r5)
802091c0:	10c5883a 	add	r2,r2,r3
802091c4:	00e00874 	movhi	r3,32801
802091c8:	18c50d04 	addi	r3,r3,5172
802091cc:	38c03b26 	beq	r7,r3,802092bc <_free_r+0x278>
802091d0:	2a000317 	ldw	r8,12(r5)
802091d4:	11400054 	ori	r5,r2,1
802091d8:	3087883a 	add	r3,r6,r2
802091dc:	3a000315 	stw	r8,12(r7)
802091e0:	41c00215 	stw	r7,8(r8)
802091e4:	31400115 	stw	r5,4(r6)
802091e8:	18800015 	stw	r2,0(r3)
802091ec:	003fbd06 	br	802090e4 <__reset+0xfa1e90e4>
802091f0:	39c0004c 	andi	r7,r7,1
802091f4:	10c5883a 	add	r2,r2,r3
802091f8:	3800071e 	bne	r7,zero,80209218 <_free_r+0x1d4>
802091fc:	81fffe17 	ldw	r7,-8(r16)
80209200:	31cdc83a 	sub	r6,r6,r7
80209204:	30c00317 	ldw	r3,12(r6)
80209208:	31400217 	ldw	r5,8(r6)
8020920c:	11c5883a 	add	r2,r2,r7
80209210:	28c00315 	stw	r3,12(r5)
80209214:	19400215 	stw	r5,8(r3)
80209218:	10c00054 	ori	r3,r2,1
8020921c:	30c00115 	stw	r3,4(r6)
80209220:	00e00874 	movhi	r3,32801
80209224:	18cb3f04 	addi	r3,r3,11516
80209228:	18c00017 	ldw	r3,0(r3)
8020922c:	21800215 	stw	r6,8(r4)
80209230:	10ffc036 	bltu	r2,r3,80209134 <__reset+0xfa1e9134>
80209234:	00a00874 	movhi	r2,32801
80209238:	108b5f04 	addi	r2,r2,11644
8020923c:	11400017 	ldw	r5,0(r2)
80209240:	8809883a 	mov	r4,r17
80209244:	0208f200 	call	80208f20 <_malloc_trim_r>
80209248:	003fba06 	br	80209134 <__reset+0xfa1e9134>
8020924c:	28c9883a 	add	r4,r5,r3
80209250:	21000117 	ldw	r4,4(r4)
80209254:	2100004c 	andi	r4,r4,1
80209258:	2000391e 	bne	r4,zero,80209340 <_free_r+0x2fc>
8020925c:	29c00217 	ldw	r7,8(r5)
80209260:	29000317 	ldw	r4,12(r5)
80209264:	1885883a 	add	r2,r3,r2
80209268:	10c00054 	ori	r3,r2,1
8020926c:	39000315 	stw	r4,12(r7)
80209270:	21c00215 	stw	r7,8(r4)
80209274:	30c00115 	stw	r3,4(r6)
80209278:	308d883a 	add	r6,r6,r2
8020927c:	30800015 	stw	r2,0(r6)
80209280:	003fac06 	br	80209134 <__reset+0xfa1e9134>
80209284:	00c00504 	movi	r3,20
80209288:	19401536 	bltu	r3,r5,802092e0 <_free_r+0x29c>
8020928c:	28c01704 	addi	r3,r5,92
80209290:	18c7883a 	add	r3,r3,r3
80209294:	294016c4 	addi	r5,r5,91
80209298:	003fb406 	br	8020916c <__reset+0xfa1e916c>
8020929c:	280bd0ba 	srai	r5,r5,2
802092a0:	00c00044 	movi	r3,1
802092a4:	38800117 	ldw	r2,4(r7)
802092a8:	194a983a 	sll	r5,r3,r5
802092ac:	2007883a 	mov	r3,r4
802092b0:	2884b03a 	or	r2,r5,r2
802092b4:	38800115 	stw	r2,4(r7)
802092b8:	003fbb06 	br	802091a8 <__reset+0xfa1e91a8>
802092bc:	21800515 	stw	r6,20(r4)
802092c0:	21800415 	stw	r6,16(r4)
802092c4:	10c00054 	ori	r3,r2,1
802092c8:	31c00315 	stw	r7,12(r6)
802092cc:	31c00215 	stw	r7,8(r6)
802092d0:	30c00115 	stw	r3,4(r6)
802092d4:	308d883a 	add	r6,r6,r2
802092d8:	30800015 	stw	r2,0(r6)
802092dc:	003f9506 	br	80209134 <__reset+0xfa1e9134>
802092e0:	00c01504 	movi	r3,84
802092e4:	19400536 	bltu	r3,r5,802092fc <_free_r+0x2b8>
802092e8:	100ad33a 	srli	r5,r2,12
802092ec:	28c01bc4 	addi	r3,r5,111
802092f0:	18c7883a 	add	r3,r3,r3
802092f4:	29401b84 	addi	r5,r5,110
802092f8:	003f9c06 	br	8020916c <__reset+0xfa1e916c>
802092fc:	00c05504 	movi	r3,340
80209300:	19400536 	bltu	r3,r5,80209318 <_free_r+0x2d4>
80209304:	100ad3fa 	srli	r5,r2,15
80209308:	28c01e04 	addi	r3,r5,120
8020930c:	18c7883a 	add	r3,r3,r3
80209310:	29401dc4 	addi	r5,r5,119
80209314:	003f9506 	br	8020916c <__reset+0xfa1e916c>
80209318:	00c15504 	movi	r3,1364
8020931c:	19400536 	bltu	r3,r5,80209334 <_free_r+0x2f0>
80209320:	100ad4ba 	srli	r5,r2,18
80209324:	28c01f44 	addi	r3,r5,125
80209328:	18c7883a 	add	r3,r3,r3
8020932c:	29401f04 	addi	r5,r5,124
80209330:	003f8e06 	br	8020916c <__reset+0xfa1e916c>
80209334:	00c03f84 	movi	r3,254
80209338:	01401f84 	movi	r5,126
8020933c:	003f8b06 	br	8020916c <__reset+0xfa1e916c>
80209340:	10c00054 	ori	r3,r2,1
80209344:	30c00115 	stw	r3,4(r6)
80209348:	308d883a 	add	r6,r6,r2
8020934c:	30800015 	stw	r2,0(r6)
80209350:	003f7806 	br	80209134 <__reset+0xfa1e9134>

80209354 <_lseek_r>:
80209354:	defffd04 	addi	sp,sp,-12
80209358:	2805883a 	mov	r2,r5
8020935c:	dc000015 	stw	r16,0(sp)
80209360:	04200874 	movhi	r16,32801
80209364:	dc400115 	stw	r17,4(sp)
80209368:	300b883a 	mov	r5,r6
8020936c:	840b6004 	addi	r16,r16,11648
80209370:	2023883a 	mov	r17,r4
80209374:	380d883a 	mov	r6,r7
80209378:	1009883a 	mov	r4,r2
8020937c:	dfc00215 	stw	ra,8(sp)
80209380:	80000015 	stw	zero,0(r16)
80209384:	020a8f80 	call	8020a8f8 <lseek>
80209388:	00ffffc4 	movi	r3,-1
8020938c:	10c00526 	beq	r2,r3,802093a4 <_lseek_r+0x50>
80209390:	dfc00217 	ldw	ra,8(sp)
80209394:	dc400117 	ldw	r17,4(sp)
80209398:	dc000017 	ldw	r16,0(sp)
8020939c:	dec00304 	addi	sp,sp,12
802093a0:	f800283a 	ret
802093a4:	80c00017 	ldw	r3,0(r16)
802093a8:	183ff926 	beq	r3,zero,80209390 <__reset+0xfa1e9390>
802093ac:	88c00015 	stw	r3,0(r17)
802093b0:	003ff706 	br	80209390 <__reset+0xfa1e9390>

802093b4 <__smakebuf_r>:
802093b4:	2880030b 	ldhu	r2,12(r5)
802093b8:	10c0008c 	andi	r3,r2,2
802093bc:	1800411e 	bne	r3,zero,802094c4 <__smakebuf_r+0x110>
802093c0:	deffec04 	addi	sp,sp,-80
802093c4:	dc000f15 	stw	r16,60(sp)
802093c8:	2821883a 	mov	r16,r5
802093cc:	2940038f 	ldh	r5,14(r5)
802093d0:	dc401015 	stw	r17,64(sp)
802093d4:	dfc01315 	stw	ra,76(sp)
802093d8:	dcc01215 	stw	r19,72(sp)
802093dc:	dc801115 	stw	r18,68(sp)
802093e0:	2023883a 	mov	r17,r4
802093e4:	28001c16 	blt	r5,zero,80209458 <__smakebuf_r+0xa4>
802093e8:	d80d883a 	mov	r6,sp
802093ec:	02095d00 	call	802095d0 <_fstat_r>
802093f0:	10001816 	blt	r2,zero,80209454 <__smakebuf_r+0xa0>
802093f4:	d8800117 	ldw	r2,4(sp)
802093f8:	00e00014 	movui	r3,32768
802093fc:	10bc000c 	andi	r2,r2,61440
80209400:	14c80020 	cmpeqi	r19,r2,8192
80209404:	10c03726 	beq	r2,r3,802094e4 <__smakebuf_r+0x130>
80209408:	80c0030b 	ldhu	r3,12(r16)
8020940c:	18c20014 	ori	r3,r3,2048
80209410:	80c0030d 	sth	r3,12(r16)
80209414:	00c80004 	movi	r3,8192
80209418:	10c0521e 	bne	r2,r3,80209564 <__smakebuf_r+0x1b0>
8020941c:	8140038f 	ldh	r5,14(r16)
80209420:	8809883a 	mov	r4,r17
80209424:	020962c0 	call	8020962c <_isatty_r>
80209428:	10004c26 	beq	r2,zero,8020955c <__smakebuf_r+0x1a8>
8020942c:	8080030b 	ldhu	r2,12(r16)
80209430:	80c010c4 	addi	r3,r16,67
80209434:	80c00015 	stw	r3,0(r16)
80209438:	10800054 	ori	r2,r2,1
8020943c:	8080030d 	sth	r2,12(r16)
80209440:	00800044 	movi	r2,1
80209444:	80c00415 	stw	r3,16(r16)
80209448:	80800515 	stw	r2,20(r16)
8020944c:	04810004 	movi	r18,1024
80209450:	00000706 	br	80209470 <__smakebuf_r+0xbc>
80209454:	8080030b 	ldhu	r2,12(r16)
80209458:	10c0200c 	andi	r3,r2,128
8020945c:	18001f1e 	bne	r3,zero,802094dc <__smakebuf_r+0x128>
80209460:	04810004 	movi	r18,1024
80209464:	10820014 	ori	r2,r2,2048
80209468:	8080030d 	sth	r2,12(r16)
8020946c:	0027883a 	mov	r19,zero
80209470:	900b883a 	mov	r5,r18
80209474:	8809883a 	mov	r4,r17
80209478:	02077040 	call	80207704 <_malloc_r>
8020947c:	10002c26 	beq	r2,zero,80209530 <__smakebuf_r+0x17c>
80209480:	80c0030b 	ldhu	r3,12(r16)
80209484:	01200834 	movhi	r4,32800
80209488:	211b4a04 	addi	r4,r4,27944
8020948c:	89000f15 	stw	r4,60(r17)
80209490:	18c02014 	ori	r3,r3,128
80209494:	80c0030d 	sth	r3,12(r16)
80209498:	80800015 	stw	r2,0(r16)
8020949c:	80800415 	stw	r2,16(r16)
802094a0:	84800515 	stw	r18,20(r16)
802094a4:	98001a1e 	bne	r19,zero,80209510 <__smakebuf_r+0x15c>
802094a8:	dfc01317 	ldw	ra,76(sp)
802094ac:	dcc01217 	ldw	r19,72(sp)
802094b0:	dc801117 	ldw	r18,68(sp)
802094b4:	dc401017 	ldw	r17,64(sp)
802094b8:	dc000f17 	ldw	r16,60(sp)
802094bc:	dec01404 	addi	sp,sp,80
802094c0:	f800283a 	ret
802094c4:	288010c4 	addi	r2,r5,67
802094c8:	28800015 	stw	r2,0(r5)
802094cc:	28800415 	stw	r2,16(r5)
802094d0:	00800044 	movi	r2,1
802094d4:	28800515 	stw	r2,20(r5)
802094d8:	f800283a 	ret
802094dc:	04801004 	movi	r18,64
802094e0:	003fe006 	br	80209464 <__reset+0xfa1e9464>
802094e4:	81000a17 	ldw	r4,40(r16)
802094e8:	00e00874 	movhi	r3,32801
802094ec:	18e24204 	addi	r3,r3,-30456
802094f0:	20ffc51e 	bne	r4,r3,80209408 <__reset+0xfa1e9408>
802094f4:	8080030b 	ldhu	r2,12(r16)
802094f8:	04810004 	movi	r18,1024
802094fc:	84801315 	stw	r18,76(r16)
80209500:	1484b03a 	or	r2,r2,r18
80209504:	8080030d 	sth	r2,12(r16)
80209508:	0027883a 	mov	r19,zero
8020950c:	003fd806 	br	80209470 <__reset+0xfa1e9470>
80209510:	8140038f 	ldh	r5,14(r16)
80209514:	8809883a 	mov	r4,r17
80209518:	020962c0 	call	8020962c <_isatty_r>
8020951c:	103fe226 	beq	r2,zero,802094a8 <__reset+0xfa1e94a8>
80209520:	8080030b 	ldhu	r2,12(r16)
80209524:	10800054 	ori	r2,r2,1
80209528:	8080030d 	sth	r2,12(r16)
8020952c:	003fde06 	br	802094a8 <__reset+0xfa1e94a8>
80209530:	8080030b 	ldhu	r2,12(r16)
80209534:	10c0800c 	andi	r3,r2,512
80209538:	183fdb1e 	bne	r3,zero,802094a8 <__reset+0xfa1e94a8>
8020953c:	10800094 	ori	r2,r2,2
80209540:	80c010c4 	addi	r3,r16,67
80209544:	8080030d 	sth	r2,12(r16)
80209548:	00800044 	movi	r2,1
8020954c:	80c00015 	stw	r3,0(r16)
80209550:	80c00415 	stw	r3,16(r16)
80209554:	80800515 	stw	r2,20(r16)
80209558:	003fd306 	br	802094a8 <__reset+0xfa1e94a8>
8020955c:	04810004 	movi	r18,1024
80209560:	003fc306 	br	80209470 <__reset+0xfa1e9470>
80209564:	0027883a 	mov	r19,zero
80209568:	04810004 	movi	r18,1024
8020956c:	003fc006 	br	80209470 <__reset+0xfa1e9470>

80209570 <_read_r>:
80209570:	defffd04 	addi	sp,sp,-12
80209574:	2805883a 	mov	r2,r5
80209578:	dc000015 	stw	r16,0(sp)
8020957c:	04200874 	movhi	r16,32801
80209580:	dc400115 	stw	r17,4(sp)
80209584:	300b883a 	mov	r5,r6
80209588:	840b6004 	addi	r16,r16,11648
8020958c:	2023883a 	mov	r17,r4
80209590:	380d883a 	mov	r6,r7
80209594:	1009883a 	mov	r4,r2
80209598:	dfc00215 	stw	ra,8(sp)
8020959c:	80000015 	stw	zero,0(r16)
802095a0:	020aba40 	call	8020aba4 <read>
802095a4:	00ffffc4 	movi	r3,-1
802095a8:	10c00526 	beq	r2,r3,802095c0 <_read_r+0x50>
802095ac:	dfc00217 	ldw	ra,8(sp)
802095b0:	dc400117 	ldw	r17,4(sp)
802095b4:	dc000017 	ldw	r16,0(sp)
802095b8:	dec00304 	addi	sp,sp,12
802095bc:	f800283a 	ret
802095c0:	80c00017 	ldw	r3,0(r16)
802095c4:	183ff926 	beq	r3,zero,802095ac <__reset+0xfa1e95ac>
802095c8:	88c00015 	stw	r3,0(r17)
802095cc:	003ff706 	br	802095ac <__reset+0xfa1e95ac>

802095d0 <_fstat_r>:
802095d0:	defffd04 	addi	sp,sp,-12
802095d4:	2805883a 	mov	r2,r5
802095d8:	dc000015 	stw	r16,0(sp)
802095dc:	04200874 	movhi	r16,32801
802095e0:	dc400115 	stw	r17,4(sp)
802095e4:	840b6004 	addi	r16,r16,11648
802095e8:	2023883a 	mov	r17,r4
802095ec:	300b883a 	mov	r5,r6
802095f0:	1009883a 	mov	r4,r2
802095f4:	dfc00215 	stw	ra,8(sp)
802095f8:	80000015 	stw	zero,0(r16)
802095fc:	0209af00 	call	80209af0 <fstat>
80209600:	00ffffc4 	movi	r3,-1
80209604:	10c00526 	beq	r2,r3,8020961c <_fstat_r+0x4c>
80209608:	dfc00217 	ldw	ra,8(sp)
8020960c:	dc400117 	ldw	r17,4(sp)
80209610:	dc000017 	ldw	r16,0(sp)
80209614:	dec00304 	addi	sp,sp,12
80209618:	f800283a 	ret
8020961c:	80c00017 	ldw	r3,0(r16)
80209620:	183ff926 	beq	r3,zero,80209608 <__reset+0xfa1e9608>
80209624:	88c00015 	stw	r3,0(r17)
80209628:	003ff706 	br	80209608 <__reset+0xfa1e9608>

8020962c <_isatty_r>:
8020962c:	defffd04 	addi	sp,sp,-12
80209630:	dc000015 	stw	r16,0(sp)
80209634:	04200874 	movhi	r16,32801
80209638:	dc400115 	stw	r17,4(sp)
8020963c:	840b6004 	addi	r16,r16,11648
80209640:	2023883a 	mov	r17,r4
80209644:	2809883a 	mov	r4,r5
80209648:	dfc00215 	stw	ra,8(sp)
8020964c:	80000015 	stw	zero,0(r16)
80209650:	0209d5c0 	call	80209d5c <isatty>
80209654:	00ffffc4 	movi	r3,-1
80209658:	10c00526 	beq	r2,r3,80209670 <_isatty_r+0x44>
8020965c:	dfc00217 	ldw	ra,8(sp)
80209660:	dc400117 	ldw	r17,4(sp)
80209664:	dc000017 	ldw	r16,0(sp)
80209668:	dec00304 	addi	sp,sp,12
8020966c:	f800283a 	ret
80209670:	80c00017 	ldw	r3,0(r16)
80209674:	183ff926 	beq	r3,zero,8020965c <__reset+0xfa1e965c>
80209678:	88c00015 	stw	r3,0(r17)
8020967c:	003ff706 	br	8020965c <__reset+0xfa1e965c>

80209680 <__divsi3>:
80209680:	20001b16 	blt	r4,zero,802096f0 <__divsi3+0x70>
80209684:	000f883a 	mov	r7,zero
80209688:	28001616 	blt	r5,zero,802096e4 <__divsi3+0x64>
8020968c:	200d883a 	mov	r6,r4
80209690:	29001a2e 	bgeu	r5,r4,802096fc <__divsi3+0x7c>
80209694:	00800804 	movi	r2,32
80209698:	00c00044 	movi	r3,1
8020969c:	00000106 	br	802096a4 <__divsi3+0x24>
802096a0:	10000d26 	beq	r2,zero,802096d8 <__divsi3+0x58>
802096a4:	294b883a 	add	r5,r5,r5
802096a8:	10bfffc4 	addi	r2,r2,-1
802096ac:	18c7883a 	add	r3,r3,r3
802096b0:	293ffb36 	bltu	r5,r4,802096a0 <__reset+0xfa1e96a0>
802096b4:	0005883a 	mov	r2,zero
802096b8:	18000726 	beq	r3,zero,802096d8 <__divsi3+0x58>
802096bc:	0005883a 	mov	r2,zero
802096c0:	31400236 	bltu	r6,r5,802096cc <__divsi3+0x4c>
802096c4:	314dc83a 	sub	r6,r6,r5
802096c8:	10c4b03a 	or	r2,r2,r3
802096cc:	1806d07a 	srli	r3,r3,1
802096d0:	280ad07a 	srli	r5,r5,1
802096d4:	183ffa1e 	bne	r3,zero,802096c0 <__reset+0xfa1e96c0>
802096d8:	38000126 	beq	r7,zero,802096e0 <__divsi3+0x60>
802096dc:	0085c83a 	sub	r2,zero,r2
802096e0:	f800283a 	ret
802096e4:	014bc83a 	sub	r5,zero,r5
802096e8:	39c0005c 	xori	r7,r7,1
802096ec:	003fe706 	br	8020968c <__reset+0xfa1e968c>
802096f0:	0109c83a 	sub	r4,zero,r4
802096f4:	01c00044 	movi	r7,1
802096f8:	003fe306 	br	80209688 <__reset+0xfa1e9688>
802096fc:	00c00044 	movi	r3,1
80209700:	003fee06 	br	802096bc <__reset+0xfa1e96bc>

80209704 <__modsi3>:
80209704:	20001716 	blt	r4,zero,80209764 <__modsi3+0x60>
80209708:	000f883a 	mov	r7,zero
8020970c:	2005883a 	mov	r2,r4
80209710:	28001216 	blt	r5,zero,8020975c <__modsi3+0x58>
80209714:	2900162e 	bgeu	r5,r4,80209770 <__modsi3+0x6c>
80209718:	01800804 	movi	r6,32
8020971c:	00c00044 	movi	r3,1
80209720:	00000106 	br	80209728 <__modsi3+0x24>
80209724:	30000a26 	beq	r6,zero,80209750 <__modsi3+0x4c>
80209728:	294b883a 	add	r5,r5,r5
8020972c:	31bfffc4 	addi	r6,r6,-1
80209730:	18c7883a 	add	r3,r3,r3
80209734:	293ffb36 	bltu	r5,r4,80209724 <__reset+0xfa1e9724>
80209738:	18000526 	beq	r3,zero,80209750 <__modsi3+0x4c>
8020973c:	1806d07a 	srli	r3,r3,1
80209740:	11400136 	bltu	r2,r5,80209748 <__modsi3+0x44>
80209744:	1145c83a 	sub	r2,r2,r5
80209748:	280ad07a 	srli	r5,r5,1
8020974c:	183ffb1e 	bne	r3,zero,8020973c <__reset+0xfa1e973c>
80209750:	38000126 	beq	r7,zero,80209758 <__modsi3+0x54>
80209754:	0085c83a 	sub	r2,zero,r2
80209758:	f800283a 	ret
8020975c:	014bc83a 	sub	r5,zero,r5
80209760:	003fec06 	br	80209714 <__reset+0xfa1e9714>
80209764:	0109c83a 	sub	r4,zero,r4
80209768:	01c00044 	movi	r7,1
8020976c:	003fe706 	br	8020970c <__reset+0xfa1e970c>
80209770:	00c00044 	movi	r3,1
80209774:	003ff106 	br	8020973c <__reset+0xfa1e973c>

80209778 <__udivsi3>:
80209778:	200d883a 	mov	r6,r4
8020977c:	2900152e 	bgeu	r5,r4,802097d4 <__udivsi3+0x5c>
80209780:	28001416 	blt	r5,zero,802097d4 <__udivsi3+0x5c>
80209784:	00800804 	movi	r2,32
80209788:	00c00044 	movi	r3,1
8020978c:	00000206 	br	80209798 <__udivsi3+0x20>
80209790:	10000e26 	beq	r2,zero,802097cc <__udivsi3+0x54>
80209794:	28000516 	blt	r5,zero,802097ac <__udivsi3+0x34>
80209798:	294b883a 	add	r5,r5,r5
8020979c:	10bfffc4 	addi	r2,r2,-1
802097a0:	18c7883a 	add	r3,r3,r3
802097a4:	293ffa36 	bltu	r5,r4,80209790 <__reset+0xfa1e9790>
802097a8:	18000826 	beq	r3,zero,802097cc <__udivsi3+0x54>
802097ac:	0005883a 	mov	r2,zero
802097b0:	31400236 	bltu	r6,r5,802097bc <__udivsi3+0x44>
802097b4:	314dc83a 	sub	r6,r6,r5
802097b8:	10c4b03a 	or	r2,r2,r3
802097bc:	1806d07a 	srli	r3,r3,1
802097c0:	280ad07a 	srli	r5,r5,1
802097c4:	183ffa1e 	bne	r3,zero,802097b0 <__reset+0xfa1e97b0>
802097c8:	f800283a 	ret
802097cc:	0005883a 	mov	r2,zero
802097d0:	f800283a 	ret
802097d4:	00c00044 	movi	r3,1
802097d8:	003ff406 	br	802097ac <__reset+0xfa1e97ac>

802097dc <__umodsi3>:
802097dc:	2005883a 	mov	r2,r4
802097e0:	2900122e 	bgeu	r5,r4,8020982c <__umodsi3+0x50>
802097e4:	28001116 	blt	r5,zero,8020982c <__umodsi3+0x50>
802097e8:	01800804 	movi	r6,32
802097ec:	00c00044 	movi	r3,1
802097f0:	00000206 	br	802097fc <__umodsi3+0x20>
802097f4:	30000c26 	beq	r6,zero,80209828 <__umodsi3+0x4c>
802097f8:	28000516 	blt	r5,zero,80209810 <__umodsi3+0x34>
802097fc:	294b883a 	add	r5,r5,r5
80209800:	31bfffc4 	addi	r6,r6,-1
80209804:	18c7883a 	add	r3,r3,r3
80209808:	293ffa36 	bltu	r5,r4,802097f4 <__reset+0xfa1e97f4>
8020980c:	18000626 	beq	r3,zero,80209828 <__umodsi3+0x4c>
80209810:	1806d07a 	srli	r3,r3,1
80209814:	11400136 	bltu	r2,r5,8020981c <__umodsi3+0x40>
80209818:	1145c83a 	sub	r2,r2,r5
8020981c:	280ad07a 	srli	r5,r5,1
80209820:	183ffb1e 	bne	r3,zero,80209810 <__reset+0xfa1e9810>
80209824:	f800283a 	ret
80209828:	f800283a 	ret
8020982c:	00c00044 	movi	r3,1
80209830:	003ff706 	br	80209810 <__reset+0xfa1e9810>

80209834 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
80209834:	defffb04 	addi	sp,sp,-20
80209838:	df000415 	stw	fp,16(sp)
8020983c:	df000404 	addi	fp,sp,16
80209840:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
80209844:	008000c4 	movi	r2,3
80209848:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
8020984c:	e0fffd17 	ldw	r3,-12(fp)
80209850:	008003f4 	movhi	r2,15
80209854:	10909004 	addi	r2,r2,16960
80209858:	1887383a 	mul	r3,r3,r2
8020985c:	00817db4 	movhi	r2,1526
80209860:	10b84004 	addi	r2,r2,-7936
80209864:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
80209868:	00a00034 	movhi	r2,32768
8020986c:	10bfffc4 	addi	r2,r2,-1
80209870:	10c5203a 	divu	r2,r2,r3
80209874:	e0ffff17 	ldw	r3,-4(fp)
80209878:	1885203a 	divu	r2,r3,r2
8020987c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
80209880:	e0bffe17 	ldw	r2,-8(fp)
80209884:	10002526 	beq	r2,zero,8020991c <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
80209888:	e03ffc15 	stw	zero,-16(fp)
8020988c:	00001406 	br	802098e0 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
80209890:	00a00034 	movhi	r2,32768
80209894:	10bfffc4 	addi	r2,r2,-1
80209898:	10bfffc4 	addi	r2,r2,-1
8020989c:	103ffe1e 	bne	r2,zero,80209898 <__reset+0xfa1e9898>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
802098a0:	e0fffd17 	ldw	r3,-12(fp)
802098a4:	008003f4 	movhi	r2,15
802098a8:	10909004 	addi	r2,r2,16960
802098ac:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
802098b0:	00817db4 	movhi	r2,1526
802098b4:	10b84004 	addi	r2,r2,-7936
802098b8:	10c7203a 	divu	r3,r2,r3
802098bc:	00a00034 	movhi	r2,32768
802098c0:	10bfffc4 	addi	r2,r2,-1
802098c4:	10c5203a 	divu	r2,r2,r3
802098c8:	e0ffff17 	ldw	r3,-4(fp)
802098cc:	1885c83a 	sub	r2,r3,r2
802098d0:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
802098d4:	e0bffc17 	ldw	r2,-16(fp)
802098d8:	10800044 	addi	r2,r2,1
802098dc:	e0bffc15 	stw	r2,-16(fp)
802098e0:	e0fffc17 	ldw	r3,-16(fp)
802098e4:	e0bffe17 	ldw	r2,-8(fp)
802098e8:	18bfe916 	blt	r3,r2,80209890 <__reset+0xfa1e9890>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
802098ec:	e0fffd17 	ldw	r3,-12(fp)
802098f0:	008003f4 	movhi	r2,15
802098f4:	10909004 	addi	r2,r2,16960
802098f8:	1887383a 	mul	r3,r3,r2
802098fc:	00817db4 	movhi	r2,1526
80209900:	10b84004 	addi	r2,r2,-7936
80209904:	10c7203a 	divu	r3,r2,r3
80209908:	e0bfff17 	ldw	r2,-4(fp)
8020990c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80209910:	10bfffc4 	addi	r2,r2,-1
80209914:	103ffe1e 	bne	r2,zero,80209910 <__reset+0xfa1e9910>
80209918:	00000b06 	br	80209948 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8020991c:	e0fffd17 	ldw	r3,-12(fp)
80209920:	008003f4 	movhi	r2,15
80209924:	10909004 	addi	r2,r2,16960
80209928:	1887383a 	mul	r3,r3,r2
8020992c:	00817db4 	movhi	r2,1526
80209930:	10b84004 	addi	r2,r2,-7936
80209934:	10c7203a 	divu	r3,r2,r3
80209938:	e0bfff17 	ldw	r2,-4(fp)
8020993c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80209940:	10bfffc4 	addi	r2,r2,-1
80209944:	00bffe16 	blt	zero,r2,80209940 <__reset+0xfa1e9940>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
80209948:	0005883a 	mov	r2,zero
}
8020994c:	e037883a 	mov	sp,fp
80209950:	df000017 	ldw	fp,0(sp)
80209954:	dec00104 	addi	sp,sp,4
80209958:	f800283a 	ret

8020995c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020995c:	defffe04 	addi	sp,sp,-8
80209960:	dfc00115 	stw	ra,4(sp)
80209964:	df000015 	stw	fp,0(sp)
80209968:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020996c:	d0a00b17 	ldw	r2,-32724(gp)
80209970:	10000326 	beq	r2,zero,80209980 <alt_get_errno+0x24>
80209974:	d0a00b17 	ldw	r2,-32724(gp)
80209978:	103ee83a 	callr	r2
8020997c:	00000106 	br	80209984 <alt_get_errno+0x28>
80209980:	d0a02604 	addi	r2,gp,-32616
}
80209984:	e037883a 	mov	sp,fp
80209988:	dfc00117 	ldw	ra,4(sp)
8020998c:	df000017 	ldw	fp,0(sp)
80209990:	dec00204 	addi	sp,sp,8
80209994:	f800283a 	ret

80209998 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
80209998:	defffb04 	addi	sp,sp,-20
8020999c:	dfc00415 	stw	ra,16(sp)
802099a0:	df000315 	stw	fp,12(sp)
802099a4:	df000304 	addi	fp,sp,12
802099a8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
802099ac:	e0bfff17 	ldw	r2,-4(fp)
802099b0:	10000616 	blt	r2,zero,802099cc <close+0x34>
802099b4:	e0bfff17 	ldw	r2,-4(fp)
802099b8:	10c00324 	muli	r3,r2,12
802099bc:	00a00874 	movhi	r2,32801
802099c0:	10861704 	addi	r2,r2,6236
802099c4:	1885883a 	add	r2,r3,r2
802099c8:	00000106 	br	802099d0 <close+0x38>
802099cc:	0005883a 	mov	r2,zero
802099d0:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
802099d4:	e0bffd17 	ldw	r2,-12(fp)
802099d8:	10001926 	beq	r2,zero,80209a40 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
802099dc:	e0bffd17 	ldw	r2,-12(fp)
802099e0:	10800017 	ldw	r2,0(r2)
802099e4:	10800417 	ldw	r2,16(r2)
802099e8:	10000626 	beq	r2,zero,80209a04 <close+0x6c>
802099ec:	e0bffd17 	ldw	r2,-12(fp)
802099f0:	10800017 	ldw	r2,0(r2)
802099f4:	10800417 	ldw	r2,16(r2)
802099f8:	e13ffd17 	ldw	r4,-12(fp)
802099fc:	103ee83a 	callr	r2
80209a00:	00000106 	br	80209a08 <close+0x70>
80209a04:	0005883a 	mov	r2,zero
80209a08:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
80209a0c:	e13fff17 	ldw	r4,-4(fp)
80209a10:	020aca00 	call	8020aca0 <alt_release_fd>
    if (rval < 0)
80209a14:	e0bffe17 	ldw	r2,-8(fp)
80209a18:	1000070e 	bge	r2,zero,80209a38 <close+0xa0>
    {
      ALT_ERRNO = -rval;
80209a1c:	020995c0 	call	8020995c <alt_get_errno>
80209a20:	1007883a 	mov	r3,r2
80209a24:	e0bffe17 	ldw	r2,-8(fp)
80209a28:	0085c83a 	sub	r2,zero,r2
80209a2c:	18800015 	stw	r2,0(r3)
      return -1;
80209a30:	00bfffc4 	movi	r2,-1
80209a34:	00000706 	br	80209a54 <close+0xbc>
    }
    return 0;
80209a38:	0005883a 	mov	r2,zero
80209a3c:	00000506 	br	80209a54 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
80209a40:	020995c0 	call	8020995c <alt_get_errno>
80209a44:	1007883a 	mov	r3,r2
80209a48:	00801444 	movi	r2,81
80209a4c:	18800015 	stw	r2,0(r3)
    return -1;
80209a50:	00bfffc4 	movi	r2,-1
  }
}
80209a54:	e037883a 	mov	sp,fp
80209a58:	dfc00117 	ldw	ra,4(sp)
80209a5c:	df000017 	ldw	fp,0(sp)
80209a60:	dec00204 	addi	sp,sp,8
80209a64:	f800283a 	ret

80209a68 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
80209a68:	deffff04 	addi	sp,sp,-4
80209a6c:	df000015 	stw	fp,0(sp)
80209a70:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
80209a74:	0001883a 	nop
80209a78:	e037883a 	mov	sp,fp
80209a7c:	df000017 	ldw	fp,0(sp)
80209a80:	dec00104 	addi	sp,sp,4
80209a84:	f800283a 	ret

80209a88 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
80209a88:	defffc04 	addi	sp,sp,-16
80209a8c:	df000315 	stw	fp,12(sp)
80209a90:	df000304 	addi	fp,sp,12
80209a94:	e13ffd15 	stw	r4,-12(fp)
80209a98:	e17ffe15 	stw	r5,-8(fp)
80209a9c:	e1bfff15 	stw	r6,-4(fp)
  return len;
80209aa0:	e0bfff17 	ldw	r2,-4(fp)
}
80209aa4:	e037883a 	mov	sp,fp
80209aa8:	df000017 	ldw	fp,0(sp)
80209aac:	dec00104 	addi	sp,sp,4
80209ab0:	f800283a 	ret

80209ab4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80209ab4:	defffe04 	addi	sp,sp,-8
80209ab8:	dfc00115 	stw	ra,4(sp)
80209abc:	df000015 	stw	fp,0(sp)
80209ac0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80209ac4:	d0a00b17 	ldw	r2,-32724(gp)
80209ac8:	10000326 	beq	r2,zero,80209ad8 <alt_get_errno+0x24>
80209acc:	d0a00b17 	ldw	r2,-32724(gp)
80209ad0:	103ee83a 	callr	r2
80209ad4:	00000106 	br	80209adc <alt_get_errno+0x28>
80209ad8:	d0a02604 	addi	r2,gp,-32616
}
80209adc:	e037883a 	mov	sp,fp
80209ae0:	dfc00117 	ldw	ra,4(sp)
80209ae4:	df000017 	ldw	fp,0(sp)
80209ae8:	dec00204 	addi	sp,sp,8
80209aec:	f800283a 	ret

80209af0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
80209af0:	defffb04 	addi	sp,sp,-20
80209af4:	dfc00415 	stw	ra,16(sp)
80209af8:	df000315 	stw	fp,12(sp)
80209afc:	df000304 	addi	fp,sp,12
80209b00:	e13ffe15 	stw	r4,-8(fp)
80209b04:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80209b08:	e0bffe17 	ldw	r2,-8(fp)
80209b0c:	10000616 	blt	r2,zero,80209b28 <fstat+0x38>
80209b10:	e0bffe17 	ldw	r2,-8(fp)
80209b14:	10c00324 	muli	r3,r2,12
80209b18:	00a00874 	movhi	r2,32801
80209b1c:	10861704 	addi	r2,r2,6236
80209b20:	1885883a 	add	r2,r3,r2
80209b24:	00000106 	br	80209b2c <fstat+0x3c>
80209b28:	0005883a 	mov	r2,zero
80209b2c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
80209b30:	e0bffd17 	ldw	r2,-12(fp)
80209b34:	10001026 	beq	r2,zero,80209b78 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
80209b38:	e0bffd17 	ldw	r2,-12(fp)
80209b3c:	10800017 	ldw	r2,0(r2)
80209b40:	10800817 	ldw	r2,32(r2)
80209b44:	10000726 	beq	r2,zero,80209b64 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
80209b48:	e0bffd17 	ldw	r2,-12(fp)
80209b4c:	10800017 	ldw	r2,0(r2)
80209b50:	10800817 	ldw	r2,32(r2)
80209b54:	e17fff17 	ldw	r5,-4(fp)
80209b58:	e13ffd17 	ldw	r4,-12(fp)
80209b5c:	103ee83a 	callr	r2
80209b60:	00000a06 	br	80209b8c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
80209b64:	e0bfff17 	ldw	r2,-4(fp)
80209b68:	00c80004 	movi	r3,8192
80209b6c:	10c00115 	stw	r3,4(r2)
      return 0;
80209b70:	0005883a 	mov	r2,zero
80209b74:	00000506 	br	80209b8c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
80209b78:	0209ab40 	call	80209ab4 <alt_get_errno>
80209b7c:	1007883a 	mov	r3,r2
80209b80:	00801444 	movi	r2,81
80209b84:	18800015 	stw	r2,0(r3)
    return -1;
80209b88:	00bfffc4 	movi	r2,-1
  }
}
80209b8c:	e037883a 	mov	sp,fp
80209b90:	dfc00117 	ldw	ra,4(sp)
80209b94:	df000017 	ldw	fp,0(sp)
80209b98:	dec00204 	addi	sp,sp,8
80209b9c:	f800283a 	ret

80209ba0 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
80209ba0:	defff004 	addi	sp,sp,-64
80209ba4:	df000f15 	stw	fp,60(sp)
80209ba8:	df000f04 	addi	fp,sp,60
80209bac:	e13ffd15 	stw	r4,-12(fp)
80209bb0:	e17ffe15 	stw	r5,-8(fp)
80209bb4:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
80209bb8:	00bffa84 	movi	r2,-22
80209bbc:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
80209bc0:	e0bffd17 	ldw	r2,-12(fp)
80209bc4:	10800828 	cmpgeui	r2,r2,32
80209bc8:	1000501e 	bne	r2,zero,80209d0c <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80209bcc:	0005303a 	rdctl	r2,status
80209bd0:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80209bd4:	e0fff617 	ldw	r3,-40(fp)
80209bd8:	00bfff84 	movi	r2,-2
80209bdc:	1884703a 	and	r2,r3,r2
80209be0:	1001703a 	wrctl	status,r2
  
  return context;
80209be4:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
80209be8:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
80209bec:	00a00874 	movhi	r2,32801
80209bf0:	108c8104 	addi	r2,r2,12804
80209bf4:	e0fffd17 	ldw	r3,-12(fp)
80209bf8:	180690fa 	slli	r3,r3,3
80209bfc:	10c5883a 	add	r2,r2,r3
80209c00:	e0ffff17 	ldw	r3,-4(fp)
80209c04:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
80209c08:	00a00874 	movhi	r2,32801
80209c0c:	108c8104 	addi	r2,r2,12804
80209c10:	e0fffd17 	ldw	r3,-12(fp)
80209c14:	180690fa 	slli	r3,r3,3
80209c18:	10c5883a 	add	r2,r2,r3
80209c1c:	10800104 	addi	r2,r2,4
80209c20:	e0fffe17 	ldw	r3,-8(fp)
80209c24:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
80209c28:	e0bfff17 	ldw	r2,-4(fp)
80209c2c:	10001926 	beq	r2,zero,80209c94 <alt_irq_register+0xf4>
80209c30:	e0bffd17 	ldw	r2,-12(fp)
80209c34:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80209c38:	0005303a 	rdctl	r2,status
80209c3c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80209c40:	e0fff717 	ldw	r3,-36(fp)
80209c44:	00bfff84 	movi	r2,-2
80209c48:	1884703a 	and	r2,r3,r2
80209c4c:	1001703a 	wrctl	status,r2
  
  return context;
80209c50:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80209c54:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
80209c58:	00c00044 	movi	r3,1
80209c5c:	e0bff217 	ldw	r2,-56(fp)
80209c60:	1884983a 	sll	r2,r3,r2
80209c64:	1007883a 	mov	r3,r2
80209c68:	d0a02717 	ldw	r2,-32612(gp)
80209c6c:	1884b03a 	or	r2,r3,r2
80209c70:	d0a02715 	stw	r2,-32612(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80209c74:	d0a02717 	ldw	r2,-32612(gp)
80209c78:	100170fa 	wrctl	ienable,r2
80209c7c:	e0bff817 	ldw	r2,-32(fp)
80209c80:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80209c84:	e0bff917 	ldw	r2,-28(fp)
80209c88:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80209c8c:	0005883a 	mov	r2,zero
80209c90:	00001906 	br	80209cf8 <alt_irq_register+0x158>
80209c94:	e0bffd17 	ldw	r2,-12(fp)
80209c98:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80209c9c:	0005303a 	rdctl	r2,status
80209ca0:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80209ca4:	e0fffa17 	ldw	r3,-24(fp)
80209ca8:	00bfff84 	movi	r2,-2
80209cac:	1884703a 	and	r2,r3,r2
80209cb0:	1001703a 	wrctl	status,r2
  
  return context;
80209cb4:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80209cb8:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
80209cbc:	00c00044 	movi	r3,1
80209cc0:	e0bff417 	ldw	r2,-48(fp)
80209cc4:	1884983a 	sll	r2,r3,r2
80209cc8:	0084303a 	nor	r2,zero,r2
80209ccc:	1007883a 	mov	r3,r2
80209cd0:	d0a02717 	ldw	r2,-32612(gp)
80209cd4:	1884703a 	and	r2,r3,r2
80209cd8:	d0a02715 	stw	r2,-32612(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80209cdc:	d0a02717 	ldw	r2,-32612(gp)
80209ce0:	100170fa 	wrctl	ienable,r2
80209ce4:	e0bffb17 	ldw	r2,-20(fp)
80209ce8:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80209cec:	e0bffc17 	ldw	r2,-16(fp)
80209cf0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80209cf4:	0005883a 	mov	r2,zero
80209cf8:	e0bff115 	stw	r2,-60(fp)
80209cfc:	e0bff317 	ldw	r2,-52(fp)
80209d00:	e0bff515 	stw	r2,-44(fp)
80209d04:	e0bff517 	ldw	r2,-44(fp)
80209d08:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
80209d0c:	e0bff117 	ldw	r2,-60(fp)
}
80209d10:	e037883a 	mov	sp,fp
80209d14:	df000017 	ldw	fp,0(sp)
80209d18:	dec00104 	addi	sp,sp,4
80209d1c:	f800283a 	ret

80209d20 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80209d20:	defffe04 	addi	sp,sp,-8
80209d24:	dfc00115 	stw	ra,4(sp)
80209d28:	df000015 	stw	fp,0(sp)
80209d2c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80209d30:	d0a00b17 	ldw	r2,-32724(gp)
80209d34:	10000326 	beq	r2,zero,80209d44 <alt_get_errno+0x24>
80209d38:	d0a00b17 	ldw	r2,-32724(gp)
80209d3c:	103ee83a 	callr	r2
80209d40:	00000106 	br	80209d48 <alt_get_errno+0x28>
80209d44:	d0a02604 	addi	r2,gp,-32616
}
80209d48:	e037883a 	mov	sp,fp
80209d4c:	dfc00117 	ldw	ra,4(sp)
80209d50:	df000017 	ldw	fp,0(sp)
80209d54:	dec00204 	addi	sp,sp,8
80209d58:	f800283a 	ret

80209d5c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
80209d5c:	deffed04 	addi	sp,sp,-76
80209d60:	dfc01215 	stw	ra,72(sp)
80209d64:	df001115 	stw	fp,68(sp)
80209d68:	df001104 	addi	fp,sp,68
80209d6c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80209d70:	e0bfff17 	ldw	r2,-4(fp)
80209d74:	10000616 	blt	r2,zero,80209d90 <isatty+0x34>
80209d78:	e0bfff17 	ldw	r2,-4(fp)
80209d7c:	10c00324 	muli	r3,r2,12
80209d80:	00a00874 	movhi	r2,32801
80209d84:	10861704 	addi	r2,r2,6236
80209d88:	1885883a 	add	r2,r3,r2
80209d8c:	00000106 	br	80209d94 <isatty+0x38>
80209d90:	0005883a 	mov	r2,zero
80209d94:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
80209d98:	e0bfef17 	ldw	r2,-68(fp)
80209d9c:	10000e26 	beq	r2,zero,80209dd8 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
80209da0:	e0bfef17 	ldw	r2,-68(fp)
80209da4:	10800017 	ldw	r2,0(r2)
80209da8:	10800817 	ldw	r2,32(r2)
80209dac:	1000021e 	bne	r2,zero,80209db8 <isatty+0x5c>
    {
      return 1;
80209db0:	00800044 	movi	r2,1
80209db4:	00000d06 	br	80209dec <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
80209db8:	e0bff004 	addi	r2,fp,-64
80209dbc:	100b883a 	mov	r5,r2
80209dc0:	e13fff17 	ldw	r4,-4(fp)
80209dc4:	0209af00 	call	80209af0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
80209dc8:	e0bff117 	ldw	r2,-60(fp)
80209dcc:	10880020 	cmpeqi	r2,r2,8192
80209dd0:	10803fcc 	andi	r2,r2,255
80209dd4:	00000506 	br	80209dec <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
80209dd8:	0209d200 	call	80209d20 <alt_get_errno>
80209ddc:	1007883a 	mov	r3,r2
80209de0:	00801444 	movi	r2,81
80209de4:	18800015 	stw	r2,0(r3)
    return 0;
80209de8:	0005883a 	mov	r2,zero
  }
}
80209dec:	e037883a 	mov	sp,fp
80209df0:	dfc00117 	ldw	ra,4(sp)
80209df4:	df000017 	ldw	fp,0(sp)
80209df8:	dec00204 	addi	sp,sp,8
80209dfc:	f800283a 	ret

80209e00 <tx_log_str>:
	#include "sys/alt_log_printf.h"

        .global tx_log_str
tx_log_str:
	/* load base uart / jtag uart address into r6 */
	movhi r6, %hiadj(ALT_LOG_PORT_BASE)
80209e00:	01a00034 	movhi	r6,32768
	addi r6, r6, %lo(ALT_LOG_PORT_BASE)
80209e04:	318b2404 	addi	r6,r6,11408

80209e08 <tx_next_char>:
tx_next_char:
        /* if pointer points to null, return 
         * r4 is the pointer to the str to be printed, set by ALT_LOG_PUTS */
	ldb r7, (r4)
80209e08:	21c00007 	ldb	r7,0(r4)
	beq r0, r7, end_tx
80209e0c:	01c00826 	beq	zero,r7,80209e30 <end_tx>

80209e10 <wait_tx_ready_loop>:

	/* check device transmit ready  */
wait_tx_ready_loop:
        ldwio   r8, ALT_LOG_PRINT_REG_OFFSET(r6)
80209e10:	32000137 	ldwio	r8,4(r6)
        /*UART, ALT_LOG_PRINT_MSK == 0x40
          JTAG UART, ALT_LOG_PRINT_MSK == 0xFFFF0000 */
        andhi   r5, r8, %hi(ALT_LOG_PRINT_MSK)
80209e14:	417fffec 	andhi	r5,r8,65535
        andi    r8, r8, %lo(ALT_LOG_PRINT_MSK)
80209e18:	4200000c 	andi	r8,r8,0
        or      r5, r5, r8
80209e1c:	2a0ab03a 	or	r5,r5,r8
        beq     r5, r0, wait_tx_ready_loop	
80209e20:	283ffb26 	beq	r5,zero,80209e10 <__reset+0xfa1e9e10>
	/* write char */
	stwio   r7, ALT_LOG_PRINT_TXDATA_REG_OFFSET (r6)		
80209e24:	31c00035 	stwio	r7,0(r6)
	/* advance string pointer */
	addi r4, r4, 1
80209e28:	21000044 	addi	r4,r4,1
	br tx_next_char
80209e2c:	003ff606 	br	80209e08 <__reset+0xfa1e9e08>

80209e30 <end_tx>:
end_tx:	
        ret
80209e30:	f800283a 	ret

80209e34 <alt_log_txchar>:



/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
80209e34:	defffd04 	addi	sp,sp,-12
80209e38:	df000215 	stw	fp,8(sp)
80209e3c:	df000204 	addi	fp,sp,8
80209e40:	e13ffe15 	stw	r4,-8(fp)
80209e44:	e17fff15 	stw	r5,-4(fp)
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
80209e48:	0001883a 	nop
80209e4c:	e0bfff17 	ldw	r2,-4(fp)
80209e50:	10800104 	addi	r2,r2,4
80209e54:	10800037 	ldwio	r2,0(r2)
80209e58:	10bfffec 	andhi	r2,r2,65535
80209e5c:	103ffb26 	beq	r2,zero,80209e4c <__reset+0xfa1e9e4c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
80209e60:	e0bfff17 	ldw	r2,-4(fp)
80209e64:	e0fffe17 	ldw	r3,-8(fp)
80209e68:	10c00035 	stwio	r3,0(r2)
}
80209e6c:	0001883a 	nop
80209e70:	e037883a 	mov	sp,fp
80209e74:	df000017 	ldw	fp,0(sp)
80209e78:	dec00104 	addi	sp,sp,4
80209e7c:	f800283a 	ret

80209e80 <alt_log_repchar>:


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
80209e80:	defffb04 	addi	sp,sp,-20
80209e84:	dfc00415 	stw	ra,16(sp)
80209e88:	df000315 	stw	fp,12(sp)
80209e8c:	df000304 	addi	fp,sp,12
80209e90:	2005883a 	mov	r2,r4
80209e94:	e17ffe15 	stw	r5,-8(fp)
80209e98:	e1bfff15 	stw	r6,-4(fp)
80209e9c:	e0bffd05 	stb	r2,-12(fp)
  while(r-- > 0)
80209ea0:	00000506 	br	80209eb8 <alt_log_repchar+0x38>
    alt_log_txchar(c,(char*) base);
80209ea4:	e0bffd07 	ldb	r2,-12(fp)
80209ea8:	e0ffff17 	ldw	r3,-4(fp)
80209eac:	180b883a 	mov	r5,r3
80209eb0:	1009883a 	mov	r4,r2
80209eb4:	0209e340 	call	80209e34 <alt_log_txchar>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
80209eb8:	e0bffe17 	ldw	r2,-8(fp)
80209ebc:	10ffffc4 	addi	r3,r2,-1
80209ec0:	e0fffe15 	stw	r3,-8(fp)
80209ec4:	00bff716 	blt	zero,r2,80209ea4 <__reset+0xfa1e9ea4>
    alt_log_txchar(c,(char*) base);
}
80209ec8:	0001883a 	nop
80209ecc:	e037883a 	mov	sp,fp
80209ed0:	dfc00117 	ldw	ra,4(sp)
80209ed4:	df000017 	ldw	fp,0(sp)
80209ed8:	dec00204 	addi	sp,sp,8
80209edc:	f800283a 	ret

80209ee0 <alt_log_private_printf>:


/* Stripped down printf function */
void alt_log_private_printf(const char *fmt,int base,va_list args)
  {
80209ee0:	deffe904 	addi	sp,sp,-92
80209ee4:	dfc01615 	stw	ra,88(sp)
80209ee8:	df001515 	stw	fp,84(sp)
80209eec:	dc001415 	stw	r16,80(sp)
80209ef0:	df001504 	addi	fp,sp,84
80209ef4:	e13ffc15 	stw	r4,-16(fp)
80209ef8:	e17ffd15 	stw	r5,-12(fp)
80209efc:	e1bffe15 	stw	r6,-8(fp)
  const char *w;
  char c;
  int state;
  int fmtLeadingZero = 0; /* init these all to 0 for -W warnings. */
80209f00:	e03fed15 	stw	zero,-76(fp)
  int fmtLong = 0;
80209f04:	e03fee15 	stw	zero,-72(fp)
  int fmtBeforeDecimal = 0;
80209f08:	e03fef15 	stw	zero,-68(fp)
  int fmtAfterDecimal = 0;
80209f0c:	e03ff015 	stw	zero,-64(fp)
  int fmtBase = 0;
80209f10:	e03ff115 	stw	zero,-60(fp)
  int fmtSigned = 0;
80209f14:	e03ff215 	stw	zero,-56(fp)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */
80209f18:	e03ff315 	stw	zero,-52(fp)

  w = fmt;
80209f1c:	e0bffc17 	ldw	r2,-16(fp)
80209f20:	e0bfeb15 	stw	r2,-84(fp)
  state = pfState_chars;
80209f24:	e03fec15 	stw	zero,-80(fp)

  while(0 != (c = *w++))
80209f28:	00014b06 	br	8020a458 <alt_log_private_printf+0x578>
    {
    switch(state)
80209f2c:	e0bfec17 	ldw	r2,-80(fp)
80209f30:	10c00060 	cmpeqi	r3,r2,1
80209f34:	18001b1e 	bne	r3,zero,80209fa4 <alt_log_private_printf+0xc4>
80209f38:	10c000a0 	cmpeqi	r3,r2,2
80209f3c:	18002d1e 	bne	r3,zero,80209ff4 <alt_log_private_printf+0x114>
80209f40:	10000126 	beq	r2,zero,80209f48 <alt_log_private_printf+0x68>
80209f44:	00014406 	br	8020a458 <alt_log_private_printf+0x578>
      {
      case pfState_chars:
        if(c == '%')
80209f48:	e0bffb07 	ldb	r2,-20(fp)
80209f4c:	10800958 	cmpnei	r2,r2,37
80209f50:	10000e1e 	bne	r2,zero,80209f8c <alt_log_private_printf+0xac>
        {
          fmtLeadingZero = 0;
80209f54:	e03fed15 	stw	zero,-76(fp)
          fmtLong = 0;
80209f58:	e03fee15 	stw	zero,-72(fp)
          fmtBase = 10;
80209f5c:	00800284 	movi	r2,10
80209f60:	e0bff115 	stw	r2,-60(fp)
          fmtSigned = 1;
80209f64:	00800044 	movi	r2,1
80209f68:	e0bff215 	stw	r2,-56(fp)
          fmtCase = 0; /* Only %X sets this. */
80209f6c:	e03ff315 	stw	zero,-52(fp)
          fmtBeforeDecimal = -1;
80209f70:	00bfffc4 	movi	r2,-1
80209f74:	e0bfef15 	stw	r2,-68(fp)
          fmtAfterDecimal = -1;
80209f78:	00bfffc4 	movi	r2,-1
80209f7c:	e0bff015 	stw	r2,-64(fp)
          state = pfState_firstFmtChar;
80209f80:	00800044 	movi	r2,1
80209f84:	e0bfec15 	stw	r2,-80(fp)
80209f88:	00013306 	br	8020a458 <alt_log_private_printf+0x578>
        }
        else
        {
          alt_log_txchar(c,(char*)base);
80209f8c:	e0bffb07 	ldb	r2,-20(fp)
80209f90:	e0fffd17 	ldw	r3,-12(fp)
80209f94:	180b883a 	mov	r5,r3
80209f98:	1009883a 	mov	r4,r2
80209f9c:	0209e340 	call	80209e34 <alt_log_txchar>
        }
        break;
80209fa0:	00012d06 	br	8020a458 <alt_log_private_printf+0x578>

      case pfState_firstFmtChar:
        if(c == '0')
80209fa4:	e0bffb07 	ldb	r2,-20(fp)
80209fa8:	10800c18 	cmpnei	r2,r2,48
80209fac:	1000051e 	bne	r2,zero,80209fc4 <alt_log_private_printf+0xe4>
        {
          fmtLeadingZero = 1;
80209fb0:	00800044 	movi	r2,1
80209fb4:	e0bfed15 	stw	r2,-76(fp)
          state = pfState_otherFmtChar;
80209fb8:	00800084 	movi	r2,2
80209fbc:	e0bfec15 	stw	r2,-80(fp)
80209fc0:	00012506 	br	8020a458 <alt_log_private_printf+0x578>
        }
        else if(c == '%')
80209fc4:	e0bffb07 	ldb	r2,-20(fp)
80209fc8:	10800958 	cmpnei	r2,r2,37
80209fcc:	1000071e 	bne	r2,zero,80209fec <alt_log_private_printf+0x10c>
        {
          alt_log_txchar(c,(char*)base);
80209fd0:	e0bffb07 	ldb	r2,-20(fp)
80209fd4:	e0fffd17 	ldw	r3,-12(fp)
80209fd8:	180b883a 	mov	r5,r3
80209fdc:	1009883a 	mov	r4,r2
80209fe0:	0209e340 	call	80209e34 <alt_log_txchar>
          state = pfState_chars;
80209fe4:	e03fec15 	stw	zero,-80(fp)
80209fe8:	00011b06 	br	8020a458 <alt_log_private_printf+0x578>
        }
        else
        {
          state = pfState_otherFmtChar;
80209fec:	00800084 	movi	r2,2
80209ff0:	e0bfec15 	stw	r2,-80(fp)
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
80209ff4:	e0bffb07 	ldb	r2,-20(fp)
80209ff8:	10800b98 	cmpnei	r2,r2,46
80209ffc:	1000021e 	bne	r2,zero,8020a008 <alt_log_private_printf+0x128>
        {
          fmtAfterDecimal = 0;
8020a000:	e03ff015 	stw	zero,-64(fp)
8020a004:	00011306 	br	8020a454 <alt_log_private_printf+0x574>
        }
        else if('0' <= c && c <= '9')
8020a008:	e0bffb07 	ldb	r2,-20(fp)
8020a00c:	10800c10 	cmplti	r2,r2,48
8020a010:	10001a1e 	bne	r2,zero,8020a07c <alt_log_private_printf+0x19c>
8020a014:	e0bffb07 	ldb	r2,-20(fp)
8020a018:	10800e88 	cmpgei	r2,r2,58
8020a01c:	1000171e 	bne	r2,zero,8020a07c <alt_log_private_printf+0x19c>
        {
          c -= '0';
8020a020:	e0bffb03 	ldbu	r2,-20(fp)
8020a024:	10bff404 	addi	r2,r2,-48
8020a028:	e0bffb05 	stb	r2,-20(fp)
          if(fmtAfterDecimal < 0)     /* still before decimal */
8020a02c:	e0bff017 	ldw	r2,-64(fp)
8020a030:	10000c0e 	bge	r2,zero,8020a064 <alt_log_private_printf+0x184>
          {
            if(fmtBeforeDecimal < 0)
8020a034:	e0bfef17 	ldw	r2,-68(fp)
8020a038:	1000020e 	bge	r2,zero,8020a044 <alt_log_private_printf+0x164>
            {
              fmtBeforeDecimal = 0;
8020a03c:	e03fef15 	stw	zero,-68(fp)
8020a040:	00000306 	br	8020a050 <alt_log_private_printf+0x170>
            }
            else
            {
              fmtBeforeDecimal *= 10;
8020a044:	e0bfef17 	ldw	r2,-68(fp)
8020a048:	108002a4 	muli	r2,r2,10
8020a04c:	e0bfef15 	stw	r2,-68(fp)
            }
            fmtBeforeDecimal += c;
8020a050:	e0bffb07 	ldb	r2,-20(fp)
8020a054:	e0ffef17 	ldw	r3,-68(fp)
8020a058:	1885883a 	add	r2,r3,r2
8020a05c:	e0bfef15 	stw	r2,-68(fp)
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
8020a060:	0000fc06 	br	8020a454 <alt_log_private_printf+0x574>
            }
            fmtBeforeDecimal += c;
          }
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
8020a064:	e0bff017 	ldw	r2,-64(fp)
8020a068:	10c002a4 	muli	r3,r2,10
8020a06c:	e0bffb07 	ldb	r2,-20(fp)
8020a070:	1885883a 	add	r2,r3,r2
8020a074:	e0bff015 	stw	r2,-64(fp)
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
8020a078:	0000f606 	br	8020a454 <alt_log_private_printf+0x574>
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
          }
        }
        else if(c == 'l')
8020a07c:	e0bffb07 	ldb	r2,-20(fp)
8020a080:	10801b18 	cmpnei	r2,r2,108
8020a084:	1000031e 	bne	r2,zero,8020a094 <alt_log_private_printf+0x1b4>
        {
          fmtLong = 1;
8020a088:	00800044 	movi	r2,1
8020a08c:	e0bfee15 	stw	r2,-72(fp)
8020a090:	0000f006 	br	8020a454 <alt_log_private_printf+0x574>
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
8020a094:	e0bffb07 	ldb	r2,-20(fp)
8020a098:	10bfea04 	addi	r2,r2,-88
8020a09c:	10c00868 	cmpgeui	r3,r2,33
8020a0a0:	1800eb1e 	bne	r3,zero,8020a450 <alt_log_private_printf+0x570>
8020a0a4:	100690ba 	slli	r3,r2,2
8020a0a8:	00a00874 	movhi	r2,32801
8020a0ac:	10a82f04 	addi	r2,r2,-24388
8020a0b0:	1885883a 	add	r2,r3,r2
8020a0b4:	10800017 	ldw	r2,0(r2)
8020a0b8:	1000683a 	jmp	r2
8020a0bc:	8020a37c 	xorhi	zero,r16,33421
8020a0c0:	8020a450 	cmplti	zero,r16,-32111
8020a0c4:	8020a450 	cmplti	zero,r16,-32111
8020a0c8:	8020a450 	cmplti	zero,r16,-32111
8020a0cc:	8020a450 	cmplti	zero,r16,-32111
8020a0d0:	8020a450 	cmplti	zero,r16,-32111
8020a0d4:	8020a450 	cmplti	zero,r16,-32111
8020a0d8:	8020a450 	cmplti	zero,r16,-32111
8020a0dc:	8020a450 	cmplti	zero,r16,-32111
8020a0e0:	8020a450 	cmplti	zero,r16,-32111
8020a0e4:	8020a450 	cmplti	zero,r16,-32111
8020a0e8:	8020a394 	ori	zero,r16,33422
8020a0ec:	8020a140 	call	88020a14 <__reset+0x2000a14>
8020a0f0:	8020a450 	cmplti	zero,r16,-32111
8020a0f4:	8020a450 	cmplti	zero,r16,-32111
8020a0f8:	8020a450 	cmplti	zero,r16,-32111
8020a0fc:	8020a450 	cmplti	zero,r16,-32111
8020a100:	8020a140 	call	88020a14 <__reset+0x2000a14>
8020a104:	8020a450 	cmplti	zero,r16,-32111
8020a108:	8020a450 	cmplti	zero,r16,-32111
8020a10c:	8020a450 	cmplti	zero,r16,-32111
8020a110:	8020a450 	cmplti	zero,r16,-32111
8020a114:	8020a450 	cmplti	zero,r16,-32111
8020a118:	8020a35c 	xori	zero,r16,33421
8020a11c:	8020a450 	cmplti	zero,r16,-32111
8020a120:	8020a450 	cmplti	zero,r16,-32111
8020a124:	8020a450 	cmplti	zero,r16,-32111
8020a128:	8020a3d0 	cmplti	zero,r16,-32113
8020a12c:	8020a450 	cmplti	zero,r16,-32111
8020a130:	8020a354 	ori	zero,r16,33421
8020a134:	8020a450 	cmplti	zero,r16,-32111
8020a138:	8020a450 	cmplti	zero,r16,-32111
8020a13c:	8020a36c 	andhi	zero,r16,33421
                unsigned long vShrink;  /* used to count digits */
                int sign;
                int digitCount;

                /* Get the value */
                if(fmtLong)
8020a140:	e0bfee17 	ldw	r2,-72(fp)
8020a144:	10000e26 	beq	r2,zero,8020a180 <alt_log_private_printf+0x2a0>
                {
                  if (fmtSigned)
8020a148:	e0bff217 	ldw	r2,-56(fp)
8020a14c:	10000626 	beq	r2,zero,8020a168 <alt_log_private_printf+0x288>
                  {
                    v = va_arg(args,long);
8020a150:	e0bffe17 	ldw	r2,-8(fp)
8020a154:	10c00104 	addi	r3,r2,4
8020a158:	e0fffe15 	stw	r3,-8(fp)
8020a15c:	10800017 	ldw	r2,0(r2)
8020a160:	e0bff415 	stw	r2,-48(fp)
8020a164:	00001306 	br	8020a1b4 <alt_log_private_printf+0x2d4>
                  }
                  else
                  {
                    v = va_arg(args,unsigned long);
8020a168:	e0bffe17 	ldw	r2,-8(fp)
8020a16c:	10c00104 	addi	r3,r2,4
8020a170:	e0fffe15 	stw	r3,-8(fp)
8020a174:	10800017 	ldw	r2,0(r2)
8020a178:	e0bff415 	stw	r2,-48(fp)
8020a17c:	00000d06 	br	8020a1b4 <alt_log_private_printf+0x2d4>
                  }
                }
                else
                {
                  if (fmtSigned)
8020a180:	e0bff217 	ldw	r2,-56(fp)
8020a184:	10000626 	beq	r2,zero,8020a1a0 <alt_log_private_printf+0x2c0>
                  {
                    v = va_arg(args,int);
8020a188:	e0bffe17 	ldw	r2,-8(fp)
8020a18c:	10c00104 	addi	r3,r2,4
8020a190:	e0fffe15 	stw	r3,-8(fp)
8020a194:	10800017 	ldw	r2,0(r2)
8020a198:	e0bff415 	stw	r2,-48(fp)
8020a19c:	00000506 	br	8020a1b4 <alt_log_private_printf+0x2d4>
                  }
                  else
                  {
                    v = va_arg(args,unsigned int);
8020a1a0:	e0bffe17 	ldw	r2,-8(fp)
8020a1a4:	10c00104 	addi	r3,r2,4
8020a1a8:	e0fffe15 	stw	r3,-8(fp)
8020a1ac:	10800017 	ldw	r2,0(r2)
8020a1b0:	e0bff415 	stw	r2,-48(fp)
                  }
                }

                /* Strip sign */
                sign = 0;
8020a1b4:	e03ff715 	stw	zero,-36(fp)
                  /* (assumes sign bit is #31) */
                if( fmtSigned && (v & (0x80000000)) )
8020a1b8:	e0bff217 	ldw	r2,-56(fp)
8020a1bc:	10000726 	beq	r2,zero,8020a1dc <alt_log_private_printf+0x2fc>
8020a1c0:	e0bff417 	ldw	r2,-48(fp)
8020a1c4:	1000050e 	bge	r2,zero,8020a1dc <alt_log_private_printf+0x2fc>
                  {
                  v = ~v + 1;
8020a1c8:	e0bff417 	ldw	r2,-48(fp)
8020a1cc:	0085c83a 	sub	r2,zero,r2
8020a1d0:	e0bff415 	stw	r2,-48(fp)
                  sign = 1;
8020a1d4:	00800044 	movi	r2,1
8020a1d8:	e0bff715 	stw	r2,-36(fp)
                  }

                /* Count digits, and get largest place value */
                vShrink = v;
8020a1dc:	e0bff417 	ldw	r2,-48(fp)
8020a1e0:	e0bff615 	stw	r2,-40(fp)
                p = 1;
8020a1e4:	00800044 	movi	r2,1
8020a1e8:	e0bff515 	stw	r2,-44(fp)
                digitCount = 1;
8020a1ec:	00800044 	movi	r2,1
8020a1f0:	e0bff815 	stw	r2,-32(fp)
                while( (vShrink = vShrink / fmtBase) > 0 )
8020a1f4:	00000706 	br	8020a214 <alt_log_private_printf+0x334>
                  {
                  digitCount++;
8020a1f8:	e0bff817 	ldw	r2,-32(fp)
8020a1fc:	10800044 	addi	r2,r2,1
8020a200:	e0bff815 	stw	r2,-32(fp)
                  p *= fmtBase;
8020a204:	e0bff117 	ldw	r2,-60(fp)
8020a208:	e0fff517 	ldw	r3,-44(fp)
8020a20c:	1885383a 	mul	r2,r3,r2
8020a210:	e0bff515 	stw	r2,-44(fp)

                /* Count digits, and get largest place value */
                vShrink = v;
                p = 1;
                digitCount = 1;
                while( (vShrink = vShrink / fmtBase) > 0 )
8020a214:	e0bff117 	ldw	r2,-60(fp)
8020a218:	e0fff617 	ldw	r3,-40(fp)
8020a21c:	1885203a 	divu	r2,r3,r2
8020a220:	e0bff615 	stw	r2,-40(fp)
8020a224:	e0bff617 	ldw	r2,-40(fp)
8020a228:	103ff31e 	bne	r2,zero,8020a1f8 <__reset+0xfa1ea1f8>
                  digitCount++;
                  p *= fmtBase;
                  }

                /* Print leading characters & sign */
                fmtBeforeDecimal -= digitCount;
8020a22c:	e0ffef17 	ldw	r3,-68(fp)
8020a230:	e0bff817 	ldw	r2,-32(fp)
8020a234:	1885c83a 	sub	r2,r3,r2
8020a238:	e0bfef15 	stw	r2,-68(fp)
                if(fmtLeadingZero)
8020a23c:	e0bfed17 	ldw	r2,-76(fp)
8020a240:	10000e26 	beq	r2,zero,8020a27c <alt_log_private_printf+0x39c>
                  {
                  if(sign)
8020a244:	e0bff717 	ldw	r2,-36(fp)
8020a248:	10000726 	beq	r2,zero,8020a268 <alt_log_private_printf+0x388>
                    {
                    alt_log_txchar('-',(char*)base);
8020a24c:	e0bffd17 	ldw	r2,-12(fp)
8020a250:	100b883a 	mov	r5,r2
8020a254:	01000b44 	movi	r4,45
8020a258:	0209e340 	call	80209e34 <alt_log_txchar>
                    fmtBeforeDecimal--;
8020a25c:	e0bfef17 	ldw	r2,-68(fp)
8020a260:	10bfffc4 	addi	r2,r2,-1
8020a264:	e0bfef15 	stw	r2,-68(fp)
                    }
                  alt_log_repchar('0',fmtBeforeDecimal,base);
8020a268:	e1bffd17 	ldw	r6,-12(fp)
8020a26c:	e17fef17 	ldw	r5,-68(fp)
8020a270:	01000c04 	movi	r4,48
8020a274:	0209e800 	call	80209e80 <alt_log_repchar>
8020a278:	00003206 	br	8020a344 <alt_log_private_printf+0x464>
                  }
                else
                  {
                    if(sign)
8020a27c:	e0bff717 	ldw	r2,-36(fp)
8020a280:	10000326 	beq	r2,zero,8020a290 <alt_log_private_printf+0x3b0>
                    {
                      fmtBeforeDecimal--;
8020a284:	e0bfef17 	ldw	r2,-68(fp)
8020a288:	10bfffc4 	addi	r2,r2,-1
8020a28c:	e0bfef15 	stw	r2,-68(fp)
                    }
                    alt_log_repchar(' ',fmtBeforeDecimal,base);
8020a290:	e1bffd17 	ldw	r6,-12(fp)
8020a294:	e17fef17 	ldw	r5,-68(fp)
8020a298:	01000804 	movi	r4,32
8020a29c:	0209e800 	call	80209e80 <alt_log_repchar>
                    if(sign)
8020a2a0:	e0bff717 	ldw	r2,-36(fp)
8020a2a4:	10002726 	beq	r2,zero,8020a344 <alt_log_private_printf+0x464>
                    {
                      alt_log_txchar('-',(char*)base);
8020a2a8:	e0bffd17 	ldw	r2,-12(fp)
8020a2ac:	100b883a 	mov	r5,r2
8020a2b0:	01000b44 	movi	r4,45
8020a2b4:	0209e340 	call	80209e34 <alt_log_txchar>
                    }
                  }

                /* Print numbery parts */
                while(p)
8020a2b8:	00002206 	br	8020a344 <alt_log_private_printf+0x464>
                  {
                  unsigned char d;

                  d = v / p;
8020a2bc:	e0fff417 	ldw	r3,-48(fp)
8020a2c0:	e0bff517 	ldw	r2,-44(fp)
8020a2c4:	1885203a 	divu	r2,r3,r2
8020a2c8:	e0bff905 	stb	r2,-28(fp)
                  d += '0';
8020a2cc:	e0bff903 	ldbu	r2,-28(fp)
8020a2d0:	10800c04 	addi	r2,r2,48
8020a2d4:	e0bff905 	stb	r2,-28(fp)
                  if(d > '9')
8020a2d8:	e0bff903 	ldbu	r2,-28(fp)
8020a2dc:	10800eb0 	cmpltui	r2,r2,58
8020a2e0:	1000081e 	bne	r2,zero,8020a304 <alt_log_private_printf+0x424>
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
8020a2e4:	e0bff317 	ldw	r2,-52(fp)
8020a2e8:	10000226 	beq	r2,zero,8020a2f4 <alt_log_private_printf+0x414>
8020a2ec:	008001c4 	movi	r2,7
8020a2f0:	00000106 	br	8020a2f8 <alt_log_private_printf+0x418>
8020a2f4:	008009c4 	movi	r2,39
8020a2f8:	e0fff903 	ldbu	r3,-28(fp)
8020a2fc:	10c5883a 	add	r2,r2,r3
8020a300:	e0bff905 	stb	r2,-28(fp)
                  }
                  alt_log_txchar(d,(char*)base);
8020a304:	e0bff903 	ldbu	r2,-28(fp)
8020a308:	e0fffd17 	ldw	r3,-12(fp)
8020a30c:	180b883a 	mov	r5,r3
8020a310:	1009883a 	mov	r4,r2
8020a314:	0209e340 	call	80209e34 <alt_log_txchar>

                  v = v % p;
8020a318:	e0bff417 	ldw	r2,-48(fp)
8020a31c:	e0fff517 	ldw	r3,-44(fp)
8020a320:	10c9203a 	divu	r4,r2,r3
8020a324:	e0fff517 	ldw	r3,-44(fp)
8020a328:	20c7383a 	mul	r3,r4,r3
8020a32c:	10c5c83a 	sub	r2,r2,r3
8020a330:	e0bff415 	stw	r2,-48(fp)
                  p = p / fmtBase;
8020a334:	e0bff117 	ldw	r2,-60(fp)
8020a338:	e0fff517 	ldw	r3,-44(fp)
8020a33c:	1885203a 	divu	r2,r3,r2
8020a340:	e0bff515 	stw	r2,-44(fp)
                      alt_log_txchar('-',(char*)base);
                    }
                  }

                /* Print numbery parts */
                while(p)
8020a344:	e0bff517 	ldw	r2,-44(fp)
8020a348:	103fdc1e 	bne	r2,zero,8020a2bc <__reset+0xfa1ea2bc>
                  v = v % p;
                  p = p / fmtBase;
                  }
                }

              state = pfState_chars;
8020a34c:	e03fec15 	stw	zero,-80(fp)
              break;
8020a350:	00003f06 	br	8020a450 <alt_log_private_printf+0x570>

            case 'u':
              fmtSigned = 0;
8020a354:	e03ff215 	stw	zero,-56(fp)
              goto doIntegerPrint;
8020a358:	003f7906 	br	8020a140 <__reset+0xfa1ea140>
            case 'o':
              fmtSigned = 0;
8020a35c:	e03ff215 	stw	zero,-56(fp)
              fmtBase = 8;
8020a360:	00800204 	movi	r2,8
8020a364:	e0bff115 	stw	r2,-60(fp)
              goto doIntegerPrint;
8020a368:	003f7506 	br	8020a140 <__reset+0xfa1ea140>
            case 'x':
              fmtSigned = 0;
8020a36c:	e03ff215 	stw	zero,-56(fp)
              fmtBase = 16;
8020a370:	00800404 	movi	r2,16
8020a374:	e0bff115 	stw	r2,-60(fp)
              goto doIntegerPrint;
8020a378:	003f7106 	br	8020a140 <__reset+0xfa1ea140>
            case 'X':
              fmtSigned = 0;
8020a37c:	e03ff215 	stw	zero,-56(fp)
              fmtBase = 16;
8020a380:	00800404 	movi	r2,16
8020a384:	e0bff115 	stw	r2,-60(fp)
              fmtCase = 1;
8020a388:	00800044 	movi	r2,1
8020a38c:	e0bff315 	stw	r2,-52(fp)
              goto doIntegerPrint;
8020a390:	003f6b06 	br	8020a140 <__reset+0xfa1ea140>

            case 'c':
              alt_log_repchar(' ',fmtBeforeDecimal-1,base);
8020a394:	e0bfef17 	ldw	r2,-68(fp)
8020a398:	10bfffc4 	addi	r2,r2,-1
8020a39c:	e1bffd17 	ldw	r6,-12(fp)
8020a3a0:	100b883a 	mov	r5,r2
8020a3a4:	01000804 	movi	r4,32
8020a3a8:	0209e800 	call	80209e80 <alt_log_repchar>
              alt_log_txchar(va_arg(args,int),(char*)base);
8020a3ac:	e0bffe17 	ldw	r2,-8(fp)
8020a3b0:	10c00104 	addi	r3,r2,4
8020a3b4:	e0fffe15 	stw	r3,-8(fp)
8020a3b8:	10800017 	ldw	r2,0(r2)
8020a3bc:	e0fffd17 	ldw	r3,-12(fp)
8020a3c0:	180b883a 	mov	r5,r3
8020a3c4:	1009883a 	mov	r4,r2
8020a3c8:	0209e340 	call	80209e34 <alt_log_txchar>
              break;
8020a3cc:	00002006 	br	8020a450 <alt_log_private_printf+0x570>

            case 's':
                {
                char *s;

                s = va_arg(args,char *);
8020a3d0:	e0bffe17 	ldw	r2,-8(fp)
8020a3d4:	10c00104 	addi	r3,r2,4
8020a3d8:	e0fffe15 	stw	r3,-8(fp)
8020a3dc:	10800017 	ldw	r2,0(r2)
8020a3e0:	e0bffa15 	stw	r2,-24(fp)
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);
8020a3e4:	e43fef17 	ldw	r16,-68(fp)
8020a3e8:	e13ffa17 	ldw	r4,-24(fp)
8020a3ec:	0206c880 	call	80206c88 <strlen>
8020a3f0:	8085c83a 	sub	r2,r16,r2
8020a3f4:	e1bffd17 	ldw	r6,-12(fp)
8020a3f8:	100b883a 	mov	r5,r2
8020a3fc:	01000804 	movi	r4,32
8020a400:	0209e800 	call	80209e80 <alt_log_repchar>

                while(*s)
8020a404:	00000b06 	br	8020a434 <alt_log_private_printf+0x554>
                  alt_log_txchar(*s++,(char*)base);
8020a408:	e0bffa17 	ldw	r2,-24(fp)
8020a40c:	10c00044 	addi	r3,r2,1
8020a410:	e0fffa15 	stw	r3,-24(fp)
8020a414:	10800003 	ldbu	r2,0(r2)
8020a418:	10803fcc 	andi	r2,r2,255
8020a41c:	1080201c 	xori	r2,r2,128
8020a420:	10bfe004 	addi	r2,r2,-128
8020a424:	e0fffd17 	ldw	r3,-12(fp)
8020a428:	180b883a 	mov	r5,r3
8020a42c:	1009883a 	mov	r4,r2
8020a430:	0209e340 	call	80209e34 <alt_log_txchar>
                char *s;

                s = va_arg(args,char *);
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);

                while(*s)
8020a434:	e0bffa17 	ldw	r2,-24(fp)
8020a438:	10800003 	ldbu	r2,0(r2)
8020a43c:	10803fcc 	andi	r2,r2,255
8020a440:	1080201c 	xori	r2,r2,128
8020a444:	10bfe004 	addi	r2,r2,-128
8020a448:	103fef1e 	bne	r2,zero,8020a408 <__reset+0xfa1ea408>
                  alt_log_txchar(*s++,(char*)base);
                }
              break;
8020a44c:	0001883a 	nop
            } /* switch last letter of fmt */
          state=pfState_chars;
8020a450:	e03fec15 	stw	zero,-80(fp)
          }
        break;
8020a454:	0001883a 	nop
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
8020a458:	e0bfeb17 	ldw	r2,-84(fp)
8020a45c:	10c00044 	addi	r3,r2,1
8020a460:	e0ffeb15 	stw	r3,-84(fp)
8020a464:	10800003 	ldbu	r2,0(r2)
8020a468:	e0bffb05 	stb	r2,-20(fp)
8020a46c:	e0bffb07 	ldb	r2,-20(fp)
8020a470:	103eae1e 	bne	r2,zero,80209f2c <__reset+0xfa1e9f2c>
          state=pfState_chars;
          }
        break;
      } /* switch */
    } /* while chars left */
  } /* printf */
8020a474:	0001883a 	nop
8020a478:	e6ffff04 	addi	sp,fp,-4
8020a47c:	dfc00217 	ldw	ra,8(sp)
8020a480:	df000117 	ldw	fp,4(sp)
8020a484:	dc000017 	ldw	r16,0(sp)
8020a488:	dec00304 	addi	sp,sp,12
8020a48c:	f800283a 	ret

8020a490 <alt_log_printf_proc>:

/* Main logging printf function */
int alt_log_printf_proc(const char *fmt, ... )
{
8020a490:	defff904 	addi	sp,sp,-28
8020a494:	dfc00315 	stw	ra,12(sp)
8020a498:	df000215 	stw	fp,8(sp)
8020a49c:	df000204 	addi	fp,sp,8
8020a4a0:	e13fff15 	stw	r4,-4(fp)
8020a4a4:	e1400215 	stw	r5,8(fp)
8020a4a8:	e1800315 	stw	r6,12(fp)
8020a4ac:	e1c00415 	stw	r7,16(fp)
    va_list args;

    va_start (args, fmt);
8020a4b0:	e0800204 	addi	r2,fp,8
8020a4b4:	e0bffe15 	stw	r2,-8(fp)
    alt_log_private_printf(fmt,ALT_LOG_PORT_BASE,args);
8020a4b8:	e0bffe17 	ldw	r2,-8(fp)
8020a4bc:	100d883a 	mov	r6,r2
8020a4c0:	01600034 	movhi	r5,32768
8020a4c4:	294b2404 	addi	r5,r5,11408
8020a4c8:	e13fff17 	ldw	r4,-4(fp)
8020a4cc:	0209ee00 	call	80209ee0 <alt_log_private_printf>
    return (0);
8020a4d0:	0005883a 	mov	r2,zero
}
8020a4d4:	e037883a 	mov	sp,fp
8020a4d8:	dfc00117 	ldw	ra,4(sp)
8020a4dc:	df000017 	ldw	fp,0(sp)
8020a4e0:	dec00504 	addi	sp,sp,20
8020a4e4:	f800283a 	ret

8020a4e8 <altera_avalon_jtag_uart_report_log>:
 * This function, when turned on, prints out the status
 * of the JTAG UART Control register, every ALT_LOG_JTAG_UART_TICKS.
 * If the flag is off, the alarm should never be registered, and this
 * function should never run */
alt_u32 altera_avalon_jtag_uart_report_log(void * context)
{
8020a4e8:	defff904 	addi	sp,sp,-28
8020a4ec:	dfc00615 	stw	ra,24(sp)
8020a4f0:	df000515 	stw	fp,20(sp)
8020a4f4:	dc400415 	stw	r17,16(sp)
8020a4f8:	dc000315 	stw	r16,12(sp)
8020a4fc:	df000504 	addi	fp,sp,20
8020a500:	e13ffd15 	stw	r4,-12(fp)
    if (alt_log_jtag_uart_alarm_on_flag) {
8020a504:	d0a02883 	ldbu	r2,-32606(gp)
8020a508:	10803fcc 	andi	r2,r2,255
8020a50c:	10001426 	beq	r2,zero,8020a560 <altera_avalon_jtag_uart_report_log+0x78>
    altera_avalon_jtag_uart_state* dev = (altera_avalon_jtag_uart_state*) context;
8020a510:	e0bffd17 	ldw	r2,-12(fp)
8020a514:	e0bffb15 	stw	r2,-20(fp)
        const char* header="JTAG Alarm:";
8020a518:	00a00874 	movhi	r2,32801
8020a51c:	10829b04 	addi	r2,r2,2668
8020a520:	e0bffc15 	stw	r2,-16(fp)
        alt_log_jtag_uart_print_control_reg(dev, dev->base, header);
8020a524:	e0bffb17 	ldw	r2,-20(fp)
8020a528:	10800017 	ldw	r2,0(r2)
8020a52c:	e1bffc17 	ldw	r6,-16(fp)
8020a530:	100b883a 	mov	r5,r2
8020a534:	e13ffb17 	ldw	r4,-20(fp)
8020a538:	020a5800 	call	8020a580 <alt_log_jtag_uart_print_control_reg>
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8020a53c:	d0e02f17 	ldw	r3,-32580(gp)
        return ALT_LOG_JTAG_UART_TICKS;
8020a540:	00b33374 	movhi	r2,52429
8020a544:	10b33344 	addi	r2,r2,-13107
8020a548:	1888383a 	mulxuu	r4,r3,r2
8020a54c:	1885383a 	mul	r2,r3,r2
8020a550:	1021883a 	mov	r16,r2
8020a554:	2023883a 	mov	r17,r4
8020a558:	8804d0fa 	srli	r2,r17,3
8020a55c:	00000106 	br	8020a564 <altera_avalon_jtag_uart_report_log+0x7c>
    }
    else 
    {  
        /* If flag is not on, return 0 to disable future alarms.
        * Should never be here, alarm should not be enabled at all. */
        return 0;
8020a560:	0005883a 	mov	r2,zero
    }
}
8020a564:	e6fffe04 	addi	sp,fp,-8
8020a568:	dfc00317 	ldw	ra,12(sp)
8020a56c:	df000217 	ldw	fp,8(sp)
8020a570:	dc400117 	ldw	r17,4(sp)
8020a574:	dc000017 	ldw	r16,0(sp)
8020a578:	dec00404 	addi	sp,sp,16
8020a57c:	f800283a 	ret

8020a580 <alt_log_jtag_uart_print_control_reg>:

void alt_log_jtag_uart_print_control_reg(altera_avalon_jtag_uart_state* dev, int base, const char* header)
{
8020a580:	deffef04 	addi	sp,sp,-68
8020a584:	dfc01015 	stw	ra,64(sp)
8020a588:	df000f15 	stw	fp,60(sp)
8020a58c:	df000f04 	addi	fp,sp,60
8020a590:	e13ffd15 	stw	r4,-12(fp)
8020a594:	e17ffe15 	stw	r5,-8(fp)
8020a598:	e1bfff15 	stw	r6,-4(fp)
     unsigned int control, space, ac, wi, ri, we, re;
     control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8020a59c:	e0bffe17 	ldw	r2,-8(fp)
8020a5a0:	10800104 	addi	r2,r2,4
8020a5a4:	10800037 	ldwio	r2,0(r2)
8020a5a8:	e0bff615 	stw	r2,-40(fp)
     space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >>
8020a5ac:	e0bff617 	ldw	r2,-40(fp)
8020a5b0:	1004d43a 	srli	r2,r2,16
8020a5b4:	e0bff715 	stw	r2,-36(fp)
             ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     we= (control & ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK) >>
8020a5b8:	e0bff617 	ldw	r2,-40(fp)
8020a5bc:	1080008c 	andi	r2,r2,2
8020a5c0:	1004d07a 	srli	r2,r2,1
8020a5c4:	e0bff815 	stw	r2,-32(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_WE_OFST;
     re= (control & ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK) >>
8020a5c8:	e0bff617 	ldw	r2,-40(fp)
8020a5cc:	1080004c 	andi	r2,r2,1
8020a5d0:	e0bff915 	stw	r2,-28(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_RE_OFST;
     ri= (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK) >>
8020a5d4:	e0bff617 	ldw	r2,-40(fp)
8020a5d8:	1080400c 	andi	r2,r2,256
8020a5dc:	1004d23a 	srli	r2,r2,8
8020a5e0:	e0bffa15 	stw	r2,-24(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_RI_OFST;
     wi= (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK) >>
8020a5e4:	e0bff617 	ldw	r2,-40(fp)
8020a5e8:	1080800c 	andi	r2,r2,512
8020a5ec:	1004d27a 	srli	r2,r2,9
8020a5f0:	e0bffb15 	stw	r2,-20(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_WI_OFST;
     ac= (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK) >>
8020a5f4:	e0bff617 	ldw	r2,-40(fp)
8020a5f8:	1081000c 	andi	r2,r2,1024
8020a5fc:	1004d2ba 	srli	r2,r2,10
8020a600:	e0bffc15 	stw	r2,-16(fp)
#ifdef ALTERA_AVALON_JTAG_UART_SMALL
    ALT_LOG_PRINTF(
     "%s HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,space,ac,wi,ri,we,re);
#else
    ALT_LOG_PRINTF(
8020a604:	e0bffd17 	ldw	r2,-12(fp)
8020a608:	10c00d17 	ldw	r3,52(r2)
8020a60c:	e0bffd17 	ldw	r2,-12(fp)
8020a610:	10800c17 	ldw	r2,48(r2)
8020a614:	1887c83a 	sub	r3,r3,r2
8020a618:	e0bff917 	ldw	r2,-28(fp)
8020a61c:	d8800415 	stw	r2,16(sp)
8020a620:	e0bff817 	ldw	r2,-32(fp)
8020a624:	d8800315 	stw	r2,12(sp)
8020a628:	e0bffa17 	ldw	r2,-24(fp)
8020a62c:	d8800215 	stw	r2,8(sp)
8020a630:	e0bffb17 	ldw	r2,-20(fp)
8020a634:	d8800115 	stw	r2,4(sp)
8020a638:	e0bffc17 	ldw	r2,-16(fp)
8020a63c:	d8800015 	stw	r2,0(sp)
8020a640:	e1fff717 	ldw	r7,-36(fp)
8020a644:	180d883a 	mov	r6,r3
8020a648:	e17fff17 	ldw	r5,-4(fp)
8020a64c:	01200874 	movhi	r4,32801
8020a650:	21029e04 	addi	r4,r4,2680
8020a654:	020a4900 	call	8020a490 <alt_log_printf_proc>
     "%s SW CirBuf = %d, HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,(dev->tx_out-dev->tx_in),space,ac,wi,ri,we,re);
#endif   
         
     return;
8020a658:	0001883a 	nop

}
8020a65c:	e037883a 	mov	sp,fp
8020a660:	dfc00117 	ldw	ra,4(sp)
8020a664:	df000017 	ldw	fp,0(sp)
8020a668:	dec00204 	addi	sp,sp,8
8020a66c:	f800283a 	ret

8020a670 <alt_log_jtag_uart_startup_info>:
/* In altera_avalon_jtag_uart.c
 * Same output as the alarm function above, but this is called in the driver
 * init function.  Hence, it gives the status of the JTAG UART control register
 * right at the initialization of the driver */ 
void alt_log_jtag_uart_startup_info(altera_avalon_jtag_uart_state* dev, int base)
{
8020a670:	defffb04 	addi	sp,sp,-20
8020a674:	dfc00415 	stw	ra,16(sp)
8020a678:	df000315 	stw	fp,12(sp)
8020a67c:	df000304 	addi	fp,sp,12
8020a680:	e13ffe15 	stw	r4,-8(fp)
8020a684:	e17fff15 	stw	r5,-4(fp)
     const char* header="JTAG Startup Info:";
8020a688:	00a00874 	movhi	r2,32801
8020a68c:	1082b004 	addi	r2,r2,2752
8020a690:	e0bffd15 	stw	r2,-12(fp)
     alt_log_jtag_uart_print_control_reg(dev, base, header);
8020a694:	e1bffd17 	ldw	r6,-12(fp)
8020a698:	e17fff17 	ldw	r5,-4(fp)
8020a69c:	e13ffe17 	ldw	r4,-8(fp)
8020a6a0:	020a5800 	call	8020a580 <alt_log_jtag_uart_print_control_reg>
     return;
8020a6a4:	0001883a 	nop
}
8020a6a8:	e037883a 	mov	sp,fp
8020a6ac:	dfc00117 	ldw	ra,4(sp)
8020a6b0:	df000017 	ldw	fp,0(sp)
8020a6b4:	dec00204 	addi	sp,sp,8
8020a6b8:	f800283a 	ret

8020a6bc <alt_log_jtag_uart_isr_proc>:

/* In altera_avalon_jtag_uart.c
 * When turned on, this function will print out the status of the jtag uart
 * control register every time there is a jtag uart "almost-empty" interrupt. */
void alt_log_jtag_uart_isr_proc(int base, altera_avalon_jtag_uart_state* dev) 
{
8020a6bc:	defffb04 	addi	sp,sp,-20
8020a6c0:	dfc00415 	stw	ra,16(sp)
8020a6c4:	df000315 	stw	fp,12(sp)
8020a6c8:	df000304 	addi	fp,sp,12
8020a6cc:	e13ffe15 	stw	r4,-8(fp)
8020a6d0:	e17fff15 	stw	r5,-4(fp)
    if (alt_log_jtag_uart_isr_on_flag) {
8020a6d4:	d0a028c3 	ldbu	r2,-32605(gp)
8020a6d8:	10803fcc 	andi	r2,r2,255
8020a6dc:	10000826 	beq	r2,zero,8020a700 <alt_log_jtag_uart_isr_proc+0x44>
        const char* header="JTAG IRQ:";
8020a6e0:	00a00874 	movhi	r2,32801
8020a6e4:	1082b504 	addi	r2,r2,2772
8020a6e8:	e0bffd15 	stw	r2,-12(fp)
        alt_log_jtag_uart_print_control_reg(dev, base, header);
8020a6ec:	e1bffd17 	ldw	r6,-12(fp)
8020a6f0:	e17ffe17 	ldw	r5,-8(fp)
8020a6f4:	e13fff17 	ldw	r4,-4(fp)
8020a6f8:	020a5800 	call	8020a580 <alt_log_jtag_uart_print_control_reg>
    }
    return;
8020a6fc:	0001883a 	nop
8020a700:	0001883a 	nop
}
8020a704:	e037883a 	mov	sp,fp
8020a708:	dfc00117 	ldw	ra,4(sp)
8020a70c:	df000017 	ldw	fp,0(sp)
8020a710:	dec00204 	addi	sp,sp,8
8020a714:	f800283a 	ret

8020a718 <alt_log_write>:
 * When the alt_log_write_on_flag is turned on, this function gets called
 * every time alt_write gets called.  The first 
 * ALT_LOG_WRITE_ECHO_LEN characters of every printf command (or any command
 * that eventually calls write()) gets echoed to the alt_log output. */
void alt_log_write(const void *ptr, size_t len)
{
8020a718:	defffa04 	addi	sp,sp,-24
8020a71c:	dfc00515 	stw	ra,20(sp)
8020a720:	df000415 	stw	fp,16(sp)
8020a724:	df000404 	addi	fp,sp,16
8020a728:	e13ffe15 	stw	r4,-8(fp)
8020a72c:	e17fff15 	stw	r5,-4(fp)
    if (alt_log_write_on_flag) {
8020a730:	d0a02803 	ldbu	r2,-32608(gp)
8020a734:	10803fcc 	andi	r2,r2,255
8020a738:	10004026 	beq	r2,zero,8020a83c <alt_log_write+0x124>
    int temp_cnt;
        int length=(ALT_LOG_WRITE_ECHO_LEN>len) ? len : ALT_LOG_WRITE_ECHO_LEN;
8020a73c:	e0bfff17 	ldw	r2,-4(fp)
8020a740:	10c00430 	cmpltui	r3,r2,16
8020a744:	1800011e 	bne	r3,zero,8020a74c <alt_log_write+0x34>
8020a748:	008003c4 	movi	r2,15
8020a74c:	e0bffd15 	stw	r2,-12(fp)

        if (length < 2) return;
8020a750:	e0bffd17 	ldw	r2,-12(fp)
8020a754:	10800088 	cmpgei	r2,r2,2
8020a758:	10003726 	beq	r2,zero,8020a838 <alt_log_write+0x120>

        strncpy (alt_log_write_buf,ptr,length);
8020a75c:	e0bffd17 	ldw	r2,-12(fp)
8020a760:	100d883a 	mov	r6,r2
8020a764:	e17ffe17 	ldw	r5,-8(fp)
8020a768:	01200874 	movhi	r4,32801
8020a76c:	210c7604 	addi	r4,r4,12760
8020a770:	02103e40 	call	802103e4 <strncpy>
    alt_log_write_buf[length-1]='\n';
8020a774:	e0bffd17 	ldw	r2,-12(fp)
8020a778:	10ffffc4 	addi	r3,r2,-1
8020a77c:	00a00874 	movhi	r2,32801
8020a780:	108c7604 	addi	r2,r2,12760
8020a784:	10c5883a 	add	r2,r2,r3
8020a788:	00c00284 	movi	r3,10
8020a78c:	10c00005 	stb	r3,0(r2)
    alt_log_write_buf[length]='\r';
8020a790:	00a00874 	movhi	r2,32801
8020a794:	108c7604 	addi	r2,r2,12760
8020a798:	e0fffd17 	ldw	r3,-12(fp)
8020a79c:	10c5883a 	add	r2,r2,r3
8020a7a0:	00c00344 	movi	r3,13
8020a7a4:	10c00005 	stb	r3,0(r2)
    alt_log_write_buf[length+1]='\0';
8020a7a8:	e0bffd17 	ldw	r2,-12(fp)
8020a7ac:	10c00044 	addi	r3,r2,1
8020a7b0:	00a00874 	movhi	r2,32801
8020a7b4:	108c7604 	addi	r2,r2,12760
8020a7b8:	10c5883a 	add	r2,r2,r3
8020a7bc:	10000005 	stb	zero,0(r2)

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
8020a7c0:	e03ffc15 	stw	zero,-16(fp)
8020a7c4:	00001306 	br	8020a814 <alt_log_write+0xfc>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
8020a7c8:	00a00874 	movhi	r2,32801
8020a7cc:	108c7604 	addi	r2,r2,12760
8020a7d0:	e0fffc17 	ldw	r3,-16(fp)
8020a7d4:	10c5883a 	add	r2,r2,r3
8020a7d8:	10800003 	ldbu	r2,0(r2)
8020a7dc:	10803fcc 	andi	r2,r2,255
8020a7e0:	1080201c 	xori	r2,r2,128
8020a7e4:	10bfe004 	addi	r2,r2,-128
8020a7e8:	10800118 	cmpnei	r2,r2,4
8020a7ec:	1000061e 	bne	r2,zero,8020a808 <alt_log_write+0xf0>
            alt_log_write_buf[temp_cnt]='D';
8020a7f0:	00a00874 	movhi	r2,32801
8020a7f4:	108c7604 	addi	r2,r2,12760
8020a7f8:	e0fffc17 	ldw	r3,-16(fp)
8020a7fc:	10c5883a 	add	r2,r2,r3
8020a800:	00c01104 	movi	r3,68
8020a804:	10c00005 	stb	r3,0(r2)
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
8020a808:	e0bffc17 	ldw	r2,-16(fp)
8020a80c:	10800044 	addi	r2,r2,1
8020a810:	e0bffc15 	stw	r2,-16(fp)
8020a814:	e0fffc17 	ldw	r3,-16(fp)
8020a818:	e0bffd17 	ldw	r2,-12(fp)
8020a81c:	18bfea16 	blt	r3,r2,8020a7c8 <__reset+0xfa1ea7c8>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
            alt_log_write_buf[temp_cnt]='D';
        }
    }
        ALT_LOG_PRINTF("Write Echo: %s",alt_log_write_buf);
8020a820:	01600874 	movhi	r5,32801
8020a824:	294c7604 	addi	r5,r5,12760
8020a828:	01200874 	movhi	r4,32801
8020a82c:	2102b804 	addi	r4,r4,2784
8020a830:	020a4900 	call	8020a490 <alt_log_printf_proc>
8020a834:	00000106 	br	8020a83c <alt_log_write+0x124>
{
    if (alt_log_write_on_flag) {
    int temp_cnt;
        int length=(ALT_LOG_WRITE_ECHO_LEN>len) ? len : ALT_LOG_WRITE_ECHO_LEN;

        if (length < 2) return;
8020a838:	0001883a 	nop
            alt_log_write_buf[temp_cnt]='D';
        }
    }
        ALT_LOG_PRINTF("Write Echo: %s",alt_log_write_buf);
    }
}
8020a83c:	e037883a 	mov	sp,fp
8020a840:	dfc00117 	ldw	ra,4(sp)
8020a844:	df000017 	ldw	fp,0(sp)
8020a848:	dec00204 	addi	sp,sp,8
8020a84c:	f800283a 	ret

8020a850 <alt_log_system_clock>:

/* In altera_avalon_timer_sc
 * This function prints out a system clock is alive message
 * every ALT_LOG_SYS_CLK_INTERVAL (in ticks).  */
void alt_log_system_clock()
{
8020a850:	defffe04 	addi	sp,sp,-8
8020a854:	dfc00115 	stw	ra,4(sp)
8020a858:	df000015 	stw	fp,0(sp)
8020a85c:	d839883a 	mov	fp,sp
    if (alt_log_sys_clk_on_flag) {
8020a860:	d0a02843 	ldbu	r2,-32607(gp)
8020a864:	10803fcc 	andi	r2,r2,255
8020a868:	10000e26 	beq	r2,zero,8020a8a4 <alt_log_system_clock+0x54>
    alt_log_sys_clk_count++;
8020a86c:	d0a02b17 	ldw	r2,-32596(gp)
8020a870:	10800044 	addi	r2,r2,1
8020a874:	d0a02b15 	stw	r2,-32596(gp)
8020a878:	d0a02f17 	ldw	r2,-32580(gp)
        if (alt_log_sys_clk_count > ALT_LOG_SYS_CLK_INTERVAL) {
8020a87c:	d0e02b17 	ldw	r3,-32596(gp)
8020a880:	10c0082e 	bgeu	r2,r3,8020a8a4 <alt_log_system_clock+0x54>
            alt_log_sys_clk_count = 0;
8020a884:	d0202b15 	stw	zero,-32596(gp)
            ALT_LOG_PRINTF("System Clock On %u\r\n",alt_system_clock_in_sec++);
8020a888:	d0a02a17 	ldw	r2,-32600(gp)
8020a88c:	10c00044 	addi	r3,r2,1
8020a890:	d0e02a15 	stw	r3,-32600(gp)
8020a894:	100b883a 	mov	r5,r2
8020a898:	01200874 	movhi	r4,32801
8020a89c:	2102bc04 	addi	r4,r4,2800
8020a8a0:	020a4900 	call	8020a490 <alt_log_printf_proc>
        }
    }
}
8020a8a4:	0001883a 	nop
8020a8a8:	e037883a 	mov	sp,fp
8020a8ac:	dfc00117 	ldw	ra,4(sp)
8020a8b0:	df000017 	ldw	fp,0(sp)
8020a8b4:	dec00204 	addi	sp,sp,8
8020a8b8:	f800283a 	ret

8020a8bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020a8bc:	defffe04 	addi	sp,sp,-8
8020a8c0:	dfc00115 	stw	ra,4(sp)
8020a8c4:	df000015 	stw	fp,0(sp)
8020a8c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020a8cc:	d0a00b17 	ldw	r2,-32724(gp)
8020a8d0:	10000326 	beq	r2,zero,8020a8e0 <alt_get_errno+0x24>
8020a8d4:	d0a00b17 	ldw	r2,-32724(gp)
8020a8d8:	103ee83a 	callr	r2
8020a8dc:	00000106 	br	8020a8e4 <alt_get_errno+0x28>
8020a8e0:	d0a02604 	addi	r2,gp,-32616
}
8020a8e4:	e037883a 	mov	sp,fp
8020a8e8:	dfc00117 	ldw	ra,4(sp)
8020a8ec:	df000017 	ldw	fp,0(sp)
8020a8f0:	dec00204 	addi	sp,sp,8
8020a8f4:	f800283a 	ret

8020a8f8 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
8020a8f8:	defff904 	addi	sp,sp,-28
8020a8fc:	dfc00615 	stw	ra,24(sp)
8020a900:	df000515 	stw	fp,20(sp)
8020a904:	df000504 	addi	fp,sp,20
8020a908:	e13ffd15 	stw	r4,-12(fp)
8020a90c:	e17ffe15 	stw	r5,-8(fp)
8020a910:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
8020a914:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8020a918:	e0bffd17 	ldw	r2,-12(fp)
8020a91c:	10000616 	blt	r2,zero,8020a938 <lseek+0x40>
8020a920:	e0bffd17 	ldw	r2,-12(fp)
8020a924:	10c00324 	muli	r3,r2,12
8020a928:	00a00874 	movhi	r2,32801
8020a92c:	10861704 	addi	r2,r2,6236
8020a930:	1885883a 	add	r2,r3,r2
8020a934:	00000106 	br	8020a93c <lseek+0x44>
8020a938:	0005883a 	mov	r2,zero
8020a93c:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
8020a940:	e0bffc17 	ldw	r2,-16(fp)
8020a944:	10001026 	beq	r2,zero,8020a988 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
8020a948:	e0bffc17 	ldw	r2,-16(fp)
8020a94c:	10800017 	ldw	r2,0(r2)
8020a950:	10800717 	ldw	r2,28(r2)
8020a954:	10000926 	beq	r2,zero,8020a97c <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
8020a958:	e0bffc17 	ldw	r2,-16(fp)
8020a95c:	10800017 	ldw	r2,0(r2)
8020a960:	10800717 	ldw	r2,28(r2)
8020a964:	e1bfff17 	ldw	r6,-4(fp)
8020a968:	e17ffe17 	ldw	r5,-8(fp)
8020a96c:	e13ffc17 	ldw	r4,-16(fp)
8020a970:	103ee83a 	callr	r2
8020a974:	e0bffb15 	stw	r2,-20(fp)
8020a978:	00000506 	br	8020a990 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
8020a97c:	00bfde84 	movi	r2,-134
8020a980:	e0bffb15 	stw	r2,-20(fp)
8020a984:	00000206 	br	8020a990 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
8020a988:	00bfebc4 	movi	r2,-81
8020a98c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
8020a990:	e0bffb17 	ldw	r2,-20(fp)
8020a994:	1000070e 	bge	r2,zero,8020a9b4 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
8020a998:	020a8bc0 	call	8020a8bc <alt_get_errno>
8020a99c:	1007883a 	mov	r3,r2
8020a9a0:	e0bffb17 	ldw	r2,-20(fp)
8020a9a4:	0085c83a 	sub	r2,zero,r2
8020a9a8:	18800015 	stw	r2,0(r3)
    rc = -1;
8020a9ac:	00bfffc4 	movi	r2,-1
8020a9b0:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
8020a9b4:	e0bffb17 	ldw	r2,-20(fp)
}
8020a9b8:	e037883a 	mov	sp,fp
8020a9bc:	dfc00117 	ldw	ra,4(sp)
8020a9c0:	df000017 	ldw	fp,0(sp)
8020a9c4:	dec00204 	addi	sp,sp,8
8020a9c8:	f800283a 	ret

8020a9cc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
8020a9cc:	defffd04 	addi	sp,sp,-12
8020a9d0:	dfc00215 	stw	ra,8(sp)
8020a9d4:	df000115 	stw	fp,4(sp)
8020a9d8:	df000104 	addi	fp,sp,4
#ifndef ALT_NO_EXIT    
  int result;
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
8020a9dc:	d0a00d17 	ldw	r2,-32716(gp)
8020a9e0:	10800058 	cmpnei	r2,r2,1
8020a9e4:	1000031e 	bne	r2,zero,8020a9f4 <alt_main+0x28>
8020a9e8:	01200874 	movhi	r4,32801
8020a9ec:	2102c204 	addi	r4,r4,2824
8020a9f0:	020a4900 	call	8020a490 <alt_log_printf_proc>
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
8020a9f4:	0009883a 	mov	r4,zero
8020a9f8:	020b0fc0 	call	8020b0fc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
8020a9fc:	d0a00d17 	ldw	r2,-32716(gp)
8020aa00:	10800058 	cmpnei	r2,r2,1
8020aa04:	1000031e 	bne	r2,zero,8020aa14 <alt_main+0x48>
8020aa08:	01200874 	movhi	r4,32801
8020aa0c:	2102d004 	addi	r4,r4,2880
8020aa10:	020a4900 	call	8020a490 <alt_log_printf_proc>
  ALT_OS_INIT();
8020aa14:	0001883a 	nop
  /*
   * Initialize the semaphore used to control access to the file descriptor
   * list.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
8020aa18:	d0a00d17 	ldw	r2,-32716(gp)
8020aa1c:	10800058 	cmpnei	r2,r2,1
8020aa20:	1000031e 	bne	r2,zero,8020aa30 <alt_main+0x64>
8020aa24:	01200874 	movhi	r4,32801
8020aa28:	2102de04 	addi	r4,r4,2936
8020aa2c:	020a4900 	call	8020a490 <alt_log_printf_proc>
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
8020aa30:	d0a00d17 	ldw	r2,-32716(gp)
8020aa34:	10800058 	cmpnei	r2,r2,1
8020aa38:	1000031e 	bne	r2,zero,8020aa48 <alt_main+0x7c>
8020aa3c:	01200874 	movhi	r4,32801
8020aa40:	2102ec04 	addi	r4,r4,2992
8020aa44:	020a4900 	call	8020a490 <alt_log_printf_proc>
  alt_sys_init();
8020aa48:	020b1340 	call	8020b134 <alt_sys_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_sys_init.\r\n");
8020aa4c:	d0a00d17 	ldw	r2,-32716(gp)
8020aa50:	10800058 	cmpnei	r2,r2,1
8020aa54:	1000031e 	bne	r2,zero,8020aa64 <alt_main+0x98>
8020aa58:	01200874 	movhi	r4,32801
8020aa5c:	2102f604 	addi	r4,r4,3032
8020aa60:	020a4900 	call	8020a490 <alt_log_printf_proc>
   * been initialized. This is only done if the user has requested these
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
8020aa64:	d0a00d17 	ldw	r2,-32716(gp)
8020aa68:	10800058 	cmpnei	r2,r2,1
8020aa6c:	1000031e 	bne	r2,zero,8020aa7c <alt_main+0xb0>
8020aa70:	01200874 	movhi	r4,32801
8020aa74:	2102ff04 	addi	r4,r4,3068
8020aa78:	020a4900 	call	8020a490 <alt_log_printf_proc>
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
8020aa7c:	01a00874 	movhi	r6,32801
8020aa80:	31830704 	addi	r6,r6,3100
8020aa84:	01600874 	movhi	r5,32801
8020aa88:	29430704 	addi	r5,r5,3100
8020aa8c:	01200874 	movhi	r4,32801
8020aa90:	21030704 	addi	r4,r4,3100
8020aa94:	020fa100 	call	8020fa10 <alt_io_redirect>
#ifndef ALT_NO_C_PLUS_PLUS
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
8020aa98:	d0a00d17 	ldw	r2,-32716(gp)
8020aa9c:	10800058 	cmpnei	r2,r2,1
8020aaa0:	1000031e 	bne	r2,zero,8020aab0 <alt_main+0xe4>
8020aaa4:	01200874 	movhi	r4,32801
8020aaa8:	21030c04 	addi	r4,r4,3120
8020aaac:	020a4900 	call	8020a490 <alt_log_printf_proc>
  _do_ctors ();
8020aab0:	020f55c0 	call	8020f55c <_do_ctors>
   * if a clean exit has been requested (i.e. the exit() function has not been
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
8020aab4:	d0a00d17 	ldw	r2,-32716(gp)
8020aab8:	10800058 	cmpnei	r2,r2,1
8020aabc:	1000031e 	bne	r2,zero,8020aacc <alt_main+0x100>
8020aac0:	01200874 	movhi	r4,32801
8020aac4:	21031704 	addi	r4,r4,3164
8020aac8:	020a4900 	call	8020a490 <alt_log_printf_proc>
  atexit (_do_dtors);
8020aacc:	01200874 	movhi	r4,32801
8020aad0:	213d6f04 	addi	r4,r4,-2628
8020aad4:	02101b40 	call	802101b4 <atexit>
  /*
   * Finally, call main(). The return code is then passed to a subsequent
   * call to exit() unless the application is never supposed to exit.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");
8020aad8:	d0a00d17 	ldw	r2,-32716(gp)
8020aadc:	10800058 	cmpnei	r2,r2,1
8020aae0:	1000031e 	bne	r2,zero,8020aaf0 <alt_main+0x124>
8020aae4:	01200874 	movhi	r4,32801
8020aae8:	21031f04 	addi	r4,r4,3196
8020aaec:	020a4900 	call	8020a490 <alt_log_printf_proc>

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
8020aaf0:	d0a02c17 	ldw	r2,-32592(gp)
8020aaf4:	d0e02d17 	ldw	r3,-32588(gp)
8020aaf8:	d1202e17 	ldw	r4,-32584(gp)
8020aafc:	200d883a 	mov	r6,r4
8020ab00:	180b883a 	mov	r5,r3
8020ab04:	1009883a 	mov	r4,r2
8020ab08:	02066d00 	call	802066d0 <main>
8020ab0c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
8020ab10:	01000044 	movi	r4,1
8020ab14:	02099980 	call	80209998 <close>
  exit (result);
8020ab18:	e13fff17 	ldw	r4,-4(fp)
8020ab1c:	02101c80 	call	802101c8 <exit>

8020ab20 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
8020ab20:	defffe04 	addi	sp,sp,-8
8020ab24:	df000115 	stw	fp,4(sp)
8020ab28:	df000104 	addi	fp,sp,4
8020ab2c:	e13fff15 	stw	r4,-4(fp)
}
8020ab30:	0001883a 	nop
8020ab34:	e037883a 	mov	sp,fp
8020ab38:	df000017 	ldw	fp,0(sp)
8020ab3c:	dec00104 	addi	sp,sp,4
8020ab40:	f800283a 	ret

8020ab44 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
8020ab44:	defffe04 	addi	sp,sp,-8
8020ab48:	df000115 	stw	fp,4(sp)
8020ab4c:	df000104 	addi	fp,sp,4
8020ab50:	e13fff15 	stw	r4,-4(fp)
}
8020ab54:	0001883a 	nop
8020ab58:	e037883a 	mov	sp,fp
8020ab5c:	df000017 	ldw	fp,0(sp)
8020ab60:	dec00104 	addi	sp,sp,4
8020ab64:	f800283a 	ret

8020ab68 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020ab68:	defffe04 	addi	sp,sp,-8
8020ab6c:	dfc00115 	stw	ra,4(sp)
8020ab70:	df000015 	stw	fp,0(sp)
8020ab74:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020ab78:	d0a00b17 	ldw	r2,-32724(gp)
8020ab7c:	10000326 	beq	r2,zero,8020ab8c <alt_get_errno+0x24>
8020ab80:	d0a00b17 	ldw	r2,-32724(gp)
8020ab84:	103ee83a 	callr	r2
8020ab88:	00000106 	br	8020ab90 <alt_get_errno+0x28>
8020ab8c:	d0a02604 	addi	r2,gp,-32616
}
8020ab90:	e037883a 	mov	sp,fp
8020ab94:	dfc00117 	ldw	ra,4(sp)
8020ab98:	df000017 	ldw	fp,0(sp)
8020ab9c:	dec00204 	addi	sp,sp,8
8020aba0:	f800283a 	ret

8020aba4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
8020aba4:	defff904 	addi	sp,sp,-28
8020aba8:	dfc00615 	stw	ra,24(sp)
8020abac:	df000515 	stw	fp,20(sp)
8020abb0:	df000504 	addi	fp,sp,20
8020abb4:	e13ffd15 	stw	r4,-12(fp)
8020abb8:	e17ffe15 	stw	r5,-8(fp)
8020abbc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8020abc0:	e0bffd17 	ldw	r2,-12(fp)
8020abc4:	10000616 	blt	r2,zero,8020abe0 <read+0x3c>
8020abc8:	e0bffd17 	ldw	r2,-12(fp)
8020abcc:	10c00324 	muli	r3,r2,12
8020abd0:	00a00874 	movhi	r2,32801
8020abd4:	10861704 	addi	r2,r2,6236
8020abd8:	1885883a 	add	r2,r3,r2
8020abdc:	00000106 	br	8020abe4 <read+0x40>
8020abe0:	0005883a 	mov	r2,zero
8020abe4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8020abe8:	e0bffb17 	ldw	r2,-20(fp)
8020abec:	10002226 	beq	r2,zero,8020ac78 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8020abf0:	e0bffb17 	ldw	r2,-20(fp)
8020abf4:	10800217 	ldw	r2,8(r2)
8020abf8:	108000cc 	andi	r2,r2,3
8020abfc:	10800060 	cmpeqi	r2,r2,1
8020ac00:	1000181e 	bne	r2,zero,8020ac64 <read+0xc0>
        (fd->dev->read))
8020ac04:	e0bffb17 	ldw	r2,-20(fp)
8020ac08:	10800017 	ldw	r2,0(r2)
8020ac0c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8020ac10:	10001426 	beq	r2,zero,8020ac64 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
8020ac14:	e0bffb17 	ldw	r2,-20(fp)
8020ac18:	10800017 	ldw	r2,0(r2)
8020ac1c:	10800517 	ldw	r2,20(r2)
8020ac20:	e0ffff17 	ldw	r3,-4(fp)
8020ac24:	180d883a 	mov	r6,r3
8020ac28:	e17ffe17 	ldw	r5,-8(fp)
8020ac2c:	e13ffb17 	ldw	r4,-20(fp)
8020ac30:	103ee83a 	callr	r2
8020ac34:	e0bffc15 	stw	r2,-16(fp)
8020ac38:	e0bffc17 	ldw	r2,-16(fp)
8020ac3c:	1000070e 	bge	r2,zero,8020ac5c <read+0xb8>
        {
          ALT_ERRNO = -rval;
8020ac40:	020ab680 	call	8020ab68 <alt_get_errno>
8020ac44:	1007883a 	mov	r3,r2
8020ac48:	e0bffc17 	ldw	r2,-16(fp)
8020ac4c:	0085c83a 	sub	r2,zero,r2
8020ac50:	18800015 	stw	r2,0(r3)
          return -1;
8020ac54:	00bfffc4 	movi	r2,-1
8020ac58:	00000c06 	br	8020ac8c <read+0xe8>
        }
        return rval;
8020ac5c:	e0bffc17 	ldw	r2,-16(fp)
8020ac60:	00000a06 	br	8020ac8c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
8020ac64:	020ab680 	call	8020ab68 <alt_get_errno>
8020ac68:	1007883a 	mov	r3,r2
8020ac6c:	00800344 	movi	r2,13
8020ac70:	18800015 	stw	r2,0(r3)
8020ac74:	00000406 	br	8020ac88 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
8020ac78:	020ab680 	call	8020ab68 <alt_get_errno>
8020ac7c:	1007883a 	mov	r3,r2
8020ac80:	00801444 	movi	r2,81
8020ac84:	18800015 	stw	r2,0(r3)
  }
  return -1;
8020ac88:	00bfffc4 	movi	r2,-1
}
8020ac8c:	e037883a 	mov	sp,fp
8020ac90:	dfc00117 	ldw	ra,4(sp)
8020ac94:	df000017 	ldw	fp,0(sp)
8020ac98:	dec00204 	addi	sp,sp,8
8020ac9c:	f800283a 	ret

8020aca0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
8020aca0:	defffe04 	addi	sp,sp,-8
8020aca4:	df000115 	stw	fp,4(sp)
8020aca8:	df000104 	addi	fp,sp,4
8020acac:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
8020acb0:	e0bfff17 	ldw	r2,-4(fp)
8020acb4:	108000d0 	cmplti	r2,r2,3
8020acb8:	10000d1e 	bne	r2,zero,8020acf0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
8020acbc:	00a00874 	movhi	r2,32801
8020acc0:	10861704 	addi	r2,r2,6236
8020acc4:	e0ffff17 	ldw	r3,-4(fp)
8020acc8:	18c00324 	muli	r3,r3,12
8020accc:	10c5883a 	add	r2,r2,r3
8020acd0:	10800204 	addi	r2,r2,8
8020acd4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
8020acd8:	00a00874 	movhi	r2,32801
8020acdc:	10861704 	addi	r2,r2,6236
8020ace0:	e0ffff17 	ldw	r3,-4(fp)
8020ace4:	18c00324 	muli	r3,r3,12
8020ace8:	10c5883a 	add	r2,r2,r3
8020acec:	10000015 	stw	zero,0(r2)
  }
}
8020acf0:	0001883a 	nop
8020acf4:	e037883a 	mov	sp,fp
8020acf8:	df000017 	ldw	fp,0(sp)
8020acfc:	dec00104 	addi	sp,sp,4
8020ad00:	f800283a 	ret

8020ad04 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
8020ad04:	defff904 	addi	sp,sp,-28
8020ad08:	df000615 	stw	fp,24(sp)
8020ad0c:	df000604 	addi	fp,sp,24
8020ad10:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020ad14:	0005303a 	rdctl	r2,status
8020ad18:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020ad1c:	e0fffe17 	ldw	r3,-8(fp)
8020ad20:	00bfff84 	movi	r2,-2
8020ad24:	1884703a 	and	r2,r3,r2
8020ad28:	1001703a 	wrctl	status,r2
  
  return context;
8020ad2c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
8020ad30:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
8020ad34:	d0a00e17 	ldw	r2,-32712(gp)
8020ad38:	10c000c4 	addi	r3,r2,3
8020ad3c:	00bfff04 	movi	r2,-4
8020ad40:	1884703a 	and	r2,r3,r2
8020ad44:	d0a00e15 	stw	r2,-32712(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
8020ad48:	d0e00e17 	ldw	r3,-32712(gp)
8020ad4c:	e0bfff17 	ldw	r2,-4(fp)
8020ad50:	1887883a 	add	r3,r3,r2
8020ad54:	00a00bb4 	movhi	r2,32814
8020ad58:	10800004 	addi	r2,r2,0
8020ad5c:	10c0062e 	bgeu	r2,r3,8020ad78 <sbrk+0x74>
8020ad60:	e0bffb17 	ldw	r2,-20(fp)
8020ad64:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020ad68:	e0bffa17 	ldw	r2,-24(fp)
8020ad6c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
8020ad70:	00bfffc4 	movi	r2,-1
8020ad74:	00000b06 	br	8020ada4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
8020ad78:	d0a00e17 	ldw	r2,-32712(gp)
8020ad7c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
8020ad80:	d0e00e17 	ldw	r3,-32712(gp)
8020ad84:	e0bfff17 	ldw	r2,-4(fp)
8020ad88:	1885883a 	add	r2,r3,r2
8020ad8c:	d0a00e15 	stw	r2,-32712(gp)
8020ad90:	e0bffb17 	ldw	r2,-20(fp)
8020ad94:	e0bffc15 	stw	r2,-16(fp)
8020ad98:	e0bffc17 	ldw	r2,-16(fp)
8020ad9c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
8020ada0:	e0bffd17 	ldw	r2,-12(fp)
} 
8020ada4:	e037883a 	mov	sp,fp
8020ada8:	df000017 	ldw	fp,0(sp)
8020adac:	dec00104 	addi	sp,sp,4
8020adb0:	f800283a 	ret

8020adb4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
8020adb4:	defffa04 	addi	sp,sp,-24
8020adb8:	df000515 	stw	fp,20(sp)
8020adbc:	df000504 	addi	fp,sp,20
8020adc0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020adc4:	0005303a 	rdctl	r2,status
8020adc8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020adcc:	e0fffc17 	ldw	r3,-16(fp)
8020add0:	00bfff84 	movi	r2,-2
8020add4:	1884703a 	and	r2,r3,r2
8020add8:	1001703a 	wrctl	status,r2
  
  return context;
8020addc:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
8020ade0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
8020ade4:	e0bfff17 	ldw	r2,-4(fp)
8020ade8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
8020adec:	e0bffd17 	ldw	r2,-12(fp)
8020adf0:	10800017 	ldw	r2,0(r2)
8020adf4:	e0fffd17 	ldw	r3,-12(fp)
8020adf8:	18c00117 	ldw	r3,4(r3)
8020adfc:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
8020ae00:	e0bffd17 	ldw	r2,-12(fp)
8020ae04:	10800117 	ldw	r2,4(r2)
8020ae08:	e0fffd17 	ldw	r3,-12(fp)
8020ae0c:	18c00017 	ldw	r3,0(r3)
8020ae10:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
8020ae14:	e0bffd17 	ldw	r2,-12(fp)
8020ae18:	e0fffd17 	ldw	r3,-12(fp)
8020ae1c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
8020ae20:	e0bffd17 	ldw	r2,-12(fp)
8020ae24:	e0fffd17 	ldw	r3,-12(fp)
8020ae28:	10c00015 	stw	r3,0(r2)
8020ae2c:	e0bffb17 	ldw	r2,-20(fp)
8020ae30:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020ae34:	e0bffe17 	ldw	r2,-8(fp)
8020ae38:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
8020ae3c:	0001883a 	nop
8020ae40:	e037883a 	mov	sp,fp
8020ae44:	df000017 	ldw	fp,0(sp)
8020ae48:	dec00104 	addi	sp,sp,4
8020ae4c:	f800283a 	ret

8020ae50 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
8020ae50:	defffb04 	addi	sp,sp,-20
8020ae54:	dfc00415 	stw	ra,16(sp)
8020ae58:	df000315 	stw	fp,12(sp)
8020ae5c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
8020ae60:	d0a00f17 	ldw	r2,-32708(gp)
8020ae64:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
8020ae68:	d0a03017 	ldw	r2,-32576(gp)
8020ae6c:	10800044 	addi	r2,r2,1
8020ae70:	d0a03015 	stw	r2,-32576(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8020ae74:	00002e06 	br	8020af30 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
8020ae78:	e0bffd17 	ldw	r2,-12(fp)
8020ae7c:	10800017 	ldw	r2,0(r2)
8020ae80:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
8020ae84:	e0bffd17 	ldw	r2,-12(fp)
8020ae88:	10800403 	ldbu	r2,16(r2)
8020ae8c:	10803fcc 	andi	r2,r2,255
8020ae90:	10000426 	beq	r2,zero,8020aea4 <alt_tick+0x54>
8020ae94:	d0a03017 	ldw	r2,-32576(gp)
8020ae98:	1000021e 	bne	r2,zero,8020aea4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
8020ae9c:	e0bffd17 	ldw	r2,-12(fp)
8020aea0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
8020aea4:	e0bffd17 	ldw	r2,-12(fp)
8020aea8:	10800217 	ldw	r2,8(r2)
8020aeac:	d0e03017 	ldw	r3,-32576(gp)
8020aeb0:	18801d36 	bltu	r3,r2,8020af28 <alt_tick+0xd8>
8020aeb4:	e0bffd17 	ldw	r2,-12(fp)
8020aeb8:	10800403 	ldbu	r2,16(r2)
8020aebc:	10803fcc 	andi	r2,r2,255
8020aec0:	1000191e 	bne	r2,zero,8020af28 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
8020aec4:	e0bffd17 	ldw	r2,-12(fp)
8020aec8:	10800317 	ldw	r2,12(r2)
8020aecc:	e0fffd17 	ldw	r3,-12(fp)
8020aed0:	18c00517 	ldw	r3,20(r3)
8020aed4:	1809883a 	mov	r4,r3
8020aed8:	103ee83a 	callr	r2
8020aedc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
8020aee0:	e0bfff17 	ldw	r2,-4(fp)
8020aee4:	1000031e 	bne	r2,zero,8020aef4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
8020aee8:	e13ffd17 	ldw	r4,-12(fp)
8020aeec:	020adb40 	call	8020adb4 <alt_alarm_stop>
8020aef0:	00000d06 	br	8020af28 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
8020aef4:	e0bffd17 	ldw	r2,-12(fp)
8020aef8:	10c00217 	ldw	r3,8(r2)
8020aefc:	e0bfff17 	ldw	r2,-4(fp)
8020af00:	1887883a 	add	r3,r3,r2
8020af04:	e0bffd17 	ldw	r2,-12(fp)
8020af08:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
8020af0c:	e0bffd17 	ldw	r2,-12(fp)
8020af10:	10c00217 	ldw	r3,8(r2)
8020af14:	d0a03017 	ldw	r2,-32576(gp)
8020af18:	1880032e 	bgeu	r3,r2,8020af28 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
8020af1c:	e0bffd17 	ldw	r2,-12(fp)
8020af20:	00c00044 	movi	r3,1
8020af24:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
8020af28:	e0bffe17 	ldw	r2,-8(fp)
8020af2c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8020af30:	e0fffd17 	ldw	r3,-12(fp)
8020af34:	d0a00f04 	addi	r2,gp,-32708
8020af38:	18bfcf1e 	bne	r3,r2,8020ae78 <__reset+0xfa1eae78>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
8020af3c:	0001883a 	nop
}
8020af40:	0001883a 	nop
8020af44:	e037883a 	mov	sp,fp
8020af48:	dfc00117 	ldw	ra,4(sp)
8020af4c:	df000017 	ldw	fp,0(sp)
8020af50:	dec00204 	addi	sp,sp,8
8020af54:	f800283a 	ret

8020af58 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
8020af58:	defffd04 	addi	sp,sp,-12
8020af5c:	dfc00215 	stw	ra,8(sp)
8020af60:	df000115 	stw	fp,4(sp)
8020af64:	df000104 	addi	fp,sp,4
8020af68:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
8020af6c:	e13fff17 	ldw	r4,-4(fp)
8020af70:	02098340 	call	80209834 <alt_busy_sleep>
}
8020af74:	e037883a 	mov	sp,fp
8020af78:	dfc00117 	ldw	ra,4(sp)
8020af7c:	df000017 	ldw	fp,0(sp)
8020af80:	dec00204 	addi	sp,sp,8
8020af84:	f800283a 	ret

8020af88 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020af88:	defffe04 	addi	sp,sp,-8
8020af8c:	dfc00115 	stw	ra,4(sp)
8020af90:	df000015 	stw	fp,0(sp)
8020af94:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020af98:	d0a00b17 	ldw	r2,-32724(gp)
8020af9c:	10000326 	beq	r2,zero,8020afac <alt_get_errno+0x24>
8020afa0:	d0a00b17 	ldw	r2,-32724(gp)
8020afa4:	103ee83a 	callr	r2
8020afa8:	00000106 	br	8020afb0 <alt_get_errno+0x28>
8020afac:	d0a02604 	addi	r2,gp,-32616
}
8020afb0:	e037883a 	mov	sp,fp
8020afb4:	dfc00117 	ldw	ra,4(sp)
8020afb8:	df000017 	ldw	fp,0(sp)
8020afbc:	dec00204 	addi	sp,sp,8
8020afc0:	f800283a 	ret

8020afc4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
8020afc4:	defff904 	addi	sp,sp,-28
8020afc8:	dfc00615 	stw	ra,24(sp)
8020afcc:	df000515 	stw	fp,20(sp)
8020afd0:	df000504 	addi	fp,sp,20
8020afd4:	e13ffd15 	stw	r4,-12(fp)
8020afd8:	e17ffe15 	stw	r5,-8(fp)
8020afdc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8020afe0:	e0bffd17 	ldw	r2,-12(fp)
8020afe4:	10000616 	blt	r2,zero,8020b000 <write+0x3c>
8020afe8:	e0bffd17 	ldw	r2,-12(fp)
8020afec:	10c00324 	muli	r3,r2,12
8020aff0:	00a00874 	movhi	r2,32801
8020aff4:	10861704 	addi	r2,r2,6236
8020aff8:	1885883a 	add	r2,r3,r2
8020affc:	00000106 	br	8020b004 <write+0x40>
8020b000:	0005883a 	mov	r2,zero
8020b004:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8020b008:	e0bffb17 	ldw	r2,-20(fp)
8020b00c:	10002426 	beq	r2,zero,8020b0a0 <write+0xdc>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
8020b010:	e0bffb17 	ldw	r2,-20(fp)
8020b014:	10800217 	ldw	r2,8(r2)
8020b018:	108000cc 	andi	r2,r2,3
8020b01c:	10001b26 	beq	r2,zero,8020b08c <write+0xc8>
8020b020:	e0bffb17 	ldw	r2,-20(fp)
8020b024:	10800017 	ldw	r2,0(r2)
8020b028:	10800617 	ldw	r2,24(r2)
8020b02c:	10001726 	beq	r2,zero,8020b08c <write+0xc8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);
8020b030:	e17fff17 	ldw	r5,-4(fp)
8020b034:	e13ffe17 	ldw	r4,-8(fp)
8020b038:	020a7180 	call	8020a718 <alt_log_write>

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
8020b03c:	e0bffb17 	ldw	r2,-20(fp)
8020b040:	10800017 	ldw	r2,0(r2)
8020b044:	10800617 	ldw	r2,24(r2)
8020b048:	e0ffff17 	ldw	r3,-4(fp)
8020b04c:	180d883a 	mov	r6,r3
8020b050:	e17ffe17 	ldw	r5,-8(fp)
8020b054:	e13ffb17 	ldw	r4,-20(fp)
8020b058:	103ee83a 	callr	r2
8020b05c:	e0bffc15 	stw	r2,-16(fp)
8020b060:	e0bffc17 	ldw	r2,-16(fp)
8020b064:	1000070e 	bge	r2,zero,8020b084 <write+0xc0>
      {
        ALT_ERRNO = -rval;
8020b068:	020af880 	call	8020af88 <alt_get_errno>
8020b06c:	1007883a 	mov	r3,r2
8020b070:	e0bffc17 	ldw	r2,-16(fp)
8020b074:	0085c83a 	sub	r2,zero,r2
8020b078:	18800015 	stw	r2,0(r3)
        return -1;
8020b07c:	00bfffc4 	movi	r2,-1
8020b080:	00000c06 	br	8020b0b4 <write+0xf0>
      }
      return rval;
8020b084:	e0bffc17 	ldw	r2,-16(fp)
8020b088:	00000a06 	br	8020b0b4 <write+0xf0>
    }
    else
    {
      ALT_ERRNO = EACCES;
8020b08c:	020af880 	call	8020af88 <alt_get_errno>
8020b090:	1007883a 	mov	r3,r2
8020b094:	00800344 	movi	r2,13
8020b098:	18800015 	stw	r2,0(r3)
8020b09c:	00000406 	br	8020b0b0 <write+0xec>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
8020b0a0:	020af880 	call	8020af88 <alt_get_errno>
8020b0a4:	1007883a 	mov	r3,r2
8020b0a8:	00801444 	movi	r2,81
8020b0ac:	18800015 	stw	r2,0(r3)
  }
  return -1;
8020b0b0:	00bfffc4 	movi	r2,-1
}
8020b0b4:	e037883a 	mov	sp,fp
8020b0b8:	dfc00117 	ldw	ra,4(sp)
8020b0bc:	df000017 	ldw	fp,0(sp)
8020b0c0:	dec00204 	addi	sp,sp,8
8020b0c4:	f800283a 	ret

8020b0c8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
8020b0c8:	defffd04 	addi	sp,sp,-12
8020b0cc:	dfc00215 	stw	ra,8(sp)
8020b0d0:	df000115 	stw	fp,4(sp)
8020b0d4:	df000104 	addi	fp,sp,4
8020b0d8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
8020b0dc:	d1600804 	addi	r5,gp,-32736
8020b0e0:	e13fff17 	ldw	r4,-4(fp)
8020b0e4:	020f4b80 	call	8020f4b8 <alt_dev_llist_insert>
}
8020b0e8:	e037883a 	mov	sp,fp
8020b0ec:	dfc00117 	ldw	ra,4(sp)
8020b0f0:	df000017 	ldw	fp,0(sp)
8020b0f4:	dec00204 	addi	sp,sp,8
8020b0f8:	f800283a 	ret

8020b0fc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
8020b0fc:	defffd04 	addi	sp,sp,-12
8020b100:	dfc00215 	stw	ra,8(sp)
8020b104:	df000115 	stw	fp,4(sp)
8020b108:	df000104 	addi	fp,sp,4
8020b10c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
8020b110:	020ff480 	call	8020ff48 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
8020b114:	00800044 	movi	r2,1
8020b118:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
8020b11c:	0001883a 	nop
8020b120:	e037883a 	mov	sp,fp
8020b124:	dfc00117 	ldw	ra,4(sp)
8020b128:	df000017 	ldw	fp,0(sp)
8020b12c:	dec00204 	addi	sp,sp,8
8020b130:	f800283a 	ret

8020b134 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
8020b134:	defffe04 	addi	sp,sp,-8
8020b138:	dfc00115 	stw	ra,4(sp)
8020b13c:	df000015 	stw	fp,0(sp)
8020b140:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
8020b144:	01c0fa04 	movi	r7,1000
8020b148:	01800104 	movi	r6,4
8020b14c:	000b883a 	mov	r5,zero
8020b150:	01208034 	movhi	r4,33280
8020b154:	21022004 	addi	r4,r4,2176
8020b158:	020cb580 	call	8020cb58 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
8020b15c:	018000c4 	movi	r6,3
8020b160:	000b883a 	mov	r5,zero
8020b164:	01200874 	movhi	r4,32801
8020b168:	2106a804 	addi	r4,r4,6816
8020b16c:	020b3ac0 	call	8020b3ac <altera_avalon_jtag_uart_init>
8020b170:	01200874 	movhi	r4,32801
8020b174:	21069e04 	addi	r4,r4,6776
8020b178:	020b0c80 	call	8020b0c8 <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
8020b17c:	01800444 	movi	r6,17
8020b180:	000b883a 	mov	r5,zero
8020b184:	01200874 	movhi	r4,32801
8020b188:	210ab604 	addi	r4,r4,10968
8020b18c:	020ca340 	call	8020ca34 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
8020b190:	01800404 	movi	r6,16
8020b194:	000b883a 	mov	r5,zero
8020b198:	01200874 	movhi	r4,32801
8020b19c:	210ac204 	addi	r4,r4,11016
8020b1a0:	020ca340 	call	8020ca34 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
8020b1a4:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
8020b1a8:	018001c4 	movi	r6,7
8020b1ac:	000b883a 	mov	r5,zero
8020b1b0:	01200874 	movhi	r4,32801
8020b1b4:	210ad804 	addi	r4,r4,11104
8020b1b8:	020cce40 	call	8020cce4 <altera_avalon_uart_init>
8020b1bc:	01200874 	movhi	r4,32801
8020b1c0:	210ace04 	addi	r4,r4,11064
8020b1c4:	020b0c80 	call	8020b0c8 <alt_dev_reg>
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
8020b1c8:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
8020b1cc:	00a00874 	movhi	r2,32801
8020b1d0:	108aff04 	addi	r2,r2,11260
8020b1d4:	10c00717 	ldw	r3,28(r2)
8020b1d8:	00a00874 	movhi	r2,32801
8020b1dc:	108aff04 	addi	r2,r2,11260
8020b1e0:	10800817 	ldw	r2,32(r2)
8020b1e4:	100d883a 	mov	r6,r2
8020b1e8:	180b883a 	mov	r5,r3
8020b1ec:	01200874 	movhi	r4,32801
8020b1f0:	210aff04 	addi	r4,r4,11260
8020b1f4:	020f0780 	call	8020f078 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
8020b1f8:	00a00874 	movhi	r2,32801
8020b1fc:	108b1704 	addi	r2,r2,11356
8020b200:	10c00717 	ldw	r3,28(r2)
8020b204:	00a00874 	movhi	r2,32801
8020b208:	108b1704 	addi	r2,r2,11356
8020b20c:	10800817 	ldw	r2,32(r2)
8020b210:	100d883a 	mov	r6,r2
8020b214:	180b883a 	mov	r5,r3
8020b218:	01200874 	movhi	r4,32801
8020b21c:	210b1704 	addi	r4,r4,11356
8020b220:	020f0780 	call	8020f078 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
8020b224:	01200874 	movhi	r4,32801
8020b228:	210b2f04 	addi	r4,r4,11452
8020b22c:	020b0c80 	call	8020b0c8 <alt_dev_reg>
}
8020b230:	0001883a 	nop
8020b234:	e037883a 	mov	sp,fp
8020b238:	dfc00117 	ldw	ra,4(sp)
8020b23c:	df000017 	ldw	fp,0(sp)
8020b240:	dec00204 	addi	sp,sp,8
8020b244:	f800283a 	ret

8020b248 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8020b248:	defffa04 	addi	sp,sp,-24
8020b24c:	dfc00515 	stw	ra,20(sp)
8020b250:	df000415 	stw	fp,16(sp)
8020b254:	df000404 	addi	fp,sp,16
8020b258:	e13ffd15 	stw	r4,-12(fp)
8020b25c:	e17ffe15 	stw	r5,-8(fp)
8020b260:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8020b264:	e0bffd17 	ldw	r2,-12(fp)
8020b268:	10800017 	ldw	r2,0(r2)
8020b26c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
8020b270:	e0bffc17 	ldw	r2,-16(fp)
8020b274:	10c00a04 	addi	r3,r2,40
8020b278:	e0bffd17 	ldw	r2,-12(fp)
8020b27c:	10800217 	ldw	r2,8(r2)
8020b280:	100f883a 	mov	r7,r2
8020b284:	e1bfff17 	ldw	r6,-4(fp)
8020b288:	e17ffe17 	ldw	r5,-8(fp)
8020b28c:	1809883a 	mov	r4,r3
8020b290:	020b9080 	call	8020b908 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
8020b294:	e037883a 	mov	sp,fp
8020b298:	dfc00117 	ldw	ra,4(sp)
8020b29c:	df000017 	ldw	fp,0(sp)
8020b2a0:	dec00204 	addi	sp,sp,8
8020b2a4:	f800283a 	ret

8020b2a8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8020b2a8:	defffa04 	addi	sp,sp,-24
8020b2ac:	dfc00515 	stw	ra,20(sp)
8020b2b0:	df000415 	stw	fp,16(sp)
8020b2b4:	df000404 	addi	fp,sp,16
8020b2b8:	e13ffd15 	stw	r4,-12(fp)
8020b2bc:	e17ffe15 	stw	r5,-8(fp)
8020b2c0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8020b2c4:	e0bffd17 	ldw	r2,-12(fp)
8020b2c8:	10800017 	ldw	r2,0(r2)
8020b2cc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
8020b2d0:	e0bffc17 	ldw	r2,-16(fp)
8020b2d4:	10c00a04 	addi	r3,r2,40
8020b2d8:	e0bffd17 	ldw	r2,-12(fp)
8020b2dc:	10800217 	ldw	r2,8(r2)
8020b2e0:	100f883a 	mov	r7,r2
8020b2e4:	e1bfff17 	ldw	r6,-4(fp)
8020b2e8:	e17ffe17 	ldw	r5,-8(fp)
8020b2ec:	1809883a 	mov	r4,r3
8020b2f0:	020bb240 	call	8020bb24 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
8020b2f4:	e037883a 	mov	sp,fp
8020b2f8:	dfc00117 	ldw	ra,4(sp)
8020b2fc:	df000017 	ldw	fp,0(sp)
8020b300:	dec00204 	addi	sp,sp,8
8020b304:	f800283a 	ret

8020b308 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
8020b308:	defffc04 	addi	sp,sp,-16
8020b30c:	dfc00315 	stw	ra,12(sp)
8020b310:	df000215 	stw	fp,8(sp)
8020b314:	df000204 	addi	fp,sp,8
8020b318:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8020b31c:	e0bfff17 	ldw	r2,-4(fp)
8020b320:	10800017 	ldw	r2,0(r2)
8020b324:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
8020b328:	e0bffe17 	ldw	r2,-8(fp)
8020b32c:	10c00a04 	addi	r3,r2,40
8020b330:	e0bfff17 	ldw	r2,-4(fp)
8020b334:	10800217 	ldw	r2,8(r2)
8020b338:	100b883a 	mov	r5,r2
8020b33c:	1809883a 	mov	r4,r3
8020b340:	020b7b00 	call	8020b7b0 <altera_avalon_jtag_uart_close>
}
8020b344:	e037883a 	mov	sp,fp
8020b348:	dfc00117 	ldw	ra,4(sp)
8020b34c:	df000017 	ldw	fp,0(sp)
8020b350:	dec00204 	addi	sp,sp,8
8020b354:	f800283a 	ret

8020b358 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
8020b358:	defffa04 	addi	sp,sp,-24
8020b35c:	dfc00515 	stw	ra,20(sp)
8020b360:	df000415 	stw	fp,16(sp)
8020b364:	df000404 	addi	fp,sp,16
8020b368:	e13ffd15 	stw	r4,-12(fp)
8020b36c:	e17ffe15 	stw	r5,-8(fp)
8020b370:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
8020b374:	e0bffd17 	ldw	r2,-12(fp)
8020b378:	10800017 	ldw	r2,0(r2)
8020b37c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
8020b380:	e0bffc17 	ldw	r2,-16(fp)
8020b384:	10800a04 	addi	r2,r2,40
8020b388:	e1bfff17 	ldw	r6,-4(fp)
8020b38c:	e17ffe17 	ldw	r5,-8(fp)
8020b390:	1009883a 	mov	r4,r2
8020b394:	020b8180 	call	8020b818 <altera_avalon_jtag_uart_ioctl>
}
8020b398:	e037883a 	mov	sp,fp
8020b39c:	dfc00117 	ldw	ra,4(sp)
8020b3a0:	df000017 	ldw	fp,0(sp)
8020b3a4:	dec00204 	addi	sp,sp,8
8020b3a8:	f800283a 	ret

8020b3ac <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
8020b3ac:	defff804 	addi	sp,sp,-32
8020b3b0:	dfc00715 	stw	ra,28(sp)
8020b3b4:	df000615 	stw	fp,24(sp)
8020b3b8:	dc400515 	stw	r17,20(sp)
8020b3bc:	dc000415 	stw	r16,16(sp)
8020b3c0:	df000604 	addi	fp,sp,24
8020b3c4:	e13ffb15 	stw	r4,-20(fp)
8020b3c8:	e17ffc15 	stw	r5,-16(fp)
8020b3cc:	e1bffd15 	stw	r6,-12(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8020b3d0:	e0bffb17 	ldw	r2,-20(fp)
8020b3d4:	00c00044 	movi	r3,1
8020b3d8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
8020b3dc:	e0bffb17 	ldw	r2,-20(fp)
8020b3e0:	10800017 	ldw	r2,0(r2)
8020b3e4:	10800104 	addi	r2,r2,4
8020b3e8:	1007883a 	mov	r3,r2
8020b3ec:	e0bffb17 	ldw	r2,-20(fp)
8020b3f0:	10800817 	ldw	r2,32(r2)
8020b3f4:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
8020b3f8:	e0bffc17 	ldw	r2,-16(fp)
8020b3fc:	e0fffd17 	ldw	r3,-12(fp)
8020b400:	d8000015 	stw	zero,0(sp)
8020b404:	e1fffb17 	ldw	r7,-20(fp)
8020b408:	01a00874 	movhi	r6,32801
8020b40c:	31ad3b04 	addi	r6,r6,-19220
8020b410:	180b883a 	mov	r5,r3
8020b414:	1009883a 	mov	r4,r2
8020b418:	020f6ac0 	call	8020f6ac <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
8020b41c:	e0bffb17 	ldw	r2,-20(fp)
8020b420:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
8020b424:	e0bffb17 	ldw	r2,-20(fp)
8020b428:	10800204 	addi	r2,r2,8
8020b42c:	d0e02f17 	ldw	r3,-32580(gp)
8020b430:	e1fffb17 	ldw	r7,-20(fp)
8020b434:	01a00874 	movhi	r6,32801
8020b438:	31adc404 	addi	r6,r6,-18672
8020b43c:	180b883a 	mov	r5,r3
8020b440:	1009883a 	mov	r4,r2
8020b444:	020f3280 	call	8020f328 <alt_alarm_start>
8020b448:	1000040e 	bge	r2,zero,8020b45c <altera_avalon_jtag_uart_init+0xb0>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
8020b44c:	e0fffb17 	ldw	r3,-20(fp)
8020b450:	00a00034 	movhi	r2,32768
8020b454:	10bfffc4 	addi	r2,r2,-1
8020b458:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
8020b45c:	d0a02883 	ldbu	r2,-32606(gp)
8020b460:	10803fcc 	andi	r2,r2,255
8020b464:	10800058 	cmpnei	r2,r2,1
8020b468:	10000f1e 	bne	r2,zero,8020b4a8 <altera_avalon_jtag_uart_init+0xfc>
8020b46c:	d0e02f17 	ldw	r3,-32580(gp)
8020b470:	00b33374 	movhi	r2,52429
8020b474:	10b33344 	addi	r2,r2,-13107
8020b478:	1888383a 	mulxuu	r4,r3,r2
8020b47c:	1885383a 	mul	r2,r3,r2
8020b480:	1021883a 	mov	r16,r2
8020b484:	2023883a 	mov	r17,r4
8020b488:	8804d0fa 	srli	r2,r17,3
8020b48c:	e1fffb17 	ldw	r7,-20(fp)
8020b490:	01a00874 	movhi	r6,32801
8020b494:	31a93a04 	addi	r6,r6,-23320
8020b498:	100b883a 	mov	r5,r2
8020b49c:	01200874 	movhi	r4,32801
8020b4a0:	210c7b04 	addi	r4,r4,12780
8020b4a4:	020f3280 	call	8020f328 <alt_alarm_start>
8020b4a8:	d0a02903 	ldbu	r2,-32604(gp)
8020b4ac:	10803fcc 	andi	r2,r2,255
8020b4b0:	10800058 	cmpnei	r2,r2,1
8020b4b4:	1000051e 	bne	r2,zero,8020b4cc <altera_avalon_jtag_uart_init+0x120>
8020b4b8:	e0bffb17 	ldw	r2,-20(fp)
8020b4bc:	10800017 	ldw	r2,0(r2)
8020b4c0:	100b883a 	mov	r5,r2
8020b4c4:	e13ffb17 	ldw	r4,-20(fp)
8020b4c8:	020a6700 	call	8020a670 <alt_log_jtag_uart_startup_info>
}
8020b4cc:	0001883a 	nop
8020b4d0:	e6fffe04 	addi	sp,fp,-8
8020b4d4:	dfc00317 	ldw	ra,12(sp)
8020b4d8:	df000217 	ldw	fp,8(sp)
8020b4dc:	dc400117 	ldw	r17,4(sp)
8020b4e0:	dc000017 	ldw	r16,0(sp)
8020b4e4:	dec00404 	addi	sp,sp,16
8020b4e8:	f800283a 	ret

8020b4ec <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
8020b4ec:	defff704 	addi	sp,sp,-36
8020b4f0:	dfc00815 	stw	ra,32(sp)
8020b4f4:	df000715 	stw	fp,28(sp)
8020b4f8:	df000704 	addi	fp,sp,28
8020b4fc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
8020b500:	e0bfff17 	ldw	r2,-4(fp)
8020b504:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
8020b508:	e0bffb17 	ldw	r2,-20(fp)
8020b50c:	10800017 	ldw	r2,0(r2)
8020b510:	e0bffc15 	stw	r2,-16(fp)

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);
8020b514:	e0bffc17 	ldw	r2,-16(fp)
8020b518:	e17ffb17 	ldw	r5,-20(fp)
8020b51c:	1009883a 	mov	r4,r2
8020b520:	020a6bc0 	call	8020a6bc <alt_log_jtag_uart_isr_proc>

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8020b524:	e0bffc17 	ldw	r2,-16(fp)
8020b528:	10800104 	addi	r2,r2,4
8020b52c:	10800037 	ldwio	r2,0(r2)
8020b530:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
8020b534:	e0bffd17 	ldw	r2,-12(fp)
8020b538:	1080c00c 	andi	r2,r2,768
8020b53c:	10006d26 	beq	r2,zero,8020b6f4 <altera_avalon_jtag_uart_irq+0x208>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
8020b540:	e0bffd17 	ldw	r2,-12(fp)
8020b544:	1080400c 	andi	r2,r2,256
8020b548:	10003526 	beq	r2,zero,8020b620 <altera_avalon_jtag_uart_irq+0x134>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
8020b54c:	00800074 	movhi	r2,1
8020b550:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8020b554:	e0bffb17 	ldw	r2,-20(fp)
8020b558:	10800a17 	ldw	r2,40(r2)
8020b55c:	10800044 	addi	r2,r2,1
8020b560:	1081ffcc 	andi	r2,r2,2047
8020b564:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
8020b568:	e0bffb17 	ldw	r2,-20(fp)
8020b56c:	10c00b17 	ldw	r3,44(r2)
8020b570:	e0bffe17 	ldw	r2,-8(fp)
8020b574:	18801526 	beq	r3,r2,8020b5cc <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
8020b578:	e0bffc17 	ldw	r2,-16(fp)
8020b57c:	10800037 	ldwio	r2,0(r2)
8020b580:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
8020b584:	e0bff917 	ldw	r2,-28(fp)
8020b588:	10a0000c 	andi	r2,r2,32768
8020b58c:	10001126 	beq	r2,zero,8020b5d4 <altera_avalon_jtag_uart_irq+0xe8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
8020b590:	e0bffb17 	ldw	r2,-20(fp)
8020b594:	10800a17 	ldw	r2,40(r2)
8020b598:	e0fff917 	ldw	r3,-28(fp)
8020b59c:	1809883a 	mov	r4,r3
8020b5a0:	e0fffb17 	ldw	r3,-20(fp)
8020b5a4:	1885883a 	add	r2,r3,r2
8020b5a8:	10800e04 	addi	r2,r2,56
8020b5ac:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8020b5b0:	e0bffb17 	ldw	r2,-20(fp)
8020b5b4:	10800a17 	ldw	r2,40(r2)
8020b5b8:	10800044 	addi	r2,r2,1
8020b5bc:	10c1ffcc 	andi	r3,r2,2047
8020b5c0:	e0bffb17 	ldw	r2,-20(fp)
8020b5c4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
8020b5c8:	003fe206 	br	8020b554 <__reset+0xfa1eb554>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
8020b5cc:	0001883a 	nop
8020b5d0:	00000106 	br	8020b5d8 <altera_avalon_jtag_uart_irq+0xec>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
8020b5d4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
8020b5d8:	e0bff917 	ldw	r2,-28(fp)
8020b5dc:	10bfffec 	andhi	r2,r2,65535
8020b5e0:	10000f26 	beq	r2,zero,8020b620 <altera_avalon_jtag_uart_irq+0x134>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8020b5e4:	e0bffb17 	ldw	r2,-20(fp)
8020b5e8:	10c00817 	ldw	r3,32(r2)
8020b5ec:	00bfff84 	movi	r2,-2
8020b5f0:	1886703a 	and	r3,r3,r2
8020b5f4:	e0bffb17 	ldw	r2,-20(fp)
8020b5f8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
8020b5fc:	e0bffc17 	ldw	r2,-16(fp)
8020b600:	10800104 	addi	r2,r2,4
8020b604:	1007883a 	mov	r3,r2
8020b608:	e0bffb17 	ldw	r2,-20(fp)
8020b60c:	10800817 	ldw	r2,32(r2)
8020b610:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8020b614:	e0bffc17 	ldw	r2,-16(fp)
8020b618:	10800104 	addi	r2,r2,4
8020b61c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
8020b620:	e0bffd17 	ldw	r2,-12(fp)
8020b624:	1080800c 	andi	r2,r2,512
8020b628:	103fbe26 	beq	r2,zero,8020b524 <__reset+0xfa1eb524>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
8020b62c:	e0bffd17 	ldw	r2,-12(fp)
8020b630:	1004d43a 	srli	r2,r2,16
8020b634:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
8020b638:	00001406 	br	8020b68c <altera_avalon_jtag_uart_irq+0x1a0>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
8020b63c:	e0bffc17 	ldw	r2,-16(fp)
8020b640:	e0fffb17 	ldw	r3,-20(fp)
8020b644:	18c00d17 	ldw	r3,52(r3)
8020b648:	e13ffb17 	ldw	r4,-20(fp)
8020b64c:	20c7883a 	add	r3,r4,r3
8020b650:	18c20e04 	addi	r3,r3,2104
8020b654:	18c00003 	ldbu	r3,0(r3)
8020b658:	18c03fcc 	andi	r3,r3,255
8020b65c:	18c0201c 	xori	r3,r3,128
8020b660:	18ffe004 	addi	r3,r3,-128
8020b664:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8020b668:	e0bffb17 	ldw	r2,-20(fp)
8020b66c:	10800d17 	ldw	r2,52(r2)
8020b670:	10800044 	addi	r2,r2,1
8020b674:	10c1ffcc 	andi	r3,r2,2047
8020b678:	e0bffb17 	ldw	r2,-20(fp)
8020b67c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
8020b680:	e0bffa17 	ldw	r2,-24(fp)
8020b684:	10bfffc4 	addi	r2,r2,-1
8020b688:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
8020b68c:	e0bffa17 	ldw	r2,-24(fp)
8020b690:	10000526 	beq	r2,zero,8020b6a8 <altera_avalon_jtag_uart_irq+0x1bc>
8020b694:	e0bffb17 	ldw	r2,-20(fp)
8020b698:	10c00d17 	ldw	r3,52(r2)
8020b69c:	e0bffb17 	ldw	r2,-20(fp)
8020b6a0:	10800c17 	ldw	r2,48(r2)
8020b6a4:	18bfe51e 	bne	r3,r2,8020b63c <__reset+0xfa1eb63c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
8020b6a8:	e0bffa17 	ldw	r2,-24(fp)
8020b6ac:	103f9d26 	beq	r2,zero,8020b524 <__reset+0xfa1eb524>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8020b6b0:	e0bffb17 	ldw	r2,-20(fp)
8020b6b4:	10c00817 	ldw	r3,32(r2)
8020b6b8:	00bfff44 	movi	r2,-3
8020b6bc:	1886703a 	and	r3,r3,r2
8020b6c0:	e0bffb17 	ldw	r2,-20(fp)
8020b6c4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8020b6c8:	e0bffb17 	ldw	r2,-20(fp)
8020b6cc:	10800017 	ldw	r2,0(r2)
8020b6d0:	10800104 	addi	r2,r2,4
8020b6d4:	1007883a 	mov	r3,r2
8020b6d8:	e0bffb17 	ldw	r2,-20(fp)
8020b6dc:	10800817 	ldw	r2,32(r2)
8020b6e0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8020b6e4:	e0bffc17 	ldw	r2,-16(fp)
8020b6e8:	10800104 	addi	r2,r2,4
8020b6ec:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
8020b6f0:	003f8c06 	br	8020b524 <__reset+0xfa1eb524>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
8020b6f4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
8020b6f8:	0001883a 	nop
8020b6fc:	e037883a 	mov	sp,fp
8020b700:	dfc00117 	ldw	ra,4(sp)
8020b704:	df000017 	ldw	fp,0(sp)
8020b708:	dec00204 	addi	sp,sp,8
8020b70c:	f800283a 	ret

8020b710 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
8020b710:	defff804 	addi	sp,sp,-32
8020b714:	df000715 	stw	fp,28(sp)
8020b718:	df000704 	addi	fp,sp,28
8020b71c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
8020b720:	e0bffb17 	ldw	r2,-20(fp)
8020b724:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
8020b728:	e0bff917 	ldw	r2,-28(fp)
8020b72c:	10800017 	ldw	r2,0(r2)
8020b730:	10800104 	addi	r2,r2,4
8020b734:	10800037 	ldwio	r2,0(r2)
8020b738:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
8020b73c:	e0bffa17 	ldw	r2,-24(fp)
8020b740:	1081000c 	andi	r2,r2,1024
8020b744:	10000b26 	beq	r2,zero,8020b774 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
8020b748:	e0bff917 	ldw	r2,-28(fp)
8020b74c:	10800017 	ldw	r2,0(r2)
8020b750:	10800104 	addi	r2,r2,4
8020b754:	1007883a 	mov	r3,r2
8020b758:	e0bff917 	ldw	r2,-28(fp)
8020b75c:	10800817 	ldw	r2,32(r2)
8020b760:	10810014 	ori	r2,r2,1024
8020b764:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
8020b768:	e0bff917 	ldw	r2,-28(fp)
8020b76c:	10000915 	stw	zero,36(r2)
8020b770:	00000a06 	br	8020b79c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
8020b774:	e0bff917 	ldw	r2,-28(fp)
8020b778:	10c00917 	ldw	r3,36(r2)
8020b77c:	00a00034 	movhi	r2,32768
8020b780:	10bfff04 	addi	r2,r2,-4
8020b784:	10c00536 	bltu	r2,r3,8020b79c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
8020b788:	e0bff917 	ldw	r2,-28(fp)
8020b78c:	10800917 	ldw	r2,36(r2)
8020b790:	10c00044 	addi	r3,r2,1
8020b794:	e0bff917 	ldw	r2,-28(fp)
8020b798:	10c00915 	stw	r3,36(r2)
8020b79c:	d0a02f17 	ldw	r2,-32580(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
8020b7a0:	e037883a 	mov	sp,fp
8020b7a4:	df000017 	ldw	fp,0(sp)
8020b7a8:	dec00104 	addi	sp,sp,4
8020b7ac:	f800283a 	ret

8020b7b0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
8020b7b0:	defffd04 	addi	sp,sp,-12
8020b7b4:	df000215 	stw	fp,8(sp)
8020b7b8:	df000204 	addi	fp,sp,8
8020b7bc:	e13ffe15 	stw	r4,-8(fp)
8020b7c0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
8020b7c4:	00000506 	br	8020b7dc <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8020b7c8:	e0bfff17 	ldw	r2,-4(fp)
8020b7cc:	1090000c 	andi	r2,r2,16384
8020b7d0:	10000226 	beq	r2,zero,8020b7dc <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
8020b7d4:	00bffd44 	movi	r2,-11
8020b7d8:	00000b06 	br	8020b808 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
8020b7dc:	e0bffe17 	ldw	r2,-8(fp)
8020b7e0:	10c00d17 	ldw	r3,52(r2)
8020b7e4:	e0bffe17 	ldw	r2,-8(fp)
8020b7e8:	10800c17 	ldw	r2,48(r2)
8020b7ec:	18800526 	beq	r3,r2,8020b804 <altera_avalon_jtag_uart_close+0x54>
8020b7f0:	e0bffe17 	ldw	r2,-8(fp)
8020b7f4:	10c00917 	ldw	r3,36(r2)
8020b7f8:	e0bffe17 	ldw	r2,-8(fp)
8020b7fc:	10800117 	ldw	r2,4(r2)
8020b800:	18bff136 	bltu	r3,r2,8020b7c8 <__reset+0xfa1eb7c8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
8020b804:	0005883a 	mov	r2,zero
}
8020b808:	e037883a 	mov	sp,fp
8020b80c:	df000017 	ldw	fp,0(sp)
8020b810:	dec00104 	addi	sp,sp,4
8020b814:	f800283a 	ret

8020b818 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
8020b818:	defffa04 	addi	sp,sp,-24
8020b81c:	df000515 	stw	fp,20(sp)
8020b820:	df000504 	addi	fp,sp,20
8020b824:	e13ffd15 	stw	r4,-12(fp)
8020b828:	e17ffe15 	stw	r5,-8(fp)
8020b82c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
8020b830:	00bff9c4 	movi	r2,-25
8020b834:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
8020b838:	e0bffe17 	ldw	r2,-8(fp)
8020b83c:	10da8060 	cmpeqi	r3,r2,27137
8020b840:	1800031e 	bne	r3,zero,8020b850 <altera_avalon_jtag_uart_ioctl+0x38>
8020b844:	109a80a0 	cmpeqi	r2,r2,27138
8020b848:	1000181e 	bne	r2,zero,8020b8ac <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
8020b84c:	00002906 	br	8020b8f4 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
8020b850:	e0bffd17 	ldw	r2,-12(fp)
8020b854:	10c00117 	ldw	r3,4(r2)
8020b858:	00a00034 	movhi	r2,32768
8020b85c:	10bfffc4 	addi	r2,r2,-1
8020b860:	18802126 	beq	r3,r2,8020b8e8 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
8020b864:	e0bfff17 	ldw	r2,-4(fp)
8020b868:	10800017 	ldw	r2,0(r2)
8020b86c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
8020b870:	e0bffc17 	ldw	r2,-16(fp)
8020b874:	10800090 	cmplti	r2,r2,2
8020b878:	1000061e 	bne	r2,zero,8020b894 <altera_avalon_jtag_uart_ioctl+0x7c>
8020b87c:	e0fffc17 	ldw	r3,-16(fp)
8020b880:	00a00034 	movhi	r2,32768
8020b884:	10bfffc4 	addi	r2,r2,-1
8020b888:	18800226 	beq	r3,r2,8020b894 <altera_avalon_jtag_uart_ioctl+0x7c>
8020b88c:	e0bffc17 	ldw	r2,-16(fp)
8020b890:	00000206 	br	8020b89c <altera_avalon_jtag_uart_ioctl+0x84>
8020b894:	00a00034 	movhi	r2,32768
8020b898:	10bfff84 	addi	r2,r2,-2
8020b89c:	e0fffd17 	ldw	r3,-12(fp)
8020b8a0:	18800115 	stw	r2,4(r3)
      rc = 0;
8020b8a4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8020b8a8:	00000f06 	br	8020b8e8 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
8020b8ac:	e0bffd17 	ldw	r2,-12(fp)
8020b8b0:	10c00117 	ldw	r3,4(r2)
8020b8b4:	00a00034 	movhi	r2,32768
8020b8b8:	10bfffc4 	addi	r2,r2,-1
8020b8bc:	18800c26 	beq	r3,r2,8020b8f0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
8020b8c0:	e0bffd17 	ldw	r2,-12(fp)
8020b8c4:	10c00917 	ldw	r3,36(r2)
8020b8c8:	e0bffd17 	ldw	r2,-12(fp)
8020b8cc:	10800117 	ldw	r2,4(r2)
8020b8d0:	1885803a 	cmpltu	r2,r3,r2
8020b8d4:	10c03fcc 	andi	r3,r2,255
8020b8d8:	e0bfff17 	ldw	r2,-4(fp)
8020b8dc:	10c00015 	stw	r3,0(r2)
      rc = 0;
8020b8e0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8020b8e4:	00000206 	br	8020b8f0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
8020b8e8:	0001883a 	nop
8020b8ec:	00000106 	br	8020b8f4 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
8020b8f0:	0001883a 	nop

  default:
    break;
  }

  return rc;
8020b8f4:	e0bffb17 	ldw	r2,-20(fp)
}
8020b8f8:	e037883a 	mov	sp,fp
8020b8fc:	df000017 	ldw	fp,0(sp)
8020b900:	dec00104 	addi	sp,sp,4
8020b904:	f800283a 	ret

8020b908 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
8020b908:	defff304 	addi	sp,sp,-52
8020b90c:	dfc00c15 	stw	ra,48(sp)
8020b910:	df000b15 	stw	fp,44(sp)
8020b914:	df000b04 	addi	fp,sp,44
8020b918:	e13ffc15 	stw	r4,-16(fp)
8020b91c:	e17ffd15 	stw	r5,-12(fp)
8020b920:	e1bffe15 	stw	r6,-8(fp)
8020b924:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
8020b928:	e0bffd17 	ldw	r2,-12(fp)
8020b92c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8020b930:	00004706 	br	8020ba50 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
8020b934:	e0bffc17 	ldw	r2,-16(fp)
8020b938:	10800a17 	ldw	r2,40(r2)
8020b93c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
8020b940:	e0bffc17 	ldw	r2,-16(fp)
8020b944:	10800b17 	ldw	r2,44(r2)
8020b948:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
8020b94c:	e0fff717 	ldw	r3,-36(fp)
8020b950:	e0bff817 	ldw	r2,-32(fp)
8020b954:	18800536 	bltu	r3,r2,8020b96c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
8020b958:	e0fff717 	ldw	r3,-36(fp)
8020b95c:	e0bff817 	ldw	r2,-32(fp)
8020b960:	1885c83a 	sub	r2,r3,r2
8020b964:	e0bff615 	stw	r2,-40(fp)
8020b968:	00000406 	br	8020b97c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
8020b96c:	00c20004 	movi	r3,2048
8020b970:	e0bff817 	ldw	r2,-32(fp)
8020b974:	1885c83a 	sub	r2,r3,r2
8020b978:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8020b97c:	e0bff617 	ldw	r2,-40(fp)
8020b980:	10001e26 	beq	r2,zero,8020b9fc <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
8020b984:	e0fffe17 	ldw	r3,-8(fp)
8020b988:	e0bff617 	ldw	r2,-40(fp)
8020b98c:	1880022e 	bgeu	r3,r2,8020b998 <altera_avalon_jtag_uart_read+0x90>
        n = space;
8020b990:	e0bffe17 	ldw	r2,-8(fp)
8020b994:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
8020b998:	e0bffc17 	ldw	r2,-16(fp)
8020b99c:	10c00e04 	addi	r3,r2,56
8020b9a0:	e0bff817 	ldw	r2,-32(fp)
8020b9a4:	1885883a 	add	r2,r3,r2
8020b9a8:	e1bff617 	ldw	r6,-40(fp)
8020b9ac:	100b883a 	mov	r5,r2
8020b9b0:	e13ff517 	ldw	r4,-44(fp)
8020b9b4:	0206a6c0 	call	80206a6c <memcpy>
      ptr   += n;
8020b9b8:	e0fff517 	ldw	r3,-44(fp)
8020b9bc:	e0bff617 	ldw	r2,-40(fp)
8020b9c0:	1885883a 	add	r2,r3,r2
8020b9c4:	e0bff515 	stw	r2,-44(fp)
      space -= n;
8020b9c8:	e0fffe17 	ldw	r3,-8(fp)
8020b9cc:	e0bff617 	ldw	r2,-40(fp)
8020b9d0:	1885c83a 	sub	r2,r3,r2
8020b9d4:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8020b9d8:	e0fff817 	ldw	r3,-32(fp)
8020b9dc:	e0bff617 	ldw	r2,-40(fp)
8020b9e0:	1885883a 	add	r2,r3,r2
8020b9e4:	10c1ffcc 	andi	r3,r2,2047
8020b9e8:	e0bffc17 	ldw	r2,-16(fp)
8020b9ec:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
8020b9f0:	e0bffe17 	ldw	r2,-8(fp)
8020b9f4:	00bfcf16 	blt	zero,r2,8020b934 <__reset+0xfa1eb934>
8020b9f8:	00000106 	br	8020ba00 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
8020b9fc:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
8020ba00:	e0fff517 	ldw	r3,-44(fp)
8020ba04:	e0bffd17 	ldw	r2,-12(fp)
8020ba08:	1880141e 	bne	r3,r2,8020ba5c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
8020ba0c:	e0bfff17 	ldw	r2,-4(fp)
8020ba10:	1090000c 	andi	r2,r2,16384
8020ba14:	1000131e 	bne	r2,zero,8020ba64 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
8020ba18:	0001883a 	nop
8020ba1c:	e0bffc17 	ldw	r2,-16(fp)
8020ba20:	10c00a17 	ldw	r3,40(r2)
8020ba24:	e0bff717 	ldw	r2,-36(fp)
8020ba28:	1880051e 	bne	r3,r2,8020ba40 <altera_avalon_jtag_uart_read+0x138>
8020ba2c:	e0bffc17 	ldw	r2,-16(fp)
8020ba30:	10c00917 	ldw	r3,36(r2)
8020ba34:	e0bffc17 	ldw	r2,-16(fp)
8020ba38:	10800117 	ldw	r2,4(r2)
8020ba3c:	18bff736 	bltu	r3,r2,8020ba1c <__reset+0xfa1eba1c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
8020ba40:	e0bffc17 	ldw	r2,-16(fp)
8020ba44:	10c00a17 	ldw	r3,40(r2)
8020ba48:	e0bff717 	ldw	r2,-36(fp)
8020ba4c:	18800726 	beq	r3,r2,8020ba6c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8020ba50:	e0bffe17 	ldw	r2,-8(fp)
8020ba54:	00bfb716 	blt	zero,r2,8020b934 <__reset+0xfa1eb934>
8020ba58:	00000506 	br	8020ba70 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
8020ba5c:	0001883a 	nop
8020ba60:	00000306 	br	8020ba70 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
8020ba64:	0001883a 	nop
8020ba68:	00000106 	br	8020ba70 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
8020ba6c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
8020ba70:	e0fff517 	ldw	r3,-44(fp)
8020ba74:	e0bffd17 	ldw	r2,-12(fp)
8020ba78:	18801826 	beq	r3,r2,8020badc <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020ba7c:	0005303a 	rdctl	r2,status
8020ba80:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020ba84:	e0fffb17 	ldw	r3,-20(fp)
8020ba88:	00bfff84 	movi	r2,-2
8020ba8c:	1884703a 	and	r2,r3,r2
8020ba90:	1001703a 	wrctl	status,r2
  
  return context;
8020ba94:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
8020ba98:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8020ba9c:	e0bffc17 	ldw	r2,-16(fp)
8020baa0:	10800817 	ldw	r2,32(r2)
8020baa4:	10c00054 	ori	r3,r2,1
8020baa8:	e0bffc17 	ldw	r2,-16(fp)
8020baac:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8020bab0:	e0bffc17 	ldw	r2,-16(fp)
8020bab4:	10800017 	ldw	r2,0(r2)
8020bab8:	10800104 	addi	r2,r2,4
8020babc:	1007883a 	mov	r3,r2
8020bac0:	e0bffc17 	ldw	r2,-16(fp)
8020bac4:	10800817 	ldw	r2,32(r2)
8020bac8:	18800035 	stwio	r2,0(r3)
8020bacc:	e0bffa17 	ldw	r2,-24(fp)
8020bad0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020bad4:	e0bff917 	ldw	r2,-28(fp)
8020bad8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
8020badc:	e0fff517 	ldw	r3,-44(fp)
8020bae0:	e0bffd17 	ldw	r2,-12(fp)
8020bae4:	18800426 	beq	r3,r2,8020baf8 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
8020bae8:	e0fff517 	ldw	r3,-44(fp)
8020baec:	e0bffd17 	ldw	r2,-12(fp)
8020baf0:	1885c83a 	sub	r2,r3,r2
8020baf4:	00000606 	br	8020bb10 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
8020baf8:	e0bfff17 	ldw	r2,-4(fp)
8020bafc:	1090000c 	andi	r2,r2,16384
8020bb00:	10000226 	beq	r2,zero,8020bb0c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
8020bb04:	00bffd44 	movi	r2,-11
8020bb08:	00000106 	br	8020bb10 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
8020bb0c:	00bffec4 	movi	r2,-5
}
8020bb10:	e037883a 	mov	sp,fp
8020bb14:	dfc00117 	ldw	ra,4(sp)
8020bb18:	df000017 	ldw	fp,0(sp)
8020bb1c:	dec00204 	addi	sp,sp,8
8020bb20:	f800283a 	ret

8020bb24 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
8020bb24:	defff304 	addi	sp,sp,-52
8020bb28:	dfc00c15 	stw	ra,48(sp)
8020bb2c:	df000b15 	stw	fp,44(sp)
8020bb30:	df000b04 	addi	fp,sp,44
8020bb34:	e13ffc15 	stw	r4,-16(fp)
8020bb38:	e17ffd15 	stw	r5,-12(fp)
8020bb3c:	e1bffe15 	stw	r6,-8(fp)
8020bb40:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
8020bb44:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
8020bb48:	e0bffd17 	ldw	r2,-12(fp)
8020bb4c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8020bb50:	00003706 	br	8020bc30 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
8020bb54:	e0bffc17 	ldw	r2,-16(fp)
8020bb58:	10800c17 	ldw	r2,48(r2)
8020bb5c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
8020bb60:	e0bffc17 	ldw	r2,-16(fp)
8020bb64:	10800d17 	ldw	r2,52(r2)
8020bb68:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
8020bb6c:	e0fff917 	ldw	r3,-28(fp)
8020bb70:	e0bff517 	ldw	r2,-44(fp)
8020bb74:	1880062e 	bgeu	r3,r2,8020bb90 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
8020bb78:	e0fff517 	ldw	r3,-44(fp)
8020bb7c:	e0bff917 	ldw	r2,-28(fp)
8020bb80:	1885c83a 	sub	r2,r3,r2
8020bb84:	10bfffc4 	addi	r2,r2,-1
8020bb88:	e0bff615 	stw	r2,-40(fp)
8020bb8c:	00000b06 	br	8020bbbc <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
8020bb90:	e0bff517 	ldw	r2,-44(fp)
8020bb94:	10000526 	beq	r2,zero,8020bbac <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
8020bb98:	00c20004 	movi	r3,2048
8020bb9c:	e0bff917 	ldw	r2,-28(fp)
8020bba0:	1885c83a 	sub	r2,r3,r2
8020bba4:	e0bff615 	stw	r2,-40(fp)
8020bba8:	00000406 	br	8020bbbc <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
8020bbac:	00c1ffc4 	movi	r3,2047
8020bbb0:	e0bff917 	ldw	r2,-28(fp)
8020bbb4:	1885c83a 	sub	r2,r3,r2
8020bbb8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8020bbbc:	e0bff617 	ldw	r2,-40(fp)
8020bbc0:	10001e26 	beq	r2,zero,8020bc3c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
8020bbc4:	e0fffe17 	ldw	r3,-8(fp)
8020bbc8:	e0bff617 	ldw	r2,-40(fp)
8020bbcc:	1880022e 	bgeu	r3,r2,8020bbd8 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
8020bbd0:	e0bffe17 	ldw	r2,-8(fp)
8020bbd4:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
8020bbd8:	e0bffc17 	ldw	r2,-16(fp)
8020bbdc:	10c20e04 	addi	r3,r2,2104
8020bbe0:	e0bff917 	ldw	r2,-28(fp)
8020bbe4:	1885883a 	add	r2,r3,r2
8020bbe8:	e1bff617 	ldw	r6,-40(fp)
8020bbec:	e17ffd17 	ldw	r5,-12(fp)
8020bbf0:	1009883a 	mov	r4,r2
8020bbf4:	0206a6c0 	call	80206a6c <memcpy>
      ptr   += n;
8020bbf8:	e0fffd17 	ldw	r3,-12(fp)
8020bbfc:	e0bff617 	ldw	r2,-40(fp)
8020bc00:	1885883a 	add	r2,r3,r2
8020bc04:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
8020bc08:	e0fffe17 	ldw	r3,-8(fp)
8020bc0c:	e0bff617 	ldw	r2,-40(fp)
8020bc10:	1885c83a 	sub	r2,r3,r2
8020bc14:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8020bc18:	e0fff917 	ldw	r3,-28(fp)
8020bc1c:	e0bff617 	ldw	r2,-40(fp)
8020bc20:	1885883a 	add	r2,r3,r2
8020bc24:	10c1ffcc 	andi	r3,r2,2047
8020bc28:	e0bffc17 	ldw	r2,-16(fp)
8020bc2c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8020bc30:	e0bffe17 	ldw	r2,-8(fp)
8020bc34:	00bfc716 	blt	zero,r2,8020bb54 <__reset+0xfa1ebb54>
8020bc38:	00000106 	br	8020bc40 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
8020bc3c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020bc40:	0005303a 	rdctl	r2,status
8020bc44:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020bc48:	e0fffb17 	ldw	r3,-20(fp)
8020bc4c:	00bfff84 	movi	r2,-2
8020bc50:	1884703a 	and	r2,r3,r2
8020bc54:	1001703a 	wrctl	status,r2
  
  return context;
8020bc58:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
8020bc5c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8020bc60:	e0bffc17 	ldw	r2,-16(fp)
8020bc64:	10800817 	ldw	r2,32(r2)
8020bc68:	10c00094 	ori	r3,r2,2
8020bc6c:	e0bffc17 	ldw	r2,-16(fp)
8020bc70:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8020bc74:	e0bffc17 	ldw	r2,-16(fp)
8020bc78:	10800017 	ldw	r2,0(r2)
8020bc7c:	10800104 	addi	r2,r2,4
8020bc80:	1007883a 	mov	r3,r2
8020bc84:	e0bffc17 	ldw	r2,-16(fp)
8020bc88:	10800817 	ldw	r2,32(r2)
8020bc8c:	18800035 	stwio	r2,0(r3)
8020bc90:	e0bffa17 	ldw	r2,-24(fp)
8020bc94:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020bc98:	e0bff817 	ldw	r2,-32(fp)
8020bc9c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
8020bca0:	e0bffe17 	ldw	r2,-8(fp)
8020bca4:	0080100e 	bge	zero,r2,8020bce8 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
8020bca8:	e0bfff17 	ldw	r2,-4(fp)
8020bcac:	1090000c 	andi	r2,r2,16384
8020bcb0:	1000101e 	bne	r2,zero,8020bcf4 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
8020bcb4:	0001883a 	nop
8020bcb8:	e0bffc17 	ldw	r2,-16(fp)
8020bcbc:	10c00d17 	ldw	r3,52(r2)
8020bcc0:	e0bff517 	ldw	r2,-44(fp)
8020bcc4:	1880051e 	bne	r3,r2,8020bcdc <altera_avalon_jtag_uart_write+0x1b8>
8020bcc8:	e0bffc17 	ldw	r2,-16(fp)
8020bccc:	10c00917 	ldw	r3,36(r2)
8020bcd0:	e0bffc17 	ldw	r2,-16(fp)
8020bcd4:	10800117 	ldw	r2,4(r2)
8020bcd8:	18bff736 	bltu	r3,r2,8020bcb8 <__reset+0xfa1ebcb8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
8020bcdc:	e0bffc17 	ldw	r2,-16(fp)
8020bce0:	10800917 	ldw	r2,36(r2)
8020bce4:	1000051e 	bne	r2,zero,8020bcfc <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
8020bce8:	e0bffe17 	ldw	r2,-8(fp)
8020bcec:	00bfd016 	blt	zero,r2,8020bc30 <__reset+0xfa1ebc30>
8020bcf0:	00000306 	br	8020bd00 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
8020bcf4:	0001883a 	nop
8020bcf8:	00000106 	br	8020bd00 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
8020bcfc:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
8020bd00:	e0fffd17 	ldw	r3,-12(fp)
8020bd04:	e0bff717 	ldw	r2,-36(fp)
8020bd08:	18800426 	beq	r3,r2,8020bd1c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
8020bd0c:	e0fffd17 	ldw	r3,-12(fp)
8020bd10:	e0bff717 	ldw	r2,-36(fp)
8020bd14:	1885c83a 	sub	r2,r3,r2
8020bd18:	00000606 	br	8020bd34 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
8020bd1c:	e0bfff17 	ldw	r2,-4(fp)
8020bd20:	1090000c 	andi	r2,r2,16384
8020bd24:	10000226 	beq	r2,zero,8020bd30 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
8020bd28:	00bffd44 	movi	r2,-11
8020bd2c:	00000106 	br	8020bd34 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
8020bd30:	00bffec4 	movi	r2,-5
}
8020bd34:	e037883a 	mov	sp,fp
8020bd38:	dfc00117 	ldw	ra,4(sp)
8020bd3c:	df000017 	ldw	fp,0(sp)
8020bd40:	dec00204 	addi	sp,sp,8
8020bd44:	f800283a 	ret

8020bd48 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020bd48:	defffe04 	addi	sp,sp,-8
8020bd4c:	dfc00115 	stw	ra,4(sp)
8020bd50:	df000015 	stw	fp,0(sp)
8020bd54:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020bd58:	d0a00b17 	ldw	r2,-32724(gp)
8020bd5c:	10000326 	beq	r2,zero,8020bd6c <alt_get_errno+0x24>
8020bd60:	d0a00b17 	ldw	r2,-32724(gp)
8020bd64:	103ee83a 	callr	r2
8020bd68:	00000106 	br	8020bd70 <alt_get_errno+0x28>
8020bd6c:	d0a02604 	addi	r2,gp,-32616
}
8020bd70:	e037883a 	mov	sp,fp
8020bd74:	dfc00117 	ldw	ra,4(sp)
8020bd78:	df000017 	ldw	fp,0(sp)
8020bd7c:	dec00204 	addi	sp,sp,8
8020bd80:	f800283a 	ret

8020bd84 <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
8020bd84:	defffc04 	addi	sp,sp,-16
8020bd88:	df000315 	stw	fp,12(sp)
8020bd8c:	df000304 	addi	fp,sp,12
8020bd90:	e13ffe15 	stw	r4,-8(fp)
8020bd94:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
8020bd98:	e0bffe17 	ldw	r2,-8(fp)
8020bd9c:	10800317 	ldw	r2,12(r2)
8020bda0:	10800037 	ldwio	r2,0(r2)
8020bda4:	1080040c 	andi	r2,r2,16
8020bda8:	10000226 	beq	r2,zero,8020bdb4 <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
8020bdac:	00bffc04 	movi	r2,-16
8020bdb0:	00003906 	br	8020be98 <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8020bdb4:	e0bffe17 	ldw	r2,-8(fp)
8020bdb8:	10800317 	ldw	r2,12(r2)
8020bdbc:	10800404 	addi	r2,r2,16
8020bdc0:	e0fffe17 	ldw	r3,-8(fp)
8020bdc4:	18c00317 	ldw	r3,12(r3)
8020bdc8:	18c00404 	addi	r3,r3,16
8020bdcc:	19000037 	ldwio	r4,0(r3)
8020bdd0:	00fff7c4 	movi	r3,-33
8020bdd4:	20c6703a 	and	r3,r4,r3
8020bdd8:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
8020bddc:	e0bffe17 	ldw	r2,-8(fp)
8020bde0:	10800317 	ldw	r2,12(r2)
8020bde4:	00c03fc4 	movi	r3,255
8020bde8:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
8020bdec:	e0bffe17 	ldw	r2,-8(fp)
8020bdf0:	10800317 	ldw	r2,12(r2)
8020bdf4:	10800804 	addi	r2,r2,32
8020bdf8:	e0ffff17 	ldw	r3,-4(fp)
8020bdfc:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
8020be00:	e0bffe17 	ldw	r2,-8(fp)
8020be04:	10800917 	ldw	r2,36(r2)
8020be08:	10001126 	beq	r2,zero,8020be50 <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8020be0c:	e0bffe17 	ldw	r2,-8(fp)
8020be10:	10800317 	ldw	r2,12(r2)
8020be14:	10800404 	addi	r2,r2,16
8020be18:	10800037 	ldwio	r2,0(r2)
8020be1c:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
8020be20:	e0bffe17 	ldw	r2,-8(fp)
8020be24:	10c00b17 	ldw	r3,44(r2)
8020be28:	e0bffd17 	ldw	r2,-12(fp)
8020be2c:	1884b03a 	or	r2,r3,r2
8020be30:	10801814 	ori	r2,r2,96
8020be34:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8020be38:	e0bffe17 	ldw	r2,-8(fp)
8020be3c:	10800317 	ldw	r2,12(r2)
8020be40:	10800404 	addi	r2,r2,16
8020be44:	e0fffd17 	ldw	r3,-12(fp)
8020be48:	10c00035 	stwio	r3,0(r2)
8020be4c:	00001106 	br	8020be94 <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8020be50:	e0bffe17 	ldw	r2,-8(fp)
8020be54:	10800317 	ldw	r2,12(r2)
8020be58:	10800404 	addi	r2,r2,16
8020be5c:	10800037 	ldwio	r2,0(r2)
8020be60:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
8020be64:	e0bffd17 	ldw	r2,-12(fp)
8020be68:	10801814 	ori	r2,r2,96
8020be6c:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
8020be70:	e0fffd17 	ldw	r3,-12(fp)
8020be74:	00bffbc4 	movi	r2,-17
8020be78:	1884703a 	and	r2,r3,r2
8020be7c:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8020be80:	e0bffe17 	ldw	r2,-8(fp)
8020be84:	10800317 	ldw	r2,12(r2)
8020be88:	10800404 	addi	r2,r2,16
8020be8c:	e0fffd17 	ldw	r3,-12(fp)
8020be90:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
8020be94:	0005883a 	mov	r2,zero
}
8020be98:	e037883a 	mov	sp,fp
8020be9c:	df000017 	ldw	fp,0(sp)
8020bea0:	dec00104 	addi	sp,sp,4
8020bea4:	f800283a 	ret

8020bea8 <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
8020bea8:	defffc04 	addi	sp,sp,-16
8020beac:	df000315 	stw	fp,12(sp)
8020beb0:	df000304 	addi	fp,sp,12
8020beb4:	e13ffe15 	stw	r4,-8(fp)
8020beb8:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
8020bebc:	0001883a 	nop
8020bec0:	e0bffe17 	ldw	r2,-8(fp)
8020bec4:	10800317 	ldw	r2,12(r2)
8020bec8:	10800037 	ldwio	r2,0(r2)
8020becc:	1080040c 	andi	r2,r2,16
8020bed0:	103ffb1e 	bne	r2,zero,8020bec0 <__reset+0xfa1ebec0>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8020bed4:	e0bffe17 	ldw	r2,-8(fp)
8020bed8:	10800317 	ldw	r2,12(r2)
8020bedc:	10800404 	addi	r2,r2,16
8020bee0:	e0fffe17 	ldw	r3,-8(fp)
8020bee4:	18c00317 	ldw	r3,12(r3)
8020bee8:	18c00404 	addi	r3,r3,16
8020beec:	19000037 	ldwio	r4,0(r3)
8020bef0:	00fff7c4 	movi	r3,-33
8020bef4:	20c6703a 	and	r3,r4,r3
8020bef8:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
8020befc:	e0bffe17 	ldw	r2,-8(fp)
8020bf00:	10800317 	ldw	r2,12(r2)
8020bf04:	00c03fc4 	movi	r3,255
8020bf08:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
8020bf0c:	e0bffe17 	ldw	r2,-8(fp)
8020bf10:	10800317 	ldw	r2,12(r2)
8020bf14:	10800804 	addi	r2,r2,32
8020bf18:	e0ffff17 	ldw	r3,-4(fp)
8020bf1c:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8020bf20:	e0bffe17 	ldw	r2,-8(fp)
8020bf24:	10800317 	ldw	r2,12(r2)
8020bf28:	10800404 	addi	r2,r2,16
8020bf2c:	e0fffe17 	ldw	r3,-8(fp)
8020bf30:	18c00317 	ldw	r3,12(r3)
8020bf34:	18c00404 	addi	r3,r3,16
8020bf38:	18c00037 	ldwio	r3,0(r3)
8020bf3c:	18c01814 	ori	r3,r3,96
8020bf40:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
8020bf44:	0001883a 	nop
8020bf48:	e0bffe17 	ldw	r2,-8(fp)
8020bf4c:	10800317 	ldw	r2,12(r2)
8020bf50:	10800037 	ldwio	r2,0(r2)
8020bf54:	1080040c 	andi	r2,r2,16
8020bf58:	103ffb1e 	bne	r2,zero,8020bf48 <__reset+0xfa1ebf48>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
8020bf5c:	e0bffe17 	ldw	r2,-8(fp)
8020bf60:	10800317 	ldw	r2,12(r2)
8020bf64:	10800404 	addi	r2,r2,16
8020bf68:	e0fffe17 	ldw	r3,-8(fp)
8020bf6c:	18c00317 	ldw	r3,12(r3)
8020bf70:	18c00404 	addi	r3,r3,16
8020bf74:	19000037 	ldwio	r4,0(r3)
8020bf78:	00fff7c4 	movi	r3,-33
8020bf7c:	20c6703a 	and	r3,r4,r3
8020bf80:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
8020bf84:	e0bffe17 	ldw	r2,-8(fp)
8020bf88:	10800317 	ldw	r2,12(r2)
8020bf8c:	10800037 	ldwio	r2,0(r2)
8020bf90:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
8020bf94:	e0bffe17 	ldw	r2,-8(fp)
8020bf98:	10800317 	ldw	r2,12(r2)
8020bf9c:	00c03fc4 	movi	r3,255
8020bfa0:	10c00035 	stwio	r3,0(r2)

  return status;
8020bfa4:	e0bffd03 	ldbu	r2,-12(fp)
}
8020bfa8:	e037883a 	mov	sp,fp
8020bfac:	df000017 	ldw	fp,0(sp)
8020bfb0:	dec00104 	addi	sp,sp,4
8020bfb4:	f800283a 	ret

8020bfb8 <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
8020bfb8:	defff404 	addi	sp,sp,-48
8020bfbc:	dfc00b15 	stw	ra,44(sp)
8020bfc0:	df000a15 	stw	fp,40(sp)
8020bfc4:	df000a04 	addi	fp,sp,40
8020bfc8:	e13ffb15 	stw	r4,-20(fp)
8020bfcc:	e17ffc15 	stw	r5,-16(fp)
8020bfd0:	e1bffd15 	stw	r6,-12(fp)
8020bfd4:	e1fffe15 	stw	r7,-8(fp)
8020bfd8:	e0800217 	ldw	r2,8(fp)
8020bfdc:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
8020bfe0:	e0bfff0b 	ldhu	r2,-4(fp)
8020bfe4:	d8000415 	stw	zero,16(sp)
8020bfe8:	d8000315 	stw	zero,12(sp)
8020bfec:	e0c00417 	ldw	r3,16(fp)
8020bff0:	d8c00215 	stw	r3,8(sp)
8020bff4:	e0c00317 	ldw	r3,12(fp)
8020bff8:	d8c00115 	stw	r3,4(sp)
8020bffc:	d8800015 	stw	r2,0(sp)
8020c000:	e1fffe17 	ldw	r7,-8(fp)
8020c004:	e1bffd17 	ldw	r6,-12(fp)
8020c008:	e17ffc17 	ldw	r5,-16(fp)
8020c00c:	e13ffb17 	ldw	r4,-20(fp)
8020c010:	020c02c0 	call	8020c02c <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
8020c014:	0001883a 	nop
8020c018:	e037883a 	mov	sp,fp
8020c01c:	dfc00117 	ldw	ra,4(sp)
8020c020:	df000017 	ldw	fp,0(sp)
8020c024:	dec00204 	addi	sp,sp,8
8020c028:	f800283a 	ret

8020c02c <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
8020c02c:	defff204 	addi	sp,sp,-56
8020c030:	dfc00d15 	stw	ra,52(sp)
8020c034:	df000c15 	stw	fp,48(sp)
8020c038:	df000c04 	addi	fp,sp,48
8020c03c:	e13ffb15 	stw	r4,-20(fp)
8020c040:	e17ffc15 	stw	r5,-16(fp)
8020c044:	e1bffd15 	stw	r6,-12(fp)
8020c048:	e1fffe15 	stw	r7,-8(fp)
8020c04c:	e0800217 	ldw	r2,8(fp)
8020c050:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
8020c054:	e0bfff0b 	ldhu	r2,-4(fp)
8020c058:	d8000615 	stw	zero,24(sp)
8020c05c:	e0c00617 	ldw	r3,24(fp)
8020c060:	d8c00515 	stw	r3,20(sp)
8020c064:	e0c00517 	ldw	r3,20(fp)
8020c068:	d8c00415 	stw	r3,16(sp)
8020c06c:	e0c00417 	ldw	r3,16(fp)
8020c070:	d8c00315 	stw	r3,12(sp)
8020c074:	e0c00317 	ldw	r3,12(fp)
8020c078:	d8c00215 	stw	r3,8(sp)
8020c07c:	d8000115 	stw	zero,4(sp)
8020c080:	d8800015 	stw	r2,0(sp)
8020c084:	e1fffe17 	ldw	r7,-8(fp)
8020c088:	e1bffd17 	ldw	r6,-12(fp)
8020c08c:	e17ffc17 	ldw	r5,-16(fp)
8020c090:	e13ffb17 	ldw	r4,-20(fp)
8020c094:	020c5c00 	call	8020c5c0 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
8020c098:	0001883a 	nop
8020c09c:	e037883a 	mov	sp,fp
8020c0a0:	dfc00117 	ldw	ra,4(sp)
8020c0a4:	df000017 	ldw	fp,0(sp)
8020c0a8:	dec00204 	addi	sp,sp,8
8020c0ac:	f800283a 	ret

8020c0b0 <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
8020c0b0:	defff804 	addi	sp,sp,-32
8020c0b4:	dfc00715 	stw	ra,28(sp)
8020c0b8:	df000615 	stw	fp,24(sp)
8020c0bc:	df000604 	addi	fp,sp,24
8020c0c0:	e13ffc15 	stw	r4,-16(fp)
8020c0c4:	e17ffd15 	stw	r5,-12(fp)
8020c0c8:	e1bffe15 	stw	r6,-8(fp)
8020c0cc:	3805883a 	mov	r2,r7
8020c0d0:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
8020c0d4:	e0ffff0b 	ldhu	r3,-4(fp)
8020c0d8:	d8000115 	stw	zero,4(sp)
8020c0dc:	e0800217 	ldw	r2,8(fp)
8020c0e0:	d8800015 	stw	r2,0(sp)
8020c0e4:	180f883a 	mov	r7,r3
8020c0e8:	e1bffe17 	ldw	r6,-8(fp)
8020c0ec:	e17ffd17 	ldw	r5,-12(fp)
8020c0f0:	e13ffc17 	ldw	r4,-16(fp)
8020c0f4:	020c1100 	call	8020c110 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
8020c0f8:	0001883a 	nop
8020c0fc:	e037883a 	mov	sp,fp
8020c100:	dfc00117 	ldw	ra,4(sp)
8020c104:	df000017 	ldw	fp,0(sp)
8020c108:	dec00204 	addi	sp,sp,8
8020c10c:	f800283a 	ret

8020c110 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
8020c110:	defff304 	addi	sp,sp,-52
8020c114:	dfc00c15 	stw	ra,48(sp)
8020c118:	df000b15 	stw	fp,44(sp)
8020c11c:	df000b04 	addi	fp,sp,44
8020c120:	e13ffc15 	stw	r4,-16(fp)
8020c124:	e17ffd15 	stw	r5,-12(fp)
8020c128:	e1bffe15 	stw	r6,-8(fp)
8020c12c:	3805883a 	mov	r2,r7
8020c130:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
8020c134:	e0bfff0b 	ldhu	r2,-4(fp)
8020c138:	d8000615 	stw	zero,24(sp)
8020c13c:	e0c00317 	ldw	r3,12(fp)
8020c140:	d8c00515 	stw	r3,20(sp)
8020c144:	d8000415 	stw	zero,16(sp)
8020c148:	e0c00217 	ldw	r3,8(fp)
8020c14c:	d8c00315 	stw	r3,12(sp)
8020c150:	d8000215 	stw	zero,8(sp)
8020c154:	d8000115 	stw	zero,4(sp)
8020c158:	d8800015 	stw	r2,0(sp)
8020c15c:	e1fffe17 	ldw	r7,-8(fp)
8020c160:	000d883a 	mov	r6,zero
8020c164:	e17ffd17 	ldw	r5,-12(fp)
8020c168:	e13ffc17 	ldw	r4,-16(fp)
8020c16c:	020c5c00 	call	8020c5c0 <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
8020c170:	0001883a 	nop
8020c174:	e037883a 	mov	sp,fp
8020c178:	dfc00117 	ldw	ra,4(sp)
8020c17c:	df000017 	ldw	fp,0(sp)
8020c180:	dec00204 	addi	sp,sp,8
8020c184:	f800283a 	ret

8020c188 <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
8020c188:	defff404 	addi	sp,sp,-48
8020c18c:	dfc00b15 	stw	ra,44(sp)
8020c190:	df000a15 	stw	fp,40(sp)
8020c194:	df000a04 	addi	fp,sp,40
8020c198:	e13ffb15 	stw	r4,-20(fp)
8020c19c:	e17ffc15 	stw	r5,-16(fp)
8020c1a0:	e1bffd15 	stw	r6,-12(fp)
8020c1a4:	3807883a 	mov	r3,r7
8020c1a8:	e0800517 	ldw	r2,20(fp)
8020c1ac:	e0fffe0d 	sth	r3,-8(fp)
8020c1b0:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
8020c1b4:	e0fffe0b 	ldhu	r3,-8(fp)
8020c1b8:	e0bfff03 	ldbu	r2,-4(fp)
8020c1bc:	d8800415 	stw	r2,16(sp)
8020c1c0:	d8000315 	stw	zero,12(sp)
8020c1c4:	e0800417 	ldw	r2,16(fp)
8020c1c8:	d8800215 	stw	r2,8(sp)
8020c1cc:	e0800317 	ldw	r2,12(fp)
8020c1d0:	d8800115 	stw	r2,4(sp)
8020c1d4:	e0800217 	ldw	r2,8(fp)
8020c1d8:	d8800015 	stw	r2,0(sp)
8020c1dc:	180f883a 	mov	r7,r3
8020c1e0:	e1bffd17 	ldw	r6,-12(fp)
8020c1e4:	e17ffc17 	ldw	r5,-16(fp)
8020c1e8:	e13ffb17 	ldw	r4,-20(fp)
8020c1ec:	020c2080 	call	8020c208 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
8020c1f0:	0001883a 	nop
8020c1f4:	e037883a 	mov	sp,fp
8020c1f8:	dfc00117 	ldw	ra,4(sp)
8020c1fc:	df000017 	ldw	fp,0(sp)
8020c200:	dec00204 	addi	sp,sp,8
8020c204:	f800283a 	ret

8020c208 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
8020c208:	defff204 	addi	sp,sp,-56
8020c20c:	dfc00d15 	stw	ra,52(sp)
8020c210:	df000c15 	stw	fp,48(sp)
8020c214:	df000c04 	addi	fp,sp,48
8020c218:	e13ffb15 	stw	r4,-20(fp)
8020c21c:	e17ffc15 	stw	r5,-16(fp)
8020c220:	e1bffd15 	stw	r6,-12(fp)
8020c224:	3807883a 	mov	r3,r7
8020c228:	e0800617 	ldw	r2,24(fp)
8020c22c:	e0fffe0d 	sth	r3,-8(fp)
8020c230:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
8020c234:	e0bffe0b 	ldhu	r2,-8(fp)
8020c238:	e0ffff03 	ldbu	r3,-4(fp)
8020c23c:	d8c00615 	stw	r3,24(sp)
8020c240:	d8000515 	stw	zero,20(sp)
8020c244:	e0c00517 	ldw	r3,20(fp)
8020c248:	d8c00415 	stw	r3,16(sp)
8020c24c:	e0c00317 	ldw	r3,12(fp)
8020c250:	d8c00315 	stw	r3,12(sp)
8020c254:	e0c00217 	ldw	r3,8(fp)
8020c258:	d8c00215 	stw	r3,8(sp)
8020c25c:	e0c00417 	ldw	r3,16(fp)
8020c260:	d8c00115 	stw	r3,4(sp)
8020c264:	d8800015 	stw	r2,0(sp)
8020c268:	000f883a 	mov	r7,zero
8020c26c:	e1bffd17 	ldw	r6,-12(fp)
8020c270:	e17ffc17 	ldw	r5,-16(fp)
8020c274:	e13ffb17 	ldw	r4,-20(fp)
8020c278:	020c5c00 	call	8020c5c0 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
8020c27c:	0001883a 	nop
8020c280:	e037883a 	mov	sp,fp
8020c284:	dfc00117 	ldw	ra,4(sp)
8020c288:	df000017 	ldw	fp,0(sp)
8020c28c:	dec00204 	addi	sp,sp,8
8020c290:	f800283a 	ret

8020c294 <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
8020c294:	defffb04 	addi	sp,sp,-20
8020c298:	df000415 	stw	fp,16(sp)
8020c29c:	df000404 	addi	fp,sp,16
8020c2a0:	e13ffc15 	stw	r4,-16(fp)
8020c2a4:	e17ffd15 	stw	r5,-12(fp)
8020c2a8:	e1bffe15 	stw	r6,-8(fp)
8020c2ac:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
8020c2b0:	e0bffc17 	ldw	r2,-16(fp)
8020c2b4:	e0fffd17 	ldw	r3,-12(fp)
8020c2b8:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
8020c2bc:	e0bffc17 	ldw	r2,-16(fp)
8020c2c0:	e0ffff17 	ldw	r3,-4(fp)
8020c2c4:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
8020c2c8:	e0bffc17 	ldw	r2,-16(fp)
8020c2cc:	e0fffe17 	ldw	r3,-8(fp)
8020c2d0:	10c00b15 	stw	r3,44(r2)
}
8020c2d4:	0001883a 	nop
8020c2d8:	e037883a 	mov	sp,fp
8020c2dc:	df000017 	ldw	fp,0(sp)
8020c2e0:	dec00104 	addi	sp,sp,4
8020c2e4:	f800283a 	ret

8020c2e8 <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
8020c2e8:	defffd04 	addi	sp,sp,-12
8020c2ec:	df000215 	stw	fp,8(sp)
8020c2f0:	df000204 	addi	fp,sp,8
8020c2f4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8020c2f8:	e0bfff17 	ldw	r2,-4(fp)
8020c2fc:	10800317 	ldw	r2,12(r2)
8020c300:	10800404 	addi	r2,r2,16
8020c304:	10800037 	ldwio	r2,0(r2)
8020c308:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
8020c30c:	e0bffe17 	ldw	r2,-8(fp)
8020c310:	10800814 	ori	r2,r2,32
8020c314:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8020c318:	e0bfff17 	ldw	r2,-4(fp)
8020c31c:	10800317 	ldw	r2,12(r2)
8020c320:	10800404 	addi	r2,r2,16
8020c324:	e0fffe17 	ldw	r3,-8(fp)
8020c328:	10c00035 	stwio	r3,0(r2)
}
8020c32c:	0001883a 	nop
8020c330:	e037883a 	mov	sp,fp
8020c334:	df000017 	ldw	fp,0(sp)
8020c338:	dec00104 	addi	sp,sp,4
8020c33c:	f800283a 	ret

8020c340 <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
8020c340:	defffd04 	addi	sp,sp,-12
8020c344:	df000215 	stw	fp,8(sp)
8020c348:	df000204 	addi	fp,sp,8
8020c34c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8020c350:	e0bfff17 	ldw	r2,-4(fp)
8020c354:	10800317 	ldw	r2,12(r2)
8020c358:	10800404 	addi	r2,r2,16
8020c35c:	10800037 	ldwio	r2,0(r2)
8020c360:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
8020c364:	e0fffe17 	ldw	r3,-8(fp)
8020c368:	00bff7c4 	movi	r2,-33
8020c36c:	1884703a 	and	r2,r3,r2
8020c370:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8020c374:	e0bfff17 	ldw	r2,-4(fp)
8020c378:	10800317 	ldw	r2,12(r2)
8020c37c:	10800404 	addi	r2,r2,16
8020c380:	e0fffe17 	ldw	r3,-8(fp)
8020c384:	10c00035 	stwio	r3,0(r2)
}
8020c388:	0001883a 	nop
8020c38c:	e037883a 	mov	sp,fp
8020c390:	df000017 	ldw	fp,0(sp)
8020c394:	dec00104 	addi	sp,sp,4
8020c398:	f800283a 	ret

8020c39c <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
8020c39c:	defffe04 	addi	sp,sp,-8
8020c3a0:	df000115 	stw	fp,4(sp)
8020c3a4:	df000104 	addi	fp,sp,4
8020c3a8:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
8020c3ac:	e0bfff17 	ldw	r2,-4(fp)
8020c3b0:	10800784 	addi	r2,r2,30
8020c3b4:	10800023 	ldbuio	r2,0(r2)
8020c3b8:	10803fcc 	andi	r2,r2,255
8020c3bc:	10801fcc 	andi	r2,r2,127
8020c3c0:	10000226 	beq	r2,zero,8020c3cc <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
8020c3c4:	00bffec4 	movi	r2,-5
8020c3c8:	00000906 	br	8020c3f0 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
8020c3cc:	e0bfff17 	ldw	r2,-4(fp)
8020c3d0:	108007c4 	addi	r2,r2,31
8020c3d4:	10800023 	ldbuio	r2,0(r2)
8020c3d8:	10803fcc 	andi	r2,r2,255
8020c3dc:	1080200c 	andi	r2,r2,128
8020c3e0:	10000226 	beq	r2,zero,8020c3ec <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
8020c3e4:	00bfe244 	movi	r2,-119
8020c3e8:	00000106 	br	8020c3f0 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
8020c3ec:	0005883a 	mov	r2,zero
}
8020c3f0:	e037883a 	mov	sp,fp
8020c3f4:	df000017 	ldw	fp,0(sp)
8020c3f8:	dec00104 	addi	sp,sp,4
8020c3fc:	f800283a 	ret

8020c400 <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
8020c400:	defffc04 	addi	sp,sp,-16
8020c404:	dfc00315 	stw	ra,12(sp)
8020c408:	df000215 	stw	fp,8(sp)
8020c40c:	df000204 	addi	fp,sp,8
8020c410:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
8020c414:	d1601104 	addi	r5,gp,-32700
8020c418:	e13fff17 	ldw	r4,-4(fp)
8020c41c:	020f61c0 	call	8020f61c <alt_find_dev>
8020c420:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
8020c424:	e0bffe17 	ldw	r2,-8(fp)
8020c428:	1000041e 	bne	r2,zero,8020c43c <alt_avalon_sgdma_open+0x3c>
    ALT_ERRNO = ENODEV;
8020c42c:	020bd480 	call	8020bd48 <alt_get_errno>
8020c430:	1007883a 	mov	r3,r2
8020c434:	008004c4 	movi	r2,19
8020c438:	18800015 	stw	r2,0(r3)
  }

  return dev;
8020c43c:	e0bffe17 	ldw	r2,-8(fp)
}
8020c440:	e037883a 	mov	sp,fp
8020c444:	dfc00117 	ldw	ra,4(sp)
8020c448:	df000017 	ldw	fp,0(sp)
8020c44c:	dec00204 	addi	sp,sp,8
8020c450:	f800283a 	ret

8020c454 <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
8020c454:	defff104 	addi	sp,sp,-60
8020c458:	dfc00e15 	stw	ra,56(sp)
8020c45c:	df000d15 	stw	fp,52(sp)
8020c460:	df000d04 	addi	fp,sp,52
8020c464:	e13ffa15 	stw	r4,-24(fp)
8020c468:	e17ffb15 	stw	r5,-20(fp)
8020c46c:	e1bffc15 	stw	r6,-16(fp)
8020c470:	e1fffd15 	stw	r7,-12(fp)
8020c474:	e0c00217 	ldw	r3,8(fp)
8020c478:	e0800617 	ldw	r2,24(fp)
8020c47c:	e0fffe0d 	sth	r3,-8(fp)
8020c480:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
8020c484:	e0bffe0b 	ldhu	r2,-8(fp)
8020c488:	e0ffff03 	ldbu	r3,-4(fp)
8020c48c:	d8c00615 	stw	r3,24(sp)
8020c490:	d8000515 	stw	zero,20(sp)
8020c494:	d8000415 	stw	zero,16(sp)
8020c498:	e0c00517 	ldw	r3,20(fp)
8020c49c:	d8c00315 	stw	r3,12(sp)
8020c4a0:	e0c00417 	ldw	r3,16(fp)
8020c4a4:	d8c00215 	stw	r3,8(sp)
8020c4a8:	e0c00317 	ldw	r3,12(fp)
8020c4ac:	d8c00115 	stw	r3,4(sp)
8020c4b0:	d8800015 	stw	r2,0(sp)
8020c4b4:	e1fffd17 	ldw	r7,-12(fp)
8020c4b8:	e1bffc17 	ldw	r6,-16(fp)
8020c4bc:	e17ffb17 	ldw	r5,-20(fp)
8020c4c0:	e13ffa17 	ldw	r4,-24(fp)
8020c4c4:	020c5c00 	call	8020c5c0 <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
8020c4c8:	0001883a 	nop
8020c4cc:	e037883a 	mov	sp,fp
8020c4d0:	dfc00117 	ldw	ra,4(sp)
8020c4d4:	df000017 	ldw	fp,0(sp)
8020c4d8:	dec00204 	addi	sp,sp,8
8020c4dc:	f800283a 	ret

8020c4e0 <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
8020c4e0:	defffc04 	addi	sp,sp,-16
8020c4e4:	df000315 	stw	fp,12(sp)
8020c4e8:	df000304 	addi	fp,sp,12
8020c4ec:	e13ffe15 	stw	r4,-8(fp)
8020c4f0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8020c4f4:	e0bffe17 	ldw	r2,-8(fp)
8020c4f8:	10800317 	ldw	r2,12(r2)
8020c4fc:	10800404 	addi	r2,r2,16
8020c500:	10800037 	ldwio	r2,0(r2)
8020c504:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
8020c508:	e0fffd17 	ldw	r3,-12(fp)
8020c50c:	00a00434 	movhi	r2,32784
8020c510:	10bfffc4 	addi	r2,r2,-1
8020c514:	1884703a 	and	r2,r3,r2
8020c518:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
8020c51c:	e0bfff17 	ldw	r2,-4(fp)
8020c520:	1004953a 	slli	r2,r2,20
8020c524:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
8020c528:	e0bffd17 	ldw	r2,-12(fp)
8020c52c:	1884b03a 	or	r2,r3,r2
8020c530:	10800134 	orhi	r2,r2,4
8020c534:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8020c538:	e0bffe17 	ldw	r2,-8(fp)
8020c53c:	10800317 	ldw	r2,12(r2)
8020c540:	10800404 	addi	r2,r2,16
8020c544:	e0fffd17 	ldw	r3,-12(fp)
8020c548:	10c00035 	stwio	r3,0(r2)
  
  return;
8020c54c:	0001883a 	nop
}
8020c550:	e037883a 	mov	sp,fp
8020c554:	df000017 	ldw	fp,0(sp)
8020c558:	dec00104 	addi	sp,sp,4
8020c55c:	f800283a 	ret

8020c560 <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
8020c560:	defffd04 	addi	sp,sp,-12
8020c564:	df000215 	stw	fp,8(sp)
8020c568:	df000204 	addi	fp,sp,8
8020c56c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8020c570:	e0bfff17 	ldw	r2,-4(fp)
8020c574:	10800317 	ldw	r2,12(r2)
8020c578:	10800404 	addi	r2,r2,16
8020c57c:	10800037 	ldwio	r2,0(r2)
8020c580:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
8020c584:	e0fffe17 	ldw	r3,-8(fp)
8020c588:	00bfff34 	movhi	r2,65532
8020c58c:	10bfffc4 	addi	r2,r2,-1
8020c590:	1884703a 	and	r2,r3,r2
8020c594:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8020c598:	e0bfff17 	ldw	r2,-4(fp)
8020c59c:	10800317 	ldw	r2,12(r2)
8020c5a0:	10800404 	addi	r2,r2,16
8020c5a4:	e0fffe17 	ldw	r3,-8(fp)
8020c5a8:	10c00035 	stwio	r3,0(r2)
  
  return;
8020c5ac:	0001883a 	nop
}
8020c5b0:	e037883a 	mov	sp,fp
8020c5b4:	df000017 	ldw	fp,0(sp)
8020c5b8:	dec00104 	addi	sp,sp,4
8020c5bc:	f800283a 	ret

8020c5c0 <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
8020c5c0:	defff804 	addi	sp,sp,-32
8020c5c4:	dfc00715 	stw	ra,28(sp)
8020c5c8:	df000615 	stw	fp,24(sp)
8020c5cc:	df000604 	addi	fp,sp,24
8020c5d0:	e13ffa15 	stw	r4,-24(fp)
8020c5d4:	e17ffb15 	stw	r5,-20(fp)
8020c5d8:	e1bffc15 	stw	r6,-16(fp)
8020c5dc:	e1fffd15 	stw	r7,-12(fp)
8020c5e0:	e0c00217 	ldw	r3,8(fp)
8020c5e4:	e0800817 	ldw	r2,32(fp)
8020c5e8:	e0fffe0d 	sth	r3,-8(fp)
8020c5ec:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
8020c5f0:	e0bffb17 	ldw	r2,-20(fp)
8020c5f4:	108007c4 	addi	r2,r2,31
8020c5f8:	e0fffb17 	ldw	r3,-20(fp)
8020c5fc:	18c007c3 	ldbu	r3,31(r3)
8020c600:	19003fcc 	andi	r4,r3,255
8020c604:	00ffdfc4 	movi	r3,-129
8020c608:	20c6703a 	and	r3,r4,r3
8020c60c:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
8020c610:	e0bffa17 	ldw	r2,-24(fp)
8020c614:	e0fffc17 	ldw	r3,-16(fp)
8020c618:	19403fcc 	andi	r5,r3,255
8020c61c:	10c00003 	ldbu	r3,0(r2)
8020c620:	1806703a 	and	r3,r3,zero
8020c624:	1809883a 	mov	r4,r3
8020c628:	2807883a 	mov	r3,r5
8020c62c:	20c6b03a 	or	r3,r4,r3
8020c630:	10c00005 	stb	r3,0(r2)
8020c634:	e0fffc17 	ldw	r3,-16(fp)
8020c638:	1806d23a 	srli	r3,r3,8
8020c63c:	19403fcc 	andi	r5,r3,255
8020c640:	10c00043 	ldbu	r3,1(r2)
8020c644:	1806703a 	and	r3,r3,zero
8020c648:	1809883a 	mov	r4,r3
8020c64c:	2807883a 	mov	r3,r5
8020c650:	20c6b03a 	or	r3,r4,r3
8020c654:	10c00045 	stb	r3,1(r2)
8020c658:	e0fffc17 	ldw	r3,-16(fp)
8020c65c:	1806d43a 	srli	r3,r3,16
8020c660:	19403fcc 	andi	r5,r3,255
8020c664:	10c00083 	ldbu	r3,2(r2)
8020c668:	1806703a 	and	r3,r3,zero
8020c66c:	1809883a 	mov	r4,r3
8020c670:	2807883a 	mov	r3,r5
8020c674:	20c6b03a 	or	r3,r4,r3
8020c678:	10c00085 	stb	r3,2(r2)
8020c67c:	e0fffc17 	ldw	r3,-16(fp)
8020c680:	180ad63a 	srli	r5,r3,24
8020c684:	10c000c3 	ldbu	r3,3(r2)
8020c688:	1806703a 	and	r3,r3,zero
8020c68c:	1809883a 	mov	r4,r3
8020c690:	2807883a 	mov	r3,r5
8020c694:	20c6b03a 	or	r3,r4,r3
8020c698:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
8020c69c:	e0bffa17 	ldw	r2,-24(fp)
8020c6a0:	e0fffd17 	ldw	r3,-12(fp)
8020c6a4:	19403fcc 	andi	r5,r3,255
8020c6a8:	10c00203 	ldbu	r3,8(r2)
8020c6ac:	1806703a 	and	r3,r3,zero
8020c6b0:	1809883a 	mov	r4,r3
8020c6b4:	2807883a 	mov	r3,r5
8020c6b8:	20c6b03a 	or	r3,r4,r3
8020c6bc:	10c00205 	stb	r3,8(r2)
8020c6c0:	e0fffd17 	ldw	r3,-12(fp)
8020c6c4:	1806d23a 	srli	r3,r3,8
8020c6c8:	19403fcc 	andi	r5,r3,255
8020c6cc:	10c00243 	ldbu	r3,9(r2)
8020c6d0:	1806703a 	and	r3,r3,zero
8020c6d4:	1809883a 	mov	r4,r3
8020c6d8:	2807883a 	mov	r3,r5
8020c6dc:	20c6b03a 	or	r3,r4,r3
8020c6e0:	10c00245 	stb	r3,9(r2)
8020c6e4:	e0fffd17 	ldw	r3,-12(fp)
8020c6e8:	1806d43a 	srli	r3,r3,16
8020c6ec:	19403fcc 	andi	r5,r3,255
8020c6f0:	10c00283 	ldbu	r3,10(r2)
8020c6f4:	1806703a 	and	r3,r3,zero
8020c6f8:	1809883a 	mov	r4,r3
8020c6fc:	2807883a 	mov	r3,r5
8020c700:	20c6b03a 	or	r3,r4,r3
8020c704:	10c00285 	stb	r3,10(r2)
8020c708:	e0fffd17 	ldw	r3,-12(fp)
8020c70c:	180ad63a 	srli	r5,r3,24
8020c710:	10c002c3 	ldbu	r3,11(r2)
8020c714:	1806703a 	and	r3,r3,zero
8020c718:	1809883a 	mov	r4,r3
8020c71c:	2807883a 	mov	r3,r5
8020c720:	20c6b03a 	or	r3,r4,r3
8020c724:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
8020c728:	e0bffa17 	ldw	r2,-24(fp)
8020c72c:	e0fffb17 	ldw	r3,-20(fp)
8020c730:	19403fcc 	andi	r5,r3,255
8020c734:	10c00403 	ldbu	r3,16(r2)
8020c738:	1806703a 	and	r3,r3,zero
8020c73c:	1809883a 	mov	r4,r3
8020c740:	2807883a 	mov	r3,r5
8020c744:	20c6b03a 	or	r3,r4,r3
8020c748:	10c00405 	stb	r3,16(r2)
8020c74c:	e0fffb17 	ldw	r3,-20(fp)
8020c750:	1806d23a 	srli	r3,r3,8
8020c754:	19403fcc 	andi	r5,r3,255
8020c758:	10c00443 	ldbu	r3,17(r2)
8020c75c:	1806703a 	and	r3,r3,zero
8020c760:	1809883a 	mov	r4,r3
8020c764:	2807883a 	mov	r3,r5
8020c768:	20c6b03a 	or	r3,r4,r3
8020c76c:	10c00445 	stb	r3,17(r2)
8020c770:	e0fffb17 	ldw	r3,-20(fp)
8020c774:	1806d43a 	srli	r3,r3,16
8020c778:	19403fcc 	andi	r5,r3,255
8020c77c:	10c00483 	ldbu	r3,18(r2)
8020c780:	1806703a 	and	r3,r3,zero
8020c784:	1809883a 	mov	r4,r3
8020c788:	2807883a 	mov	r3,r5
8020c78c:	20c6b03a 	or	r3,r4,r3
8020c790:	10c00485 	stb	r3,18(r2)
8020c794:	e0fffb17 	ldw	r3,-20(fp)
8020c798:	180ad63a 	srli	r5,r3,24
8020c79c:	10c004c3 	ldbu	r3,19(r2)
8020c7a0:	1806703a 	and	r3,r3,zero
8020c7a4:	1809883a 	mov	r4,r3
8020c7a8:	2807883a 	mov	r3,r5
8020c7ac:	20c6b03a 	or	r3,r4,r3
8020c7b0:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
8020c7b4:	e0bffa17 	ldw	r2,-24(fp)
8020c7b8:	10c00103 	ldbu	r3,4(r2)
8020c7bc:	1806703a 	and	r3,r3,zero
8020c7c0:	10c00105 	stb	r3,4(r2)
8020c7c4:	10c00143 	ldbu	r3,5(r2)
8020c7c8:	1806703a 	and	r3,r3,zero
8020c7cc:	10c00145 	stb	r3,5(r2)
8020c7d0:	10c00183 	ldbu	r3,6(r2)
8020c7d4:	1806703a 	and	r3,r3,zero
8020c7d8:	10c00185 	stb	r3,6(r2)
8020c7dc:	10c001c3 	ldbu	r3,7(r2)
8020c7e0:	1806703a 	and	r3,r3,zero
8020c7e4:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
8020c7e8:	e0bffa17 	ldw	r2,-24(fp)
8020c7ec:	10c00303 	ldbu	r3,12(r2)
8020c7f0:	1806703a 	and	r3,r3,zero
8020c7f4:	10c00305 	stb	r3,12(r2)
8020c7f8:	10c00343 	ldbu	r3,13(r2)
8020c7fc:	1806703a 	and	r3,r3,zero
8020c800:	10c00345 	stb	r3,13(r2)
8020c804:	10c00383 	ldbu	r3,14(r2)
8020c808:	1806703a 	and	r3,r3,zero
8020c80c:	10c00385 	stb	r3,14(r2)
8020c810:	10c003c3 	ldbu	r3,15(r2)
8020c814:	1806703a 	and	r3,r3,zero
8020c818:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
8020c81c:	e0bffa17 	ldw	r2,-24(fp)
8020c820:	10c00503 	ldbu	r3,20(r2)
8020c824:	1806703a 	and	r3,r3,zero
8020c828:	10c00505 	stb	r3,20(r2)
8020c82c:	10c00543 	ldbu	r3,21(r2)
8020c830:	1806703a 	and	r3,r3,zero
8020c834:	10c00545 	stb	r3,21(r2)
8020c838:	10c00583 	ldbu	r3,22(r2)
8020c83c:	1806703a 	and	r3,r3,zero
8020c840:	10c00585 	stb	r3,22(r2)
8020c844:	10c005c3 	ldbu	r3,23(r2)
8020c848:	1806703a 	and	r3,r3,zero
8020c84c:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
8020c850:	e0bffa17 	ldw	r2,-24(fp)
8020c854:	e0fffe17 	ldw	r3,-8(fp)
8020c858:	19403fcc 	andi	r5,r3,255
8020c85c:	10c00603 	ldbu	r3,24(r2)
8020c860:	1806703a 	and	r3,r3,zero
8020c864:	1809883a 	mov	r4,r3
8020c868:	2807883a 	mov	r3,r5
8020c86c:	20c6b03a 	or	r3,r4,r3
8020c870:	10c00605 	stb	r3,24(r2)
8020c874:	e0fffe17 	ldw	r3,-8(fp)
8020c878:	1806d23a 	srli	r3,r3,8
8020c87c:	19403fcc 	andi	r5,r3,255
8020c880:	10c00643 	ldbu	r3,25(r2)
8020c884:	1806703a 	and	r3,r3,zero
8020c888:	1809883a 	mov	r4,r3
8020c88c:	2807883a 	mov	r3,r5
8020c890:	20c6b03a 	or	r3,r4,r3
8020c894:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
8020c898:	e0bffa17 	ldw	r2,-24(fp)
8020c89c:	10c00703 	ldbu	r3,28(r2)
8020c8a0:	1806703a 	and	r3,r3,zero
8020c8a4:	10c00705 	stb	r3,28(r2)
8020c8a8:	10c00743 	ldbu	r3,29(r2)
8020c8ac:	1806703a 	and	r3,r3,zero
8020c8b0:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
8020c8b4:	e0bffa17 	ldw	r2,-24(fp)
8020c8b8:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
8020c8bc:	e0800617 	ldw	r2,24(fp)
8020c8c0:	1007883a 	mov	r3,r2
8020c8c4:	e0bffa17 	ldw	r2,-24(fp)
8020c8c8:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
8020c8cc:	e0800717 	ldw	r2,28(fp)
8020c8d0:	1007883a 	mov	r3,r2
8020c8d4:	e0bffa17 	ldw	r2,-24(fp)
8020c8d8:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
8020c8dc:	e0800317 	ldw	r2,12(fp)
8020c8e0:	10000226 	beq	r2,zero,8020c8ec <alt_avalon_sgdma_construct_descriptor_burst+0x32c>
8020c8e4:	00bfe044 	movi	r2,-127
8020c8e8:	00000106 	br	8020c8f0 <alt_avalon_sgdma_construct_descriptor_burst+0x330>
8020c8ec:	00bfe004 	movi	r2,-128
8020c8f0:	e0c00417 	ldw	r3,16(fp)
8020c8f4:	18000226 	beq	r3,zero,8020c900 <alt_avalon_sgdma_construct_descriptor_burst+0x340>
8020c8f8:	00c00084 	movi	r3,2
8020c8fc:	00000106 	br	8020c904 <alt_avalon_sgdma_construct_descriptor_burst+0x344>
8020c900:	0007883a 	mov	r3,zero
8020c904:	10c4b03a 	or	r2,r2,r3
8020c908:	1007883a 	mov	r3,r2
8020c90c:	e0800517 	ldw	r2,20(fp)
8020c910:	10000226 	beq	r2,zero,8020c91c <alt_avalon_sgdma_construct_descriptor_burst+0x35c>
8020c914:	00800104 	movi	r2,4
8020c918:	00000106 	br	8020c920 <alt_avalon_sgdma_construct_descriptor_burst+0x360>
8020c91c:	0005883a 	mov	r2,zero
8020c920:	1884b03a 	or	r2,r3,r2
8020c924:	1007883a 	mov	r3,r2
8020c928:	e0bfff03 	ldbu	r2,-4(fp)
8020c92c:	10000426 	beq	r2,zero,8020c940 <alt_avalon_sgdma_construct_descriptor_burst+0x380>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
8020c930:	e0bfff03 	ldbu	r2,-4(fp)
8020c934:	108003cc 	andi	r2,r2,15
8020c938:	100490fa 	slli	r2,r2,3
8020c93c:	00000106 	br	8020c944 <alt_avalon_sgdma_construct_descriptor_burst+0x384>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
8020c940:	0005883a 	mov	r2,zero
8020c944:	1884b03a 	or	r2,r3,r2
8020c948:	1007883a 	mov	r3,r2
8020c94c:	e0bffa17 	ldw	r2,-24(fp)
8020c950:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to.
   */
  alt_dcache_flush(desc, sizeof(alt_sgdma_descriptor));
8020c954:	01400804 	movi	r5,32
8020c958:	e13ffa17 	ldw	r4,-24(fp)
8020c95c:	020f4540 	call	8020f454 <alt_dcache_flush>
}
8020c960:	0001883a 	nop
8020c964:	e037883a 	mov	sp,fp
8020c968:	dfc00117 	ldw	ra,4(sp)
8020c96c:	df000017 	ldw	fp,0(sp)
8020c970:	dec00204 	addi	sp,sp,8
8020c974:	f800283a 	ret

8020c978 <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
8020c978:	defff904 	addi	sp,sp,-28
8020c97c:	dfc00615 	stw	ra,24(sp)
8020c980:	df000515 	stw	fp,20(sp)
8020c984:	df000504 	addi	fp,sp,20
8020c988:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
8020c98c:	e0bfff17 	ldw	r2,-4(fp)
8020c990:	e0bffb15 	stw	r2,-20(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
8020c994:	e0bffb17 	ldw	r2,-20(fp)
8020c998:	10800317 	ldw	r2,12(r2)
8020c99c:	10800404 	addi	r2,r2,16
8020c9a0:	e0fffb17 	ldw	r3,-20(fp)
8020c9a4:	18c00317 	ldw	r3,12(r3)
8020c9a8:	18c00404 	addi	r3,r3,16
8020c9ac:	18c00037 	ldwio	r3,0(r3)
8020c9b0:	18e00034 	orhi	r3,r3,32768
8020c9b4:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8020c9b8:	e0bffb17 	ldw	r2,-20(fp)
8020c9bc:	10800317 	ldw	r2,12(r2)
8020c9c0:	10800404 	addi	r2,r2,16
8020c9c4:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
8020c9c8:	e0bffb17 	ldw	r2,-20(fp)
8020c9cc:	10800917 	ldw	r2,36(r2)
8020c9d0:	10001226 	beq	r2,zero,8020ca1c <alt_avalon_sgdma_irq+0xa4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c9d4:	0005303a 	rdctl	r2,status
8020c9d8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c9dc:	e0fffd17 	ldw	r3,-12(fp)
8020c9e0:	00bfff84 	movi	r2,-2
8020c9e4:	1884703a 	and	r2,r3,r2
8020c9e8:	1001703a 	wrctl	status,r2
  
  return context;
8020c9ec:	e0bffd17 	ldw	r2,-12(fp)
    cpu_sr = alt_irq_disable_all();
8020c9f0:	e0bffc15 	stw	r2,-16(fp)
    (dev->callback)(dev->callback_context);
8020c9f4:	e0bffb17 	ldw	r2,-20(fp)
8020c9f8:	10800917 	ldw	r2,36(r2)
8020c9fc:	e0fffb17 	ldw	r3,-20(fp)
8020ca00:	18c00a17 	ldw	r3,40(r3)
8020ca04:	1809883a 	mov	r4,r3
8020ca08:	103ee83a 	callr	r2
8020ca0c:	e0bffc17 	ldw	r2,-16(fp)
8020ca10:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020ca14:	e0bffe17 	ldw	r2,-8(fp)
8020ca18:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
8020ca1c:	0001883a 	nop
8020ca20:	e037883a 	mov	sp,fp
8020ca24:	dfc00117 	ldw	ra,4(sp)
8020ca28:	df000017 	ldw	fp,0(sp)
8020ca2c:	dec00204 	addi	sp,sp,8
8020ca30:	f800283a 	ret

8020ca34 <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
8020ca34:	defffa04 	addi	sp,sp,-24
8020ca38:	dfc00515 	stw	ra,20(sp)
8020ca3c:	df000415 	stw	fp,16(sp)
8020ca40:	df000404 	addi	fp,sp,16
8020ca44:	e13ffd15 	stw	r4,-12(fp)
8020ca48:	e17ffe15 	stw	r5,-8(fp)
8020ca4c:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8020ca50:	e0bffd17 	ldw	r2,-12(fp)
8020ca54:	10800317 	ldw	r2,12(r2)
8020ca58:	10800404 	addi	r2,r2,16
8020ca5c:	00c00074 	movhi	r3,1
8020ca60:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8020ca64:	e0bffd17 	ldw	r2,-12(fp)
8020ca68:	10800317 	ldw	r2,12(r2)
8020ca6c:	10800404 	addi	r2,r2,16
8020ca70:	00c00074 	movhi	r3,1
8020ca74:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
8020ca78:	e0bffd17 	ldw	r2,-12(fp)
8020ca7c:	10800317 	ldw	r2,12(r2)
8020ca80:	10800404 	addi	r2,r2,16
8020ca84:	0007883a 	mov	r3,zero
8020ca88:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
8020ca8c:	e0bffd17 	ldw	r2,-12(fp)
8020ca90:	10800317 	ldw	r2,12(r2)
8020ca94:	00c03fc4 	movi	r3,255
8020ca98:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
8020ca9c:	d1601104 	addi	r5,gp,-32700
8020caa0:	e13ffd17 	ldw	r4,-12(fp)
8020caa4:	020f4b80 	call	8020f4b8 <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
8020caa8:	d8000015 	stw	zero,0(sp)
8020caac:	e1fffd17 	ldw	r7,-12(fp)
8020cab0:	01a00874 	movhi	r6,32801
8020cab4:	31b25e04 	addi	r6,r6,-13960
8020cab8:	e17fff17 	ldw	r5,-4(fp)
8020cabc:	e13ffe17 	ldw	r4,-8(fp)
8020cac0:	020f6ac0 	call	8020f6ac <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
8020cac4:	0001883a 	nop
8020cac8:	e037883a 	mov	sp,fp
8020cacc:	dfc00117 	ldw	ra,4(sp)
8020cad0:	df000017 	ldw	fp,0(sp)
8020cad4:	dec00204 	addi	sp,sp,8
8020cad8:	f800283a 	ret

8020cadc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
8020cadc:	defffa04 	addi	sp,sp,-24
8020cae0:	dfc00515 	stw	ra,20(sp)
8020cae4:	df000415 	stw	fp,16(sp)
8020cae8:	df000404 	addi	fp,sp,16
8020caec:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
8020caf0:	0007883a 	mov	r3,zero
8020caf4:	e0bfff17 	ldw	r2,-4(fp)
8020caf8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
8020cafc:	e0bfff17 	ldw	r2,-4(fp)
8020cb00:	10800104 	addi	r2,r2,4
8020cb04:	10800037 	ldwio	r2,0(r2)

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
  ALT_LOG_SYS_CLK_HEARTBEAT();
8020cb08:	020a8500 	call	8020a850 <alt_log_system_clock>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020cb0c:	0005303a 	rdctl	r2,status
8020cb10:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020cb14:	e0fffd17 	ldw	r3,-12(fp)
8020cb18:	00bfff84 	movi	r2,-2
8020cb1c:	1884703a 	and	r2,r3,r2
8020cb20:	1001703a 	wrctl	status,r2
  
  return context;
8020cb24:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
8020cb28:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
8020cb2c:	020ae500 	call	8020ae50 <alt_tick>
8020cb30:	e0bffc17 	ldw	r2,-16(fp)
8020cb34:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020cb38:	e0bffe17 	ldw	r2,-8(fp)
8020cb3c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
8020cb40:	0001883a 	nop
8020cb44:	e037883a 	mov	sp,fp
8020cb48:	dfc00117 	ldw	ra,4(sp)
8020cb4c:	df000017 	ldw	fp,0(sp)
8020cb50:	dec00204 	addi	sp,sp,8
8020cb54:	f800283a 	ret

8020cb58 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
8020cb58:	defff804 	addi	sp,sp,-32
8020cb5c:	dfc00715 	stw	ra,28(sp)
8020cb60:	df000615 	stw	fp,24(sp)
8020cb64:	df000604 	addi	fp,sp,24
8020cb68:	e13ffc15 	stw	r4,-16(fp)
8020cb6c:	e17ffd15 	stw	r5,-12(fp)
8020cb70:	e1bffe15 	stw	r6,-8(fp)
8020cb74:	e1ffff15 	stw	r7,-4(fp)
8020cb78:	e0bfff17 	ldw	r2,-4(fp)
8020cb7c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
8020cb80:	d0a02f17 	ldw	r2,-32580(gp)
8020cb84:	1000021e 	bne	r2,zero,8020cb90 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
8020cb88:	e0bffb17 	ldw	r2,-20(fp)
8020cb8c:	d0a02f15 	stw	r2,-32580(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
8020cb90:	e0bffc17 	ldw	r2,-16(fp)
8020cb94:	10800104 	addi	r2,r2,4
8020cb98:	00c001c4 	movi	r3,7
8020cb9c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
8020cba0:	d8000015 	stw	zero,0(sp)
8020cba4:	e1fffc17 	ldw	r7,-16(fp)
8020cba8:	01a00874 	movhi	r6,32801
8020cbac:	31b2b704 	addi	r6,r6,-13604
8020cbb0:	e17ffe17 	ldw	r5,-8(fp)
8020cbb4:	e13ffd17 	ldw	r4,-12(fp)
8020cbb8:	020f6ac0 	call	8020f6ac <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
8020cbbc:	0001883a 	nop
8020cbc0:	e037883a 	mov	sp,fp
8020cbc4:	dfc00117 	ldw	ra,4(sp)
8020cbc8:	df000017 	ldw	fp,0(sp)
8020cbcc:	dec00204 	addi	sp,sp,8
8020cbd0:	f800283a 	ret

8020cbd4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8020cbd4:	defffa04 	addi	sp,sp,-24
8020cbd8:	dfc00515 	stw	ra,20(sp)
8020cbdc:	df000415 	stw	fp,16(sp)
8020cbe0:	df000404 	addi	fp,sp,16
8020cbe4:	e13ffd15 	stw	r4,-12(fp)
8020cbe8:	e17ffe15 	stw	r5,-8(fp)
8020cbec:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
8020cbf0:	e0bffd17 	ldw	r2,-12(fp)
8020cbf4:	10800017 	ldw	r2,0(r2)
8020cbf8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
8020cbfc:	e0bffc17 	ldw	r2,-16(fp)
8020cc00:	10c00a04 	addi	r3,r2,40
8020cc04:	e0bffd17 	ldw	r2,-12(fp)
8020cc08:	10800217 	ldw	r2,8(r2)
8020cc0c:	100f883a 	mov	r7,r2
8020cc10:	e1bfff17 	ldw	r6,-4(fp)
8020cc14:	e17ffe17 	ldw	r5,-8(fp)
8020cc18:	1809883a 	mov	r4,r3
8020cc1c:	020d0e80 	call	8020d0e8 <altera_avalon_uart_read>
      fd->fd_flags);
}
8020cc20:	e037883a 	mov	sp,fp
8020cc24:	dfc00117 	ldw	ra,4(sp)
8020cc28:	df000017 	ldw	fp,0(sp)
8020cc2c:	dec00204 	addi	sp,sp,8
8020cc30:	f800283a 	ret

8020cc34 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8020cc34:	defffa04 	addi	sp,sp,-24
8020cc38:	dfc00515 	stw	ra,20(sp)
8020cc3c:	df000415 	stw	fp,16(sp)
8020cc40:	df000404 	addi	fp,sp,16
8020cc44:	e13ffd15 	stw	r4,-12(fp)
8020cc48:	e17ffe15 	stw	r5,-8(fp)
8020cc4c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
8020cc50:	e0bffd17 	ldw	r2,-12(fp)
8020cc54:	10800017 	ldw	r2,0(r2)
8020cc58:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
8020cc5c:	e0bffc17 	ldw	r2,-16(fp)
8020cc60:	10c00a04 	addi	r3,r2,40
8020cc64:	e0bffd17 	ldw	r2,-12(fp)
8020cc68:	10800217 	ldw	r2,8(r2)
8020cc6c:	100f883a 	mov	r7,r2
8020cc70:	e1bfff17 	ldw	r6,-4(fp)
8020cc74:	e17ffe17 	ldw	r5,-8(fp)
8020cc78:	1809883a 	mov	r4,r3
8020cc7c:	020d3000 	call	8020d300 <altera_avalon_uart_write>
      fd->fd_flags);
}
8020cc80:	e037883a 	mov	sp,fp
8020cc84:	dfc00117 	ldw	ra,4(sp)
8020cc88:	df000017 	ldw	fp,0(sp)
8020cc8c:	dec00204 	addi	sp,sp,8
8020cc90:	f800283a 	ret

8020cc94 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
8020cc94:	defffc04 	addi	sp,sp,-16
8020cc98:	dfc00315 	stw	ra,12(sp)
8020cc9c:	df000215 	stw	fp,8(sp)
8020cca0:	df000204 	addi	fp,sp,8
8020cca4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
8020cca8:	e0bfff17 	ldw	r2,-4(fp)
8020ccac:	10800017 	ldw	r2,0(r2)
8020ccb0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
8020ccb4:	e0bffe17 	ldw	r2,-8(fp)
8020ccb8:	10c00a04 	addi	r3,r2,40
8020ccbc:	e0bfff17 	ldw	r2,-4(fp)
8020ccc0:	10800217 	ldw	r2,8(r2)
8020ccc4:	100b883a 	mov	r5,r2
8020ccc8:	1809883a 	mov	r4,r3
8020cccc:	020d0580 	call	8020d058 <altera_avalon_uart_close>
}
8020ccd0:	e037883a 	mov	sp,fp
8020ccd4:	dfc00117 	ldw	ra,4(sp)
8020ccd8:	df000017 	ldw	fp,0(sp)
8020ccdc:	dec00204 	addi	sp,sp,8
8020cce0:	f800283a 	ret

8020cce4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
8020cce4:	defff804 	addi	sp,sp,-32
8020cce8:	dfc00715 	stw	ra,28(sp)
8020ccec:	df000615 	stw	fp,24(sp)
8020ccf0:	df000604 	addi	fp,sp,24
8020ccf4:	e13ffd15 	stw	r4,-12(fp)
8020ccf8:	e17ffe15 	stw	r5,-8(fp)
8020ccfc:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
8020cd00:	e0bffd17 	ldw	r2,-12(fp)
8020cd04:	10800017 	ldw	r2,0(r2)
8020cd08:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
8020cd0c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
8020cd10:	1000041e 	bne	r2,zero,8020cd24 <altera_avalon_uart_init+0x40>
8020cd14:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
8020cd18:	1000021e 	bne	r2,zero,8020cd24 <altera_avalon_uart_init+0x40>
8020cd1c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
8020cd20:	10000226 	beq	r2,zero,8020cd2c <altera_avalon_uart_init+0x48>
8020cd24:	00800044 	movi	r2,1
8020cd28:	00000106 	br	8020cd30 <altera_avalon_uart_init+0x4c>
8020cd2c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
8020cd30:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
8020cd34:	e0bffc17 	ldw	r2,-16(fp)
8020cd38:	10000f1e 	bne	r2,zero,8020cd78 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
8020cd3c:	e0bffd17 	ldw	r2,-12(fp)
8020cd40:	00c32004 	movi	r3,3200
8020cd44:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
8020cd48:	e0bffb17 	ldw	r2,-20(fp)
8020cd4c:	10800304 	addi	r2,r2,12
8020cd50:	e0fffd17 	ldw	r3,-12(fp)
8020cd54:	18c00117 	ldw	r3,4(r3)
8020cd58:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
8020cd5c:	d8000015 	stw	zero,0(sp)
8020cd60:	e1fffd17 	ldw	r7,-12(fp)
8020cd64:	01a00874 	movhi	r6,32801
8020cd68:	31b36404 	addi	r6,r6,-12912
8020cd6c:	e17fff17 	ldw	r5,-4(fp)
8020cd70:	e13ffe17 	ldw	r4,-8(fp)
8020cd74:	020f6ac0 	call	8020f6ac <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
8020cd78:	0001883a 	nop
8020cd7c:	e037883a 	mov	sp,fp
8020cd80:	dfc00117 	ldw	ra,4(sp)
8020cd84:	df000017 	ldw	fp,0(sp)
8020cd88:	dec00204 	addi	sp,sp,8
8020cd8c:	f800283a 	ret

8020cd90 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
8020cd90:	defffa04 	addi	sp,sp,-24
8020cd94:	dfc00515 	stw	ra,20(sp)
8020cd98:	df000415 	stw	fp,16(sp)
8020cd9c:	df000404 	addi	fp,sp,16
8020cda0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
8020cda4:	e0bfff17 	ldw	r2,-4(fp)
8020cda8:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
8020cdac:	e0bffc17 	ldw	r2,-16(fp)
8020cdb0:	10800017 	ldw	r2,0(r2)
8020cdb4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
8020cdb8:	e0bffd17 	ldw	r2,-12(fp)
8020cdbc:	10800204 	addi	r2,r2,8
8020cdc0:	10800037 	ldwio	r2,0(r2)
8020cdc4:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
8020cdc8:	e0bffd17 	ldw	r2,-12(fp)
8020cdcc:	10800204 	addi	r2,r2,8
8020cdd0:	0007883a 	mov	r3,zero
8020cdd4:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
8020cdd8:	e0bffd17 	ldw	r2,-12(fp)
8020cddc:	10800204 	addi	r2,r2,8
8020cde0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
8020cde4:	e0bffe17 	ldw	r2,-8(fp)
8020cde8:	1080200c 	andi	r2,r2,128
8020cdec:	10000326 	beq	r2,zero,8020cdfc <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
8020cdf0:	e17ffe17 	ldw	r5,-8(fp)
8020cdf4:	e13ffc17 	ldw	r4,-16(fp)
8020cdf8:	020ce2c0 	call	8020ce2c <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
8020cdfc:	e0bffe17 	ldw	r2,-8(fp)
8020ce00:	1081100c 	andi	r2,r2,1088
8020ce04:	10000326 	beq	r2,zero,8020ce14 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
8020ce08:	e17ffe17 	ldw	r5,-8(fp)
8020ce0c:	e13ffc17 	ldw	r4,-16(fp)
8020ce10:	020cf100 	call	8020cf10 <altera_avalon_uart_txirq>
  }
  

}
8020ce14:	0001883a 	nop
8020ce18:	e037883a 	mov	sp,fp
8020ce1c:	dfc00117 	ldw	ra,4(sp)
8020ce20:	df000017 	ldw	fp,0(sp)
8020ce24:	dec00204 	addi	sp,sp,8
8020ce28:	f800283a 	ret

8020ce2c <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8020ce2c:	defffc04 	addi	sp,sp,-16
8020ce30:	df000315 	stw	fp,12(sp)
8020ce34:	df000304 	addi	fp,sp,12
8020ce38:	e13ffe15 	stw	r4,-8(fp)
8020ce3c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
8020ce40:	e0bfff17 	ldw	r2,-4(fp)
8020ce44:	108000cc 	andi	r2,r2,3
8020ce48:	10002c1e 	bne	r2,zero,8020cefc <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
8020ce4c:	e0bffe17 	ldw	r2,-8(fp)
8020ce50:	10800317 	ldw	r2,12(r2)
8020ce54:	e0bffe17 	ldw	r2,-8(fp)
8020ce58:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8020ce5c:	e0bffe17 	ldw	r2,-8(fp)
8020ce60:	10800317 	ldw	r2,12(r2)
8020ce64:	10800044 	addi	r2,r2,1
8020ce68:	10800fcc 	andi	r2,r2,63
8020ce6c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
8020ce70:	e0bffe17 	ldw	r2,-8(fp)
8020ce74:	10800317 	ldw	r2,12(r2)
8020ce78:	e0fffe17 	ldw	r3,-8(fp)
8020ce7c:	18c00017 	ldw	r3,0(r3)
8020ce80:	18c00037 	ldwio	r3,0(r3)
8020ce84:	1809883a 	mov	r4,r3
8020ce88:	e0fffe17 	ldw	r3,-8(fp)
8020ce8c:	1885883a 	add	r2,r3,r2
8020ce90:	10800704 	addi	r2,r2,28
8020ce94:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
8020ce98:	e0bffe17 	ldw	r2,-8(fp)
8020ce9c:	e0fffd17 	ldw	r3,-12(fp)
8020cea0:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8020cea4:	e0bffe17 	ldw	r2,-8(fp)
8020cea8:	10800317 	ldw	r2,12(r2)
8020ceac:	10800044 	addi	r2,r2,1
8020ceb0:	10800fcc 	andi	r2,r2,63
8020ceb4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
8020ceb8:	e0bffe17 	ldw	r2,-8(fp)
8020cebc:	10c00217 	ldw	r3,8(r2)
8020cec0:	e0bffd17 	ldw	r2,-12(fp)
8020cec4:	18800e1e 	bne	r3,r2,8020cf00 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8020cec8:	e0bffe17 	ldw	r2,-8(fp)
8020cecc:	10c00117 	ldw	r3,4(r2)
8020ced0:	00bfdfc4 	movi	r2,-129
8020ced4:	1886703a 	and	r3,r3,r2
8020ced8:	e0bffe17 	ldw	r2,-8(fp)
8020cedc:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
8020cee0:	e0bffe17 	ldw	r2,-8(fp)
8020cee4:	10800017 	ldw	r2,0(r2)
8020cee8:	10800304 	addi	r2,r2,12
8020ceec:	e0fffe17 	ldw	r3,-8(fp)
8020cef0:	18c00117 	ldw	r3,4(r3)
8020cef4:	10c00035 	stwio	r3,0(r2)
8020cef8:	00000106 	br	8020cf00 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
8020cefc:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
8020cf00:	e037883a 	mov	sp,fp
8020cf04:	df000017 	ldw	fp,0(sp)
8020cf08:	dec00104 	addi	sp,sp,4
8020cf0c:	f800283a 	ret

8020cf10 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8020cf10:	defffb04 	addi	sp,sp,-20
8020cf14:	df000415 	stw	fp,16(sp)
8020cf18:	df000404 	addi	fp,sp,16
8020cf1c:	e13ffc15 	stw	r4,-16(fp)
8020cf20:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
8020cf24:	e0bffc17 	ldw	r2,-16(fp)
8020cf28:	10c00417 	ldw	r3,16(r2)
8020cf2c:	e0bffc17 	ldw	r2,-16(fp)
8020cf30:	10800517 	ldw	r2,20(r2)
8020cf34:	18803226 	beq	r3,r2,8020d000 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
8020cf38:	e0bffc17 	ldw	r2,-16(fp)
8020cf3c:	10800617 	ldw	r2,24(r2)
8020cf40:	1080008c 	andi	r2,r2,2
8020cf44:	10000326 	beq	r2,zero,8020cf54 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
8020cf48:	e0bffd17 	ldw	r2,-12(fp)
8020cf4c:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
8020cf50:	10001d26 	beq	r2,zero,8020cfc8 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
8020cf54:	e0bffc17 	ldw	r2,-16(fp)
8020cf58:	10800417 	ldw	r2,16(r2)
8020cf5c:	e0bffc17 	ldw	r2,-16(fp)
8020cf60:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
8020cf64:	e0bffc17 	ldw	r2,-16(fp)
8020cf68:	10800017 	ldw	r2,0(r2)
8020cf6c:	10800104 	addi	r2,r2,4
8020cf70:	e0fffc17 	ldw	r3,-16(fp)
8020cf74:	18c00417 	ldw	r3,16(r3)
8020cf78:	e13ffc17 	ldw	r4,-16(fp)
8020cf7c:	20c7883a 	add	r3,r4,r3
8020cf80:	18c01704 	addi	r3,r3,92
8020cf84:	18c00003 	ldbu	r3,0(r3)
8020cf88:	18c03fcc 	andi	r3,r3,255
8020cf8c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
8020cf90:	e0bffc17 	ldw	r2,-16(fp)
8020cf94:	10800417 	ldw	r2,16(r2)
8020cf98:	10800044 	addi	r2,r2,1
8020cf9c:	e0fffc17 	ldw	r3,-16(fp)
8020cfa0:	18800415 	stw	r2,16(r3)
8020cfa4:	10c00fcc 	andi	r3,r2,63
8020cfa8:	e0bffc17 	ldw	r2,-16(fp)
8020cfac:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
8020cfb0:	e0bffc17 	ldw	r2,-16(fp)
8020cfb4:	10800117 	ldw	r2,4(r2)
8020cfb8:	10c01014 	ori	r3,r2,64
8020cfbc:	e0bffc17 	ldw	r2,-16(fp)
8020cfc0:	10c00115 	stw	r3,4(r2)
8020cfc4:	00000e06 	br	8020d000 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
8020cfc8:	e0bffc17 	ldw	r2,-16(fp)
8020cfcc:	10800017 	ldw	r2,0(r2)
8020cfd0:	10800204 	addi	r2,r2,8
8020cfd4:	10800037 	ldwio	r2,0(r2)
8020cfd8:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
8020cfdc:	e0bffd17 	ldw	r2,-12(fp)
8020cfe0:	1082000c 	andi	r2,r2,2048
8020cfe4:	1000061e 	bne	r2,zero,8020d000 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
8020cfe8:	e0bffc17 	ldw	r2,-16(fp)
8020cfec:	10c00117 	ldw	r3,4(r2)
8020cff0:	00bfefc4 	movi	r2,-65
8020cff4:	1886703a 	and	r3,r3,r2
8020cff8:	e0bffc17 	ldw	r2,-16(fp)
8020cffc:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
8020d000:	e0bffc17 	ldw	r2,-16(fp)
8020d004:	10c00417 	ldw	r3,16(r2)
8020d008:	e0bffc17 	ldw	r2,-16(fp)
8020d00c:	10800517 	ldw	r2,20(r2)
8020d010:	1880061e 	bne	r3,r2,8020d02c <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8020d014:	e0bffc17 	ldw	r2,-16(fp)
8020d018:	10c00117 	ldw	r3,4(r2)
8020d01c:	00beefc4 	movi	r2,-1089
8020d020:	1886703a 	and	r3,r3,r2
8020d024:	e0bffc17 	ldw	r2,-16(fp)
8020d028:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8020d02c:	e0bffc17 	ldw	r2,-16(fp)
8020d030:	10800017 	ldw	r2,0(r2)
8020d034:	10800304 	addi	r2,r2,12
8020d038:	e0fffc17 	ldw	r3,-16(fp)
8020d03c:	18c00117 	ldw	r3,4(r3)
8020d040:	10c00035 	stwio	r3,0(r2)
}
8020d044:	0001883a 	nop
8020d048:	e037883a 	mov	sp,fp
8020d04c:	df000017 	ldw	fp,0(sp)
8020d050:	dec00104 	addi	sp,sp,4
8020d054:	f800283a 	ret

8020d058 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
8020d058:	defffd04 	addi	sp,sp,-12
8020d05c:	df000215 	stw	fp,8(sp)
8020d060:	df000204 	addi	fp,sp,8
8020d064:	e13ffe15 	stw	r4,-8(fp)
8020d068:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
8020d06c:	00000506 	br	8020d084 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8020d070:	e0bfff17 	ldw	r2,-4(fp)
8020d074:	1090000c 	andi	r2,r2,16384
8020d078:	10000226 	beq	r2,zero,8020d084 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
8020d07c:	00bffd44 	movi	r2,-11
8020d080:	00000606 	br	8020d09c <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
8020d084:	e0bffe17 	ldw	r2,-8(fp)
8020d088:	10c00417 	ldw	r3,16(r2)
8020d08c:	e0bffe17 	ldw	r2,-8(fp)
8020d090:	10800517 	ldw	r2,20(r2)
8020d094:	18bff61e 	bne	r3,r2,8020d070 <__reset+0xfa1ed070>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
8020d098:	0005883a 	mov	r2,zero
}
8020d09c:	e037883a 	mov	sp,fp
8020d0a0:	df000017 	ldw	fp,0(sp)
8020d0a4:	dec00104 	addi	sp,sp,4
8020d0a8:	f800283a 	ret

8020d0ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020d0ac:	defffe04 	addi	sp,sp,-8
8020d0b0:	dfc00115 	stw	ra,4(sp)
8020d0b4:	df000015 	stw	fp,0(sp)
8020d0b8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020d0bc:	d0a00b17 	ldw	r2,-32724(gp)
8020d0c0:	10000326 	beq	r2,zero,8020d0d0 <alt_get_errno+0x24>
8020d0c4:	d0a00b17 	ldw	r2,-32724(gp)
8020d0c8:	103ee83a 	callr	r2
8020d0cc:	00000106 	br	8020d0d4 <alt_get_errno+0x28>
8020d0d0:	d0a02604 	addi	r2,gp,-32616
}
8020d0d4:	e037883a 	mov	sp,fp
8020d0d8:	dfc00117 	ldw	ra,4(sp)
8020d0dc:	df000017 	ldw	fp,0(sp)
8020d0e0:	dec00204 	addi	sp,sp,8
8020d0e4:	f800283a 	ret

8020d0e8 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
8020d0e8:	defff204 	addi	sp,sp,-56
8020d0ec:	dfc00d15 	stw	ra,52(sp)
8020d0f0:	df000c15 	stw	fp,48(sp)
8020d0f4:	df000c04 	addi	fp,sp,48
8020d0f8:	e13ffc15 	stw	r4,-16(fp)
8020d0fc:	e17ffd15 	stw	r5,-12(fp)
8020d100:	e1bffe15 	stw	r6,-8(fp)
8020d104:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
8020d108:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
8020d10c:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
8020d110:	e0bfff17 	ldw	r2,-4(fp)
8020d114:	1090000c 	andi	r2,r2,16384
8020d118:	1005003a 	cmpeq	r2,r2,zero
8020d11c:	10803fcc 	andi	r2,r2,255
8020d120:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8020d124:	00001306 	br	8020d174 <altera_avalon_uart_read+0x8c>
    {
      count++;
8020d128:	e0bff517 	ldw	r2,-44(fp)
8020d12c:	10800044 	addi	r2,r2,1
8020d130:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
8020d134:	e0bffd17 	ldw	r2,-12(fp)
8020d138:	10c00044 	addi	r3,r2,1
8020d13c:	e0fffd15 	stw	r3,-12(fp)
8020d140:	e0fffc17 	ldw	r3,-16(fp)
8020d144:	18c00217 	ldw	r3,8(r3)
8020d148:	e13ffc17 	ldw	r4,-16(fp)
8020d14c:	20c7883a 	add	r3,r4,r3
8020d150:	18c00704 	addi	r3,r3,28
8020d154:	18c00003 	ldbu	r3,0(r3)
8020d158:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
8020d15c:	e0bffc17 	ldw	r2,-16(fp)
8020d160:	10800217 	ldw	r2,8(r2)
8020d164:	10800044 	addi	r2,r2,1
8020d168:	10c00fcc 	andi	r3,r2,63
8020d16c:	e0bffc17 	ldw	r2,-16(fp)
8020d170:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8020d174:	e0fff517 	ldw	r3,-44(fp)
8020d178:	e0bffe17 	ldw	r2,-8(fp)
8020d17c:	1880050e 	bge	r3,r2,8020d194 <altera_avalon_uart_read+0xac>
8020d180:	e0bffc17 	ldw	r2,-16(fp)
8020d184:	10c00217 	ldw	r3,8(r2)
8020d188:	e0bffc17 	ldw	r2,-16(fp)
8020d18c:	10800317 	ldw	r2,12(r2)
8020d190:	18bfe51e 	bne	r3,r2,8020d128 <__reset+0xfa1ed128>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
8020d194:	e0bff517 	ldw	r2,-44(fp)
8020d198:	1000251e 	bne	r2,zero,8020d230 <altera_avalon_uart_read+0x148>
8020d19c:	e0bffc17 	ldw	r2,-16(fp)
8020d1a0:	10c00217 	ldw	r3,8(r2)
8020d1a4:	e0bffc17 	ldw	r2,-16(fp)
8020d1a8:	10800317 	ldw	r2,12(r2)
8020d1ac:	1880201e 	bne	r3,r2,8020d230 <altera_avalon_uart_read+0x148>
    {
      if (!block)
8020d1b0:	e0bff617 	ldw	r2,-40(fp)
8020d1b4:	1000071e 	bne	r2,zero,8020d1d4 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
8020d1b8:	020d0ac0 	call	8020d0ac <alt_get_errno>
8020d1bc:	1007883a 	mov	r3,r2
8020d1c0:	008002c4 	movi	r2,11
8020d1c4:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
8020d1c8:	00800044 	movi	r2,1
8020d1cc:	e0bff405 	stb	r2,-48(fp)
        break;
8020d1d0:	00001b06 	br	8020d240 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020d1d4:	0005303a 	rdctl	r2,status
8020d1d8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020d1dc:	e0fff917 	ldw	r3,-28(fp)
8020d1e0:	00bfff84 	movi	r2,-2
8020d1e4:	1884703a 	and	r2,r3,r2
8020d1e8:	1001703a 	wrctl	status,r2
  
  return context;
8020d1ec:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
8020d1f0:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8020d1f4:	e0bffc17 	ldw	r2,-16(fp)
8020d1f8:	10800117 	ldw	r2,4(r2)
8020d1fc:	10c02014 	ori	r3,r2,128
8020d200:	e0bffc17 	ldw	r2,-16(fp)
8020d204:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8020d208:	e0bffc17 	ldw	r2,-16(fp)
8020d20c:	10800017 	ldw	r2,0(r2)
8020d210:	10800304 	addi	r2,r2,12
8020d214:	e0fffc17 	ldw	r3,-16(fp)
8020d218:	18c00117 	ldw	r3,4(r3)
8020d21c:	10c00035 	stwio	r3,0(r2)
8020d220:	e0bff817 	ldw	r2,-32(fp)
8020d224:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020d228:	e0bffa17 	ldw	r2,-24(fp)
8020d22c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
8020d230:	e0bff517 	ldw	r2,-44(fp)
8020d234:	1000021e 	bne	r2,zero,8020d240 <altera_avalon_uart_read+0x158>
8020d238:	e0bffe17 	ldw	r2,-8(fp)
8020d23c:	103fcd1e 	bne	r2,zero,8020d174 <__reset+0xfa1ed174>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020d240:	0005303a 	rdctl	r2,status
8020d244:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020d248:	e0fffb17 	ldw	r3,-20(fp)
8020d24c:	00bfff84 	movi	r2,-2
8020d250:	1884703a 	and	r2,r3,r2
8020d254:	1001703a 	wrctl	status,r2
  
  return context;
8020d258:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
8020d25c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8020d260:	e0bffc17 	ldw	r2,-16(fp)
8020d264:	10800117 	ldw	r2,4(r2)
8020d268:	10c02014 	ori	r3,r2,128
8020d26c:	e0bffc17 	ldw	r2,-16(fp)
8020d270:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8020d274:	e0bffc17 	ldw	r2,-16(fp)
8020d278:	10800017 	ldw	r2,0(r2)
8020d27c:	10800304 	addi	r2,r2,12
8020d280:	e0fffc17 	ldw	r3,-16(fp)
8020d284:	18c00117 	ldw	r3,4(r3)
8020d288:	10c00035 	stwio	r3,0(r2)
8020d28c:	e0bff817 	ldw	r2,-32(fp)
8020d290:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020d294:	e0bff717 	ldw	r2,-36(fp)
8020d298:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
8020d29c:	e0bff403 	ldbu	r2,-48(fp)
8020d2a0:	10000226 	beq	r2,zero,8020d2ac <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
8020d2a4:	00bffd44 	movi	r2,-11
8020d2a8:	00000106 	br	8020d2b0 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
8020d2ac:	e0bff517 	ldw	r2,-44(fp)
  }
}
8020d2b0:	e037883a 	mov	sp,fp
8020d2b4:	dfc00117 	ldw	ra,4(sp)
8020d2b8:	df000017 	ldw	fp,0(sp)
8020d2bc:	dec00204 	addi	sp,sp,8
8020d2c0:	f800283a 	ret

8020d2c4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020d2c4:	defffe04 	addi	sp,sp,-8
8020d2c8:	dfc00115 	stw	ra,4(sp)
8020d2cc:	df000015 	stw	fp,0(sp)
8020d2d0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020d2d4:	d0a00b17 	ldw	r2,-32724(gp)
8020d2d8:	10000326 	beq	r2,zero,8020d2e8 <alt_get_errno+0x24>
8020d2dc:	d0a00b17 	ldw	r2,-32724(gp)
8020d2e0:	103ee83a 	callr	r2
8020d2e4:	00000106 	br	8020d2ec <alt_get_errno+0x28>
8020d2e8:	d0a02604 	addi	r2,gp,-32616
}
8020d2ec:	e037883a 	mov	sp,fp
8020d2f0:	dfc00117 	ldw	ra,4(sp)
8020d2f4:	df000017 	ldw	fp,0(sp)
8020d2f8:	dec00204 	addi	sp,sp,8
8020d2fc:	f800283a 	ret

8020d300 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
8020d300:	defff204 	addi	sp,sp,-56
8020d304:	dfc00d15 	stw	ra,52(sp)
8020d308:	df000c15 	stw	fp,48(sp)
8020d30c:	df000c04 	addi	fp,sp,48
8020d310:	e13ffc15 	stw	r4,-16(fp)
8020d314:	e17ffd15 	stw	r5,-12(fp)
8020d318:	e1bffe15 	stw	r6,-8(fp)
8020d31c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
8020d320:	e0bffe17 	ldw	r2,-8(fp)
8020d324:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
8020d328:	e0bfff17 	ldw	r2,-4(fp)
8020d32c:	1090000c 	andi	r2,r2,16384
8020d330:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
8020d334:	00003c06 	br	8020d428 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8020d338:	e0bffc17 	ldw	r2,-16(fp)
8020d33c:	10800517 	ldw	r2,20(r2)
8020d340:	10800044 	addi	r2,r2,1
8020d344:	10800fcc 	andi	r2,r2,63
8020d348:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
8020d34c:	e0bffc17 	ldw	r2,-16(fp)
8020d350:	10c00417 	ldw	r3,16(r2)
8020d354:	e0bff717 	ldw	r2,-36(fp)
8020d358:	1880221e 	bne	r3,r2,8020d3e4 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
8020d35c:	e0bff517 	ldw	r2,-44(fp)
8020d360:	10000526 	beq	r2,zero,8020d378 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
8020d364:	020d2c40 	call	8020d2c4 <alt_get_errno>
8020d368:	1007883a 	mov	r3,r2
8020d36c:	008002c4 	movi	r2,11
8020d370:	18800015 	stw	r2,0(r3)
        break;
8020d374:	00002e06 	br	8020d430 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020d378:	0005303a 	rdctl	r2,status
8020d37c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020d380:	e0fff917 	ldw	r3,-28(fp)
8020d384:	00bfff84 	movi	r2,-2
8020d388:	1884703a 	and	r2,r3,r2
8020d38c:	1001703a 	wrctl	status,r2
  
  return context;
8020d390:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
8020d394:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8020d398:	e0bffc17 	ldw	r2,-16(fp)
8020d39c:	10800117 	ldw	r2,4(r2)
8020d3a0:	10c11014 	ori	r3,r2,1088
8020d3a4:	e0bffc17 	ldw	r2,-16(fp)
8020d3a8:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8020d3ac:	e0bffc17 	ldw	r2,-16(fp)
8020d3b0:	10800017 	ldw	r2,0(r2)
8020d3b4:	10800304 	addi	r2,r2,12
8020d3b8:	e0fffc17 	ldw	r3,-16(fp)
8020d3bc:	18c00117 	ldw	r3,4(r3)
8020d3c0:	10c00035 	stwio	r3,0(r2)
8020d3c4:	e0bff817 	ldw	r2,-32(fp)
8020d3c8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020d3cc:	e0bff617 	ldw	r2,-40(fp)
8020d3d0:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
8020d3d4:	e0bffc17 	ldw	r2,-16(fp)
8020d3d8:	10c00417 	ldw	r3,16(r2)
8020d3dc:	e0bff717 	ldw	r2,-36(fp)
8020d3e0:	18bffc26 	beq	r3,r2,8020d3d4 <__reset+0xfa1ed3d4>
      }
    }

    count--;
8020d3e4:	e0bff417 	ldw	r2,-48(fp)
8020d3e8:	10bfffc4 	addi	r2,r2,-1
8020d3ec:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
8020d3f0:	e0bffc17 	ldw	r2,-16(fp)
8020d3f4:	10c00517 	ldw	r3,20(r2)
8020d3f8:	e0bffd17 	ldw	r2,-12(fp)
8020d3fc:	11000044 	addi	r4,r2,1
8020d400:	e13ffd15 	stw	r4,-12(fp)
8020d404:	10800003 	ldbu	r2,0(r2)
8020d408:	1009883a 	mov	r4,r2
8020d40c:	e0bffc17 	ldw	r2,-16(fp)
8020d410:	10c5883a 	add	r2,r2,r3
8020d414:	10801704 	addi	r2,r2,92
8020d418:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
8020d41c:	e0bffc17 	ldw	r2,-16(fp)
8020d420:	e0fff717 	ldw	r3,-36(fp)
8020d424:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
8020d428:	e0bff417 	ldw	r2,-48(fp)
8020d42c:	103fc21e 	bne	r2,zero,8020d338 <__reset+0xfa1ed338>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020d430:	0005303a 	rdctl	r2,status
8020d434:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020d438:	e0fffb17 	ldw	r3,-20(fp)
8020d43c:	00bfff84 	movi	r2,-2
8020d440:	1884703a 	and	r2,r3,r2
8020d444:	1001703a 	wrctl	status,r2
  
  return context;
8020d448:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
8020d44c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8020d450:	e0bffc17 	ldw	r2,-16(fp)
8020d454:	10800117 	ldw	r2,4(r2)
8020d458:	10c11014 	ori	r3,r2,1088
8020d45c:	e0bffc17 	ldw	r2,-16(fp)
8020d460:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8020d464:	e0bffc17 	ldw	r2,-16(fp)
8020d468:	10800017 	ldw	r2,0(r2)
8020d46c:	10800304 	addi	r2,r2,12
8020d470:	e0fffc17 	ldw	r3,-16(fp)
8020d474:	18c00117 	ldw	r3,4(r3)
8020d478:	10c00035 	stwio	r3,0(r2)
8020d47c:	e0bff817 	ldw	r2,-32(fp)
8020d480:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020d484:	e0bffa17 	ldw	r2,-24(fp)
8020d488:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
8020d48c:	e0fffe17 	ldw	r3,-8(fp)
8020d490:	e0bff417 	ldw	r2,-48(fp)
8020d494:	1885c83a 	sub	r2,r3,r2
}
8020d498:	e037883a 	mov	sp,fp
8020d49c:	dfc00117 	ldw	ra,4(sp)
8020d4a0:	df000017 	ldw	fp,0(sp)
8020d4a4:	dec00204 	addi	sp,sp,8
8020d4a8:	f800283a 	ret

8020d4ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020d4ac:	defffe04 	addi	sp,sp,-8
8020d4b0:	dfc00115 	stw	ra,4(sp)
8020d4b4:	df000015 	stw	fp,0(sp)
8020d4b8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020d4bc:	d0a00b17 	ldw	r2,-32724(gp)
8020d4c0:	10000326 	beq	r2,zero,8020d4d0 <alt_get_errno+0x24>
8020d4c4:	d0a00b17 	ldw	r2,-32724(gp)
8020d4c8:	103ee83a 	callr	r2
8020d4cc:	00000106 	br	8020d4d4 <alt_get_errno+0x28>
8020d4d0:	d0a02604 	addi	r2,gp,-32616
}
8020d4d4:	e037883a 	mov	sp,fp
8020d4d8:	dfc00117 	ldw	ra,4(sp)
8020d4dc:	df000017 	ldw	fp,0(sp)
8020d4e0:	dec00204 	addi	sp,sp,8
8020d4e4:	f800283a 	ret

8020d4e8 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
8020d4e8:	defffc04 	addi	sp,sp,-16
8020d4ec:	df000315 	stw	fp,12(sp)
8020d4f0:	df000304 	addi	fp,sp,12
8020d4f4:	e13ffd15 	stw	r4,-12(fp)
8020d4f8:	e17ffe15 	stw	r5,-8(fp)
8020d4fc:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8020d500:	e0bffd17 	ldw	r2,-12(fp)
8020d504:	10800037 	ldwio	r2,0(r2)
8020d508:	1080010c 	andi	r2,r2,4
8020d50c:	10000226 	beq	r2,zero,8020d518 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
8020d510:	00bff904 	movi	r2,-28
8020d514:	00001506 	br	8020d56c <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
8020d518:	e0bfff17 	ldw	r2,-4(fp)
8020d51c:	10800017 	ldw	r2,0(r2)
8020d520:	1007883a 	mov	r3,r2
8020d524:	e0bffe17 	ldw	r2,-8(fp)
8020d528:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
8020d52c:	e0bffe17 	ldw	r2,-8(fp)
8020d530:	10800104 	addi	r2,r2,4
8020d534:	e0ffff17 	ldw	r3,-4(fp)
8020d538:	18c00117 	ldw	r3,4(r3)
8020d53c:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
8020d540:	e0bffe17 	ldw	r2,-8(fp)
8020d544:	10800204 	addi	r2,r2,8
8020d548:	e0ffff17 	ldw	r3,-4(fp)
8020d54c:	18c00217 	ldw	r3,8(r3)
8020d550:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
8020d554:	e0bffe17 	ldw	r2,-8(fp)
8020d558:	10800304 	addi	r2,r2,12
8020d55c:	e0ffff17 	ldw	r3,-4(fp)
8020d560:	18c00317 	ldw	r3,12(r3)
8020d564:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
8020d568:	0005883a 	mov	r2,zero
}
8020d56c:	e037883a 	mov	sp,fp
8020d570:	df000017 	ldw	fp,0(sp)
8020d574:	dec00104 	addi	sp,sp,4
8020d578:	f800283a 	ret

8020d57c <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
8020d57c:	defffc04 	addi	sp,sp,-16
8020d580:	df000315 	stw	fp,12(sp)
8020d584:	df000304 	addi	fp,sp,12
8020d588:	e13ffd15 	stw	r4,-12(fp)
8020d58c:	e17ffe15 	stw	r5,-8(fp)
8020d590:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8020d594:	e0bffd17 	ldw	r2,-12(fp)
8020d598:	10800037 	ldwio	r2,0(r2)
8020d59c:	1080010c 	andi	r2,r2,4
8020d5a0:	10000226 	beq	r2,zero,8020d5ac <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
8020d5a4:	00bff904 	movi	r2,-28
8020d5a8:	00003b06 	br	8020d698 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
8020d5ac:	e0bfff17 	ldw	r2,-4(fp)
8020d5b0:	10800017 	ldw	r2,0(r2)
8020d5b4:	1007883a 	mov	r3,r2
8020d5b8:	e0bffe17 	ldw	r2,-8(fp)
8020d5bc:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
8020d5c0:	e0bffe17 	ldw	r2,-8(fp)
8020d5c4:	10800104 	addi	r2,r2,4
8020d5c8:	e0ffff17 	ldw	r3,-4(fp)
8020d5cc:	18c00117 	ldw	r3,4(r3)
8020d5d0:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
8020d5d4:	e0bffe17 	ldw	r2,-8(fp)
8020d5d8:	10800204 	addi	r2,r2,8
8020d5dc:	e0ffff17 	ldw	r3,-4(fp)
8020d5e0:	18c00217 	ldw	r3,8(r3)
8020d5e4:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
8020d5e8:	e0bffe17 	ldw	r2,-8(fp)
8020d5ec:	10800304 	addi	r2,r2,12
8020d5f0:	e0ffff17 	ldw	r3,-4(fp)
8020d5f4:	18c0030b 	ldhu	r3,12(r3)
8020d5f8:	18ffffcc 	andi	r3,r3,65535
8020d5fc:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
8020d600:	e0bffe17 	ldw	r2,-8(fp)
8020d604:	10800384 	addi	r2,r2,14
8020d608:	e0ffff17 	ldw	r3,-4(fp)
8020d60c:	18c00383 	ldbu	r3,14(r3)
8020d610:	18c03fcc 	andi	r3,r3,255
8020d614:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
8020d618:	e0bffe17 	ldw	r2,-8(fp)
8020d61c:	108003c4 	addi	r2,r2,15
8020d620:	e0ffff17 	ldw	r3,-4(fp)
8020d624:	18c003c3 	ldbu	r3,15(r3)
8020d628:	18c03fcc 	andi	r3,r3,255
8020d62c:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
8020d630:	e0bffe17 	ldw	r2,-8(fp)
8020d634:	10800404 	addi	r2,r2,16
8020d638:	e0ffff17 	ldw	r3,-4(fp)
8020d63c:	18c0040b 	ldhu	r3,16(r3)
8020d640:	18ffffcc 	andi	r3,r3,65535
8020d644:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
8020d648:	e0bffe17 	ldw	r2,-8(fp)
8020d64c:	10800484 	addi	r2,r2,18
8020d650:	e0ffff17 	ldw	r3,-4(fp)
8020d654:	18c0048b 	ldhu	r3,18(r3)
8020d658:	18ffffcc 	andi	r3,r3,65535
8020d65c:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
8020d660:	e0bffe17 	ldw	r2,-8(fp)
8020d664:	10800504 	addi	r2,r2,20
8020d668:	0007883a 	mov	r3,zero
8020d66c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
8020d670:	e0bffe17 	ldw	r2,-8(fp)
8020d674:	10800604 	addi	r2,r2,24
8020d678:	0007883a 	mov	r3,zero
8020d67c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
8020d680:	e0bffe17 	ldw	r2,-8(fp)
8020d684:	10800704 	addi	r2,r2,28
8020d688:	e0ffff17 	ldw	r3,-4(fp)
8020d68c:	18c00717 	ldw	r3,28(r3)
8020d690:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
8020d694:	0005883a 	mov	r2,zero
}
8020d698:	e037883a 	mov	sp,fp
8020d69c:	df000017 	ldw	fp,0(sp)
8020d6a0:	dec00104 	addi	sp,sp,4
8020d6a4:	f800283a 	ret

8020d6a8 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
8020d6a8:	defff804 	addi	sp,sp,-32
8020d6ac:	dfc00715 	stw	ra,28(sp)
8020d6b0:	df000615 	stw	fp,24(sp)
8020d6b4:	df000604 	addi	fp,sp,24
8020d6b8:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
8020d6bc:	e0bfff17 	ldw	r2,-4(fp)
8020d6c0:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
8020d6c4:	e0bffa17 	ldw	r2,-24(fp)
8020d6c8:	10801783 	ldbu	r2,94(r2)
8020d6cc:	10803fcc 	andi	r2,r2,255
8020d6d0:	10001126 	beq	r2,zero,8020d718 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
8020d6d4:	e0bffa17 	ldw	r2,-24(fp)
8020d6d8:	10800617 	ldw	r2,24(r2)
8020d6dc:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
8020d6e0:	1007883a 	mov	r3,r2
8020d6e4:	00bffdc4 	movi	r2,-9
8020d6e8:	1884703a 	and	r2,r3,r2
8020d6ec:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
8020d6f0:	e0bffa17 	ldw	r2,-24(fp)
8020d6f4:	10800617 	ldw	r2,24(r2)
8020d6f8:	e0fffb17 	ldw	r3,-20(fp)
8020d6fc:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
8020d700:	e0bffa17 	ldw	r2,-24(fp)
8020d704:	10800617 	ldw	r2,24(r2)
8020d708:	10800404 	addi	r2,r2,16
8020d70c:	00c00044 	movi	r3,1
8020d710:	10c00035 	stwio	r3,0(r2)
8020d714:	00001106 	br	8020d75c <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8020d718:	e0bffa17 	ldw	r2,-24(fp)
8020d71c:	10800317 	ldw	r2,12(r2)
8020d720:	10800104 	addi	r2,r2,4
8020d724:	10800037 	ldwio	r2,0(r2)
8020d728:	1007883a 	mov	r3,r2
8020d72c:	00bffbc4 	movi	r2,-17
8020d730:	1884703a 	and	r2,r3,r2
8020d734:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8020d738:	e0bffa17 	ldw	r2,-24(fp)
8020d73c:	10800317 	ldw	r2,12(r2)
8020d740:	10800104 	addi	r2,r2,4
8020d744:	e0fffb17 	ldw	r3,-20(fp)
8020d748:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020d74c:	e0bffa17 	ldw	r2,-24(fp)
8020d750:	10800317 	ldw	r2,12(r2)
8020d754:	00c08004 	movi	r3,512
8020d758:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
8020d75c:	e0bffa17 	ldw	r2,-24(fp)
8020d760:	10800b17 	ldw	r2,44(r2)
8020d764:	10001226 	beq	r2,zero,8020d7b0 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020d768:	0005303a 	rdctl	r2,status
8020d76c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020d770:	e0fffd17 	ldw	r3,-12(fp)
8020d774:	00bfff84 	movi	r2,-2
8020d778:	1884703a 	and	r2,r3,r2
8020d77c:	1001703a 	wrctl	status,r2
  
  return context;
8020d780:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
8020d784:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
8020d788:	e0bffa17 	ldw	r2,-24(fp)
8020d78c:	10800b17 	ldw	r2,44(r2)
8020d790:	e0fffa17 	ldw	r3,-24(fp)
8020d794:	18c00c17 	ldw	r3,48(r3)
8020d798:	1809883a 	mov	r4,r3
8020d79c:	103ee83a 	callr	r2
8020d7a0:	e0bffc17 	ldw	r2,-16(fp)
8020d7a4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020d7a8:	e0bffe17 	ldw	r2,-8(fp)
8020d7ac:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
8020d7b0:	e0bffa17 	ldw	r2,-24(fp)
8020d7b4:	10801783 	ldbu	r2,94(r2)
8020d7b8:	10803fcc 	andi	r2,r2,255
8020d7bc:	10000a26 	beq	r2,zero,8020d7e8 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
8020d7c0:	e0bffa17 	ldw	r2,-24(fp)
8020d7c4:	10800617 	ldw	r2,24(r2)
8020d7c8:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8020d7cc:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
8020d7d0:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
8020d7d4:	e0bffa17 	ldw	r2,-24(fp)
8020d7d8:	10800617 	ldw	r2,24(r2)
8020d7dc:	e0fffb17 	ldw	r3,-20(fp)
8020d7e0:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
8020d7e4:	00000c06 	br	8020d818 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
8020d7e8:	e0bffa17 	ldw	r2,-24(fp)
8020d7ec:	10800317 	ldw	r2,12(r2)
8020d7f0:	10800104 	addi	r2,r2,4
8020d7f4:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
8020d7f8:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
8020d7fc:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8020d800:	e0bffa17 	ldw	r2,-24(fp)
8020d804:	10800317 	ldw	r2,12(r2)
8020d808:	10800104 	addi	r2,r2,4
8020d80c:	e0fffb17 	ldw	r3,-20(fp)
8020d810:	10c00035 	stwio	r3,0(r2)
    }

    return;
8020d814:	0001883a 	nop
}
8020d818:	e037883a 	mov	sp,fp
8020d81c:	dfc00117 	ldw	ra,4(sp)
8020d820:	df000017 	ldw	fp,0(sp)
8020d824:	dec00204 	addi	sp,sp,8
8020d828:	f800283a 	ret

8020d82c <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8020d82c:	defffb04 	addi	sp,sp,-20
8020d830:	df000415 	stw	fp,16(sp)
8020d834:	df000404 	addi	fp,sp,16
8020d838:	e13ffc15 	stw	r4,-16(fp)
8020d83c:	e17ffd15 	stw	r5,-12(fp)
8020d840:	e1bffe15 	stw	r6,-8(fp)
8020d844:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
8020d848:	e0bffc17 	ldw	r2,-16(fp)
8020d84c:	10c01217 	ldw	r3,72(r2)
8020d850:	e0800117 	ldw	r2,4(fp)
8020d854:	18800436 	bltu	r3,r2,8020d868 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
8020d858:	e0bffc17 	ldw	r2,-16(fp)
8020d85c:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
8020d860:	10803fcc 	andi	r2,r2,255
8020d864:	10000226 	beq	r2,zero,8020d870 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
8020d868:	00bffa84 	movi	r2,-22
8020d86c:	00000e06 	br	8020d8a8 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
8020d870:	e0bffd17 	ldw	r2,-12(fp)
8020d874:	e0fffe17 	ldw	r3,-8(fp)
8020d878:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8020d87c:	e0bffd17 	ldw	r2,-12(fp)
8020d880:	e0ffff17 	ldw	r3,-4(fp)
8020d884:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8020d888:	e0bffd17 	ldw	r2,-12(fp)
8020d88c:	e0c00117 	ldw	r3,4(fp)
8020d890:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8020d894:	e0800217 	ldw	r2,8(fp)
8020d898:	10e00034 	orhi	r3,r2,32768
8020d89c:	e0bffd17 	ldw	r2,-12(fp)
8020d8a0:	10c00315 	stw	r3,12(r2)
    
    return 0;
8020d8a4:	0005883a 	mov	r2,zero
}
8020d8a8:	e037883a 	mov	sp,fp
8020d8ac:	df000017 	ldw	fp,0(sp)
8020d8b0:	dec00104 	addi	sp,sp,4
8020d8b4:	f800283a 	ret

8020d8b8 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8020d8b8:	defff604 	addi	sp,sp,-40
8020d8bc:	df000915 	stw	fp,36(sp)
8020d8c0:	df000904 	addi	fp,sp,36
8020d8c4:	e13ff715 	stw	r4,-36(fp)
8020d8c8:	e17ff815 	stw	r5,-32(fp)
8020d8cc:	e1bff915 	stw	r6,-28(fp)
8020d8d0:	e1fffa15 	stw	r7,-24(fp)
8020d8d4:	e1800317 	ldw	r6,12(fp)
8020d8d8:	e1400417 	ldw	r5,16(fp)
8020d8dc:	e1000517 	ldw	r4,20(fp)
8020d8e0:	e0c00617 	ldw	r3,24(fp)
8020d8e4:	e0800717 	ldw	r2,28(fp)
8020d8e8:	e1bffb0d 	sth	r6,-20(fp)
8020d8ec:	e17ffc05 	stb	r5,-16(fp)
8020d8f0:	e13ffd05 	stb	r4,-12(fp)
8020d8f4:	e0fffe0d 	sth	r3,-8(fp)
8020d8f8:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
8020d8fc:	e0bff717 	ldw	r2,-36(fp)
8020d900:	10c01217 	ldw	r3,72(r2)
8020d904:	e0800117 	ldw	r2,4(fp)
8020d908:	18801936 	bltu	r3,r2,8020d970 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
8020d90c:	e13ff717 	ldw	r4,-36(fp)
8020d910:	20801317 	ldw	r2,76(r4)
8020d914:	20c01417 	ldw	r3,80(r4)
8020d918:	e13ffe0b 	ldhu	r4,-8(fp)
8020d91c:	213fffcc 	andi	r4,r4,65535
8020d920:	2015883a 	mov	r10,r4
8020d924:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
8020d928:	1ac01136 	bltu	r3,r11,8020d970 <alt_msgdma_construct_extended_descriptor+0xb8>
8020d92c:	58c0011e 	bne	r11,r3,8020d934 <alt_msgdma_construct_extended_descriptor+0x7c>
8020d930:	12800f36 	bltu	r2,r10,8020d970 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8020d934:	e13ff717 	ldw	r4,-36(fp)
8020d938:	20801317 	ldw	r2,76(r4)
8020d93c:	20c01417 	ldw	r3,80(r4)
8020d940:	e13fff0b 	ldhu	r4,-4(fp)
8020d944:	213fffcc 	andi	r4,r4,65535
8020d948:	2011883a 	mov	r8,r4
8020d94c:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
8020d950:	1a400736 	bltu	r3,r9,8020d970 <alt_msgdma_construct_extended_descriptor+0xb8>
8020d954:	48c0011e 	bne	r9,r3,8020d95c <alt_msgdma_construct_extended_descriptor+0xa4>
8020d958:	12000536 	bltu	r2,r8,8020d970 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8020d95c:	e0bff717 	ldw	r2,-36(fp)
8020d960:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8020d964:	10803fcc 	andi	r2,r2,255
8020d968:	10800060 	cmpeqi	r2,r2,1
8020d96c:	1000021e 	bne	r2,zero,8020d978 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
8020d970:	00bffa84 	movi	r2,-22
8020d974:	00002106 	br	8020d9fc <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
8020d978:	e0bff817 	ldw	r2,-32(fp)
8020d97c:	e0fff917 	ldw	r3,-28(fp)
8020d980:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
8020d984:	e0bff817 	ldw	r2,-32(fp)
8020d988:	e0fffa17 	ldw	r3,-24(fp)
8020d98c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8020d990:	e0bff817 	ldw	r2,-32(fp)
8020d994:	e0c00117 	ldw	r3,4(fp)
8020d998:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8020d99c:	e0bff817 	ldw	r2,-32(fp)
8020d9a0:	e0fffb0b 	ldhu	r3,-20(fp)
8020d9a4:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
8020d9a8:	e0bff817 	ldw	r2,-32(fp)
8020d9ac:	e0fffc03 	ldbu	r3,-16(fp)
8020d9b0:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
8020d9b4:	e0bff817 	ldw	r2,-32(fp)
8020d9b8:	e0fffd03 	ldbu	r3,-12(fp)
8020d9bc:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
8020d9c0:	e0bff817 	ldw	r2,-32(fp)
8020d9c4:	e0fffe0b 	ldhu	r3,-8(fp)
8020d9c8:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
8020d9cc:	e0bff817 	ldw	r2,-32(fp)
8020d9d0:	e0ffff0b 	ldhu	r3,-4(fp)
8020d9d4:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
8020d9d8:	e0bff817 	ldw	r2,-32(fp)
8020d9dc:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
8020d9e0:	e0bff817 	ldw	r2,-32(fp)
8020d9e4:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8020d9e8:	e0800217 	ldw	r2,8(fp)
8020d9ec:	10e00034 	orhi	r3,r2,32768
8020d9f0:	e0bff817 	ldw	r2,-32(fp)
8020d9f4:	10c00715 	stw	r3,28(r2)

  return 0 ;
8020d9f8:	0005883a 	mov	r2,zero

}
8020d9fc:	e037883a 	mov	sp,fp
8020da00:	df000017 	ldw	fp,0(sp)
8020da04:	dec00104 	addi	sp,sp,4
8020da08:	f800283a 	ret

8020da0c <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
8020da0c:	defff004 	addi	sp,sp,-64
8020da10:	dfc00f15 	stw	ra,60(sp)
8020da14:	df000e15 	stw	fp,56(sp)
8020da18:	df000e04 	addi	fp,sp,56
8020da1c:	e13ffd15 	stw	r4,-12(fp)
8020da20:	e17ffe15 	stw	r5,-8(fp)
8020da24:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
8020da28:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
8020da2c:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
8020da30:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8020da34:	e0bffd17 	ldw	r2,-12(fp)
8020da38:	10800317 	ldw	r2,12(r2)
8020da3c:	10800204 	addi	r2,r2,8
8020da40:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8020da44:	10bfffcc 	andi	r2,r2,65535
8020da48:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8020da4c:	e0bffd17 	ldw	r2,-12(fp)
8020da50:	10800317 	ldw	r2,12(r2)
8020da54:	10800204 	addi	r2,r2,8
8020da58:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
8020da5c:	1004d43a 	srli	r2,r2,16
8020da60:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8020da64:	e0bffd17 	ldw	r2,-12(fp)
8020da68:	10800917 	ldw	r2,36(r2)
8020da6c:	e0fff617 	ldw	r3,-40(fp)
8020da70:	1880042e 	bgeu	r3,r2,8020da84 <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
8020da74:	e0bffd17 	ldw	r2,-12(fp)
8020da78:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8020da7c:	e0fff517 	ldw	r3,-44(fp)
8020da80:	18800236 	bltu	r3,r2,8020da8c <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
8020da84:	00bff904 	movi	r2,-28
8020da88:	00008f06 	br	8020dcc8 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8020da8c:	00800804 	movi	r2,32
8020da90:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020da94:	0005303a 	rdctl	r2,status
8020da98:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020da9c:	e0fff717 	ldw	r3,-36(fp)
8020daa0:	00bfff84 	movi	r2,-2
8020daa4:	1884703a 	and	r2,r3,r2
8020daa8:	1001703a 	wrctl	status,r2
  
  return context;
8020daac:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020dab0:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020dab4:	e0bffd17 	ldw	r2,-12(fp)
8020dab8:	10800317 	ldw	r2,12(r2)
8020dabc:	10800104 	addi	r2,r2,4
8020dac0:	e0fff317 	ldw	r3,-52(fp)
8020dac4:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
8020dac8:	e0bffd17 	ldw	r2,-12(fp)
8020dacc:	10800317 	ldw	r2,12(r2)
8020dad0:	e0fffd17 	ldw	r3,-12(fp)
8020dad4:	18c00317 	ldw	r3,12(r3)
8020dad8:	18c00037 	ldwio	r3,0(r3)
8020dadc:	10c00035 	stwio	r3,0(r2)
8020dae0:	e0bff417 	ldw	r2,-48(fp)
8020dae4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020dae8:	e0bffc17 	ldw	r2,-16(fp)
8020daec:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
8020daf0:	e0bffe17 	ldw	r2,-8(fp)
8020daf4:	10001a26 	beq	r2,zero,8020db60 <alt_msgdma_descriptor_async_transfer+0x154>
8020daf8:	e0bfff17 	ldw	r2,-4(fp)
8020dafc:	1000181e 	bne	r2,zero,8020db60 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8020db00:	00000d06 	br	8020db38 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8020db04:	01000044 	movi	r4,1
8020db08:	02098340 	call	80209834 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8020db0c:	e0bff20b 	ldhu	r2,-56(fp)
8020db10:	1084e230 	cmpltui	r2,r2,5000
8020db14:	1000051e 	bne	r2,zero,8020db2c <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
8020db18:	01200874 	movhi	r4,32801
8020db1c:	21035304 	addi	r4,r4,3404
8020db20:	020fce00 	call	8020fce0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8020db24:	00bff084 	movi	r2,-62
8020db28:	00006706 	br	8020dcc8 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
8020db2c:	e0bff20b 	ldhu	r2,-56(fp)
8020db30:	10800044 	addi	r2,r2,1
8020db34:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8020db38:	e0bffd17 	ldw	r2,-12(fp)
8020db3c:	10c00317 	ldw	r3,12(r2)
8020db40:	e0bffd17 	ldw	r2,-12(fp)
8020db44:	10800417 	ldw	r2,16(r2)
8020db48:	e1bffe17 	ldw	r6,-8(fp)
8020db4c:	100b883a 	mov	r5,r2
8020db50:	1809883a 	mov	r4,r3
8020db54:	020d4e80 	call	8020d4e8 <alt_msgdma_write_standard_descriptor>
8020db58:	103fea1e 	bne	r2,zero,8020db04 <__reset+0xfa1edb04>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
8020db5c:	00001f06 	br	8020dbdc <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8020db60:	e0bffe17 	ldw	r2,-8(fp)
8020db64:	10001b1e 	bne	r2,zero,8020dbd4 <alt_msgdma_descriptor_async_transfer+0x1c8>
8020db68:	e0bfff17 	ldw	r2,-4(fp)
8020db6c:	10001926 	beq	r2,zero,8020dbd4 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
8020db70:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8020db74:	00000d06 	br	8020dbac <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8020db78:	01000044 	movi	r4,1
8020db7c:	02098340 	call	80209834 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8020db80:	e0bff20b 	ldhu	r2,-56(fp)
8020db84:	1084e230 	cmpltui	r2,r2,5000
8020db88:	1000051e 	bne	r2,zero,8020dba0 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
8020db8c:	01200874 	movhi	r4,32801
8020db90:	21036904 	addi	r4,r4,3492
8020db94:	020fce00 	call	8020fce0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8020db98:	00bff084 	movi	r2,-62
8020db9c:	00004a06 	br	8020dcc8 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
8020dba0:	e0bff20b 	ldhu	r2,-56(fp)
8020dba4:	10800044 	addi	r2,r2,1
8020dba8:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8020dbac:	e0bffd17 	ldw	r2,-12(fp)
8020dbb0:	10c00317 	ldw	r3,12(r2)
8020dbb4:	e0bffd17 	ldw	r2,-12(fp)
8020dbb8:	10800417 	ldw	r2,16(r2)
8020dbbc:	e1bfff17 	ldw	r6,-4(fp)
8020dbc0:	100b883a 	mov	r5,r2
8020dbc4:	1809883a 	mov	r4,r3
8020dbc8:	020d57c0 	call	8020d57c <alt_msgdma_write_extended_descriptor>
8020dbcc:	103fea1e 	bne	r2,zero,8020db78 <__reset+0xfa1edb78>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8020dbd0:	00000206 	br	8020dbdc <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8020dbd4:	00bfffc4 	movi	r2,-1
8020dbd8:	00003b06 	br	8020dcc8 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
8020dbdc:	e0bffd17 	ldw	r2,-12(fp)
8020dbe0:	10800b17 	ldw	r2,44(r2)
8020dbe4:	10001c26 	beq	r2,zero,8020dc58 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
8020dbe8:	e0bffd17 	ldw	r2,-12(fp)
8020dbec:	10c00d17 	ldw	r3,52(r2)
8020dbf0:	e0bff317 	ldw	r2,-52(fp)
8020dbf4:	1884b03a 	or	r2,r3,r2
8020dbf8:	10800514 	ori	r2,r2,20
8020dbfc:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8020dc00:	e0fff317 	ldw	r3,-52(fp)
8020dc04:	00bff7c4 	movi	r2,-33
8020dc08:	1884703a 	and	r2,r3,r2
8020dc0c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020dc10:	0005303a 	rdctl	r2,status
8020dc14:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020dc18:	e0fffa17 	ldw	r3,-24(fp)
8020dc1c:	00bfff84 	movi	r2,-2
8020dc20:	1884703a 	and	r2,r3,r2
8020dc24:	1001703a 	wrctl	status,r2
  
  return context;
8020dc28:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8020dc2c:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020dc30:	e0bffd17 	ldw	r2,-12(fp)
8020dc34:	10800317 	ldw	r2,12(r2)
8020dc38:	10800104 	addi	r2,r2,4
8020dc3c:	e0fff317 	ldw	r3,-52(fp)
8020dc40:	10c00035 	stwio	r3,0(r2)
8020dc44:	e0bff417 	ldw	r2,-48(fp)
8020dc48:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020dc4c:	e0bff817 	ldw	r2,-32(fp)
8020dc50:	1001703a 	wrctl	status,r2
8020dc54:	00001b06 	br	8020dcc4 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
8020dc58:	e0bffd17 	ldw	r2,-12(fp)
8020dc5c:	10c00d17 	ldw	r3,52(r2)
8020dc60:	e0bff317 	ldw	r2,-52(fp)
8020dc64:	1884b03a 	or	r2,r3,r2
8020dc68:	10800114 	ori	r2,r2,4
8020dc6c:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
8020dc70:	e0fff317 	ldw	r3,-52(fp)
8020dc74:	00bff3c4 	movi	r2,-49
8020dc78:	1884703a 	and	r2,r3,r2
8020dc7c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020dc80:	0005303a 	rdctl	r2,status
8020dc84:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020dc88:	e0fffb17 	ldw	r3,-20(fp)
8020dc8c:	00bfff84 	movi	r2,-2
8020dc90:	1884703a 	and	r2,r3,r2
8020dc94:	1001703a 	wrctl	status,r2
  
  return context;
8020dc98:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
8020dc9c:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020dca0:	e0bffd17 	ldw	r2,-12(fp)
8020dca4:	10800317 	ldw	r2,12(r2)
8020dca8:	10800104 	addi	r2,r2,4
8020dcac:	e0fff317 	ldw	r3,-52(fp)
8020dcb0:	10c00035 	stwio	r3,0(r2)
8020dcb4:	e0bff417 	ldw	r2,-48(fp)
8020dcb8:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020dcbc:	e0bff917 	ldw	r2,-28(fp)
8020dcc0:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8020dcc4:	0005883a 	mov	r2,zero
}
8020dcc8:	e037883a 	mov	sp,fp
8020dccc:	dfc00117 	ldw	ra,4(sp)
8020dcd0:	df000017 	ldw	fp,0(sp)
8020dcd4:	dec00204 	addi	sp,sp,8
8020dcd8:	f800283a 	ret

8020dcdc <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
8020dcdc:	defff004 	addi	sp,sp,-64
8020dce0:	dfc00f15 	stw	ra,60(sp)
8020dce4:	df000e15 	stw	fp,56(sp)
8020dce8:	df000e04 	addi	fp,sp,56
8020dcec:	e13ffd15 	stw	r4,-12(fp)
8020dcf0:	e17ffe15 	stw	r5,-8(fp)
8020dcf4:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
8020dcf8:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
8020dcfc:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
8020dd00:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
8020dd04:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8020dd08:	e0bffd17 	ldw	r2,-12(fp)
8020dd0c:	10800317 	ldw	r2,12(r2)
8020dd10:	10800204 	addi	r2,r2,8
8020dd14:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8020dd18:	10bfffcc 	andi	r2,r2,65535
8020dd1c:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8020dd20:	e0bffd17 	ldw	r2,-12(fp)
8020dd24:	10800317 	ldw	r2,12(r2)
8020dd28:	10800204 	addi	r2,r2,8
8020dd2c:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
8020dd30:	1004d43a 	srli	r2,r2,16
8020dd34:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
8020dd38:	00807804 	movi	r2,480
8020dd3c:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8020dd40:	00001906 	br	8020dda8 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
8020dd44:	01000044 	movi	r4,1
8020dd48:	02098340 	call	80209834 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8020dd4c:	e0bff30b 	ldhu	r2,-52(fp)
8020dd50:	1084e230 	cmpltui	r2,r2,5000
8020dd54:	1000051e 	bne	r2,zero,8020dd6c <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
8020dd58:	01200874 	movhi	r4,32801
8020dd5c:	21037f04 	addi	r4,r4,3580
8020dd60:	020fce00 	call	8020fce0 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
8020dd64:	00bff084 	movi	r2,-62
8020dd68:	0000b506 	br	8020e040 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
8020dd6c:	e0bff30b 	ldhu	r2,-52(fp)
8020dd70:	10800044 	addi	r2,r2,1
8020dd74:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8020dd78:	e0bffd17 	ldw	r2,-12(fp)
8020dd7c:	10800317 	ldw	r2,12(r2)
8020dd80:	10800204 	addi	r2,r2,8
8020dd84:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
8020dd88:	10bfffcc 	andi	r2,r2,65535
8020dd8c:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8020dd90:	e0bffd17 	ldw	r2,-12(fp)
8020dd94:	10800317 	ldw	r2,12(r2)
8020dd98:	10800204 	addi	r2,r2,8
8020dd9c:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
8020dda0:	1004d43a 	srli	r2,r2,16
8020dda4:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8020dda8:	e0bffd17 	ldw	r2,-12(fp)
8020ddac:	10800917 	ldw	r2,36(r2)
8020ddb0:	e0fff517 	ldw	r3,-44(fp)
8020ddb4:	18bfe32e 	bgeu	r3,r2,8020dd44 <__reset+0xfa1edd44>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
8020ddb8:	e0bffd17 	ldw	r2,-12(fp)
8020ddbc:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8020ddc0:	e0fff417 	ldw	r3,-48(fp)
8020ddc4:	18bfdf2e 	bgeu	r3,r2,8020dd44 <__reset+0xfa1edd44>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020ddc8:	0005303a 	rdctl	r2,status
8020ddcc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020ddd0:	e0fffc17 	ldw	r3,-16(fp)
8020ddd4:	00bfff84 	movi	r2,-2
8020ddd8:	1884703a 	and	r2,r3,r2
8020dddc:	1001703a 	wrctl	status,r2
  
  return context;
8020dde0:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
8020dde4:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8020dde8:	e0bffd17 	ldw	r2,-12(fp)
8020ddec:	10800317 	ldw	r2,12(r2)
8020ddf0:	10800104 	addi	r2,r2,4
8020ddf4:	00c00804 	movi	r3,32
8020ddf8:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8020ddfc:	e0bffd17 	ldw	r2,-12(fp)
8020de00:	10800317 	ldw	r2,12(r2)
8020de04:	e0fffd17 	ldw	r3,-12(fp)
8020de08:	18c00317 	ldw	r3,12(r3)
8020de0c:	18c00037 	ldwio	r3,0(r3)
8020de10:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8020de14:	e0bffe17 	ldw	r2,-8(fp)
8020de18:	10001b26 	beq	r2,zero,8020de88 <alt_msgdma_descriptor_sync_transfer+0x1ac>
8020de1c:	e0bfff17 	ldw	r2,-4(fp)
8020de20:	1000191e 	bne	r2,zero,8020de88 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
8020de24:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8020de28:	00000d06 	br	8020de60 <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
8020de2c:	01000044 	movi	r4,1
8020de30:	02098340 	call	80209834 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8020de34:	e0bff30b 	ldhu	r2,-52(fp)
8020de38:	1084e230 	cmpltui	r2,r2,5000
8020de3c:	1000051e 	bne	r2,zero,8020de54 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
8020de40:	01200874 	movhi	r4,32801
8020de44:	21039304 	addi	r4,r4,3660
8020de48:	020fce00 	call	8020fce0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8020de4c:	00bff084 	movi	r2,-62
8020de50:	00007b06 	br	8020e040 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
8020de54:	e0bff30b 	ldhu	r2,-52(fp)
8020de58:	10800044 	addi	r2,r2,1
8020de5c:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8020de60:	e0bffd17 	ldw	r2,-12(fp)
8020de64:	10c00317 	ldw	r3,12(r2)
8020de68:	e0bffd17 	ldw	r2,-12(fp)
8020de6c:	10800417 	ldw	r2,16(r2)
8020de70:	e1bffe17 	ldw	r6,-8(fp)
8020de74:	100b883a 	mov	r5,r2
8020de78:	1809883a 	mov	r4,r3
8020de7c:	020d4e80 	call	8020d4e8 <alt_msgdma_write_standard_descriptor>
8020de80:	103fea1e 	bne	r2,zero,8020de2c <__reset+0xfa1ede2c>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8020de84:	00001f06 	br	8020df04 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8020de88:	e0bffe17 	ldw	r2,-8(fp)
8020de8c:	10001b1e 	bne	r2,zero,8020defc <alt_msgdma_descriptor_sync_transfer+0x220>
8020de90:	e0bfff17 	ldw	r2,-4(fp)
8020de94:	10001926 	beq	r2,zero,8020defc <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
8020de98:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8020de9c:	00000d06 	br	8020ded4 <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8020dea0:	01000044 	movi	r4,1
8020dea4:	02098340 	call	80209834 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8020dea8:	e0bff30b 	ldhu	r2,-52(fp)
8020deac:	1084e230 	cmpltui	r2,r2,5000
8020deb0:	1000051e 	bne	r2,zero,8020dec8 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
8020deb4:	01200874 	movhi	r4,32801
8020deb8:	2103a404 	addi	r4,r4,3728
8020debc:	020fce00 	call	8020fce0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8020dec0:	00bff084 	movi	r2,-62
8020dec4:	00005e06 	br	8020e040 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
8020dec8:	e0bff30b 	ldhu	r2,-52(fp)
8020decc:	10800044 	addi	r2,r2,1
8020ded0:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8020ded4:	e0bffd17 	ldw	r2,-12(fp)
8020ded8:	10c00317 	ldw	r3,12(r2)
8020dedc:	e0bffd17 	ldw	r2,-12(fp)
8020dee0:	10800417 	ldw	r2,16(r2)
8020dee4:	e1bfff17 	ldw	r6,-4(fp)
8020dee8:	100b883a 	mov	r5,r2
8020deec:	1809883a 	mov	r4,r3
8020def0:	020d57c0 	call	8020d57c <alt_msgdma_write_extended_descriptor>
8020def4:	103fea1e 	bne	r2,zero,8020dea0 <__reset+0xfa1edea0>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8020def8:	00000206 	br	8020df04 <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8020defc:	00bfffc4 	movi	r2,-1
8020df00:	00004f06 	br	8020e040 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8020df04:	e0bffd17 	ldw	r2,-12(fp)
8020df08:	10800317 	ldw	r2,12(r2)
8020df0c:	10800104 	addi	r2,r2,4
8020df10:	e0fffd17 	ldw	r3,-12(fp)
8020df14:	19000d17 	ldw	r4,52(r3)
8020df18:	00fff2c4 	movi	r3,-53
8020df1c:	20c6703a 	and	r3,r4,r3
8020df20:	18c00114 	ori	r3,r3,4
8020df24:	10c00035 	stwio	r3,0(r2)
8020df28:	e0bff717 	ldw	r2,-36(fp)
8020df2c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020df30:	e0bff917 	ldw	r2,-28(fp)
8020df34:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
8020df38:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8020df3c:	e0bffd17 	ldw	r2,-12(fp)
8020df40:	10800317 	ldw	r2,12(r2)
8020df44:	10800037 	ldwio	r2,0(r2)
8020df48:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8020df4c:	00001106 	br	8020df94 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
8020df50:	01000044 	movi	r4,1
8020df54:	02098340 	call	80209834 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8020df58:	e0bff30b 	ldhu	r2,-52(fp)
8020df5c:	1084e230 	cmpltui	r2,r2,5000
8020df60:	1000051e 	bne	r2,zero,8020df78 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
8020df64:	01200874 	movhi	r4,32801
8020df68:	2103b504 	addi	r4,r4,3796
8020df6c:	020fce00 	call	8020fce0 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
8020df70:	00bff084 	movi	r2,-62
8020df74:	00003206 	br	8020e040 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
8020df78:	e0bff30b 	ldhu	r2,-52(fp)
8020df7c:	10800044 	addi	r2,r2,1
8020df80:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8020df84:	e0bffd17 	ldw	r2,-12(fp)
8020df88:	10800317 	ldw	r2,12(r2)
8020df8c:	10800037 	ldwio	r2,0(r2)
8020df90:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8020df94:	e0fff217 	ldw	r3,-56(fp)
8020df98:	e0bff817 	ldw	r2,-32(fp)
8020df9c:	1884703a 	and	r2,r3,r2
8020dfa0:	1000031e 	bne	r2,zero,8020dfb0 <alt_msgdma_descriptor_sync_transfer+0x2d4>
8020dfa4:	e0bff217 	ldw	r2,-56(fp)
8020dfa8:	1080004c 	andi	r2,r2,1
8020dfac:	103fe81e 	bne	r2,zero,8020df50 <__reset+0xfa1edf50>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
8020dfb0:	e0fff217 	ldw	r3,-56(fp)
8020dfb4:	e0bff817 	ldw	r2,-32(fp)
8020dfb8:	1884703a 	and	r2,r3,r2
8020dfbc:	10000226 	beq	r2,zero,8020dfc8 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
8020dfc0:	e0bff817 	ldw	r2,-32(fp)
8020dfc4:	00001e06 	br	8020e040 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
8020dfc8:	e0bffd17 	ldw	r2,-12(fp)
8020dfcc:	10800317 	ldw	r2,12(r2)
8020dfd0:	10800104 	addi	r2,r2,4
8020dfd4:	10800037 	ldwio	r2,0(r2)
8020dfd8:	10800814 	ori	r2,r2,32
8020dfdc:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020dfe0:	0005303a 	rdctl	r2,status
8020dfe4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020dfe8:	e0fffa17 	ldw	r3,-24(fp)
8020dfec:	00bfff84 	movi	r2,-2
8020dff0:	1884703a 	and	r2,r3,r2
8020dff4:	1001703a 	wrctl	status,r2
  
  return context;
8020dff8:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
8020dffc:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020e000:	e0bffd17 	ldw	r2,-12(fp)
8020e004:	10800317 	ldw	r2,12(r2)
8020e008:	10800104 	addi	r2,r2,4
8020e00c:	e0fff617 	ldw	r3,-40(fp)
8020e010:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8020e014:	e0bffd17 	ldw	r2,-12(fp)
8020e018:	10800317 	ldw	r2,12(r2)
8020e01c:	e0fffd17 	ldw	r3,-12(fp)
8020e020:	18c00317 	ldw	r3,12(r3)
8020e024:	18c00037 	ldwio	r3,0(r3)
8020e028:	10c00035 	stwio	r3,0(r2)
8020e02c:	e0bff717 	ldw	r2,-36(fp)
8020e030:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020e034:	e0bffb17 	ldw	r2,-20(fp)
8020e038:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8020e03c:	0005883a 	mov	r2,zero

}
8020e040:	e037883a 	mov	sp,fp
8020e044:	dfc00117 	ldw	ra,4(sp)
8020e048:	df000017 	ldw	fp,0(sp)
8020e04c:	dec00204 	addi	sp,sp,8
8020e050:	f800283a 	ret

8020e054 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
8020e054:	defff804 	addi	sp,sp,-32
8020e058:	dfc00715 	stw	ra,28(sp)
8020e05c:	df000615 	stw	fp,24(sp)
8020e060:	df000604 	addi	fp,sp,24
8020e064:	e13ffc15 	stw	r4,-16(fp)
8020e068:	e17ffd15 	stw	r5,-12(fp)
8020e06c:	e1bffe15 	stw	r6,-8(fp)
8020e070:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
8020e074:	e0800217 	ldw	r2,8(fp)
8020e078:	d8800115 	stw	r2,4(sp)
8020e07c:	e0bfff17 	ldw	r2,-4(fp)
8020e080:	d8800015 	stw	r2,0(sp)
8020e084:	e1fffe17 	ldw	r7,-8(fp)
8020e088:	000d883a 	mov	r6,zero
8020e08c:	e17ffd17 	ldw	r5,-12(fp)
8020e090:	e13ffc17 	ldw	r4,-16(fp)
8020e094:	020d82c0 	call	8020d82c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
8020e098:	e037883a 	mov	sp,fp
8020e09c:	dfc00117 	ldw	ra,4(sp)
8020e0a0:	df000017 	ldw	fp,0(sp)
8020e0a4:	dec00204 	addi	sp,sp,8
8020e0a8:	f800283a 	ret

8020e0ac <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
8020e0ac:	defff804 	addi	sp,sp,-32
8020e0b0:	dfc00715 	stw	ra,28(sp)
8020e0b4:	df000615 	stw	fp,24(sp)
8020e0b8:	df000604 	addi	fp,sp,24
8020e0bc:	e13ffc15 	stw	r4,-16(fp)
8020e0c0:	e17ffd15 	stw	r5,-12(fp)
8020e0c4:	e1bffe15 	stw	r6,-8(fp)
8020e0c8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8020e0cc:	e0800217 	ldw	r2,8(fp)
8020e0d0:	d8800115 	stw	r2,4(sp)
8020e0d4:	e0bfff17 	ldw	r2,-4(fp)
8020e0d8:	d8800015 	stw	r2,0(sp)
8020e0dc:	000f883a 	mov	r7,zero
8020e0e0:	e1bffe17 	ldw	r6,-8(fp)
8020e0e4:	e17ffd17 	ldw	r5,-12(fp)
8020e0e8:	e13ffc17 	ldw	r4,-16(fp)
8020e0ec:	020d82c0 	call	8020d82c <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
8020e0f0:	e037883a 	mov	sp,fp
8020e0f4:	dfc00117 	ldw	ra,4(sp)
8020e0f8:	df000017 	ldw	fp,0(sp)
8020e0fc:	dec00204 	addi	sp,sp,8
8020e100:	f800283a 	ret

8020e104 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8020e104:	defff804 	addi	sp,sp,-32
8020e108:	dfc00715 	stw	ra,28(sp)
8020e10c:	df000615 	stw	fp,24(sp)
8020e110:	df000604 	addi	fp,sp,24
8020e114:	e13ffc15 	stw	r4,-16(fp)
8020e118:	e17ffd15 	stw	r5,-12(fp)
8020e11c:	e1bffe15 	stw	r6,-8(fp)
8020e120:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8020e124:	e0800317 	ldw	r2,12(fp)
8020e128:	d8800115 	stw	r2,4(sp)
8020e12c:	e0800217 	ldw	r2,8(fp)
8020e130:	d8800015 	stw	r2,0(sp)
8020e134:	e1ffff17 	ldw	r7,-4(fp)
8020e138:	e1bffe17 	ldw	r6,-8(fp)
8020e13c:	e17ffd17 	ldw	r5,-12(fp)
8020e140:	e13ffc17 	ldw	r4,-16(fp)
8020e144:	020d82c0 	call	8020d82c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
8020e148:	e037883a 	mov	sp,fp
8020e14c:	dfc00117 	ldw	ra,4(sp)
8020e150:	df000017 	ldw	fp,0(sp)
8020e154:	dec00204 	addi	sp,sp,8
8020e158:	f800283a 	ret

8020e15c <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
8020e15c:	defff004 	addi	sp,sp,-64
8020e160:	dfc00f15 	stw	ra,60(sp)
8020e164:	df000e15 	stw	fp,56(sp)
8020e168:	df000e04 	addi	fp,sp,56
8020e16c:	e13ff915 	stw	r4,-28(fp)
8020e170:	e17ffa15 	stw	r5,-24(fp)
8020e174:	e1bffb15 	stw	r6,-20(fp)
8020e178:	e1fffc15 	stw	r7,-16(fp)
8020e17c:	e1000317 	ldw	r4,12(fp)
8020e180:	e0c00417 	ldw	r3,16(fp)
8020e184:	e0800517 	ldw	r2,20(fp)
8020e188:	e13ffd0d 	sth	r4,-12(fp)
8020e18c:	e0fffe05 	stb	r3,-8(fp)
8020e190:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8020e194:	e0bffd0b 	ldhu	r2,-12(fp)
8020e198:	e0fffe03 	ldbu	r3,-8(fp)
8020e19c:	e13fff0b 	ldhu	r4,-4(fp)
8020e1a0:	d9000615 	stw	r4,24(sp)
8020e1a4:	d8000515 	stw	zero,20(sp)
8020e1a8:	d8c00415 	stw	r3,16(sp)
8020e1ac:	d8000315 	stw	zero,12(sp)
8020e1b0:	d8800215 	stw	r2,8(sp)
8020e1b4:	e0800217 	ldw	r2,8(fp)
8020e1b8:	d8800115 	stw	r2,4(sp)
8020e1bc:	e0bffc17 	ldw	r2,-16(fp)
8020e1c0:	d8800015 	stw	r2,0(sp)
8020e1c4:	e1fffb17 	ldw	r7,-20(fp)
8020e1c8:	000d883a 	mov	r6,zero
8020e1cc:	e17ffa17 	ldw	r5,-24(fp)
8020e1d0:	e13ff917 	ldw	r4,-28(fp)
8020e1d4:	020d8b80 	call	8020d8b8 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
8020e1d8:	e037883a 	mov	sp,fp
8020e1dc:	dfc00117 	ldw	ra,4(sp)
8020e1e0:	df000017 	ldw	fp,0(sp)
8020e1e4:	dec00204 	addi	sp,sp,8
8020e1e8:	f800283a 	ret

8020e1ec <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8020e1ec:	defff004 	addi	sp,sp,-64
8020e1f0:	dfc00f15 	stw	ra,60(sp)
8020e1f4:	df000e15 	stw	fp,56(sp)
8020e1f8:	df000e04 	addi	fp,sp,56
8020e1fc:	e13ff915 	stw	r4,-28(fp)
8020e200:	e17ffa15 	stw	r5,-24(fp)
8020e204:	e1bffb15 	stw	r6,-20(fp)
8020e208:	e1fffc15 	stw	r7,-16(fp)
8020e20c:	e1000317 	ldw	r4,12(fp)
8020e210:	e0c00417 	ldw	r3,16(fp)
8020e214:	e0800517 	ldw	r2,20(fp)
8020e218:	e13ffd0d 	sth	r4,-12(fp)
8020e21c:	e0fffe05 	stb	r3,-8(fp)
8020e220:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
8020e224:	e0bffd0b 	ldhu	r2,-12(fp)
8020e228:	e0fffe03 	ldbu	r3,-8(fp)
8020e22c:	e13fff0b 	ldhu	r4,-4(fp)
8020e230:	d8000615 	stw	zero,24(sp)
8020e234:	d9000515 	stw	r4,20(sp)
8020e238:	d8000415 	stw	zero,16(sp)
8020e23c:	d8c00315 	stw	r3,12(sp)
8020e240:	d8800215 	stw	r2,8(sp)
8020e244:	e0800217 	ldw	r2,8(fp)
8020e248:	d8800115 	stw	r2,4(sp)
8020e24c:	e0bffc17 	ldw	r2,-16(fp)
8020e250:	d8800015 	stw	r2,0(sp)
8020e254:	000f883a 	mov	r7,zero
8020e258:	e1bffb17 	ldw	r6,-20(fp)
8020e25c:	e17ffa17 	ldw	r5,-24(fp)
8020e260:	e13ff917 	ldw	r4,-28(fp)
8020e264:	020d8b80 	call	8020d8b8 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
8020e268:	e037883a 	mov	sp,fp
8020e26c:	dfc00117 	ldw	ra,4(sp)
8020e270:	df000017 	ldw	fp,0(sp)
8020e274:	dec00204 	addi	sp,sp,8
8020e278:	f800283a 	ret

8020e27c <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
8020e27c:	deffee04 	addi	sp,sp,-72
8020e280:	dfc01115 	stw	ra,68(sp)
8020e284:	df001015 	stw	fp,64(sp)
8020e288:	df001004 	addi	fp,sp,64
8020e28c:	e13ff715 	stw	r4,-36(fp)
8020e290:	e17ff815 	stw	r5,-32(fp)
8020e294:	e1bff915 	stw	r6,-28(fp)
8020e298:	e1fffa15 	stw	r7,-24(fp)
8020e29c:	e1800417 	ldw	r6,16(fp)
8020e2a0:	e1400517 	ldw	r5,20(fp)
8020e2a4:	e1000617 	ldw	r4,24(fp)
8020e2a8:	e0c00717 	ldw	r3,28(fp)
8020e2ac:	e0800817 	ldw	r2,32(fp)
8020e2b0:	e1bffb0d 	sth	r6,-20(fp)
8020e2b4:	e17ffc05 	stb	r5,-16(fp)
8020e2b8:	e13ffd05 	stb	r4,-12(fp)
8020e2bc:	e0fffe0d 	sth	r3,-8(fp)
8020e2c0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8020e2c4:	e0bffb0b 	ldhu	r2,-20(fp)
8020e2c8:	e0fffc03 	ldbu	r3,-16(fp)
8020e2cc:	e13ffd03 	ldbu	r4,-12(fp)
8020e2d0:	e17ffe0b 	ldhu	r5,-8(fp)
8020e2d4:	e1bfff0b 	ldhu	r6,-4(fp)
8020e2d8:	d9800615 	stw	r6,24(sp)
8020e2dc:	d9400515 	stw	r5,20(sp)
8020e2e0:	d9000415 	stw	r4,16(sp)
8020e2e4:	d8c00315 	stw	r3,12(sp)
8020e2e8:	d8800215 	stw	r2,8(sp)
8020e2ec:	e0800317 	ldw	r2,12(fp)
8020e2f0:	d8800115 	stw	r2,4(sp)
8020e2f4:	e0800217 	ldw	r2,8(fp)
8020e2f8:	d8800015 	stw	r2,0(sp)
8020e2fc:	e1fffa17 	ldw	r7,-24(fp)
8020e300:	e1bff917 	ldw	r6,-28(fp)
8020e304:	e17ff817 	ldw	r5,-32(fp)
8020e308:	e13ff717 	ldw	r4,-36(fp)
8020e30c:	020d8b80 	call	8020d8b8 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
8020e310:	e037883a 	mov	sp,fp
8020e314:	dfc00117 	ldw	ra,4(sp)
8020e318:	df000017 	ldw	fp,0(sp)
8020e31c:	dec00204 	addi	sp,sp,8
8020e320:	f800283a 	ret

8020e324 <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8020e324:	defffb04 	addi	sp,sp,-20
8020e328:	df000415 	stw	fp,16(sp)
8020e32c:	df000404 	addi	fp,sp,16
8020e330:	e13ffc15 	stw	r4,-16(fp)
8020e334:	e17ffd15 	stw	r5,-12(fp)
8020e338:	e1bffe15 	stw	r6,-8(fp)
8020e33c:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
8020e340:	e0bffc17 	ldw	r2,-16(fp)
8020e344:	10c01217 	ldw	r3,72(r2)
8020e348:	e0800117 	ldw	r2,4(fp)
8020e34c:	18800436 	bltu	r3,r2,8020e360 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
8020e350:	e0bffc17 	ldw	r2,-16(fp)
8020e354:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
8020e358:	10803fcc 	andi	r2,r2,255
8020e35c:	10000226 	beq	r2,zero,8020e368 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
8020e360:	00bffa84 	movi	r2,-22
8020e364:	00001406 	br	8020e3b8 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
8020e368:	e0bffd17 	ldw	r2,-12(fp)
8020e36c:	e0fffe17 	ldw	r3,-8(fp)
8020e370:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8020e374:	e0bffd17 	ldw	r2,-12(fp)
8020e378:	e0ffff17 	ldw	r3,-4(fp)
8020e37c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8020e380:	e0bffd17 	ldw	r2,-12(fp)
8020e384:	e0c00117 	ldw	r3,4(fp)
8020e388:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
8020e38c:	e0fffd17 	ldw	r3,-12(fp)
8020e390:	e0bffd17 	ldw	r2,-12(fp)
8020e394:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8020e398:	e0c00217 	ldw	r3,8(fp)
8020e39c:	00900034 	movhi	r2,16384
8020e3a0:	10bfffc4 	addi	r2,r2,-1
8020e3a4:	1884703a 	and	r2,r3,r2
8020e3a8:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
8020e3ac:	e0bffd17 	ldw	r2,-12(fp)
8020e3b0:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
8020e3b4:	0005883a 	mov	r2,zero
}
8020e3b8:	e037883a 	mov	sp,fp
8020e3bc:	df000017 	ldw	fp,0(sp)
8020e3c0:	dec00104 	addi	sp,sp,4
8020e3c4:	f800283a 	ret

8020e3c8 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8020e3c8:	defff404 	addi	sp,sp,-48
8020e3cc:	df000b15 	stw	fp,44(sp)
8020e3d0:	df000b04 	addi	fp,sp,44
8020e3d4:	e13ff715 	stw	r4,-36(fp)
8020e3d8:	e17ff815 	stw	r5,-32(fp)
8020e3dc:	e1bff915 	stw	r6,-28(fp)
8020e3e0:	e1fffa15 	stw	r7,-24(fp)
8020e3e4:	e1800517 	ldw	r6,20(fp)
8020e3e8:	e1400617 	ldw	r5,24(fp)
8020e3ec:	e1000717 	ldw	r4,28(fp)
8020e3f0:	e0c00817 	ldw	r3,32(fp)
8020e3f4:	e0800917 	ldw	r2,36(fp)
8020e3f8:	e1bffb0d 	sth	r6,-20(fp)
8020e3fc:	e17ffc05 	stb	r5,-16(fp)
8020e400:	e13ffd05 	stb	r4,-12(fp)
8020e404:	e0fffe0d 	sth	r3,-8(fp)
8020e408:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8020e40c:	e0bff717 	ldw	r2,-36(fp)
8020e410:	10c01217 	ldw	r3,72(r2)
8020e414:	e0800317 	ldw	r2,12(fp)
8020e418:	18801936 	bltu	r3,r2,8020e480 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
8020e41c:	e13ff717 	ldw	r4,-36(fp)
8020e420:	20801317 	ldw	r2,76(r4)
8020e424:	20c01417 	ldw	r3,80(r4)
8020e428:	e13ffe0b 	ldhu	r4,-8(fp)
8020e42c:	213fffcc 	andi	r4,r4,65535
8020e430:	2015883a 	mov	r10,r4
8020e434:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8020e438:	1ac01136 	bltu	r3,r11,8020e480 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8020e43c:	58c0011e 	bne	r11,r3,8020e444 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
8020e440:	12800f36 	bltu	r2,r10,8020e480 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8020e444:	e13ff717 	ldw	r4,-36(fp)
8020e448:	20801317 	ldw	r2,76(r4)
8020e44c:	20c01417 	ldw	r3,80(r4)
8020e450:	e13fff0b 	ldhu	r4,-4(fp)
8020e454:	213fffcc 	andi	r4,r4,65535
8020e458:	2011883a 	mov	r8,r4
8020e45c:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
8020e460:	1a400736 	bltu	r3,r9,8020e480 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8020e464:	48c0011e 	bne	r9,r3,8020e46c <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
8020e468:	12000536 	bltu	r2,r8,8020e480 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8020e46c:	e0bff717 	ldw	r2,-36(fp)
8020e470:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8020e474:	10803fcc 	andi	r2,r2,255
8020e478:	10800060 	cmpeqi	r2,r2,1
8020e47c:	1000021e 	bne	r2,zero,8020e488 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
8020e480:	00bffa84 	movi	r2,-22
8020e484:	00003106 	br	8020e54c <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
8020e488:	e0bff817 	ldw	r2,-32(fp)
8020e48c:	e0fff917 	ldw	r3,-28(fp)
8020e490:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
8020e494:	e0bff817 	ldw	r2,-32(fp)
8020e498:	e0fffa17 	ldw	r3,-24(fp)
8020e49c:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
8020e4a0:	e0bff817 	ldw	r2,-32(fp)
8020e4a4:	e0c00117 	ldw	r3,4(fp)
8020e4a8:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
8020e4ac:	e0bff817 	ldw	r2,-32(fp)
8020e4b0:	e0c00217 	ldw	r3,8(fp)
8020e4b4:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8020e4b8:	e0bff817 	ldw	r2,-32(fp)
8020e4bc:	e0c00317 	ldw	r3,12(fp)
8020e4c0:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8020e4c4:	e0bff817 	ldw	r2,-32(fp)
8020e4c8:	e0fffb0b 	ldhu	r3,-20(fp)
8020e4cc:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
8020e4d0:	e0bff817 	ldw	r2,-32(fp)
8020e4d4:	e0fffc03 	ldbu	r3,-16(fp)
8020e4d8:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
8020e4dc:	e0bff817 	ldw	r2,-32(fp)
8020e4e0:	e0fffd03 	ldbu	r3,-12(fp)
8020e4e4:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
8020e4e8:	e0bff817 	ldw	r2,-32(fp)
8020e4ec:	e0fffe0b 	ldhu	r3,-8(fp)
8020e4f0:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
8020e4f4:	e0bff817 	ldw	r2,-32(fp)
8020e4f8:	e0ffff0b 	ldhu	r3,-4(fp)
8020e4fc:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
8020e500:	e0bff817 	ldw	r2,-32(fp)
8020e504:	1019883a 	mov	r12,r2
8020e508:	001b883a 	mov	r13,zero
8020e50c:	e33ff515 	stw	r12,-44(fp)
8020e510:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
8020e514:	e0fff517 	ldw	r3,-44(fp)
8020e518:	e0bff817 	ldw	r2,-32(fp)
8020e51c:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
8020e520:	e0fff617 	ldw	r3,-40(fp)
8020e524:	e0bff817 	ldw	r2,-32(fp)
8020e528:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8020e52c:	e0c00417 	ldw	r3,16(fp)
8020e530:	00900034 	movhi	r2,16384
8020e534:	10bfffc4 	addi	r2,r2,-1
8020e538:	1884703a 	and	r2,r3,r2
8020e53c:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
8020e540:	e0bff817 	ldw	r2,-32(fp)
8020e544:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
8020e548:	0005883a 	mov	r2,zero
}
8020e54c:	e037883a 	mov	sp,fp
8020e550:	df000017 	ldw	fp,0(sp)
8020e554:	dec00104 	addi	sp,sp,4
8020e558:	f800283a 	ret

8020e55c <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
8020e55c:	defff804 	addi	sp,sp,-32
8020e560:	dfc00715 	stw	ra,28(sp)
8020e564:	df000615 	stw	fp,24(sp)
8020e568:	df000604 	addi	fp,sp,24
8020e56c:	e13ffc15 	stw	r4,-16(fp)
8020e570:	e17ffd15 	stw	r5,-12(fp)
8020e574:	e1bffe15 	stw	r6,-8(fp)
8020e578:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8020e57c:	e0800317 	ldw	r2,12(fp)
8020e580:	d8800115 	stw	r2,4(sp)
8020e584:	e0800217 	ldw	r2,8(fp)
8020e588:	d8800015 	stw	r2,0(sp)
8020e58c:	e1ffff17 	ldw	r7,-4(fp)
8020e590:	e1bffe17 	ldw	r6,-8(fp)
8020e594:	e17ffd17 	ldw	r5,-12(fp)
8020e598:	e13ffc17 	ldw	r4,-16(fp)
8020e59c:	020e3240 	call	8020e324 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
8020e5a0:	e037883a 	mov	sp,fp
8020e5a4:	dfc00117 	ldw	ra,4(sp)
8020e5a8:	df000017 	ldw	fp,0(sp)
8020e5ac:	dec00204 	addi	sp,sp,8
8020e5b0:	f800283a 	ret

8020e5b4 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8020e5b4:	defff804 	addi	sp,sp,-32
8020e5b8:	dfc00715 	stw	ra,28(sp)
8020e5bc:	df000615 	stw	fp,24(sp)
8020e5c0:	df000604 	addi	fp,sp,24
8020e5c4:	e13ffc15 	stw	r4,-16(fp)
8020e5c8:	e17ffd15 	stw	r5,-12(fp)
8020e5cc:	e1bffe15 	stw	r6,-8(fp)
8020e5d0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8020e5d4:	e0800217 	ldw	r2,8(fp)
8020e5d8:	d8800115 	stw	r2,4(sp)
8020e5dc:	e0bfff17 	ldw	r2,-4(fp)
8020e5e0:	d8800015 	stw	r2,0(sp)
8020e5e4:	e1fffe17 	ldw	r7,-8(fp)
8020e5e8:	000d883a 	mov	r6,zero
8020e5ec:	e17ffd17 	ldw	r5,-12(fp)
8020e5f0:	e13ffc17 	ldw	r4,-16(fp)
8020e5f4:	020e3240 	call	8020e324 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
8020e5f8:	e037883a 	mov	sp,fp
8020e5fc:	dfc00117 	ldw	ra,4(sp)
8020e600:	df000017 	ldw	fp,0(sp)
8020e604:	dec00204 	addi	sp,sp,8
8020e608:	f800283a 	ret

8020e60c <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
8020e60c:	defff804 	addi	sp,sp,-32
8020e610:	dfc00715 	stw	ra,28(sp)
8020e614:	df000615 	stw	fp,24(sp)
8020e618:	df000604 	addi	fp,sp,24
8020e61c:	e13ffc15 	stw	r4,-16(fp)
8020e620:	e17ffd15 	stw	r5,-12(fp)
8020e624:	e1bffe15 	stw	r6,-8(fp)
8020e628:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8020e62c:	e0800217 	ldw	r2,8(fp)
8020e630:	d8800115 	stw	r2,4(sp)
8020e634:	e0bfff17 	ldw	r2,-4(fp)
8020e638:	d8800015 	stw	r2,0(sp)
8020e63c:	000f883a 	mov	r7,zero
8020e640:	e1bffe17 	ldw	r6,-8(fp)
8020e644:	e17ffd17 	ldw	r5,-12(fp)
8020e648:	e13ffc17 	ldw	r4,-16(fp)
8020e64c:	020e3240 	call	8020e324 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
8020e650:	e037883a 	mov	sp,fp
8020e654:	dfc00117 	ldw	ra,4(sp)
8020e658:	df000017 	ldw	fp,0(sp)
8020e65c:	dec00204 	addi	sp,sp,8
8020e660:	f800283a 	ret

8020e664 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
8020e664:	deffee04 	addi	sp,sp,-72
8020e668:	dfc01115 	stw	ra,68(sp)
8020e66c:	df001015 	stw	fp,64(sp)
8020e670:	df001004 	addi	fp,sp,64
8020e674:	e13ff915 	stw	r4,-28(fp)
8020e678:	e17ffa15 	stw	r5,-24(fp)
8020e67c:	e1bffb15 	stw	r6,-20(fp)
8020e680:	e1fffc15 	stw	r7,-16(fp)
8020e684:	e1000417 	ldw	r4,16(fp)
8020e688:	e0c00517 	ldw	r3,20(fp)
8020e68c:	e0800617 	ldw	r2,24(fp)
8020e690:	e13ffd0d 	sth	r4,-12(fp)
8020e694:	e0fffe05 	stb	r3,-8(fp)
8020e698:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
8020e69c:	e0bffd0b 	ldhu	r2,-12(fp)
8020e6a0:	e0fffe03 	ldbu	r3,-8(fp)
8020e6a4:	e13fff0b 	ldhu	r4,-4(fp)
8020e6a8:	d9000815 	stw	r4,32(sp)
8020e6ac:	d8000715 	stw	zero,28(sp)
8020e6b0:	d8c00615 	stw	r3,24(sp)
8020e6b4:	d8000515 	stw	zero,20(sp)
8020e6b8:	d8800415 	stw	r2,16(sp)
8020e6bc:	e0800317 	ldw	r2,12(fp)
8020e6c0:	d8800315 	stw	r2,12(sp)
8020e6c4:	e0800217 	ldw	r2,8(fp)
8020e6c8:	d8800215 	stw	r2,8(sp)
8020e6cc:	e0bffc17 	ldw	r2,-16(fp)
8020e6d0:	d8800115 	stw	r2,4(sp)
8020e6d4:	e0bffb17 	ldw	r2,-20(fp)
8020e6d8:	d8800015 	stw	r2,0(sp)
8020e6dc:	000f883a 	mov	r7,zero
8020e6e0:	000d883a 	mov	r6,zero
8020e6e4:	e17ffa17 	ldw	r5,-24(fp)
8020e6e8:	e13ff917 	ldw	r4,-28(fp)
8020e6ec:	020e3c80 	call	8020e3c8 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
8020e6f0:	e037883a 	mov	sp,fp
8020e6f4:	dfc00117 	ldw	ra,4(sp)
8020e6f8:	df000017 	ldw	fp,0(sp)
8020e6fc:	dec00204 	addi	sp,sp,8
8020e700:	f800283a 	ret

8020e704 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8020e704:	deffee04 	addi	sp,sp,-72
8020e708:	dfc01115 	stw	ra,68(sp)
8020e70c:	df001015 	stw	fp,64(sp)
8020e710:	df001004 	addi	fp,sp,64
8020e714:	e13ff915 	stw	r4,-28(fp)
8020e718:	e17ffa15 	stw	r5,-24(fp)
8020e71c:	e1bffb15 	stw	r6,-20(fp)
8020e720:	e1fffc15 	stw	r7,-16(fp)
8020e724:	e1000417 	ldw	r4,16(fp)
8020e728:	e0c00517 	ldw	r3,20(fp)
8020e72c:	e0800617 	ldw	r2,24(fp)
8020e730:	e13ffd0d 	sth	r4,-12(fp)
8020e734:	e0fffe05 	stb	r3,-8(fp)
8020e738:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8020e73c:	e0bffd0b 	ldhu	r2,-12(fp)
8020e740:	e0fffe03 	ldbu	r3,-8(fp)
8020e744:	e13fff0b 	ldhu	r4,-4(fp)
8020e748:	d8000815 	stw	zero,32(sp)
8020e74c:	d9000715 	stw	r4,28(sp)
8020e750:	d8000615 	stw	zero,24(sp)
8020e754:	d8c00515 	stw	r3,20(sp)
8020e758:	d8800415 	stw	r2,16(sp)
8020e75c:	e0800317 	ldw	r2,12(fp)
8020e760:	d8800315 	stw	r2,12(sp)
8020e764:	e0800217 	ldw	r2,8(fp)
8020e768:	d8800215 	stw	r2,8(sp)
8020e76c:	d8000115 	stw	zero,4(sp)
8020e770:	d8000015 	stw	zero,0(sp)
8020e774:	e1fffc17 	ldw	r7,-16(fp)
8020e778:	e1bffb17 	ldw	r6,-20(fp)
8020e77c:	e17ffa17 	ldw	r5,-24(fp)
8020e780:	e13ff917 	ldw	r4,-28(fp)
8020e784:	020e3c80 	call	8020e3c8 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
8020e788:	e037883a 	mov	sp,fp
8020e78c:	dfc00117 	ldw	ra,4(sp)
8020e790:	df000017 	ldw	fp,0(sp)
8020e794:	dec00204 	addi	sp,sp,8
8020e798:	f800283a 	ret

8020e79c <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8020e79c:	deffec04 	addi	sp,sp,-80
8020e7a0:	dfc01315 	stw	ra,76(sp)
8020e7a4:	df001215 	stw	fp,72(sp)
8020e7a8:	df001204 	addi	fp,sp,72
8020e7ac:	e13ff715 	stw	r4,-36(fp)
8020e7b0:	e17ff815 	stw	r5,-32(fp)
8020e7b4:	e1bff915 	stw	r6,-28(fp)
8020e7b8:	e1fffa15 	stw	r7,-24(fp)
8020e7bc:	e1800617 	ldw	r6,24(fp)
8020e7c0:	e1400717 	ldw	r5,28(fp)
8020e7c4:	e1000817 	ldw	r4,32(fp)
8020e7c8:	e0c00917 	ldw	r3,36(fp)
8020e7cc:	e0800a17 	ldw	r2,40(fp)
8020e7d0:	e1bffb0d 	sth	r6,-20(fp)
8020e7d4:	e17ffc05 	stb	r5,-16(fp)
8020e7d8:	e13ffd05 	stb	r4,-12(fp)
8020e7dc:	e0fffe0d 	sth	r3,-8(fp)
8020e7e0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8020e7e4:	e0bffb0b 	ldhu	r2,-20(fp)
8020e7e8:	e0fffc03 	ldbu	r3,-16(fp)
8020e7ec:	e13ffd03 	ldbu	r4,-12(fp)
8020e7f0:	e17ffe0b 	ldhu	r5,-8(fp)
8020e7f4:	e1bfff0b 	ldhu	r6,-4(fp)
8020e7f8:	d9800815 	stw	r6,32(sp)
8020e7fc:	d9400715 	stw	r5,28(sp)
8020e800:	d9000615 	stw	r4,24(sp)
8020e804:	d8c00515 	stw	r3,20(sp)
8020e808:	d8800415 	stw	r2,16(sp)
8020e80c:	e0800517 	ldw	r2,20(fp)
8020e810:	d8800315 	stw	r2,12(sp)
8020e814:	e0800417 	ldw	r2,16(fp)
8020e818:	d8800215 	stw	r2,8(sp)
8020e81c:	e0800317 	ldw	r2,12(fp)
8020e820:	d8800115 	stw	r2,4(sp)
8020e824:	e0800217 	ldw	r2,8(fp)
8020e828:	d8800015 	stw	r2,0(sp)
8020e82c:	e1fffa17 	ldw	r7,-24(fp)
8020e830:	e1bff917 	ldw	r6,-28(fp)
8020e834:	e17ff817 	ldw	r5,-32(fp)
8020e838:	e13ff717 	ldw	r4,-36(fp)
8020e83c:	020e3c80 	call	8020e3c8 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
8020e840:	e037883a 	mov	sp,fp
8020e844:	dfc00117 	ldw	ra,4(sp)
8020e848:	df000017 	ldw	fp,0(sp)
8020e84c:	dec00204 	addi	sp,sp,8
8020e850:	f800283a 	ret

8020e854 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
8020e854:	defffc04 	addi	sp,sp,-16
8020e858:	df000315 	stw	fp,12(sp)
8020e85c:	df000304 	addi	fp,sp,12
8020e860:	e13ffe15 	stw	r4,-8(fp)
8020e864:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
8020e868:	e0bfff17 	ldw	r2,-4(fp)
8020e86c:	1000021e 	bne	r2,zero,8020e878 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
8020e870:	00bffa84 	movi	r2,-22
8020e874:	00002f06 	br	8020e934 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
8020e878:	e0bfff17 	ldw	r2,-4(fp)
8020e87c:	10c00317 	ldw	r3,12(r2)
8020e880:	e0bfff17 	ldw	r2,-4(fp)
8020e884:	18800226 	beq	r3,r2,8020e890 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8020e888:	00bffa84 	movi	r2,-22
8020e88c:	00002906 	br	8020e934 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
8020e890:	e0bffe17 	ldw	r2,-8(fp)
8020e894:	10800017 	ldw	r2,0(r2)
8020e898:	1000051e 	bne	r2,zero,8020e8b0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
8020e89c:	e0bffe17 	ldw	r2,-8(fp)
8020e8a0:	e0ffff17 	ldw	r3,-4(fp)
8020e8a4:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
8020e8a8:	0005883a 	mov	r2,zero
8020e8ac:	00002106 	br	8020e934 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
8020e8b0:	e0bffe17 	ldw	r2,-8(fp)
8020e8b4:	10c00017 	ldw	r3,0(r2)
8020e8b8:	e0bfff17 	ldw	r2,-4(fp)
8020e8bc:	1880021e 	bne	r3,r2,8020e8c8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
8020e8c0:	00bffa84 	movi	r2,-22
8020e8c4:	00001b06 	br	8020e934 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8020e8c8:	e0bffe17 	ldw	r2,-8(fp)
8020e8cc:	10800017 	ldw	r2,0(r2)
8020e8d0:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8020e8d4:	00000906 	br	8020e8fc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
8020e8d8:	e0bffd17 	ldw	r2,-12(fp)
8020e8dc:	10c00317 	ldw	r3,12(r2)
8020e8e0:	e0bfff17 	ldw	r2,-4(fp)
8020e8e4:	1880021e 	bne	r3,r2,8020e8f0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
8020e8e8:	00bffa84 	movi	r2,-22
8020e8ec:	00001106 	br	8020e934 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8020e8f0:	e0bffd17 	ldw	r2,-12(fp)
8020e8f4:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
8020e8f8:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8020e8fc:	e0bffd17 	ldw	r2,-12(fp)
8020e900:	10800317 	ldw	r2,12(r2)
8020e904:	e0fffe17 	ldw	r3,-8(fp)
8020e908:	18c00017 	ldw	r3,0(r3)
8020e90c:	10fff21e 	bne	r2,r3,8020e8d8 <__reset+0xfa1ee8d8>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
8020e910:	e0ffff17 	ldw	r3,-4(fp)
8020e914:	e0bffd17 	ldw	r2,-12(fp)
8020e918:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
8020e91c:	e0bffe17 	ldw	r2,-8(fp)
8020e920:	10800017 	ldw	r2,0(r2)
8020e924:	1007883a 	mov	r3,r2
8020e928:	e0bfff17 	ldw	r2,-4(fp)
8020e92c:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
8020e930:	0005883a 	mov	r2,zero
}
8020e934:	e037883a 	mov	sp,fp
8020e938:	df000017 	ldw	fp,0(sp)
8020e93c:	dec00104 	addi	sp,sp,4
8020e940:	f800283a 	ret

8020e944 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
8020e944:	defff804 	addi	sp,sp,-32
8020e948:	df000715 	stw	fp,28(sp)
8020e94c:	df000704 	addi	fp,sp,28
8020e950:	e13ffe15 	stw	r4,-8(fp)
8020e954:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
8020e958:	e13fff17 	ldw	r4,-4(fp)
8020e95c:	2000021e 	bne	r4,zero,8020e968 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
8020e960:	00bffa84 	movi	r2,-22
8020e964:	00005906 	br	8020eacc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
8020e968:	e13fff17 	ldw	r4,-4(fp)
8020e96c:	2015883a 	mov	r10,r4
8020e970:	0017883a 	mov	r11,zero
8020e974:	e2bffc15 	stw	r10,-16(fp)
8020e978:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8020e97c:	e13fff17 	ldw	r4,-4(fp)
8020e980:	21400317 	ldw	r5,12(r4)
8020e984:	e13ffc17 	ldw	r4,-16(fp)
8020e988:	29000626 	beq	r5,r4,8020e9a4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
8020e98c:	e13fff17 	ldw	r4,-4(fp)
8020e990:	21400b17 	ldw	r5,44(r4)
8020e994:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8020e998:	29000226 	beq	r5,r4,8020e9a4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8020e99c:	00bffa84 	movi	r2,-22
8020e9a0:	00004a06 	br	8020eacc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
8020e9a4:	e13ffe17 	ldw	r4,-8(fp)
8020e9a8:	21000017 	ldw	r4,0(r4)
8020e9ac:	2000051e 	bne	r4,zero,8020e9c4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
8020e9b0:	e0bffe17 	ldw	r2,-8(fp)
8020e9b4:	e0ffff17 	ldw	r3,-4(fp)
8020e9b8:	10c00015 	stw	r3,0(r2)
		return 0;
8020e9bc:	0005883a 	mov	r2,zero
8020e9c0:	00004206 	br	8020eacc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
8020e9c4:	e13ffe17 	ldw	r4,-8(fp)
8020e9c8:	21400017 	ldw	r5,0(r4)
8020e9cc:	e13fff17 	ldw	r4,-4(fp)
8020e9d0:	2900021e 	bne	r5,r4,8020e9dc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
8020e9d4:	00bffa84 	movi	r2,-22
8020e9d8:	00003c06 	br	8020eacc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8020e9dc:	e13ffe17 	ldw	r4,-8(fp)
8020e9e0:	21000017 	ldw	r4,0(r4)
8020e9e4:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
8020e9e8:	e13ffe17 	ldw	r4,-8(fp)
8020e9ec:	21000017 	ldw	r4,0(r4)
8020e9f0:	2011883a 	mov	r8,r4
8020e9f4:	0013883a 	mov	r9,zero
8020e9f8:	e23ffa15 	stw	r8,-24(fp)
8020e9fc:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8020ea00:	00001806 	br	8020ea64 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
8020ea04:	e13fff17 	ldw	r4,-4(fp)
8020ea08:	200d883a 	mov	r6,r4
8020ea0c:	000f883a 	mov	r7,zero
8020ea10:	e1bffc15 	stw	r6,-16(fp)
8020ea14:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
8020ea18:	e13ff917 	ldw	r4,-28(fp)
8020ea1c:	21400317 	ldw	r5,12(r4)
8020ea20:	e13ffc17 	ldw	r4,-16(fp)
8020ea24:	2900061e 	bne	r5,r4,8020ea40 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
8020ea28:	e13ff917 	ldw	r4,-28(fp)
8020ea2c:	21400b17 	ldw	r5,44(r4)
8020ea30:	e13ffd17 	ldw	r4,-12(fp)
8020ea34:	2900021e 	bne	r5,r4,8020ea40 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
8020ea38:	00bffa84 	movi	r2,-22
8020ea3c:	00002306 	br	8020eacc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8020ea40:	e13ff917 	ldw	r4,-28(fp)
8020ea44:	21000317 	ldw	r4,12(r4)
8020ea48:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8020ea4c:	e13ff917 	ldw	r4,-28(fp)
8020ea50:	21000b17 	ldw	r4,44(r4)
8020ea54:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8020ea58:	e13ffc17 	ldw	r4,-16(fp)
8020ea5c:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
8020ea60:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8020ea64:	e13ff917 	ldw	r4,-28(fp)
8020ea68:	21400317 	ldw	r5,12(r4)
8020ea6c:	e13ffa17 	ldw	r4,-24(fp)
8020ea70:	29000426 	beq	r5,r4,8020ea84 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8020ea74:	e13ff917 	ldw	r4,-28(fp)
8020ea78:	21400b17 	ldw	r5,44(r4)
8020ea7c:	e13ffb17 	ldw	r4,-20(fp)
8020ea80:	293fe01e 	bne	r5,r4,8020ea04 <__reset+0xfa1eea04>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
8020ea84:	e13fff17 	ldw	r4,-4(fp)
8020ea88:	2005883a 	mov	r2,r4
8020ea8c:	0007883a 	mov	r3,zero
8020ea90:	e0bffc15 	stw	r2,-16(fp)
8020ea94:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
8020ea98:	e0fffc17 	ldw	r3,-16(fp)
8020ea9c:	e0bff917 	ldw	r2,-28(fp)
8020eaa0:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8020eaa4:	e0fffd17 	ldw	r3,-12(fp)
8020eaa8:	e0bff917 	ldw	r2,-28(fp)
8020eaac:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
8020eab0:	e0fffa17 	ldw	r3,-24(fp)
8020eab4:	e0bfff17 	ldw	r2,-4(fp)
8020eab8:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8020eabc:	e0fffb17 	ldw	r3,-20(fp)
8020eac0:	e0bfff17 	ldw	r2,-4(fp)
8020eac4:	10c00b15 	stw	r3,44(r2)
	return 0;
8020eac8:	0005883a 	mov	r2,zero
}
8020eacc:	e037883a 	mov	sp,fp
8020ead0:	df000017 	ldw	fp,0(sp)
8020ead4:	dec00104 	addi	sp,sp,4
8020ead8:	f800283a 	ret

8020eadc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
8020eadc:	defffc04 	addi	sp,sp,-16
8020eae0:	df000315 	stw	fp,12(sp)
8020eae4:	df000304 	addi	fp,sp,12
8020eae8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8020eaec:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
8020eaf0:	e0bfff17 	ldw	r2,-4(fp)
8020eaf4:	1000021e 	bne	r2,zero,8020eb00 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
8020eaf8:	00bffa84 	movi	r2,-22
8020eafc:	00001906 	br	8020eb64 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
8020eb00:	e0bfff17 	ldw	r2,-4(fp)
8020eb04:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8020eb08:	00000a06 	br	8020eb34 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
8020eb0c:	e0bffd17 	ldw	r2,-12(fp)
8020eb10:	10800717 	ldw	r2,28(r2)
8020eb14:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8020eb18:	e0bffe17 	ldw	r2,-8(fp)
8020eb1c:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8020eb20:	e0bffd17 	ldw	r2,-12(fp)
8020eb24:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8020eb28:	e0bffd17 	ldw	r2,-12(fp)
8020eb2c:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
8020eb30:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8020eb34:	e0bffd17 	ldw	r2,-12(fp)
8020eb38:	10c00317 	ldw	r3,12(r2)
8020eb3c:	e0bfff17 	ldw	r2,-4(fp)
8020eb40:	18bff21e 	bne	r3,r2,8020eb0c <__reset+0xfa1eeb0c>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
8020eb44:	e0bffd17 	ldw	r2,-12(fp)
8020eb48:	10800717 	ldw	r2,28(r2)
8020eb4c:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8020eb50:	e0bffe17 	ldw	r2,-8(fp)
8020eb54:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8020eb58:	e0bffd17 	ldw	r2,-12(fp)
8020eb5c:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
8020eb60:	0005883a 	mov	r2,zero
}
8020eb64:	e037883a 	mov	sp,fp
8020eb68:	df000017 	ldw	fp,0(sp)
8020eb6c:	dec00104 	addi	sp,sp,4
8020eb70:	f800283a 	ret

8020eb74 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
8020eb74:	defff804 	addi	sp,sp,-32
8020eb78:	df000715 	stw	fp,28(sp)
8020eb7c:	df000704 	addi	fp,sp,28
8020eb80:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8020eb84:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
8020eb88:	e13fff17 	ldw	r4,-4(fp)
8020eb8c:	2000021e 	bne	r4,zero,8020eb98 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
8020eb90:	00bffa84 	movi	r2,-22
8020eb94:	00002806 	br	8020ec38 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
8020eb98:	e13fff17 	ldw	r4,-4(fp)
8020eb9c:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
8020eba0:	e13fff17 	ldw	r4,-4(fp)
8020eba4:	2005883a 	mov	r2,r4
8020eba8:	0007883a 	mov	r3,zero
8020ebac:	e0bffb15 	stw	r2,-20(fp)
8020ebb0:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8020ebb4:	00001006 	br	8020ebf8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
8020ebb8:	e0bff917 	ldw	r2,-28(fp)
8020ebbc:	10800f17 	ldw	r2,60(r2)
8020ebc0:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8020ebc4:	e0bffa17 	ldw	r2,-24(fp)
8020ebc8:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8020ebcc:	e0bff917 	ldw	r2,-28(fp)
8020ebd0:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8020ebd4:	e0bff917 	ldw	r2,-28(fp)
8020ebd8:	10800317 	ldw	r2,12(r2)
8020ebdc:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8020ebe0:	e0bff917 	ldw	r2,-28(fp)
8020ebe4:	10800b17 	ldw	r2,44(r2)
8020ebe8:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8020ebec:	e0bffd17 	ldw	r2,-12(fp)
8020ebf0:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
8020ebf4:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8020ebf8:	e0bff917 	ldw	r2,-28(fp)
8020ebfc:	10c00317 	ldw	r3,12(r2)
8020ec00:	e0bffb17 	ldw	r2,-20(fp)
8020ec04:	18800426 	beq	r3,r2,8020ec18 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8020ec08:	e0bff917 	ldw	r2,-28(fp)
8020ec0c:	10c00b17 	ldw	r3,44(r2)
8020ec10:	e0bffc17 	ldw	r2,-16(fp)
8020ec14:	18bfe81e 	bne	r3,r2,8020ebb8 <__reset+0xfa1eebb8>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
8020ec18:	e0bff917 	ldw	r2,-28(fp)
8020ec1c:	10800f17 	ldw	r2,60(r2)
8020ec20:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8020ec24:	e0bffa17 	ldw	r2,-24(fp)
8020ec28:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8020ec2c:	e0bff917 	ldw	r2,-28(fp)
8020ec30:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
8020ec34:	0005883a 	mov	r2,zero
}
8020ec38:	e037883a 	mov	sp,fp
8020ec3c:	df000017 	ldw	fp,0(sp)
8020ec40:	dec00104 	addi	sp,sp,4
8020ec44:	f800283a 	ret

8020ec48 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
8020ec48:	deffef04 	addi	sp,sp,-68
8020ec4c:	df001015 	stw	fp,64(sp)
8020ec50:	df001004 	addi	fp,sp,64
8020ec54:	e13ffb15 	stw	r4,-20(fp)
8020ec58:	e17ffc15 	stw	r5,-16(fp)
8020ec5c:	e1bffd15 	stw	r6,-12(fp)
8020ec60:	3807883a 	mov	r3,r7
8020ec64:	e0800117 	ldw	r2,4(fp)
8020ec68:	e0fffe05 	stb	r3,-8(fp)
8020ec6c:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
8020ec70:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
8020ec74:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
8020ec78:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
8020ec7c:	e0bffc17 	ldw	r2,-16(fp)
8020ec80:	e0bff915 	stw	r2,-28(fp)
8020ec84:	e0bffd17 	ldw	r2,-12(fp)
8020ec88:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
8020ec8c:	e0bffb17 	ldw	r2,-20(fp)
8020ec90:	10800617 	ldw	r2,24(r2)
8020ec94:	10800037 	ldwio	r2,0(r2)
8020ec98:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
8020ec9c:	e0bff017 	ldw	r2,-64(fp)
8020eca0:	1080004c 	andi	r2,r2,1
8020eca4:	10000226 	beq	r2,zero,8020ecb0 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
8020eca8:	00bffc04 	movi	r2,-16
8020ecac:	00009206 	br	8020eef8 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8020ecb0:	00800804 	movi	r2,32
8020ecb4:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020ecb8:	0005303a 	rdctl	r2,status
8020ecbc:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020ecc0:	e0fff517 	ldw	r3,-44(fp)
8020ecc4:	00bfff84 	movi	r2,-2
8020ecc8:	1884703a 	and	r2,r3,r2
8020eccc:	1001703a 	wrctl	status,r2
  
  return context;
8020ecd0:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020ecd4:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8020ecd8:	e0bffb17 	ldw	r2,-20(fp)
8020ecdc:	10800317 	ldw	r2,12(r2)
8020ece0:	10800104 	addi	r2,r2,4
8020ece4:	e0fff117 	ldw	r3,-60(fp)
8020ece8:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
8020ecec:	e0bffb17 	ldw	r2,-20(fp)
8020ecf0:	10800317 	ldw	r2,12(r2)
8020ecf4:	e0fffb17 	ldw	r3,-20(fp)
8020ecf8:	18c00317 	ldw	r3,12(r3)
8020ecfc:	18c00037 	ldwio	r3,0(r3)
8020ed00:	10c00035 	stwio	r3,0(r2)
8020ed04:	e0bff217 	ldw	r2,-56(fp)
8020ed08:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020ed0c:	e0bff317 	ldw	r2,-52(fp)
8020ed10:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
8020ed14:	e0bffb17 	ldw	r2,-20(fp)
8020ed18:	10800b17 	ldw	r2,44(r2)
8020ed1c:	10002326 	beq	r2,zero,8020edac <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
8020ed20:	e0bffb17 	ldw	r2,-20(fp)
8020ed24:	10c00d17 	ldw	r3,52(r2)
8020ed28:	e0bff117 	ldw	r2,-60(fp)
8020ed2c:	1884b03a 	or	r2,r3,r2
8020ed30:	10800514 	ori	r2,r2,20
8020ed34:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8020ed38:	e0fff117 	ldw	r3,-60(fp)
8020ed3c:	00bff7c4 	movi	r2,-33
8020ed40:	1884703a 	and	r2,r3,r2
8020ed44:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8020ed48:	e0bff017 	ldw	r2,-64(fp)
8020ed4c:	10800214 	ori	r2,r2,8
8020ed50:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020ed54:	0005303a 	rdctl	r2,status
8020ed58:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020ed5c:	e0fff717 	ldw	r3,-36(fp)
8020ed60:	00bfff84 	movi	r2,-2
8020ed64:	1884703a 	and	r2,r3,r2
8020ed68:	1001703a 	wrctl	status,r2
  
  return context;
8020ed6c:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
8020ed70:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8020ed74:	e0bffb17 	ldw	r2,-20(fp)
8020ed78:	10800317 	ldw	r2,12(r2)
8020ed7c:	10800104 	addi	r2,r2,4
8020ed80:	e0fff117 	ldw	r3,-60(fp)
8020ed84:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8020ed88:	e0bffb17 	ldw	r2,-20(fp)
8020ed8c:	10800617 	ldw	r2,24(r2)
8020ed90:	e0fff017 	ldw	r3,-64(fp)
8020ed94:	10c00035 	stwio	r3,0(r2)
8020ed98:	e0bff217 	ldw	r2,-56(fp)
8020ed9c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020eda0:	e0bff417 	ldw	r2,-48(fp)
8020eda4:	1001703a 	wrctl	status,r2
8020eda8:	00002306 	br	8020ee38 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8020edac:	e0bffb17 	ldw	r2,-20(fp)
8020edb0:	10c00d17 	ldw	r3,52(r2)
8020edb4:	e0bff117 	ldw	r2,-60(fp)
8020edb8:	1884b03a 	or	r2,r3,r2
8020edbc:	10800114 	ori	r2,r2,4
8020edc0:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
8020edc4:	e0fff117 	ldw	r3,-60(fp)
8020edc8:	00bff3c4 	movi	r2,-49
8020edcc:	1884703a 	and	r2,r3,r2
8020edd0:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
8020edd4:	e0fff017 	ldw	r3,-64(fp)
8020edd8:	00bffdc4 	movi	r2,-9
8020eddc:	1884703a 	and	r2,r3,r2
8020ede0:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020ede4:	0005303a 	rdctl	r2,status
8020ede8:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020edec:	e0fff817 	ldw	r3,-32(fp)
8020edf0:	00bfff84 	movi	r2,-2
8020edf4:	1884703a 	and	r2,r3,r2
8020edf8:	1001703a 	wrctl	status,r2
  
  return context;
8020edfc:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
8020ee00:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8020ee04:	e0bffb17 	ldw	r2,-20(fp)
8020ee08:	10800317 	ldw	r2,12(r2)
8020ee0c:	10800104 	addi	r2,r2,4
8020ee10:	e0fff117 	ldw	r3,-60(fp)
8020ee14:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8020ee18:	e0bffb17 	ldw	r2,-20(fp)
8020ee1c:	10800617 	ldw	r2,24(r2)
8020ee20:	e0fff017 	ldw	r3,-64(fp)
8020ee24:	10c00035 	stwio	r3,0(r2)
8020ee28:	e0bff217 	ldw	r2,-56(fp)
8020ee2c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020ee30:	e0bff617 	ldw	r2,-40(fp)
8020ee34:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
8020ee38:	e0bffb17 	ldw	r2,-20(fp)
8020ee3c:	10800617 	ldw	r2,24(r2)
8020ee40:	10800104 	addi	r2,r2,4
8020ee44:	e0fff917 	ldw	r3,-28(fp)
8020ee48:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
8020ee4c:	e0bffb17 	ldw	r2,-20(fp)
8020ee50:	10800617 	ldw	r2,24(r2)
8020ee54:	10800204 	addi	r2,r2,8
8020ee58:	e0fffa17 	ldw	r3,-24(fp)
8020ee5c:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
8020ee60:	e0bffe03 	ldbu	r2,-8(fp)
8020ee64:	10000426 	beq	r2,zero,8020ee78 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
8020ee68:	e0bff017 	ldw	r2,-64(fp)
8020ee6c:	10800414 	ori	r2,r2,16
8020ee70:	e0bff015 	stw	r2,-64(fp)
8020ee74:	00000406 	br	8020ee88 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
8020ee78:	e0fff017 	ldw	r3,-64(fp)
8020ee7c:	00bffbc4 	movi	r2,-17
8020ee80:	1884703a 	and	r2,r3,r2
8020ee84:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
8020ee88:	e0bfff03 	ldbu	r2,-4(fp)
8020ee8c:	10000e26 	beq	r2,zero,8020eec8 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
8020ee90:	e0bff017 	ldw	r2,-64(fp)
8020ee94:	10800094 	ori	r2,r2,2
8020ee98:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8020ee9c:	e0bffb17 	ldw	r2,-20(fp)
8020eea0:	10800617 	ldw	r2,24(r2)
8020eea4:	10800304 	addi	r2,r2,12
8020eea8:	10800037 	ldwio	r2,0(r2)
8020eeac:	10000a1e 	bne	r2,zero,8020eed8 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8020eeb0:	e0bffb17 	ldw	r2,-20(fp)
8020eeb4:	10800617 	ldw	r2,24(r2)
8020eeb8:	10800304 	addi	r2,r2,12
8020eebc:	00c03fc4 	movi	r3,255
8020eec0:	10c00035 	stwio	r3,0(r2)
8020eec4:	00000406 	br	8020eed8 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
8020eec8:	e0fff017 	ldw	r3,-64(fp)
8020eecc:	00bfff44 	movi	r2,-3
8020eed0:	1884703a 	and	r2,r3,r2
8020eed4:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
8020eed8:	e0bff017 	ldw	r2,-64(fp)
8020eedc:	10800054 	ori	r2,r2,1
8020eee0:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8020eee4:	e0bffb17 	ldw	r2,-20(fp)
8020eee8:	10800617 	ldw	r2,24(r2)
8020eeec:	e0fff017 	ldw	r3,-64(fp)
8020eef0:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
8020eef4:	0005883a 	mov	r2,zero
}
8020eef8:	e037883a 	mov	sp,fp
8020eefc:	df000017 	ldw	fp,0(sp)
8020ef00:	dec00104 	addi	sp,sp,4
8020ef04:	f800283a 	ret

8020ef08 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
8020ef08:	defff704 	addi	sp,sp,-36
8020ef0c:	dfc00815 	stw	ra,32(sp)
8020ef10:	df000715 	stw	fp,28(sp)
8020ef14:	dc400615 	stw	r17,24(sp)
8020ef18:	dc000515 	stw	r16,20(sp)
8020ef1c:	df000704 	addi	fp,sp,28
8020ef20:	e13ffa15 	stw	r4,-24(fp)
8020ef24:	e17ffb15 	stw	r5,-20(fp)
8020ef28:	3007883a 	mov	r3,r6
8020ef2c:	3805883a 	mov	r2,r7
8020ef30:	e0fffc05 	stb	r3,-16(fp)
8020ef34:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
8020ef38:	e13ffb17 	ldw	r4,-20(fp)
8020ef3c:	020eadc0 	call	8020eadc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
8020ef40:	10000226 	beq	r2,zero,8020ef4c <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
8020ef44:	00bffa84 	movi	r2,-22
8020ef48:	00000b06 	br	8020ef78 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
8020ef4c:	e0bffb17 	ldw	r2,-20(fp)
8020ef50:	1021883a 	mov	r16,r2
8020ef54:	0023883a 	mov	r17,zero
8020ef58:	e0fffc03 	ldbu	r3,-16(fp)
8020ef5c:	e0bffd03 	ldbu	r2,-12(fp)
8020ef60:	d8800015 	stw	r2,0(sp)
8020ef64:	180f883a 	mov	r7,r3
8020ef68:	800b883a 	mov	r5,r16
8020ef6c:	880d883a 	mov	r6,r17
8020ef70:	e13ffa17 	ldw	r4,-24(fp)
8020ef74:	020ec480 	call	8020ec48 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8020ef78:	e6fffe04 	addi	sp,fp,-8
8020ef7c:	dfc00317 	ldw	ra,12(sp)
8020ef80:	df000217 	ldw	fp,8(sp)
8020ef84:	dc400117 	ldw	r17,4(sp)
8020ef88:	dc000017 	ldw	r16,0(sp)
8020ef8c:	dec00404 	addi	sp,sp,16
8020ef90:	f800283a 	ret

8020ef94 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
8020ef94:	defff704 	addi	sp,sp,-36
8020ef98:	dfc00815 	stw	ra,32(sp)
8020ef9c:	df000715 	stw	fp,28(sp)
8020efa0:	dc400615 	stw	r17,24(sp)
8020efa4:	dc000515 	stw	r16,20(sp)
8020efa8:	df000704 	addi	fp,sp,28
8020efac:	e13ffa15 	stw	r4,-24(fp)
8020efb0:	e17ffb15 	stw	r5,-20(fp)
8020efb4:	3007883a 	mov	r3,r6
8020efb8:	3805883a 	mov	r2,r7
8020efbc:	e0fffc05 	stb	r3,-16(fp)
8020efc0:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
8020efc4:	e13ffb17 	ldw	r4,-20(fp)
8020efc8:	020eb740 	call	8020eb74 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
8020efcc:	10000226 	beq	r2,zero,8020efd8 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
8020efd0:	00bffa84 	movi	r2,-22
8020efd4:	00000b06 	br	8020f004 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
8020efd8:	e0bffb17 	ldw	r2,-20(fp)
8020efdc:	1021883a 	mov	r16,r2
8020efe0:	0023883a 	mov	r17,zero
8020efe4:	e0fffc03 	ldbu	r3,-16(fp)
8020efe8:	e0bffd03 	ldbu	r2,-12(fp)
8020efec:	d8800015 	stw	r2,0(sp)
8020eff0:	180f883a 	mov	r7,r3
8020eff4:	800b883a 	mov	r5,r16
8020eff8:	880d883a 	mov	r6,r17
8020effc:	e13ffa17 	ldw	r4,-24(fp)
8020f000:	020ec480 	call	8020ec48 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8020f004:	e6fffe04 	addi	sp,fp,-8
8020f008:	dfc00317 	ldw	ra,12(sp)
8020f00c:	df000217 	ldw	fp,8(sp)
8020f010:	dc400117 	ldw	r17,4(sp)
8020f014:	dc000017 	ldw	r16,0(sp)
8020f018:	dec00404 	addi	sp,sp,16
8020f01c:	f800283a 	ret

8020f020 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
8020f020:	defffc04 	addi	sp,sp,-16
8020f024:	dfc00315 	stw	ra,12(sp)
8020f028:	df000215 	stw	fp,8(sp)
8020f02c:	df000204 	addi	fp,sp,8
8020f030:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
8020f034:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
8020f038:	d1601304 	addi	r5,gp,-32692
8020f03c:	e13fff17 	ldw	r4,-4(fp)
8020f040:	020f61c0 	call	8020f61c <alt_find_dev>
8020f044:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
8020f048:	e0bffe17 	ldw	r2,-8(fp)
8020f04c:	1000041e 	bne	r2,zero,8020f060 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
8020f050:	020d4ac0 	call	8020d4ac <alt_get_errno>
8020f054:	1007883a 	mov	r3,r2
8020f058:	008004c4 	movi	r2,19
8020f05c:	18800015 	stw	r2,0(r3)
    }

    return dev;
8020f060:	e0bffe17 	ldw	r2,-8(fp)
}
8020f064:	e037883a 	mov	sp,fp
8020f068:	dfc00117 	ldw	ra,4(sp)
8020f06c:	df000017 	ldw	fp,0(sp)
8020f070:	dec00204 	addi	sp,sp,8
8020f074:	f800283a 	ret

8020f078 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
8020f078:	defff804 	addi	sp,sp,-32
8020f07c:	dfc00715 	stw	ra,28(sp)
8020f080:	df000615 	stw	fp,24(sp)
8020f084:	df000604 	addi	fp,sp,24
8020f088:	e13ffd15 	stw	r4,-12(fp)
8020f08c:	e17ffe15 	stw	r5,-8(fp)
8020f090:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
8020f094:	e0bffd17 	ldw	r2,-12(fp)
8020f098:	10801783 	ldbu	r2,94(r2)
8020f09c:	10803fcc 	andi	r2,r2,255
8020f0a0:	10000b26 	beq	r2,zero,8020f0d0 <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
8020f0a4:	e0bffd17 	ldw	r2,-12(fp)
8020f0a8:	10800617 	ldw	r2,24(r2)
8020f0ac:	00c00104 	movi	r3,4
8020f0b0:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
8020f0b4:	0001883a 	nop
8020f0b8:	e0bffd17 	ldw	r2,-12(fp)
8020f0bc:	10800617 	ldw	r2,24(r2)
8020f0c0:	10800037 	ldwio	r2,0(r2)
8020f0c4:	1080010c 	andi	r2,r2,4
8020f0c8:	1005d0ba 	srai	r2,r2,2
8020f0cc:	103ffa1e 	bne	r2,zero,8020f0b8 <__reset+0xfa1ef0b8>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8020f0d0:	e0bffd17 	ldw	r2,-12(fp)
8020f0d4:	10800317 	ldw	r2,12(r2)
8020f0d8:	10800104 	addi	r2,r2,4
8020f0dc:	00c00084 	movi	r3,2
8020f0e0:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8020f0e4:	0001883a 	nop
8020f0e8:	e0bffd17 	ldw	r2,-12(fp)
8020f0ec:	10800317 	ldw	r2,12(r2)
8020f0f0:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
8020f0f4:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8020f0f8:	103ffb1e 	bne	r2,zero,8020f0e8 <__reset+0xfa1ef0e8>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8020f0fc:	e0bffd17 	ldw	r2,-12(fp)
8020f100:	10800317 	ldw	r2,12(r2)
8020f104:	10800104 	addi	r2,r2,4
8020f108:	10800037 	ldwio	r2,0(r2)
8020f10c:	1007883a 	mov	r3,r2
8020f110:	00bffbc4 	movi	r2,-17
8020f114:	1884703a 	and	r2,r3,r2
8020f118:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8020f11c:	e0bffb17 	ldw	r2,-20(fp)
8020f120:	10800814 	ori	r2,r2,32
8020f124:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8020f128:	e0bffd17 	ldw	r2,-12(fp)
8020f12c:	10800317 	ldw	r2,12(r2)
8020f130:	10800104 	addi	r2,r2,4
8020f134:	e0fffb17 	ldw	r3,-20(fp)
8020f138:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
8020f13c:	e0bffd17 	ldw	r2,-12(fp)
8020f140:	10800317 	ldw	r2,12(r2)
8020f144:	e0fffd17 	ldw	r3,-12(fp)
8020f148:	18c00317 	ldw	r3,12(r3)
8020f14c:	18c00037 	ldwio	r3,0(r3)
8020f150:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
8020f154:	e0bffd17 	ldw	r2,-12(fp)
8020f158:	10801783 	ldbu	r2,94(r2)
8020f15c:	10803fcc 	andi	r2,r2,255
8020f160:	10000826 	beq	r2,zero,8020f184 <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
8020f164:	e0bffd17 	ldw	r2,-12(fp)
8020f168:	10800617 	ldw	r2,24(r2)
8020f16c:	10800404 	addi	r2,r2,16
8020f170:	e0fffd17 	ldw	r3,-12(fp)
8020f174:	18c00617 	ldw	r3,24(r3)
8020f178:	18c00404 	addi	r3,r3,16
8020f17c:	18c00037 	ldwio	r3,0(r3)
8020f180:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
8020f184:	d1601304 	addi	r5,gp,-32692
8020f188:	e13ffd17 	ldw	r4,-12(fp)
8020f18c:	020f4b80 	call	8020f4b8 <alt_dev_llist_insert>
8020f190:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
8020f194:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
8020f198:	e0bffc17 	ldw	r2,-16(fp)
8020f19c:	1000081e 	bne	r2,zero,8020f1c0 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
8020f1a0:	d8000015 	stw	zero,0(sp)
8020f1a4:	e1fffd17 	ldw	r7,-12(fp)
8020f1a8:	01a00874 	movhi	r6,32801
8020f1ac:	31b5aa04 	addi	r6,r6,-10584
8020f1b0:	e17fff17 	ldw	r5,-4(fp)
8020f1b4:	e13ffe17 	ldw	r4,-8(fp)
8020f1b8:	020f6ac0 	call	8020f6ac <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
8020f1bc:	00000406 	br	8020f1d0 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
8020f1c0:	01200874 	movhi	r4,32801
8020f1c4:	2103c704 	addi	r4,r4,3868
8020f1c8:	020fce00 	call	8020fce0 <alt_printf>
    }
    
    return;
8020f1cc:	0001883a 	nop

}
8020f1d0:	e037883a 	mov	sp,fp
8020f1d4:	dfc00117 	ldw	ra,4(sp)
8020f1d8:	df000017 	ldw	fp,0(sp)
8020f1dc:	dec00204 	addi	sp,sp,8
8020f1e0:	f800283a 	ret

8020f1e4 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
8020f1e4:	defffb04 	addi	sp,sp,-20
8020f1e8:	df000415 	stw	fp,16(sp)
8020f1ec:	df000404 	addi	fp,sp,16
8020f1f0:	e13ffc15 	stw	r4,-16(fp)
8020f1f4:	e17ffd15 	stw	r5,-12(fp)
8020f1f8:	e1bffe15 	stw	r6,-8(fp)
8020f1fc:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
8020f200:	e0bffc17 	ldw	r2,-16(fp)
8020f204:	e0fffd17 	ldw	r3,-12(fp)
8020f208:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
8020f20c:	e0bffc17 	ldw	r2,-16(fp)
8020f210:	e0ffff17 	ldw	r3,-4(fp)
8020f214:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
8020f218:	e0bffc17 	ldw	r2,-16(fp)
8020f21c:	e0fffe17 	ldw	r3,-8(fp)
8020f220:	10c00d15 	stw	r3,52(r2)

    return ;
8020f224:	0001883a 	nop
}
8020f228:	e037883a 	mov	sp,fp
8020f22c:	df000017 	ldw	fp,0(sp)
8020f230:	dec00104 	addi	sp,sp,4
8020f234:	f800283a 	ret

8020f238 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
8020f238:	defffc04 	addi	sp,sp,-16
8020f23c:	dfc00315 	stw	ra,12(sp)
8020f240:	df000215 	stw	fp,8(sp)
8020f244:	df000204 	addi	fp,sp,8
8020f248:	e13ffe15 	stw	r4,-8(fp)
8020f24c:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
8020f250:	000d883a 	mov	r6,zero
8020f254:	e17fff17 	ldw	r5,-4(fp)
8020f258:	e13ffe17 	ldw	r4,-8(fp)
8020f25c:	020da0c0 	call	8020da0c <alt_msgdma_descriptor_async_transfer>

}
8020f260:	e037883a 	mov	sp,fp
8020f264:	dfc00117 	ldw	ra,4(sp)
8020f268:	df000017 	ldw	fp,0(sp)
8020f26c:	dec00204 	addi	sp,sp,8
8020f270:	f800283a 	ret

8020f274 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
8020f274:	defffc04 	addi	sp,sp,-16
8020f278:	dfc00315 	stw	ra,12(sp)
8020f27c:	df000215 	stw	fp,8(sp)
8020f280:	df000204 	addi	fp,sp,8
8020f284:	e13ffe15 	stw	r4,-8(fp)
8020f288:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
8020f28c:	e1bfff17 	ldw	r6,-4(fp)
8020f290:	000b883a 	mov	r5,zero
8020f294:	e13ffe17 	ldw	r4,-8(fp)
8020f298:	020da0c0 	call	8020da0c <alt_msgdma_descriptor_async_transfer>
}
8020f29c:	e037883a 	mov	sp,fp
8020f2a0:	dfc00117 	ldw	ra,4(sp)
8020f2a4:	df000017 	ldw	fp,0(sp)
8020f2a8:	dec00204 	addi	sp,sp,8
8020f2ac:	f800283a 	ret

8020f2b0 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
8020f2b0:	defffc04 	addi	sp,sp,-16
8020f2b4:	dfc00315 	stw	ra,12(sp)
8020f2b8:	df000215 	stw	fp,8(sp)
8020f2bc:	df000204 	addi	fp,sp,8
8020f2c0:	e13ffe15 	stw	r4,-8(fp)
8020f2c4:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
8020f2c8:	000d883a 	mov	r6,zero
8020f2cc:	e17fff17 	ldw	r5,-4(fp)
8020f2d0:	e13ffe17 	ldw	r4,-8(fp)
8020f2d4:	020dcdc0 	call	8020dcdc <alt_msgdma_descriptor_sync_transfer>
}
8020f2d8:	e037883a 	mov	sp,fp
8020f2dc:	dfc00117 	ldw	ra,4(sp)
8020f2e0:	df000017 	ldw	fp,0(sp)
8020f2e4:	dec00204 	addi	sp,sp,8
8020f2e8:	f800283a 	ret

8020f2ec <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
8020f2ec:	defffc04 	addi	sp,sp,-16
8020f2f0:	dfc00315 	stw	ra,12(sp)
8020f2f4:	df000215 	stw	fp,8(sp)
8020f2f8:	df000204 	addi	fp,sp,8
8020f2fc:	e13ffe15 	stw	r4,-8(fp)
8020f300:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
8020f304:	e1bfff17 	ldw	r6,-4(fp)
8020f308:	000b883a 	mov	r5,zero
8020f30c:	e13ffe17 	ldw	r4,-8(fp)
8020f310:	020dcdc0 	call	8020dcdc <alt_msgdma_descriptor_sync_transfer>
}
8020f314:	e037883a 	mov	sp,fp
8020f318:	dfc00117 	ldw	ra,4(sp)
8020f31c:	df000017 	ldw	fp,0(sp)
8020f320:	dec00204 	addi	sp,sp,8
8020f324:	f800283a 	ret

8020f328 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
8020f328:	defff504 	addi	sp,sp,-44
8020f32c:	df000a15 	stw	fp,40(sp)
8020f330:	df000a04 	addi	fp,sp,40
8020f334:	e13ffc15 	stw	r4,-16(fp)
8020f338:	e17ffd15 	stw	r5,-12(fp)
8020f33c:	e1bffe15 	stw	r6,-8(fp)
8020f340:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
8020f344:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8020f348:	d0a02f17 	ldw	r2,-32580(gp)
  
  if (alt_ticks_per_second ())
8020f34c:	10003c26 	beq	r2,zero,8020f440 <alt_alarm_start+0x118>
  {
    if (alarm)
8020f350:	e0bffc17 	ldw	r2,-16(fp)
8020f354:	10003826 	beq	r2,zero,8020f438 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
8020f358:	e0bffc17 	ldw	r2,-16(fp)
8020f35c:	e0fffe17 	ldw	r3,-8(fp)
8020f360:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
8020f364:	e0bffc17 	ldw	r2,-16(fp)
8020f368:	e0ffff17 	ldw	r3,-4(fp)
8020f36c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020f370:	0005303a 	rdctl	r2,status
8020f374:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020f378:	e0fff917 	ldw	r3,-28(fp)
8020f37c:	00bfff84 	movi	r2,-2
8020f380:	1884703a 	and	r2,r3,r2
8020f384:	1001703a 	wrctl	status,r2
  
  return context;
8020f388:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
8020f38c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8020f390:	d0a03017 	ldw	r2,-32576(gp)
      
      current_nticks = alt_nticks();
8020f394:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
8020f398:	e0fffd17 	ldw	r3,-12(fp)
8020f39c:	e0bff617 	ldw	r2,-40(fp)
8020f3a0:	1885883a 	add	r2,r3,r2
8020f3a4:	10c00044 	addi	r3,r2,1
8020f3a8:	e0bffc17 	ldw	r2,-16(fp)
8020f3ac:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
8020f3b0:	e0bffc17 	ldw	r2,-16(fp)
8020f3b4:	10c00217 	ldw	r3,8(r2)
8020f3b8:	e0bff617 	ldw	r2,-40(fp)
8020f3bc:	1880042e 	bgeu	r3,r2,8020f3d0 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
8020f3c0:	e0bffc17 	ldw	r2,-16(fp)
8020f3c4:	00c00044 	movi	r3,1
8020f3c8:	10c00405 	stb	r3,16(r2)
8020f3cc:	00000206 	br	8020f3d8 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
8020f3d0:	e0bffc17 	ldw	r2,-16(fp)
8020f3d4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
8020f3d8:	e0bffc17 	ldw	r2,-16(fp)
8020f3dc:	d0e00f04 	addi	r3,gp,-32708
8020f3e0:	e0fffa15 	stw	r3,-24(fp)
8020f3e4:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8020f3e8:	e0bffb17 	ldw	r2,-20(fp)
8020f3ec:	e0fffa17 	ldw	r3,-24(fp)
8020f3f0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8020f3f4:	e0bffa17 	ldw	r2,-24(fp)
8020f3f8:	10c00017 	ldw	r3,0(r2)
8020f3fc:	e0bffb17 	ldw	r2,-20(fp)
8020f400:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8020f404:	e0bffa17 	ldw	r2,-24(fp)
8020f408:	10800017 	ldw	r2,0(r2)
8020f40c:	e0fffb17 	ldw	r3,-20(fp)
8020f410:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8020f414:	e0bffa17 	ldw	r2,-24(fp)
8020f418:	e0fffb17 	ldw	r3,-20(fp)
8020f41c:	10c00015 	stw	r3,0(r2)
8020f420:	e0bff817 	ldw	r2,-32(fp)
8020f424:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020f428:	e0bff717 	ldw	r2,-36(fp)
8020f42c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
8020f430:	0005883a 	mov	r2,zero
8020f434:	00000306 	br	8020f444 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
8020f438:	00bffa84 	movi	r2,-22
8020f43c:	00000106 	br	8020f444 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
8020f440:	00bfde84 	movi	r2,-134
  }
}
8020f444:	e037883a 	mov	sp,fp
8020f448:	df000017 	ldw	fp,0(sp)
8020f44c:	dec00104 	addi	sp,sp,4
8020f450:	f800283a 	ret

8020f454 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
8020f454:	defffd04 	addi	sp,sp,-12
8020f458:	df000215 	stw	fp,8(sp)
8020f45c:	df000204 	addi	fp,sp,8
8020f460:	e13ffe15 	stw	r4,-8(fp)
8020f464:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
8020f468:	0001883a 	nop
8020f46c:	e037883a 	mov	sp,fp
8020f470:	df000017 	ldw	fp,0(sp)
8020f474:	dec00104 	addi	sp,sp,4
8020f478:	f800283a 	ret

8020f47c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020f47c:	defffe04 	addi	sp,sp,-8
8020f480:	dfc00115 	stw	ra,4(sp)
8020f484:	df000015 	stw	fp,0(sp)
8020f488:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020f48c:	d0a00b17 	ldw	r2,-32724(gp)
8020f490:	10000326 	beq	r2,zero,8020f4a0 <alt_get_errno+0x24>
8020f494:	d0a00b17 	ldw	r2,-32724(gp)
8020f498:	103ee83a 	callr	r2
8020f49c:	00000106 	br	8020f4a4 <alt_get_errno+0x28>
8020f4a0:	d0a02604 	addi	r2,gp,-32616
}
8020f4a4:	e037883a 	mov	sp,fp
8020f4a8:	dfc00117 	ldw	ra,4(sp)
8020f4ac:	df000017 	ldw	fp,0(sp)
8020f4b0:	dec00204 	addi	sp,sp,8
8020f4b4:	f800283a 	ret

8020f4b8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
8020f4b8:	defffa04 	addi	sp,sp,-24
8020f4bc:	dfc00515 	stw	ra,20(sp)
8020f4c0:	df000415 	stw	fp,16(sp)
8020f4c4:	df000404 	addi	fp,sp,16
8020f4c8:	e13ffe15 	stw	r4,-8(fp)
8020f4cc:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
8020f4d0:	e0bffe17 	ldw	r2,-8(fp)
8020f4d4:	10000326 	beq	r2,zero,8020f4e4 <alt_dev_llist_insert+0x2c>
8020f4d8:	e0bffe17 	ldw	r2,-8(fp)
8020f4dc:	10800217 	ldw	r2,8(r2)
8020f4e0:	1000061e 	bne	r2,zero,8020f4fc <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
8020f4e4:	020f47c0 	call	8020f47c <alt_get_errno>
8020f4e8:	1007883a 	mov	r3,r2
8020f4ec:	00800584 	movi	r2,22
8020f4f0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
8020f4f4:	00bffa84 	movi	r2,-22
8020f4f8:	00001306 	br	8020f548 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
8020f4fc:	e0bffe17 	ldw	r2,-8(fp)
8020f500:	e0ffff17 	ldw	r3,-4(fp)
8020f504:	e0fffc15 	stw	r3,-16(fp)
8020f508:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8020f50c:	e0bffd17 	ldw	r2,-12(fp)
8020f510:	e0fffc17 	ldw	r3,-16(fp)
8020f514:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8020f518:	e0bffc17 	ldw	r2,-16(fp)
8020f51c:	10c00017 	ldw	r3,0(r2)
8020f520:	e0bffd17 	ldw	r2,-12(fp)
8020f524:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8020f528:	e0bffc17 	ldw	r2,-16(fp)
8020f52c:	10800017 	ldw	r2,0(r2)
8020f530:	e0fffd17 	ldw	r3,-12(fp)
8020f534:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8020f538:	e0bffc17 	ldw	r2,-16(fp)
8020f53c:	e0fffd17 	ldw	r3,-12(fp)
8020f540:	10c00015 	stw	r3,0(r2)

  return 0;  
8020f544:	0005883a 	mov	r2,zero
}
8020f548:	e037883a 	mov	sp,fp
8020f54c:	dfc00117 	ldw	ra,4(sp)
8020f550:	df000017 	ldw	fp,0(sp)
8020f554:	dec00204 	addi	sp,sp,8
8020f558:	f800283a 	ret

8020f55c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8020f55c:	defffd04 	addi	sp,sp,-12
8020f560:	dfc00215 	stw	ra,8(sp)
8020f564:	df000115 	stw	fp,4(sp)
8020f568:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8020f56c:	00a00874 	movhi	r2,32801
8020f570:	10825c04 	addi	r2,r2,2416
8020f574:	e0bfff15 	stw	r2,-4(fp)
8020f578:	00000606 	br	8020f594 <_do_ctors+0x38>
        (*ctor) (); 
8020f57c:	e0bfff17 	ldw	r2,-4(fp)
8020f580:	10800017 	ldw	r2,0(r2)
8020f584:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8020f588:	e0bfff17 	ldw	r2,-4(fp)
8020f58c:	10bfff04 	addi	r2,r2,-4
8020f590:	e0bfff15 	stw	r2,-4(fp)
8020f594:	e0ffff17 	ldw	r3,-4(fp)
8020f598:	00a00874 	movhi	r2,32801
8020f59c:	10825d04 	addi	r2,r2,2420
8020f5a0:	18bff62e 	bgeu	r3,r2,8020f57c <__reset+0xfa1ef57c>
        (*ctor) (); 
}
8020f5a4:	0001883a 	nop
8020f5a8:	e037883a 	mov	sp,fp
8020f5ac:	dfc00117 	ldw	ra,4(sp)
8020f5b0:	df000017 	ldw	fp,0(sp)
8020f5b4:	dec00204 	addi	sp,sp,8
8020f5b8:	f800283a 	ret

8020f5bc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8020f5bc:	defffd04 	addi	sp,sp,-12
8020f5c0:	dfc00215 	stw	ra,8(sp)
8020f5c4:	df000115 	stw	fp,4(sp)
8020f5c8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8020f5cc:	00a00874 	movhi	r2,32801
8020f5d0:	10825c04 	addi	r2,r2,2416
8020f5d4:	e0bfff15 	stw	r2,-4(fp)
8020f5d8:	00000606 	br	8020f5f4 <_do_dtors+0x38>
        (*dtor) (); 
8020f5dc:	e0bfff17 	ldw	r2,-4(fp)
8020f5e0:	10800017 	ldw	r2,0(r2)
8020f5e4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8020f5e8:	e0bfff17 	ldw	r2,-4(fp)
8020f5ec:	10bfff04 	addi	r2,r2,-4
8020f5f0:	e0bfff15 	stw	r2,-4(fp)
8020f5f4:	e0ffff17 	ldw	r3,-4(fp)
8020f5f8:	00a00874 	movhi	r2,32801
8020f5fc:	10825d04 	addi	r2,r2,2420
8020f600:	18bff62e 	bgeu	r3,r2,8020f5dc <__reset+0xfa1ef5dc>
        (*dtor) (); 
}
8020f604:	0001883a 	nop
8020f608:	e037883a 	mov	sp,fp
8020f60c:	dfc00117 	ldw	ra,4(sp)
8020f610:	df000017 	ldw	fp,0(sp)
8020f614:	dec00204 	addi	sp,sp,8
8020f618:	f800283a 	ret

8020f61c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8020f61c:	defffa04 	addi	sp,sp,-24
8020f620:	dfc00515 	stw	ra,20(sp)
8020f624:	df000415 	stw	fp,16(sp)
8020f628:	df000404 	addi	fp,sp,16
8020f62c:	e13ffe15 	stw	r4,-8(fp)
8020f630:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
8020f634:	e0bfff17 	ldw	r2,-4(fp)
8020f638:	10800017 	ldw	r2,0(r2)
8020f63c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
8020f640:	e13ffe17 	ldw	r4,-8(fp)
8020f644:	0206c880 	call	80206c88 <strlen>
8020f648:	10800044 	addi	r2,r2,1
8020f64c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8020f650:	00000d06 	br	8020f688 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8020f654:	e0bffc17 	ldw	r2,-16(fp)
8020f658:	10800217 	ldw	r2,8(r2)
8020f65c:	e0fffd17 	ldw	r3,-12(fp)
8020f660:	180d883a 	mov	r6,r3
8020f664:	e17ffe17 	ldw	r5,-8(fp)
8020f668:	1009883a 	mov	r4,r2
8020f66c:	02102000 	call	80210200 <memcmp>
8020f670:	1000021e 	bne	r2,zero,8020f67c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8020f674:	e0bffc17 	ldw	r2,-16(fp)
8020f678:	00000706 	br	8020f698 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8020f67c:	e0bffc17 	ldw	r2,-16(fp)
8020f680:	10800017 	ldw	r2,0(r2)
8020f684:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8020f688:	e0fffc17 	ldw	r3,-16(fp)
8020f68c:	e0bfff17 	ldw	r2,-4(fp)
8020f690:	18bff01e 	bne	r3,r2,8020f654 <__reset+0xfa1ef654>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8020f694:	0005883a 	mov	r2,zero
}
8020f698:	e037883a 	mov	sp,fp
8020f69c:	dfc00117 	ldw	ra,4(sp)
8020f6a0:	df000017 	ldw	fp,0(sp)
8020f6a4:	dec00204 	addi	sp,sp,8
8020f6a8:	f800283a 	ret

8020f6ac <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8020f6ac:	defff904 	addi	sp,sp,-28
8020f6b0:	dfc00615 	stw	ra,24(sp)
8020f6b4:	df000515 	stw	fp,20(sp)
8020f6b8:	df000504 	addi	fp,sp,20
8020f6bc:	e13ffc15 	stw	r4,-16(fp)
8020f6c0:	e17ffd15 	stw	r5,-12(fp)
8020f6c4:	e1bffe15 	stw	r6,-8(fp)
8020f6c8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8020f6cc:	e0800217 	ldw	r2,8(fp)
8020f6d0:	d8800015 	stw	r2,0(sp)
8020f6d4:	e1ffff17 	ldw	r7,-4(fp)
8020f6d8:	e1bffe17 	ldw	r6,-8(fp)
8020f6dc:	e17ffd17 	ldw	r5,-12(fp)
8020f6e0:	e13ffc17 	ldw	r4,-16(fp)
8020f6e4:	020f85c0 	call	8020f85c <alt_iic_isr_register>
}  
8020f6e8:	e037883a 	mov	sp,fp
8020f6ec:	dfc00117 	ldw	ra,4(sp)
8020f6f0:	df000017 	ldw	fp,0(sp)
8020f6f4:	dec00204 	addi	sp,sp,8
8020f6f8:	f800283a 	ret

8020f6fc <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8020f6fc:	defff904 	addi	sp,sp,-28
8020f700:	df000615 	stw	fp,24(sp)
8020f704:	df000604 	addi	fp,sp,24
8020f708:	e13ffe15 	stw	r4,-8(fp)
8020f70c:	e17fff15 	stw	r5,-4(fp)
8020f710:	e0bfff17 	ldw	r2,-4(fp)
8020f714:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020f718:	0005303a 	rdctl	r2,status
8020f71c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020f720:	e0fffb17 	ldw	r3,-20(fp)
8020f724:	00bfff84 	movi	r2,-2
8020f728:	1884703a 	and	r2,r3,r2
8020f72c:	1001703a 	wrctl	status,r2
  
  return context;
8020f730:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8020f734:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
8020f738:	00c00044 	movi	r3,1
8020f73c:	e0bffa17 	ldw	r2,-24(fp)
8020f740:	1884983a 	sll	r2,r3,r2
8020f744:	1007883a 	mov	r3,r2
8020f748:	d0a02717 	ldw	r2,-32612(gp)
8020f74c:	1884b03a 	or	r2,r3,r2
8020f750:	d0a02715 	stw	r2,-32612(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8020f754:	d0a02717 	ldw	r2,-32612(gp)
8020f758:	100170fa 	wrctl	ienable,r2
8020f75c:	e0bffc17 	ldw	r2,-16(fp)
8020f760:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020f764:	e0bffd17 	ldw	r2,-12(fp)
8020f768:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8020f76c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
8020f770:	0001883a 	nop
}
8020f774:	e037883a 	mov	sp,fp
8020f778:	df000017 	ldw	fp,0(sp)
8020f77c:	dec00104 	addi	sp,sp,4
8020f780:	f800283a 	ret

8020f784 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8020f784:	defff904 	addi	sp,sp,-28
8020f788:	df000615 	stw	fp,24(sp)
8020f78c:	df000604 	addi	fp,sp,24
8020f790:	e13ffe15 	stw	r4,-8(fp)
8020f794:	e17fff15 	stw	r5,-4(fp)
8020f798:	e0bfff17 	ldw	r2,-4(fp)
8020f79c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020f7a0:	0005303a 	rdctl	r2,status
8020f7a4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020f7a8:	e0fffb17 	ldw	r3,-20(fp)
8020f7ac:	00bfff84 	movi	r2,-2
8020f7b0:	1884703a 	and	r2,r3,r2
8020f7b4:	1001703a 	wrctl	status,r2
  
  return context;
8020f7b8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8020f7bc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
8020f7c0:	00c00044 	movi	r3,1
8020f7c4:	e0bffa17 	ldw	r2,-24(fp)
8020f7c8:	1884983a 	sll	r2,r3,r2
8020f7cc:	0084303a 	nor	r2,zero,r2
8020f7d0:	1007883a 	mov	r3,r2
8020f7d4:	d0a02717 	ldw	r2,-32612(gp)
8020f7d8:	1884703a 	and	r2,r3,r2
8020f7dc:	d0a02715 	stw	r2,-32612(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8020f7e0:	d0a02717 	ldw	r2,-32612(gp)
8020f7e4:	100170fa 	wrctl	ienable,r2
8020f7e8:	e0bffc17 	ldw	r2,-16(fp)
8020f7ec:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020f7f0:	e0bffd17 	ldw	r2,-12(fp)
8020f7f4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8020f7f8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8020f7fc:	0001883a 	nop
}
8020f800:	e037883a 	mov	sp,fp
8020f804:	df000017 	ldw	fp,0(sp)
8020f808:	dec00104 	addi	sp,sp,4
8020f80c:	f800283a 	ret

8020f810 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
8020f810:	defffc04 	addi	sp,sp,-16
8020f814:	df000315 	stw	fp,12(sp)
8020f818:	df000304 	addi	fp,sp,12
8020f81c:	e13ffe15 	stw	r4,-8(fp)
8020f820:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
8020f824:	000530fa 	rdctl	r2,ienable
8020f828:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8020f82c:	00c00044 	movi	r3,1
8020f830:	e0bfff17 	ldw	r2,-4(fp)
8020f834:	1884983a 	sll	r2,r3,r2
8020f838:	1007883a 	mov	r3,r2
8020f83c:	e0bffd17 	ldw	r2,-12(fp)
8020f840:	1884703a 	and	r2,r3,r2
8020f844:	1004c03a 	cmpne	r2,r2,zero
8020f848:	10803fcc 	andi	r2,r2,255
}
8020f84c:	e037883a 	mov	sp,fp
8020f850:	df000017 	ldw	fp,0(sp)
8020f854:	dec00104 	addi	sp,sp,4
8020f858:	f800283a 	ret

8020f85c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8020f85c:	defff504 	addi	sp,sp,-44
8020f860:	dfc00a15 	stw	ra,40(sp)
8020f864:	df000915 	stw	fp,36(sp)
8020f868:	df000904 	addi	fp,sp,36
8020f86c:	e13ffc15 	stw	r4,-16(fp)
8020f870:	e17ffd15 	stw	r5,-12(fp)
8020f874:	e1bffe15 	stw	r6,-8(fp)
8020f878:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8020f87c:	00bffa84 	movi	r2,-22
8020f880:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8020f884:	e0bffd17 	ldw	r2,-12(fp)
8020f888:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8020f88c:	e0bff817 	ldw	r2,-32(fp)
8020f890:	10800808 	cmpgei	r2,r2,32
8020f894:	1000271e 	bne	r2,zero,8020f934 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020f898:	0005303a 	rdctl	r2,status
8020f89c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020f8a0:	e0fffb17 	ldw	r3,-20(fp)
8020f8a4:	00bfff84 	movi	r2,-2
8020f8a8:	1884703a 	and	r2,r3,r2
8020f8ac:	1001703a 	wrctl	status,r2
  
  return context;
8020f8b0:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8020f8b4:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8020f8b8:	00a00874 	movhi	r2,32801
8020f8bc:	108c8104 	addi	r2,r2,12804
8020f8c0:	e0fff817 	ldw	r3,-32(fp)
8020f8c4:	180690fa 	slli	r3,r3,3
8020f8c8:	10c5883a 	add	r2,r2,r3
8020f8cc:	e0fffe17 	ldw	r3,-8(fp)
8020f8d0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8020f8d4:	00a00874 	movhi	r2,32801
8020f8d8:	108c8104 	addi	r2,r2,12804
8020f8dc:	e0fff817 	ldw	r3,-32(fp)
8020f8e0:	180690fa 	slli	r3,r3,3
8020f8e4:	10c5883a 	add	r2,r2,r3
8020f8e8:	10800104 	addi	r2,r2,4
8020f8ec:	e0ffff17 	ldw	r3,-4(fp)
8020f8f0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
8020f8f4:	e0bffe17 	ldw	r2,-8(fp)
8020f8f8:	10000526 	beq	r2,zero,8020f910 <alt_iic_isr_register+0xb4>
8020f8fc:	e0bff817 	ldw	r2,-32(fp)
8020f900:	100b883a 	mov	r5,r2
8020f904:	e13ffc17 	ldw	r4,-16(fp)
8020f908:	020f6fc0 	call	8020f6fc <alt_ic_irq_enable>
8020f90c:	00000406 	br	8020f920 <alt_iic_isr_register+0xc4>
8020f910:	e0bff817 	ldw	r2,-32(fp)
8020f914:	100b883a 	mov	r5,r2
8020f918:	e13ffc17 	ldw	r4,-16(fp)
8020f91c:	020f7840 	call	8020f784 <alt_ic_irq_disable>
8020f920:	e0bff715 	stw	r2,-36(fp)
8020f924:	e0bffa17 	ldw	r2,-24(fp)
8020f928:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020f92c:	e0bff917 	ldw	r2,-28(fp)
8020f930:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
8020f934:	e0bff717 	ldw	r2,-36(fp)
}
8020f938:	e037883a 	mov	sp,fp
8020f93c:	dfc00117 	ldw	ra,4(sp)
8020f940:	df000017 	ldw	fp,0(sp)
8020f944:	dec00204 	addi	sp,sp,8
8020f948:	f800283a 	ret

8020f94c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8020f94c:	defff904 	addi	sp,sp,-28
8020f950:	dfc00615 	stw	ra,24(sp)
8020f954:	df000515 	stw	fp,20(sp)
8020f958:	df000504 	addi	fp,sp,20
8020f95c:	e13ffc15 	stw	r4,-16(fp)
8020f960:	e17ffd15 	stw	r5,-12(fp)
8020f964:	e1bffe15 	stw	r6,-8(fp)
8020f968:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8020f96c:	e1bfff17 	ldw	r6,-4(fp)
8020f970:	e17ffe17 	ldw	r5,-8(fp)
8020f974:	e13ffd17 	ldw	r4,-12(fp)
8020f978:	020fb8c0 	call	8020fb8c <open>
8020f97c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
8020f980:	e0bffb17 	ldw	r2,-20(fp)
8020f984:	10001c16 	blt	r2,zero,8020f9f8 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8020f988:	00a00874 	movhi	r2,32801
8020f98c:	10861704 	addi	r2,r2,6236
8020f990:	e0fffb17 	ldw	r3,-20(fp)
8020f994:	18c00324 	muli	r3,r3,12
8020f998:	10c5883a 	add	r2,r2,r3
8020f99c:	10c00017 	ldw	r3,0(r2)
8020f9a0:	e0bffc17 	ldw	r2,-16(fp)
8020f9a4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8020f9a8:	00a00874 	movhi	r2,32801
8020f9ac:	10861704 	addi	r2,r2,6236
8020f9b0:	e0fffb17 	ldw	r3,-20(fp)
8020f9b4:	18c00324 	muli	r3,r3,12
8020f9b8:	10c5883a 	add	r2,r2,r3
8020f9bc:	10800104 	addi	r2,r2,4
8020f9c0:	10c00017 	ldw	r3,0(r2)
8020f9c4:	e0bffc17 	ldw	r2,-16(fp)
8020f9c8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
8020f9cc:	00a00874 	movhi	r2,32801
8020f9d0:	10861704 	addi	r2,r2,6236
8020f9d4:	e0fffb17 	ldw	r3,-20(fp)
8020f9d8:	18c00324 	muli	r3,r3,12
8020f9dc:	10c5883a 	add	r2,r2,r3
8020f9e0:	10800204 	addi	r2,r2,8
8020f9e4:	10c00017 	ldw	r3,0(r2)
8020f9e8:	e0bffc17 	ldw	r2,-16(fp)
8020f9ec:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
8020f9f0:	e13ffb17 	ldw	r4,-20(fp)
8020f9f4:	020aca00 	call	8020aca0 <alt_release_fd>
  }
} 
8020f9f8:	0001883a 	nop
8020f9fc:	e037883a 	mov	sp,fp
8020fa00:	dfc00117 	ldw	ra,4(sp)
8020fa04:	df000017 	ldw	fp,0(sp)
8020fa08:	dec00204 	addi	sp,sp,8
8020fa0c:	f800283a 	ret

8020fa10 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
8020fa10:	defffb04 	addi	sp,sp,-20
8020fa14:	dfc00415 	stw	ra,16(sp)
8020fa18:	df000315 	stw	fp,12(sp)
8020fa1c:	df000304 	addi	fp,sp,12
8020fa20:	e13ffd15 	stw	r4,-12(fp)
8020fa24:	e17ffe15 	stw	r5,-8(fp)
8020fa28:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8020fa2c:	01c07fc4 	movi	r7,511
8020fa30:	01800044 	movi	r6,1
8020fa34:	e17ffd17 	ldw	r5,-12(fp)
8020fa38:	01200874 	movhi	r4,32801
8020fa3c:	21061a04 	addi	r4,r4,6248
8020fa40:	020f94c0 	call	8020f94c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8020fa44:	01c07fc4 	movi	r7,511
8020fa48:	000d883a 	mov	r6,zero
8020fa4c:	e17ffe17 	ldw	r5,-8(fp)
8020fa50:	01200874 	movhi	r4,32801
8020fa54:	21061704 	addi	r4,r4,6236
8020fa58:	020f94c0 	call	8020f94c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8020fa5c:	01c07fc4 	movi	r7,511
8020fa60:	01800044 	movi	r6,1
8020fa64:	e17fff17 	ldw	r5,-4(fp)
8020fa68:	01200874 	movhi	r4,32801
8020fa6c:	21061d04 	addi	r4,r4,6260
8020fa70:	020f94c0 	call	8020f94c <alt_open_fd>
}  
8020fa74:	0001883a 	nop
8020fa78:	e037883a 	mov	sp,fp
8020fa7c:	dfc00117 	ldw	ra,4(sp)
8020fa80:	df000017 	ldw	fp,0(sp)
8020fa84:	dec00204 	addi	sp,sp,8
8020fa88:	f800283a 	ret

8020fa8c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8020fa8c:	defffe04 	addi	sp,sp,-8
8020fa90:	dfc00115 	stw	ra,4(sp)
8020fa94:	df000015 	stw	fp,0(sp)
8020fa98:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8020fa9c:	d0a00b17 	ldw	r2,-32724(gp)
8020faa0:	10000326 	beq	r2,zero,8020fab0 <alt_get_errno+0x24>
8020faa4:	d0a00b17 	ldw	r2,-32724(gp)
8020faa8:	103ee83a 	callr	r2
8020faac:	00000106 	br	8020fab4 <alt_get_errno+0x28>
8020fab0:	d0a02604 	addi	r2,gp,-32616
}
8020fab4:	e037883a 	mov	sp,fp
8020fab8:	dfc00117 	ldw	ra,4(sp)
8020fabc:	df000017 	ldw	fp,0(sp)
8020fac0:	dec00204 	addi	sp,sp,8
8020fac4:	f800283a 	ret

8020fac8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8020fac8:	defffd04 	addi	sp,sp,-12
8020facc:	df000215 	stw	fp,8(sp)
8020fad0:	df000204 	addi	fp,sp,8
8020fad4:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8020fad8:	e0bfff17 	ldw	r2,-4(fp)
8020fadc:	10800217 	ldw	r2,8(r2)
8020fae0:	10d00034 	orhi	r3,r2,16384
8020fae4:	e0bfff17 	ldw	r2,-4(fp)
8020fae8:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8020faec:	e03ffe15 	stw	zero,-8(fp)
8020faf0:	00001d06 	br	8020fb68 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8020faf4:	00a00874 	movhi	r2,32801
8020faf8:	10861704 	addi	r2,r2,6236
8020fafc:	e0fffe17 	ldw	r3,-8(fp)
8020fb00:	18c00324 	muli	r3,r3,12
8020fb04:	10c5883a 	add	r2,r2,r3
8020fb08:	10c00017 	ldw	r3,0(r2)
8020fb0c:	e0bfff17 	ldw	r2,-4(fp)
8020fb10:	10800017 	ldw	r2,0(r2)
8020fb14:	1880111e 	bne	r3,r2,8020fb5c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8020fb18:	00a00874 	movhi	r2,32801
8020fb1c:	10861704 	addi	r2,r2,6236
8020fb20:	e0fffe17 	ldw	r3,-8(fp)
8020fb24:	18c00324 	muli	r3,r3,12
8020fb28:	10c5883a 	add	r2,r2,r3
8020fb2c:	10800204 	addi	r2,r2,8
8020fb30:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8020fb34:	1000090e 	bge	r2,zero,8020fb5c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8020fb38:	e0bffe17 	ldw	r2,-8(fp)
8020fb3c:	10c00324 	muli	r3,r2,12
8020fb40:	00a00874 	movhi	r2,32801
8020fb44:	10861704 	addi	r2,r2,6236
8020fb48:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8020fb4c:	e0bfff17 	ldw	r2,-4(fp)
8020fb50:	18800226 	beq	r3,r2,8020fb5c <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8020fb54:	00bffcc4 	movi	r2,-13
8020fb58:	00000806 	br	8020fb7c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8020fb5c:	e0bffe17 	ldw	r2,-8(fp)
8020fb60:	10800044 	addi	r2,r2,1
8020fb64:	e0bffe15 	stw	r2,-8(fp)
8020fb68:	d0a00a17 	ldw	r2,-32728(gp)
8020fb6c:	1007883a 	mov	r3,r2
8020fb70:	e0bffe17 	ldw	r2,-8(fp)
8020fb74:	18bfdf2e 	bgeu	r3,r2,8020faf4 <__reset+0xfa1efaf4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8020fb78:	0005883a 	mov	r2,zero
}
8020fb7c:	e037883a 	mov	sp,fp
8020fb80:	df000017 	ldw	fp,0(sp)
8020fb84:	dec00104 	addi	sp,sp,4
8020fb88:	f800283a 	ret

8020fb8c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8020fb8c:	defff604 	addi	sp,sp,-40
8020fb90:	dfc00915 	stw	ra,36(sp)
8020fb94:	df000815 	stw	fp,32(sp)
8020fb98:	df000804 	addi	fp,sp,32
8020fb9c:	e13ffd15 	stw	r4,-12(fp)
8020fba0:	e17ffe15 	stw	r5,-8(fp)
8020fba4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8020fba8:	00bfffc4 	movi	r2,-1
8020fbac:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8020fbb0:	00bffb44 	movi	r2,-19
8020fbb4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8020fbb8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8020fbbc:	d1600804 	addi	r5,gp,-32736
8020fbc0:	e13ffd17 	ldw	r4,-12(fp)
8020fbc4:	020f61c0 	call	8020f61c <alt_find_dev>
8020fbc8:	e0bff815 	stw	r2,-32(fp)
8020fbcc:	e0bff817 	ldw	r2,-32(fp)
8020fbd0:	1000051e 	bne	r2,zero,8020fbe8 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8020fbd4:	e13ffd17 	ldw	r4,-12(fp)
8020fbd8:	020ff6c0 	call	8020ff6c <alt_find_file>
8020fbdc:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8020fbe0:	00800044 	movi	r2,1
8020fbe4:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8020fbe8:	e0bff817 	ldw	r2,-32(fp)
8020fbec:	10002926 	beq	r2,zero,8020fc94 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8020fbf0:	e13ff817 	ldw	r4,-32(fp)
8020fbf4:	02100740 	call	80210074 <alt_get_fd>
8020fbf8:	e0bff915 	stw	r2,-28(fp)
8020fbfc:	e0bff917 	ldw	r2,-28(fp)
8020fc00:	1000030e 	bge	r2,zero,8020fc10 <open+0x84>
    {
      status = index;
8020fc04:	e0bff917 	ldw	r2,-28(fp)
8020fc08:	e0bffa15 	stw	r2,-24(fp)
8020fc0c:	00002306 	br	8020fc9c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8020fc10:	e0bff917 	ldw	r2,-28(fp)
8020fc14:	10c00324 	muli	r3,r2,12
8020fc18:	00a00874 	movhi	r2,32801
8020fc1c:	10861704 	addi	r2,r2,6236
8020fc20:	1885883a 	add	r2,r3,r2
8020fc24:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8020fc28:	e0fffe17 	ldw	r3,-8(fp)
8020fc2c:	00900034 	movhi	r2,16384
8020fc30:	10bfffc4 	addi	r2,r2,-1
8020fc34:	1886703a 	and	r3,r3,r2
8020fc38:	e0bffc17 	ldw	r2,-16(fp)
8020fc3c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8020fc40:	e0bffb17 	ldw	r2,-20(fp)
8020fc44:	1000051e 	bne	r2,zero,8020fc5c <open+0xd0>
8020fc48:	e13ffc17 	ldw	r4,-16(fp)
8020fc4c:	020fac80 	call	8020fac8 <alt_file_locked>
8020fc50:	e0bffa15 	stw	r2,-24(fp)
8020fc54:	e0bffa17 	ldw	r2,-24(fp)
8020fc58:	10001016 	blt	r2,zero,8020fc9c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8020fc5c:	e0bff817 	ldw	r2,-32(fp)
8020fc60:	10800317 	ldw	r2,12(r2)
8020fc64:	10000826 	beq	r2,zero,8020fc88 <open+0xfc>
8020fc68:	e0bff817 	ldw	r2,-32(fp)
8020fc6c:	10800317 	ldw	r2,12(r2)
8020fc70:	e1ffff17 	ldw	r7,-4(fp)
8020fc74:	e1bffe17 	ldw	r6,-8(fp)
8020fc78:	e17ffd17 	ldw	r5,-12(fp)
8020fc7c:	e13ffc17 	ldw	r4,-16(fp)
8020fc80:	103ee83a 	callr	r2
8020fc84:	00000106 	br	8020fc8c <open+0x100>
8020fc88:	0005883a 	mov	r2,zero
8020fc8c:	e0bffa15 	stw	r2,-24(fp)
8020fc90:	00000206 	br	8020fc9c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8020fc94:	00bffb44 	movi	r2,-19
8020fc98:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8020fc9c:	e0bffa17 	ldw	r2,-24(fp)
8020fca0:	1000090e 	bge	r2,zero,8020fcc8 <open+0x13c>
  {
    alt_release_fd (index);  
8020fca4:	e13ff917 	ldw	r4,-28(fp)
8020fca8:	020aca00 	call	8020aca0 <alt_release_fd>
    ALT_ERRNO = -status;
8020fcac:	020fa8c0 	call	8020fa8c <alt_get_errno>
8020fcb0:	1007883a 	mov	r3,r2
8020fcb4:	e0bffa17 	ldw	r2,-24(fp)
8020fcb8:	0085c83a 	sub	r2,zero,r2
8020fcbc:	18800015 	stw	r2,0(r3)
    return -1;
8020fcc0:	00bfffc4 	movi	r2,-1
8020fcc4:	00000106 	br	8020fccc <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
8020fcc8:	e0bff917 	ldw	r2,-28(fp)
}
8020fccc:	e037883a 	mov	sp,fp
8020fcd0:	dfc00117 	ldw	ra,4(sp)
8020fcd4:	df000017 	ldw	fp,0(sp)
8020fcd8:	dec00204 	addi	sp,sp,8
8020fcdc:	f800283a 	ret

8020fce0 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
8020fce0:	defff204 	addi	sp,sp,-56
8020fce4:	dfc00a15 	stw	ra,40(sp)
8020fce8:	df000915 	stw	fp,36(sp)
8020fcec:	df000904 	addi	fp,sp,36
8020fcf0:	e13fff15 	stw	r4,-4(fp)
8020fcf4:	e1400215 	stw	r5,8(fp)
8020fcf8:	e1800315 	stw	r6,12(fp)
8020fcfc:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
8020fd00:	e0800204 	addi	r2,fp,8
8020fd04:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
8020fd08:	e0bfff17 	ldw	r2,-4(fp)
8020fd0c:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
8020fd10:	00006f06 	br	8020fed0 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
8020fd14:	e0bff807 	ldb	r2,-32(fp)
8020fd18:	10800960 	cmpeqi	r2,r2,37
8020fd1c:	1000041e 	bne	r2,zero,8020fd30 <alt_printf+0x50>
        {
            alt_putchar(c);
8020fd20:	e0bff807 	ldb	r2,-32(fp)
8020fd24:	1009883a 	mov	r4,r2
8020fd28:	020ff0c0 	call	8020ff0c <alt_putchar>
8020fd2c:	00006806 	br	8020fed0 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
8020fd30:	e0bff717 	ldw	r2,-36(fp)
8020fd34:	10c00044 	addi	r3,r2,1
8020fd38:	e0fff715 	stw	r3,-36(fp)
8020fd3c:	10800003 	ldbu	r2,0(r2)
8020fd40:	e0bff805 	stb	r2,-32(fp)
8020fd44:	e0bff807 	ldb	r2,-32(fp)
8020fd48:	10006926 	beq	r2,zero,8020fef0 <alt_printf+0x210>
            {
                if (c == '%')
8020fd4c:	e0bff807 	ldb	r2,-32(fp)
8020fd50:	10800958 	cmpnei	r2,r2,37
8020fd54:	1000041e 	bne	r2,zero,8020fd68 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
8020fd58:	e0bff807 	ldb	r2,-32(fp)
8020fd5c:	1009883a 	mov	r4,r2
8020fd60:	020ff0c0 	call	8020ff0c <alt_putchar>
8020fd64:	00005a06 	br	8020fed0 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
8020fd68:	e0bff807 	ldb	r2,-32(fp)
8020fd6c:	108018d8 	cmpnei	r2,r2,99
8020fd70:	1000081e 	bne	r2,zero,8020fd94 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
8020fd74:	e0bffe17 	ldw	r2,-8(fp)
8020fd78:	10c00104 	addi	r3,r2,4
8020fd7c:	e0fffe15 	stw	r3,-8(fp)
8020fd80:	10800017 	ldw	r2,0(r2)
8020fd84:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
8020fd88:	e13ffd17 	ldw	r4,-12(fp)
8020fd8c:	020ff0c0 	call	8020ff0c <alt_putchar>
8020fd90:	00004f06 	br	8020fed0 <alt_printf+0x1f0>
                }
                else if (c == 'x')
8020fd94:	e0bff807 	ldb	r2,-32(fp)
8020fd98:	10801e18 	cmpnei	r2,r2,120
8020fd9c:	1000341e 	bne	r2,zero,8020fe70 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
8020fda0:	e0bffe17 	ldw	r2,-8(fp)
8020fda4:	10c00104 	addi	r3,r2,4
8020fda8:	e0fffe15 	stw	r3,-8(fp)
8020fdac:	10800017 	ldw	r2,0(r2)
8020fdb0:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
8020fdb4:	e0bffb17 	ldw	r2,-20(fp)
8020fdb8:	1000031e 	bne	r2,zero,8020fdc8 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8020fdbc:	01000c04 	movi	r4,48
8020fdc0:	020ff0c0 	call	8020ff0c <alt_putchar>
                        continue;
8020fdc4:	00004206 	br	8020fed0 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
8020fdc8:	00800704 	movi	r2,28
8020fdcc:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
8020fdd0:	00000306 	br	8020fde0 <alt_printf+0x100>
                        digit_shift -= 4;
8020fdd4:	e0bff917 	ldw	r2,-28(fp)
8020fdd8:	10bfff04 	addi	r2,r2,-4
8020fddc:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
8020fde0:	00c003c4 	movi	r3,15
8020fde4:	e0bff917 	ldw	r2,-28(fp)
8020fde8:	1884983a 	sll	r2,r3,r2
8020fdec:	1007883a 	mov	r3,r2
8020fdf0:	e0bffb17 	ldw	r2,-20(fp)
8020fdf4:	1884703a 	and	r2,r3,r2
8020fdf8:	103ff626 	beq	r2,zero,8020fdd4 <__reset+0xfa1efdd4>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8020fdfc:	00001906 	br	8020fe64 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
8020fe00:	00c003c4 	movi	r3,15
8020fe04:	e0bff917 	ldw	r2,-28(fp)
8020fe08:	1884983a 	sll	r2,r3,r2
8020fe0c:	1007883a 	mov	r3,r2
8020fe10:	e0bffb17 	ldw	r2,-20(fp)
8020fe14:	1886703a 	and	r3,r3,r2
8020fe18:	e0bff917 	ldw	r2,-28(fp)
8020fe1c:	1884d83a 	srl	r2,r3,r2
8020fe20:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
8020fe24:	e0bffc17 	ldw	r2,-16(fp)
8020fe28:	108002a8 	cmpgeui	r2,r2,10
8020fe2c:	1000041e 	bne	r2,zero,8020fe40 <alt_printf+0x160>
                            c = '0' + digit;
8020fe30:	e0bffc17 	ldw	r2,-16(fp)
8020fe34:	10800c04 	addi	r2,r2,48
8020fe38:	e0bff805 	stb	r2,-32(fp)
8020fe3c:	00000306 	br	8020fe4c <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
8020fe40:	e0bffc17 	ldw	r2,-16(fp)
8020fe44:	108015c4 	addi	r2,r2,87
8020fe48:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
8020fe4c:	e0bff807 	ldb	r2,-32(fp)
8020fe50:	1009883a 	mov	r4,r2
8020fe54:	020ff0c0 	call	8020ff0c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8020fe58:	e0bff917 	ldw	r2,-28(fp)
8020fe5c:	10bfff04 	addi	r2,r2,-4
8020fe60:	e0bff915 	stw	r2,-28(fp)
8020fe64:	e0bff917 	ldw	r2,-28(fp)
8020fe68:	103fe50e 	bge	r2,zero,8020fe00 <__reset+0xfa1efe00>
8020fe6c:	00001806 	br	8020fed0 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
8020fe70:	e0bff807 	ldb	r2,-32(fp)
8020fe74:	10801cd8 	cmpnei	r2,r2,115
8020fe78:	1000151e 	bne	r2,zero,8020fed0 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8020fe7c:	e0bffe17 	ldw	r2,-8(fp)
8020fe80:	10c00104 	addi	r3,r2,4
8020fe84:	e0fffe15 	stw	r3,-8(fp)
8020fe88:	10800017 	ldw	r2,0(r2)
8020fe8c:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
8020fe90:	00000906 	br	8020feb8 <alt_printf+0x1d8>
                      alt_putchar(*s++);
8020fe94:	e0bffa17 	ldw	r2,-24(fp)
8020fe98:	10c00044 	addi	r3,r2,1
8020fe9c:	e0fffa15 	stw	r3,-24(fp)
8020fea0:	10800003 	ldbu	r2,0(r2)
8020fea4:	10803fcc 	andi	r2,r2,255
8020fea8:	1080201c 	xori	r2,r2,128
8020feac:	10bfe004 	addi	r2,r2,-128
8020feb0:	1009883a 	mov	r4,r2
8020feb4:	020ff0c0 	call	8020ff0c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
8020feb8:	e0bffa17 	ldw	r2,-24(fp)
8020febc:	10800003 	ldbu	r2,0(r2)
8020fec0:	10803fcc 	andi	r2,r2,255
8020fec4:	1080201c 	xori	r2,r2,128
8020fec8:	10bfe004 	addi	r2,r2,-128
8020fecc:	103ff11e 	bne	r2,zero,8020fe94 <__reset+0xfa1efe94>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
8020fed0:	e0bff717 	ldw	r2,-36(fp)
8020fed4:	10c00044 	addi	r3,r2,1
8020fed8:	e0fff715 	stw	r3,-36(fp)
8020fedc:	10800003 	ldbu	r2,0(r2)
8020fee0:	e0bff805 	stb	r2,-32(fp)
8020fee4:	e0bff807 	ldb	r2,-32(fp)
8020fee8:	103f8a1e 	bne	r2,zero,8020fd14 <__reset+0xfa1efd14>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8020feec:	00000106 	br	8020fef4 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
8020fef0:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8020fef4:	0001883a 	nop
8020fef8:	e037883a 	mov	sp,fp
8020fefc:	dfc00117 	ldw	ra,4(sp)
8020ff00:	df000017 	ldw	fp,0(sp)
8020ff04:	dec00504 	addi	sp,sp,20
8020ff08:	f800283a 	ret

8020ff0c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
8020ff0c:	defffd04 	addi	sp,sp,-12
8020ff10:	dfc00215 	stw	ra,8(sp)
8020ff14:	df000115 	stw	fp,4(sp)
8020ff18:	df000104 	addi	fp,sp,4
8020ff1c:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
8020ff20:	d0a00317 	ldw	r2,-32756(gp)
8020ff24:	10800217 	ldw	r2,8(r2)
8020ff28:	100b883a 	mov	r5,r2
8020ff2c:	e13fff17 	ldw	r4,-4(fp)
8020ff30:	021031c0 	call	8021031c <putc>
#endif
#endif
}
8020ff34:	e037883a 	mov	sp,fp
8020ff38:	dfc00117 	ldw	ra,4(sp)
8020ff3c:	df000017 	ldw	fp,0(sp)
8020ff40:	dec00204 	addi	sp,sp,8
8020ff44:	f800283a 	ret

8020ff48 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8020ff48:	deffff04 	addi	sp,sp,-4
8020ff4c:	df000015 	stw	fp,0(sp)
8020ff50:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
8020ff54:	000170fa 	wrctl	ienable,zero
}
8020ff58:	0001883a 	nop
8020ff5c:	e037883a 	mov	sp,fp
8020ff60:	df000017 	ldw	fp,0(sp)
8020ff64:	dec00104 	addi	sp,sp,4
8020ff68:	f800283a 	ret

8020ff6c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8020ff6c:	defffb04 	addi	sp,sp,-20
8020ff70:	dfc00415 	stw	ra,16(sp)
8020ff74:	df000315 	stw	fp,12(sp)
8020ff78:	df000304 	addi	fp,sp,12
8020ff7c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
8020ff80:	d0a00617 	ldw	r2,-32744(gp)
8020ff84:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8020ff88:	00003106 	br	80210050 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8020ff8c:	e0bffd17 	ldw	r2,-12(fp)
8020ff90:	10800217 	ldw	r2,8(r2)
8020ff94:	1009883a 	mov	r4,r2
8020ff98:	0206c880 	call	80206c88 <strlen>
8020ff9c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8020ffa0:	e0bffd17 	ldw	r2,-12(fp)
8020ffa4:	10c00217 	ldw	r3,8(r2)
8020ffa8:	e0bffe17 	ldw	r2,-8(fp)
8020ffac:	10bfffc4 	addi	r2,r2,-1
8020ffb0:	1885883a 	add	r2,r3,r2
8020ffb4:	10800003 	ldbu	r2,0(r2)
8020ffb8:	10803fcc 	andi	r2,r2,255
8020ffbc:	1080201c 	xori	r2,r2,128
8020ffc0:	10bfe004 	addi	r2,r2,-128
8020ffc4:	10800bd8 	cmpnei	r2,r2,47
8020ffc8:	1000031e 	bne	r2,zero,8020ffd8 <alt_find_file+0x6c>
    {
      len -= 1;
8020ffcc:	e0bffe17 	ldw	r2,-8(fp)
8020ffd0:	10bfffc4 	addi	r2,r2,-1
8020ffd4:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8020ffd8:	e0bffe17 	ldw	r2,-8(fp)
8020ffdc:	e0ffff17 	ldw	r3,-4(fp)
8020ffe0:	1885883a 	add	r2,r3,r2
8020ffe4:	10800003 	ldbu	r2,0(r2)
8020ffe8:	10803fcc 	andi	r2,r2,255
8020ffec:	1080201c 	xori	r2,r2,128
8020fff0:	10bfe004 	addi	r2,r2,-128
8020fff4:	10800be0 	cmpeqi	r2,r2,47
8020fff8:	1000081e 	bne	r2,zero,8021001c <alt_find_file+0xb0>
8020fffc:	e0bffe17 	ldw	r2,-8(fp)
80210000:	e0ffff17 	ldw	r3,-4(fp)
80210004:	1885883a 	add	r2,r3,r2
80210008:	10800003 	ldbu	r2,0(r2)
8021000c:	10803fcc 	andi	r2,r2,255
80210010:	1080201c 	xori	r2,r2,128
80210014:	10bfe004 	addi	r2,r2,-128
80210018:	10000a1e 	bne	r2,zero,80210044 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
8021001c:	e0bffd17 	ldw	r2,-12(fp)
80210020:	10800217 	ldw	r2,8(r2)
80210024:	e0fffe17 	ldw	r3,-8(fp)
80210028:	180d883a 	mov	r6,r3
8021002c:	e17fff17 	ldw	r5,-4(fp)
80210030:	1009883a 	mov	r4,r2
80210034:	02102000 	call	80210200 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
80210038:	1000021e 	bne	r2,zero,80210044 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
8021003c:	e0bffd17 	ldw	r2,-12(fp)
80210040:	00000706 	br	80210060 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
80210044:	e0bffd17 	ldw	r2,-12(fp)
80210048:	10800017 	ldw	r2,0(r2)
8021004c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
80210050:	e0fffd17 	ldw	r3,-12(fp)
80210054:	d0a00604 	addi	r2,gp,-32744
80210058:	18bfcc1e 	bne	r3,r2,8020ff8c <__reset+0xfa1eff8c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8021005c:	0005883a 	mov	r2,zero
}
80210060:	e037883a 	mov	sp,fp
80210064:	dfc00117 	ldw	ra,4(sp)
80210068:	df000017 	ldw	fp,0(sp)
8021006c:	dec00204 	addi	sp,sp,8
80210070:	f800283a 	ret

80210074 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
80210074:	defffc04 	addi	sp,sp,-16
80210078:	df000315 	stw	fp,12(sp)
8021007c:	df000304 	addi	fp,sp,12
80210080:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
80210084:	00bffa04 	movi	r2,-24
80210088:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8021008c:	e03ffd15 	stw	zero,-12(fp)
80210090:	00001906 	br	802100f8 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
80210094:	00a00874 	movhi	r2,32801
80210098:	10861704 	addi	r2,r2,6236
8021009c:	e0fffd17 	ldw	r3,-12(fp)
802100a0:	18c00324 	muli	r3,r3,12
802100a4:	10c5883a 	add	r2,r2,r3
802100a8:	10800017 	ldw	r2,0(r2)
802100ac:	10000f1e 	bne	r2,zero,802100ec <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
802100b0:	00a00874 	movhi	r2,32801
802100b4:	10861704 	addi	r2,r2,6236
802100b8:	e0fffd17 	ldw	r3,-12(fp)
802100bc:	18c00324 	muli	r3,r3,12
802100c0:	10c5883a 	add	r2,r2,r3
802100c4:	e0ffff17 	ldw	r3,-4(fp)
802100c8:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
802100cc:	d0e00a17 	ldw	r3,-32728(gp)
802100d0:	e0bffd17 	ldw	r2,-12(fp)
802100d4:	1880020e 	bge	r3,r2,802100e0 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
802100d8:	e0bffd17 	ldw	r2,-12(fp)
802100dc:	d0a00a15 	stw	r2,-32728(gp)
      }
      rc = i;
802100e0:	e0bffd17 	ldw	r2,-12(fp)
802100e4:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
802100e8:	00000606 	br	80210104 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
802100ec:	e0bffd17 	ldw	r2,-12(fp)
802100f0:	10800044 	addi	r2,r2,1
802100f4:	e0bffd15 	stw	r2,-12(fp)
802100f8:	e0bffd17 	ldw	r2,-12(fp)
802100fc:	10800810 	cmplti	r2,r2,32
80210100:	103fe41e 	bne	r2,zero,80210094 <__reset+0xfa1f0094>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
80210104:	e0bffe17 	ldw	r2,-8(fp)
}
80210108:	e037883a 	mov	sp,fp
8021010c:	df000017 	ldw	fp,0(sp)
80210110:	dec00104 	addi	sp,sp,4
80210114:	f800283a 	ret

80210118 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
80210118:	defffe04 	addi	sp,sp,-8
8021011c:	df000115 	stw	fp,4(sp)
80210120:	df000104 	addi	fp,sp,4
80210124:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
80210128:	e0bfff17 	ldw	r2,-4(fp)
8021012c:	10bffe84 	addi	r2,r2,-6
80210130:	10c00428 	cmpgeui	r3,r2,16
80210134:	18001a1e 	bne	r3,zero,802101a0 <alt_exception_cause_generated_bad_addr+0x88>
80210138:	100690ba 	slli	r3,r2,2
8021013c:	00a00874 	movhi	r2,32801
80210140:	10805404 	addi	r2,r2,336
80210144:	1885883a 	add	r2,r3,r2
80210148:	10800017 	ldw	r2,0(r2)
8021014c:	1000683a 	jmp	r2
80210150:	80210190 	cmplti	zero,r16,-31738
80210154:	80210190 	cmplti	zero,r16,-31738
80210158:	802101a0 	cmpeqi	zero,r16,-31738
8021015c:	802101a0 	cmpeqi	zero,r16,-31738
80210160:	802101a0 	cmpeqi	zero,r16,-31738
80210164:	80210190 	cmplti	zero,r16,-31738
80210168:	80210198 	cmpnei	zero,r16,-31738
8021016c:	802101a0 	cmpeqi	zero,r16,-31738
80210170:	80210190 	cmplti	zero,r16,-31738
80210174:	80210190 	cmplti	zero,r16,-31738
80210178:	802101a0 	cmpeqi	zero,r16,-31738
8021017c:	80210190 	cmplti	zero,r16,-31738
80210180:	80210198 	cmpnei	zero,r16,-31738
80210184:	802101a0 	cmpeqi	zero,r16,-31738
80210188:	802101a0 	cmpeqi	zero,r16,-31738
8021018c:	80210190 	cmplti	zero,r16,-31738
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
80210190:	00800044 	movi	r2,1
80210194:	00000306 	br	802101a4 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
80210198:	0005883a 	mov	r2,zero
8021019c:	00000106 	br	802101a4 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
802101a0:	0005883a 	mov	r2,zero
  }
}
802101a4:	e037883a 	mov	sp,fp
802101a8:	df000017 	ldw	fp,0(sp)
802101ac:	dec00104 	addi	sp,sp,4
802101b0:	f800283a 	ret

802101b4 <atexit>:
802101b4:	200b883a 	mov	r5,r4
802101b8:	000f883a 	mov	r7,zero
802101bc:	000d883a 	mov	r6,zero
802101c0:	0009883a 	mov	r4,zero
802101c4:	02106281 	jmpi	80210628 <__register_exitproc>

802101c8 <exit>:
802101c8:	defffe04 	addi	sp,sp,-8
802101cc:	000b883a 	mov	r5,zero
802101d0:	dc000015 	stw	r16,0(sp)
802101d4:	dfc00115 	stw	ra,4(sp)
802101d8:	2021883a 	mov	r16,r4
802101dc:	02107400 	call	80210740 <__call_exitprocs>
802101e0:	00a00874 	movhi	r2,32801
802101e4:	108b3c04 	addi	r2,r2,11504
802101e8:	11000017 	ldw	r4,0(r2)
802101ec:	20800f17 	ldw	r2,60(r4)
802101f0:	10000126 	beq	r2,zero,802101f8 <exit+0x30>
802101f4:	103ee83a 	callr	r2
802101f8:	8009883a 	mov	r4,r16
802101fc:	02108c00 	call	802108c0 <_exit>

80210200 <memcmp>:
80210200:	01c000c4 	movi	r7,3
80210204:	3980192e 	bgeu	r7,r6,8021026c <memcmp+0x6c>
80210208:	2144b03a 	or	r2,r4,r5
8021020c:	11c4703a 	and	r2,r2,r7
80210210:	10000f26 	beq	r2,zero,80210250 <memcmp+0x50>
80210214:	20800003 	ldbu	r2,0(r4)
80210218:	28c00003 	ldbu	r3,0(r5)
8021021c:	10c0151e 	bne	r2,r3,80210274 <memcmp+0x74>
80210220:	31bfff84 	addi	r6,r6,-2
80210224:	01ffffc4 	movi	r7,-1
80210228:	00000406 	br	8021023c <memcmp+0x3c>
8021022c:	20800003 	ldbu	r2,0(r4)
80210230:	28c00003 	ldbu	r3,0(r5)
80210234:	31bfffc4 	addi	r6,r6,-1
80210238:	10c00e1e 	bne	r2,r3,80210274 <memcmp+0x74>
8021023c:	21000044 	addi	r4,r4,1
80210240:	29400044 	addi	r5,r5,1
80210244:	31fff91e 	bne	r6,r7,8021022c <__reset+0xfa1f022c>
80210248:	0005883a 	mov	r2,zero
8021024c:	f800283a 	ret
80210250:	20c00017 	ldw	r3,0(r4)
80210254:	28800017 	ldw	r2,0(r5)
80210258:	18bfee1e 	bne	r3,r2,80210214 <__reset+0xfa1f0214>
8021025c:	31bfff04 	addi	r6,r6,-4
80210260:	21000104 	addi	r4,r4,4
80210264:	29400104 	addi	r5,r5,4
80210268:	39bff936 	bltu	r7,r6,80210250 <__reset+0xfa1f0250>
8021026c:	303fe91e 	bne	r6,zero,80210214 <__reset+0xfa1f0214>
80210270:	003ff506 	br	80210248 <__reset+0xfa1f0248>
80210274:	10c5c83a 	sub	r2,r2,r3
80210278:	f800283a 	ret

8021027c <_putc_r>:
8021027c:	defffc04 	addi	sp,sp,-16
80210280:	dc000215 	stw	r16,8(sp)
80210284:	dfc00315 	stw	ra,12(sp)
80210288:	2021883a 	mov	r16,r4
8021028c:	20000226 	beq	r4,zero,80210298 <_putc_r+0x1c>
80210290:	20800e17 	ldw	r2,56(r4)
80210294:	10001b26 	beq	r2,zero,80210304 <_putc_r+0x88>
80210298:	30800217 	ldw	r2,8(r6)
8021029c:	10bfffc4 	addi	r2,r2,-1
802102a0:	30800215 	stw	r2,8(r6)
802102a4:	10000a16 	blt	r2,zero,802102d0 <_putc_r+0x54>
802102a8:	30800017 	ldw	r2,0(r6)
802102ac:	11400005 	stb	r5,0(r2)
802102b0:	30800017 	ldw	r2,0(r6)
802102b4:	10c00044 	addi	r3,r2,1
802102b8:	30c00015 	stw	r3,0(r6)
802102bc:	10800003 	ldbu	r2,0(r2)
802102c0:	dfc00317 	ldw	ra,12(sp)
802102c4:	dc000217 	ldw	r16,8(sp)
802102c8:	dec00404 	addi	sp,sp,16
802102cc:	f800283a 	ret
802102d0:	30c00617 	ldw	r3,24(r6)
802102d4:	10c00616 	blt	r2,r3,802102f0 <_putc_r+0x74>
802102d8:	30800017 	ldw	r2,0(r6)
802102dc:	00c00284 	movi	r3,10
802102e0:	11400005 	stb	r5,0(r2)
802102e4:	30800017 	ldw	r2,0(r6)
802102e8:	11400003 	ldbu	r5,0(r2)
802102ec:	28fff11e 	bne	r5,r3,802102b4 <__reset+0xfa1f02b4>
802102f0:	8009883a 	mov	r4,r16
802102f4:	dfc00317 	ldw	ra,12(sp)
802102f8:	dc000217 	ldw	r16,8(sp)
802102fc:	dec00404 	addi	sp,sp,16
80210300:	02104d01 	jmpi	802104d0 <__swbuf_r>
80210304:	d9400015 	stw	r5,0(sp)
80210308:	d9800115 	stw	r6,4(sp)
8021030c:	02070700 	call	80207070 <__sinit>
80210310:	d9800117 	ldw	r6,4(sp)
80210314:	d9400017 	ldw	r5,0(sp)
80210318:	003fdf06 	br	80210298 <__reset+0xfa1f0298>

8021031c <putc>:
8021031c:	00a00874 	movhi	r2,32801
80210320:	defffc04 	addi	sp,sp,-16
80210324:	108b3d04 	addi	r2,r2,11508
80210328:	dc000115 	stw	r16,4(sp)
8021032c:	14000017 	ldw	r16,0(r2)
80210330:	dc400215 	stw	r17,8(sp)
80210334:	dfc00315 	stw	ra,12(sp)
80210338:	2023883a 	mov	r17,r4
8021033c:	80000226 	beq	r16,zero,80210348 <putc+0x2c>
80210340:	80800e17 	ldw	r2,56(r16)
80210344:	10001a26 	beq	r2,zero,802103b0 <putc+0x94>
80210348:	28800217 	ldw	r2,8(r5)
8021034c:	10bfffc4 	addi	r2,r2,-1
80210350:	28800215 	stw	r2,8(r5)
80210354:	10000b16 	blt	r2,zero,80210384 <putc+0x68>
80210358:	28800017 	ldw	r2,0(r5)
8021035c:	14400005 	stb	r17,0(r2)
80210360:	28800017 	ldw	r2,0(r5)
80210364:	10c00044 	addi	r3,r2,1
80210368:	28c00015 	stw	r3,0(r5)
8021036c:	10800003 	ldbu	r2,0(r2)
80210370:	dfc00317 	ldw	ra,12(sp)
80210374:	dc400217 	ldw	r17,8(sp)
80210378:	dc000117 	ldw	r16,4(sp)
8021037c:	dec00404 	addi	sp,sp,16
80210380:	f800283a 	ret
80210384:	28c00617 	ldw	r3,24(r5)
80210388:	10c00e16 	blt	r2,r3,802103c4 <putc+0xa8>
8021038c:	28800017 	ldw	r2,0(r5)
80210390:	01000284 	movi	r4,10
80210394:	14400005 	stb	r17,0(r2)
80210398:	28800017 	ldw	r2,0(r5)
8021039c:	10c00003 	ldbu	r3,0(r2)
802103a0:	193ff01e 	bne	r3,r4,80210364 <__reset+0xfa1f0364>
802103a4:	280d883a 	mov	r6,r5
802103a8:	180b883a 	mov	r5,r3
802103ac:	00000706 	br	802103cc <putc+0xb0>
802103b0:	8009883a 	mov	r4,r16
802103b4:	d9400015 	stw	r5,0(sp)
802103b8:	02070700 	call	80207070 <__sinit>
802103bc:	d9400017 	ldw	r5,0(sp)
802103c0:	003fe106 	br	80210348 <__reset+0xfa1f0348>
802103c4:	280d883a 	mov	r6,r5
802103c8:	880b883a 	mov	r5,r17
802103cc:	8009883a 	mov	r4,r16
802103d0:	dfc00317 	ldw	ra,12(sp)
802103d4:	dc400217 	ldw	r17,8(sp)
802103d8:	dc000117 	ldw	r16,4(sp)
802103dc:	dec00404 	addi	sp,sp,16
802103e0:	02104d01 	jmpi	802104d0 <__swbuf_r>

802103e4 <strncpy>:
802103e4:	2906b03a 	or	r3,r5,r4
802103e8:	18c000cc 	andi	r3,r3,3
802103ec:	2005883a 	mov	r2,r4
802103f0:	18002c1e 	bne	r3,zero,802104a4 <strncpy+0xc0>
802103f4:	010000c4 	movi	r4,3
802103f8:	21802a2e 	bgeu	r4,r6,802104a4 <strncpy+0xc0>
802103fc:	033fbff4 	movhi	r12,65279
80210400:	02e02074 	movhi	r11,32897
80210404:	633fbfc4 	addi	r12,r12,-257
80210408:	5ae02004 	addi	r11,r11,-32640
8021040c:	100f883a 	mov	r7,r2
80210410:	2a000017 	ldw	r8,0(r5)
80210414:	3815883a 	mov	r10,r7
80210418:	4313883a 	add	r9,r8,r12
8021041c:	0206303a 	nor	r3,zero,r8
80210420:	48c6703a 	and	r3,r9,r3
80210424:	1ac6703a 	and	r3,r3,r11
80210428:	1800261e 	bne	r3,zero,802104c4 <strncpy+0xe0>
8021042c:	39c00104 	addi	r7,r7,4
80210430:	52000015 	stw	r8,0(r10)
80210434:	31bfff04 	addi	r6,r6,-4
80210438:	3811883a 	mov	r8,r7
8021043c:	29400104 	addi	r5,r5,4
80210440:	21bff336 	bltu	r4,r6,80210410 <__reset+0xfa1f0410>
80210444:	30001e26 	beq	r6,zero,802104c0 <strncpy+0xdc>
80210448:	29c00003 	ldbu	r7,0(r5)
8021044c:	31bfffc4 	addi	r6,r6,-1
80210450:	40c00044 	addi	r3,r8,1
80210454:	41c00005 	stb	r7,0(r8)
80210458:	39c03fcc 	andi	r7,r7,255
8021045c:	39c0201c 	xori	r7,r7,128
80210460:	39ffe004 	addi	r7,r7,-128
80210464:	29400044 	addi	r5,r5,1
80210468:	38001026 	beq	r7,zero,802104ac <strncpy+0xc8>
8021046c:	1811883a 	mov	r8,r3
80210470:	00000906 	br	80210498 <strncpy+0xb4>
80210474:	29c00003 	ldbu	r7,0(r5)
80210478:	31bfffc4 	addi	r6,r6,-1
8021047c:	29400044 	addi	r5,r5,1
80210480:	41c00005 	stb	r7,0(r8)
80210484:	39c03fcc 	andi	r7,r7,255
80210488:	39c0201c 	xori	r7,r7,128
8021048c:	39ffe004 	addi	r7,r7,-128
80210490:	1811883a 	mov	r8,r3
80210494:	38000526 	beq	r7,zero,802104ac <strncpy+0xc8>
80210498:	18c00044 	addi	r3,r3,1
8021049c:	303ff51e 	bne	r6,zero,80210474 <__reset+0xfa1f0474>
802104a0:	f800283a 	ret
802104a4:	1011883a 	mov	r8,r2
802104a8:	003fe606 	br	80210444 <__reset+0xfa1f0444>
802104ac:	30000726 	beq	r6,zero,802104cc <strncpy+0xe8>
802104b0:	198d883a 	add	r6,r3,r6
802104b4:	18000005 	stb	zero,0(r3)
802104b8:	18c00044 	addi	r3,r3,1
802104bc:	19bffd1e 	bne	r3,r6,802104b4 <__reset+0xfa1f04b4>
802104c0:	f800283a 	ret
802104c4:	3811883a 	mov	r8,r7
802104c8:	003fdf06 	br	80210448 <__reset+0xfa1f0448>
802104cc:	f800283a 	ret

802104d0 <__swbuf_r>:
802104d0:	defffb04 	addi	sp,sp,-20
802104d4:	dcc00315 	stw	r19,12(sp)
802104d8:	dc800215 	stw	r18,8(sp)
802104dc:	dc000015 	stw	r16,0(sp)
802104e0:	dfc00415 	stw	ra,16(sp)
802104e4:	dc400115 	stw	r17,4(sp)
802104e8:	2025883a 	mov	r18,r4
802104ec:	2827883a 	mov	r19,r5
802104f0:	3021883a 	mov	r16,r6
802104f4:	20000226 	beq	r4,zero,80210500 <__swbuf_r+0x30>
802104f8:	20800e17 	ldw	r2,56(r4)
802104fc:	10004226 	beq	r2,zero,80210608 <__swbuf_r+0x138>
80210500:	80800617 	ldw	r2,24(r16)
80210504:	8100030b 	ldhu	r4,12(r16)
80210508:	80800215 	stw	r2,8(r16)
8021050c:	2080020c 	andi	r2,r4,8
80210510:	10003626 	beq	r2,zero,802105ec <__swbuf_r+0x11c>
80210514:	80c00417 	ldw	r3,16(r16)
80210518:	18003426 	beq	r3,zero,802105ec <__swbuf_r+0x11c>
8021051c:	2088000c 	andi	r2,r4,8192
80210520:	9c403fcc 	andi	r17,r19,255
80210524:	10001a26 	beq	r2,zero,80210590 <__swbuf_r+0xc0>
80210528:	80800017 	ldw	r2,0(r16)
8021052c:	81000517 	ldw	r4,20(r16)
80210530:	10c7c83a 	sub	r3,r2,r3
80210534:	1900200e 	bge	r3,r4,802105b8 <__swbuf_r+0xe8>
80210538:	18c00044 	addi	r3,r3,1
8021053c:	81000217 	ldw	r4,8(r16)
80210540:	11400044 	addi	r5,r2,1
80210544:	81400015 	stw	r5,0(r16)
80210548:	213fffc4 	addi	r4,r4,-1
8021054c:	81000215 	stw	r4,8(r16)
80210550:	14c00005 	stb	r19,0(r2)
80210554:	80800517 	ldw	r2,20(r16)
80210558:	10c01e26 	beq	r2,r3,802105d4 <__swbuf_r+0x104>
8021055c:	8080030b 	ldhu	r2,12(r16)
80210560:	1080004c 	andi	r2,r2,1
80210564:	10000226 	beq	r2,zero,80210570 <__swbuf_r+0xa0>
80210568:	00800284 	movi	r2,10
8021056c:	88801926 	beq	r17,r2,802105d4 <__swbuf_r+0x104>
80210570:	8805883a 	mov	r2,r17
80210574:	dfc00417 	ldw	ra,16(sp)
80210578:	dcc00317 	ldw	r19,12(sp)
8021057c:	dc800217 	ldw	r18,8(sp)
80210580:	dc400117 	ldw	r17,4(sp)
80210584:	dc000017 	ldw	r16,0(sp)
80210588:	dec00504 	addi	sp,sp,20
8021058c:	f800283a 	ret
80210590:	81401917 	ldw	r5,100(r16)
80210594:	00b7ffc4 	movi	r2,-8193
80210598:	21080014 	ori	r4,r4,8192
8021059c:	2884703a 	and	r2,r5,r2
802105a0:	80801915 	stw	r2,100(r16)
802105a4:	80800017 	ldw	r2,0(r16)
802105a8:	8100030d 	sth	r4,12(r16)
802105ac:	81000517 	ldw	r4,20(r16)
802105b0:	10c7c83a 	sub	r3,r2,r3
802105b4:	193fe016 	blt	r3,r4,80210538 <__reset+0xfa1f0538>
802105b8:	800b883a 	mov	r5,r16
802105bc:	9009883a 	mov	r4,r18
802105c0:	0208e940 	call	80208e94 <_fflush_r>
802105c4:	1000071e 	bne	r2,zero,802105e4 <__swbuf_r+0x114>
802105c8:	80800017 	ldw	r2,0(r16)
802105cc:	00c00044 	movi	r3,1
802105d0:	003fda06 	br	8021053c <__reset+0xfa1f053c>
802105d4:	800b883a 	mov	r5,r16
802105d8:	9009883a 	mov	r4,r18
802105dc:	0208e940 	call	80208e94 <_fflush_r>
802105e0:	103fe326 	beq	r2,zero,80210570 <__reset+0xfa1f0570>
802105e4:	00bfffc4 	movi	r2,-1
802105e8:	003fe206 	br	80210574 <__reset+0xfa1f0574>
802105ec:	800b883a 	mov	r5,r16
802105f0:	9009883a 	mov	r4,r18
802105f4:	02089cc0 	call	802089cc <__swsetup_r>
802105f8:	103ffa1e 	bne	r2,zero,802105e4 <__reset+0xfa1f05e4>
802105fc:	8100030b 	ldhu	r4,12(r16)
80210600:	80c00417 	ldw	r3,16(r16)
80210604:	003fc506 	br	8021051c <__reset+0xfa1f051c>
80210608:	02070700 	call	80207070 <__sinit>
8021060c:	003fbc06 	br	80210500 <__reset+0xfa1f0500>

80210610 <__swbuf>:
80210610:	00a00874 	movhi	r2,32801
80210614:	108b3d04 	addi	r2,r2,11508
80210618:	280d883a 	mov	r6,r5
8021061c:	200b883a 	mov	r5,r4
80210620:	11000017 	ldw	r4,0(r2)
80210624:	02104d01 	jmpi	802104d0 <__swbuf_r>

80210628 <__register_exitproc>:
80210628:	defffa04 	addi	sp,sp,-24
8021062c:	dc000315 	stw	r16,12(sp)
80210630:	04200874 	movhi	r16,32801
80210634:	840b3c04 	addi	r16,r16,11504
80210638:	80c00017 	ldw	r3,0(r16)
8021063c:	dc400415 	stw	r17,16(sp)
80210640:	dfc00515 	stw	ra,20(sp)
80210644:	18805217 	ldw	r2,328(r3)
80210648:	2023883a 	mov	r17,r4
8021064c:	10003726 	beq	r2,zero,8021072c <__register_exitproc+0x104>
80210650:	10c00117 	ldw	r3,4(r2)
80210654:	010007c4 	movi	r4,31
80210658:	20c00e16 	blt	r4,r3,80210694 <__register_exitproc+0x6c>
8021065c:	1a000044 	addi	r8,r3,1
80210660:	8800221e 	bne	r17,zero,802106ec <__register_exitproc+0xc4>
80210664:	18c00084 	addi	r3,r3,2
80210668:	18c7883a 	add	r3,r3,r3
8021066c:	18c7883a 	add	r3,r3,r3
80210670:	12000115 	stw	r8,4(r2)
80210674:	10c7883a 	add	r3,r2,r3
80210678:	19400015 	stw	r5,0(r3)
8021067c:	0005883a 	mov	r2,zero
80210680:	dfc00517 	ldw	ra,20(sp)
80210684:	dc400417 	ldw	r17,16(sp)
80210688:	dc000317 	ldw	r16,12(sp)
8021068c:	dec00604 	addi	sp,sp,24
80210690:	f800283a 	ret
80210694:	00800034 	movhi	r2,0
80210698:	10800004 	addi	r2,r2,0
8021069c:	10002626 	beq	r2,zero,80210738 <__register_exitproc+0x110>
802106a0:	01006404 	movi	r4,400
802106a4:	d9400015 	stw	r5,0(sp)
802106a8:	d9800115 	stw	r6,4(sp)
802106ac:	d9c00215 	stw	r7,8(sp)
802106b0:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
802106b4:	d9400017 	ldw	r5,0(sp)
802106b8:	d9800117 	ldw	r6,4(sp)
802106bc:	d9c00217 	ldw	r7,8(sp)
802106c0:	10001d26 	beq	r2,zero,80210738 <__register_exitproc+0x110>
802106c4:	81000017 	ldw	r4,0(r16)
802106c8:	10000115 	stw	zero,4(r2)
802106cc:	02000044 	movi	r8,1
802106d0:	22405217 	ldw	r9,328(r4)
802106d4:	0007883a 	mov	r3,zero
802106d8:	12400015 	stw	r9,0(r2)
802106dc:	20805215 	stw	r2,328(r4)
802106e0:	10006215 	stw	zero,392(r2)
802106e4:	10006315 	stw	zero,396(r2)
802106e8:	883fde26 	beq	r17,zero,80210664 <__reset+0xfa1f0664>
802106ec:	18c9883a 	add	r4,r3,r3
802106f0:	2109883a 	add	r4,r4,r4
802106f4:	1109883a 	add	r4,r2,r4
802106f8:	21802215 	stw	r6,136(r4)
802106fc:	01800044 	movi	r6,1
80210700:	12406217 	ldw	r9,392(r2)
80210704:	30cc983a 	sll	r6,r6,r3
80210708:	4992b03a 	or	r9,r9,r6
8021070c:	12406215 	stw	r9,392(r2)
80210710:	21c04215 	stw	r7,264(r4)
80210714:	01000084 	movi	r4,2
80210718:	893fd21e 	bne	r17,r4,80210664 <__reset+0xfa1f0664>
8021071c:	11006317 	ldw	r4,396(r2)
80210720:	218cb03a 	or	r6,r4,r6
80210724:	11806315 	stw	r6,396(r2)
80210728:	003fce06 	br	80210664 <__reset+0xfa1f0664>
8021072c:	18805304 	addi	r2,r3,332
80210730:	18805215 	stw	r2,328(r3)
80210734:	003fc606 	br	80210650 <__reset+0xfa1f0650>
80210738:	00bfffc4 	movi	r2,-1
8021073c:	003fd006 	br	80210680 <__reset+0xfa1f0680>

80210740 <__call_exitprocs>:
80210740:	defff504 	addi	sp,sp,-44
80210744:	df000915 	stw	fp,36(sp)
80210748:	dd400615 	stw	r21,24(sp)
8021074c:	dc800315 	stw	r18,12(sp)
80210750:	dfc00a15 	stw	ra,40(sp)
80210754:	ddc00815 	stw	r23,32(sp)
80210758:	dd800715 	stw	r22,28(sp)
8021075c:	dd000515 	stw	r20,20(sp)
80210760:	dcc00415 	stw	r19,16(sp)
80210764:	dc400215 	stw	r17,8(sp)
80210768:	dc000115 	stw	r16,4(sp)
8021076c:	d9000015 	stw	r4,0(sp)
80210770:	2839883a 	mov	fp,r5
80210774:	04800044 	movi	r18,1
80210778:	057fffc4 	movi	r21,-1
8021077c:	00a00874 	movhi	r2,32801
80210780:	108b3c04 	addi	r2,r2,11504
80210784:	12000017 	ldw	r8,0(r2)
80210788:	45005217 	ldw	r20,328(r8)
8021078c:	44c05204 	addi	r19,r8,328
80210790:	a0001c26 	beq	r20,zero,80210804 <__call_exitprocs+0xc4>
80210794:	a0800117 	ldw	r2,4(r20)
80210798:	15ffffc4 	addi	r23,r2,-1
8021079c:	b8000d16 	blt	r23,zero,802107d4 <__call_exitprocs+0x94>
802107a0:	14000044 	addi	r16,r2,1
802107a4:	8421883a 	add	r16,r16,r16
802107a8:	8421883a 	add	r16,r16,r16
802107ac:	84402004 	addi	r17,r16,128
802107b0:	a463883a 	add	r17,r20,r17
802107b4:	a421883a 	add	r16,r20,r16
802107b8:	e0001e26 	beq	fp,zero,80210834 <__call_exitprocs+0xf4>
802107bc:	80804017 	ldw	r2,256(r16)
802107c0:	e0801c26 	beq	fp,r2,80210834 <__call_exitprocs+0xf4>
802107c4:	bdffffc4 	addi	r23,r23,-1
802107c8:	843fff04 	addi	r16,r16,-4
802107cc:	8c7fff04 	addi	r17,r17,-4
802107d0:	bd7ff91e 	bne	r23,r21,802107b8 <__reset+0xfa1f07b8>
802107d4:	00800034 	movhi	r2,0
802107d8:	10800004 	addi	r2,r2,0
802107dc:	10000926 	beq	r2,zero,80210804 <__call_exitprocs+0xc4>
802107e0:	a0800117 	ldw	r2,4(r20)
802107e4:	1000301e 	bne	r2,zero,802108a8 <__call_exitprocs+0x168>
802107e8:	a0800017 	ldw	r2,0(r20)
802107ec:	10003226 	beq	r2,zero,802108b8 <__call_exitprocs+0x178>
802107f0:	a009883a 	mov	r4,r20
802107f4:	98800015 	stw	r2,0(r19)
802107f8:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
802107fc:	9d000017 	ldw	r20,0(r19)
80210800:	a03fe41e 	bne	r20,zero,80210794 <__reset+0xfa1f0794>
80210804:	dfc00a17 	ldw	ra,40(sp)
80210808:	df000917 	ldw	fp,36(sp)
8021080c:	ddc00817 	ldw	r23,32(sp)
80210810:	dd800717 	ldw	r22,28(sp)
80210814:	dd400617 	ldw	r21,24(sp)
80210818:	dd000517 	ldw	r20,20(sp)
8021081c:	dcc00417 	ldw	r19,16(sp)
80210820:	dc800317 	ldw	r18,12(sp)
80210824:	dc400217 	ldw	r17,8(sp)
80210828:	dc000117 	ldw	r16,4(sp)
8021082c:	dec00b04 	addi	sp,sp,44
80210830:	f800283a 	ret
80210834:	a0800117 	ldw	r2,4(r20)
80210838:	80c00017 	ldw	r3,0(r16)
8021083c:	10bfffc4 	addi	r2,r2,-1
80210840:	15c01426 	beq	r2,r23,80210894 <__call_exitprocs+0x154>
80210844:	80000015 	stw	zero,0(r16)
80210848:	183fde26 	beq	r3,zero,802107c4 <__reset+0xfa1f07c4>
8021084c:	95c8983a 	sll	r4,r18,r23
80210850:	a0806217 	ldw	r2,392(r20)
80210854:	a5800117 	ldw	r22,4(r20)
80210858:	2084703a 	and	r2,r4,r2
8021085c:	10000b26 	beq	r2,zero,8021088c <__call_exitprocs+0x14c>
80210860:	a0806317 	ldw	r2,396(r20)
80210864:	2088703a 	and	r4,r4,r2
80210868:	20000c1e 	bne	r4,zero,8021089c <__call_exitprocs+0x15c>
8021086c:	89400017 	ldw	r5,0(r17)
80210870:	d9000017 	ldw	r4,0(sp)
80210874:	183ee83a 	callr	r3
80210878:	a0800117 	ldw	r2,4(r20)
8021087c:	15bfbf1e 	bne	r2,r22,8021077c <__reset+0xfa1f077c>
80210880:	98800017 	ldw	r2,0(r19)
80210884:	153fcf26 	beq	r2,r20,802107c4 <__reset+0xfa1f07c4>
80210888:	003fbc06 	br	8021077c <__reset+0xfa1f077c>
8021088c:	183ee83a 	callr	r3
80210890:	003ff906 	br	80210878 <__reset+0xfa1f0878>
80210894:	a5c00115 	stw	r23,4(r20)
80210898:	003feb06 	br	80210848 <__reset+0xfa1f0848>
8021089c:	89000017 	ldw	r4,0(r17)
802108a0:	183ee83a 	callr	r3
802108a4:	003ff406 	br	80210878 <__reset+0xfa1f0878>
802108a8:	a0800017 	ldw	r2,0(r20)
802108ac:	a027883a 	mov	r19,r20
802108b0:	1029883a 	mov	r20,r2
802108b4:	003fb606 	br	80210790 <__reset+0xfa1f0790>
802108b8:	0005883a 	mov	r2,zero
802108bc:	003ffb06 	br	802108ac <__reset+0xfa1f08ac>

802108c0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
802108c0:	defffc04 	addi	sp,sp,-16
802108c4:	dfc00315 	stw	ra,12(sp)
802108c8:	df000215 	stw	fp,8(sp)
802108cc:	df000204 	addi	fp,sp,8
802108d0:	e13fff15 	stw	r4,-4(fp)
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
802108d4:	d0a00d17 	ldw	r2,-32716(gp)
802108d8:	10800058 	cmpnei	r2,r2,1
802108dc:	1000031e 	bne	r2,zero,802108ec <_exit+0x2c>
802108e0:	01200874 	movhi	r4,32801
802108e4:	2103cf04 	addi	r4,r4,3900
802108e8:	020a4900 	call	8020a490 <alt_log_printf_proc>
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
802108ec:	d0a00d17 	ldw	r2,-32716(gp)
802108f0:	10800058 	cmpnei	r2,r2,1
802108f4:	1000041e 	bne	r2,zero,80210908 <_exit+0x48>
802108f8:	e17fff17 	ldw	r5,-4(fp)
802108fc:	01200874 	movhi	r4,32801
80210900:	2103da04 	addi	r4,r4,3944
80210904:	020a4900 	call	8020a490 <alt_log_printf_proc>
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
80210908:	d0a00d17 	ldw	r2,-32716(gp)
8021090c:	10800058 	cmpnei	r2,r2,1
80210910:	1000031e 	bne	r2,zero,80210920 <_exit+0x60>
80210914:	01200874 	movhi	r4,32801
80210918:	2103e504 	addi	r4,r4,3988
8021091c:	020a4900 	call	8020a490 <alt_log_printf_proc>
  ALT_OS_STOP();
80210920:	0001883a 	nop

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
80210924:	d0a00d17 	ldw	r2,-32716(gp)
80210928:	10800058 	cmpnei	r2,r2,1
8021092c:	1000031e 	bne	r2,zero,8021093c <_exit+0x7c>
80210930:	01200874 	movhi	r4,32801
80210934:	2103ef04 	addi	r4,r4,4028
80210938:	020a4900 	call	8020a490 <alt_log_printf_proc>
8021093c:	e0bfff17 	ldw	r2,-4(fp)
80210940:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
80210944:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
80210948:	10000226 	beq	r2,zero,80210954 <_exit+0x94>
    ALT_SIM_FAIL();
8021094c:	002af070 	cmpltui	zero,zero,43969
80210950:	00000106 	br	80210958 <_exit+0x98>
  } else {
    ALT_SIM_PASS();
80210954:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
80210958:	d0a00d17 	ldw	r2,-32716(gp)
8021095c:	10800058 	cmpnei	r2,r2,1
80210960:	1000031e 	bne	r2,zero,80210970 <_exit+0xb0>
80210964:	01200874 	movhi	r4,32801
80210968:	2103f904 	addi	r4,r4,4068
8021096c:	020a4900 	call	8020a490 <alt_log_printf_proc>
  while (1);
80210970:	003fff06 	br	80210970 <__reset+0xfa1f0970>
