SIM = verilator
TOPLEVEL_LANG = verilog

VERILOG_SOURCES = $(PWD)/scanner_fsm.v
TOPLEVEL = scanner_fsm
COCOTB_TEST_MODULES = test_scanner

include $(shell cocotb-config --makefiles)/Makefile.sim