<profile>

<section name = "Vitis HLS Report for 'transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s'" level="0">
<item name = "Date">Thu Feb  6 04:48:55 2025
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.316 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">72, 72, 0.360 us, 0.360 us, 72, 72, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1643, -</column>
<column name="Register">-, -, 74, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">325, 73, 1, 73</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="data_address0">325, 73, 8, 584</column>
<column name="data_address1">325, 73, 8, 584</column>
<column name="layer5_out_address0">325, 73, 8, 584</column>
<column name="layer5_out_address1">325, 73, 8, 584</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, transpose&lt;ap_fixed,ap_fixed&lt;16,6,4,0,0&gt;,config5_transpose_output&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, transpose&lt;ap_fixed,ap_fixed&lt;16,6,4,0,0&gt;,config5_transpose_output&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, transpose&lt;ap_fixed,ap_fixed&lt;16,6,4,0,0&gt;,config5_transpose_output&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, transpose&lt;ap_fixed,ap_fixed&lt;16,6,4,0,0&gt;,config5_transpose_output&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, transpose&lt;ap_fixed,ap_fixed&lt;16,6,4,0,0&gt;,config5_transpose_output&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, transpose&lt;ap_fixed,ap_fixed&lt;16,6,4,0,0&gt;,config5_transpose_output&gt;, return value</column>
<column name="layer5_out_address0">out, 8, ap_memory, layer5_out, array</column>
<column name="layer5_out_ce0">out, 1, ap_memory, layer5_out, array</column>
<column name="layer5_out_we0">out, 1, ap_memory, layer5_out, array</column>
<column name="layer5_out_d0">out, 16, ap_memory, layer5_out, array</column>
<column name="layer5_out_address1">out, 8, ap_memory, layer5_out, array</column>
<column name="layer5_out_ce1">out, 1, ap_memory, layer5_out, array</column>
<column name="layer5_out_we1">out, 1, ap_memory, layer5_out, array</column>
<column name="layer5_out_d1">out, 16, ap_memory, layer5_out, array</column>
<column name="data_address0">out, 8, ap_memory, data, array</column>
<column name="data_ce0">out, 1, ap_memory, data, array</column>
<column name="data_q0">in, 16, ap_memory, data, array</column>
<column name="data_address1">out, 8, ap_memory, data, array</column>
<column name="data_ce1">out, 1, ap_memory, data, array</column>
<column name="data_q1">in, 16, ap_memory, data, array</column>
</table>
</item>
</section>
</profile>
