
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    23454500                       # Number of ticks simulated
final_tick                                   23454500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64869                       # Simulator instruction rate (inst/s)
host_op_rate                                   117493                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              281165778                       # Simulator tick rate (ticks/s)
host_mem_usage                                8515360                       # Number of bytes of host memory used
host_seconds                                     0.08                       # Real time elapsed on the host
sim_insts                                        5410                       # Number of instructions simulated
sim_ops                                          9800                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.cpu.inst          8576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.data          4480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             13056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.cpu.inst         8576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         8576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.num_reads::.cpu.inst            134                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                204                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.cpu.inst        365644119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.data        191008122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            556652242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.cpu.inst    365644119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       365644119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.inst       365644119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.data       191008122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           556652242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.cpu.inst::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000676165                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState                410                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        204                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                 13056                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  13056                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               37                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                1                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               5                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               1                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               1                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                     23238500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  204                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    165                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           56                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   233.142857                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   165.614486                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   222.181861                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127           17     30.36%     30.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           19     33.93%     64.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383            8     14.29%     78.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            7     12.50%     91.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            1      1.79%     92.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            1      1.79%     94.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      3.57%     98.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      1.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           56                       # Bytes accessed per row activation
system.mem_ctrls0.masterReadBytes::.cpu.inst         8576                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.data         4480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.inst 365644119.465347766876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.data 191008122.108763784170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.cpu.inst          134                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.data           70                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.cpu.inst      4080712                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.data      2200172                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.inst     30453.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.data     31431.03                       # Per-master read average memory access latency
system.mem_ctrls0.totQLat                     2712516                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                6280884                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                    679728                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    13296.65                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30788.65                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      556.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   556.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.90                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.21                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                     148                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.55                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    113914.22                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   72.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy            140343.840000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            186585.336000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           790787.558400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        4156132.881600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        4987988.006400                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        121807.257600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   10732345.344000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   87964.800000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          21203955.024000                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           904.046346                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime            17656038                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE       115000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF       782820                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN       183833                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      4900642                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN     17472205                       # Time in different power states
system.mem_ctrls0_1.actEnergy            34306.272000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            45609.748800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           67301.068800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        4156132.881600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        1312106.947200                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        364877.990400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   10419638.476800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   2233106.400000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          18633079.785600                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           794.435174                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime            21611570                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE       488500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF       776820                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN      4651660                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT       577610                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN     16959910                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.cpu.inst          8448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.data          4480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             12928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.cpu.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.num_reads::.cpu.inst            132                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                202                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.cpu.inst        360186745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.data        191008122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            551194867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.cpu.inst    360186745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       360186745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.inst       360186745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.data       191008122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           551194867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.cpu.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000736485                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState                401                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        202                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                 12928                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  12928                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               29                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                1                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                5                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               3                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18               3                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28               1                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29               1                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31               5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                     23243000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  202                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    156                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           61                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   211.934426                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   147.385587                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   219.704640                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           20     32.79%     32.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           20     32.79%     65.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255            4      6.56%     72.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            4      6.56%     78.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            4      6.56%     85.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      3.28%     88.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      1.64%     90.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      1.64%     91.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::704-767            1      1.64%     93.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            2      3.28%     96.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::960-1023            2      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           61                       # Bytes accessed per row activation
system.mem_ctrls1.masterReadBytes::.cpu.inst         8448                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.data         4480                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.inst 360186744.547954559326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.data 191008122.108763784170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.cpu.inst          132                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.data           70                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.cpu.inst      3890056                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.data      2662597                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.inst     29470.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.data     38037.10                       # Per-master read average memory access latency
system.mem_ctrls1.totQLat                     3019269                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                6552653                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                    673064                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    14946.88                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               32438.88                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      551.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   551.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.87                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.87                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                     141                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.80                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    115064.36                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   69.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy            159056.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            211463.380800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           765549.657600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        4156132.881600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        4925708.928000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        60903.628800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   10893049.036800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   45181.920000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          21217045.785600                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           904.604480                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime            17819894                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE        23500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF       776820                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN        93493                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      4834286                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN     17726401                       # Time in different power states
system.mem_ctrls1_1.actEnergy            31187.520000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            41463.408000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           84126.336000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        4156132.881600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        1351739.088000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        422518.924800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   9154992.537600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   3156336.960000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          18398497.656000                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           784.433591                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime            21477904                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE       576000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF       776820                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN      6576160                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT       623776                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN     14901744                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    2760                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2760                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               557                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2323                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     285                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 98                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2323                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                400                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1923                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          393                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        1720                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1151                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            45                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        1804                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           173                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        23454500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            46910                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              10629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          12537                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        2760                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                685                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         11878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1537                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                      1662                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   225                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              24776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.906078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.637236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    18719     75.55%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      270      1.09%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      336      1.36%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      297      1.20%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5154     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                24776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.058836                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.267256                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    10928                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  7683                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5087                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   432                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    646                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  20600                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    646                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    11293                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1464                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1237                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      5127                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  5009                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  19474                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     27                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4886                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               21853                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 47408                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            27007                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                 4                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 11128                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    10725                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       751                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1311                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 6                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      17043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  24                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     15442                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined            7266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         8289                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         24776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.623264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.285038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               18979     76.60%     76.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1329      5.36%     81.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1390      5.61%     87.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1518      6.13%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1108      4.47%     98.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 365      1.47%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  87      0.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           24776                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      5     71.43%     71.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     2     28.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                85      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 12240     79.26%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.04%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.05%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1897     12.28%     92.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1203      7.79%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              4      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  15442                       # Type of FU issued
system.cpu.iq.rate                           0.329184                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           7                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000453                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              55659                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             24332                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        14055                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   8                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  8                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  15360                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       4                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              118                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          999                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          375                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.lsqStoreCapabilityCyclesStalled            0                       # Total number of cycles the iew stalled              due to capability check for stores
system.cpu.iew.lsq.thread0.lsqLoadCapabilityCyclesStalled            0                       # Total number of cycles the iew stalled              due to capability check for loads
system.cpu.iew.lsq.thread0.lsqStoreCapabilityMissed            0                       # number of Store at commit without capability check
system.cpu.iew.lsq.thread0.lsqLoadCapabilityMissed            0                       # number of Loads at commit without capability check
system.cpu.iew.lsq.thread0.lsqCommitedLoads         1056                       # number of commited loads
system.cpu.iew.lsq.thread0.lsqCommitedStores          936                       # number of commited stores
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedLoads            0                       # Total number of capabilities checked for the loads
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedStores            0                       # Total number of capabilities checked for the stores
system.cpu.iew.lsq.thread0.lsqCapabilityCacheMiss            0                       # Total number of capability cache misses
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    646                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1126                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   149                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               17067                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                69                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispSquashedInstsDueToMissPID            0                       # Number of squashed instructions skipped by dispatch              Due to PID Missprediction
system.cpu.iew.iewDispLoadInsts                  2055                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1311                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 24                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQCapabilityBlockEvent            0                       # number of times the IEW blocked due to a capability check
system.cpu.iew.iewLSQFullEvents                   148                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            119                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          601                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  720                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 14471                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1719                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               971                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecSquashedInstsDueToMissPID            0                       # Number of squashed instructions skipped in execute              Due to Misspredicted PID
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         2870                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1520                       # Number of branches executed
system.cpu.iew.exec_stores                       1151                       # Number of stores executed
system.cpu.iew.exec_rate                     0.308484                       # Inst execution rate
system.cpu.iew.wb_sent                          14271                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         14059                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      9038                       # num instructions producing a value
system.cpu.iew.wb_consumers                     13655                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.299702                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.661882                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            7266                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               638                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        23122                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.423839                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.143869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19360     83.73%     83.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1238      5.35%     89.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          695      3.01%     92.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          906      3.92%     96.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          465      2.01%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          154      0.67%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          304      1.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        23122                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 5410                       # Number of instructions committed
system.cpu.commit.committedOps                   9800                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1992                       # Number of memory references committed
system.cpu.commit.loads                          1056                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1218                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      9705                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  107                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            1      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7797     79.56%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.03%     79.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.07%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1056     10.78%     90.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            936      9.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              9800                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   304                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        39884                       # The number of ROB reads
system.cpu.rob.rob_writes                       35799                       # The number of ROB writes
system.cpu.timesIdled                             170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        5410                       # Number of Instructions Simulated
system.cpu.committedOps                          9800                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.670980                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.670980                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.115327                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.115327                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    19315                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11175                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         4                       # number of floating regfile reads
system.cpu.cc_regfile_reads                      7847                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4684                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    6452                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numOutStandingCapabilityCacheAccesses            0                       # Number of R/W Accesses to Capability Cache in Shadow Memory
system.cpu.numOutStandingWriteAliasCacheAccesses            0                       # Number of Write Accesses to Alias Table in Shadow Memory
system.cpu.numOutStandingReadAliasCacheAccesses            0                       # Number of Read Accesses to Alias Table in Shadow Memory
system.cpu.numOfAliasTableAccess                    0                       # Number of Checkes for PID Misprediction
system.cpu.LVPTMissPredictPmAn                      0                       # LVPT Mispredicted PmAn PIDs
system.cpu.LVPTMissPredictP0An                      0                       # LVPT Mispredicted P0An PIDs
system.cpu.LVPTMissPredictPnA0                      0                       # LVPT Mispredicted PnA0 PIDs
system.cpu.LVPTMissPredict                          0                       # LVPT Mispredicted PIDs
system.cpu.LVPTAccuracy                           nan                       # Overall LVPT Accuracy
system.cpu.numAliasCacheMisses                      0                       # Number of AliasCache Misses
system.cpu.numAliasCacheAccesses                    0                       # Number of Alias Cache Accesses
system.cpu.numCapabilityCacheMisses                 0                       # Number of Capability Cache Accesses
system.cpu.numCapabilityCacheAccesses               0                       # Number of Capability Cache Misses
system.cpu.overallCapabilityCacheMissRate          nan                       # Overall CapabilityCache Miss Rate
system.cpu.overallAliasCacheMissRate              nan                       # Overall AliasCache Miss Rate
system.cpu.numOfCapabilityCheckMicroops             0                       # number of injected capability check microops
system.cpu.numOfCapabilityFreeMicroops              0                       # number of injected capability free microops
system.cpu.numOfCapabilityGenMicroops               0                       # number of injected capability gen microops
system.cpu.LVPTMissPredictPNA0LowConfidence            0                      
system.cpu.LVPTMissPredictPMANLowConfidence            0                      
system.cpu.LVPTMissPredictP0ANLowConfidence            0                      
system.cpu.LVPTMissPredictP0ANPointerLowConfidence            0                      
system.cpu.LVPTMissPredictPMANPointerLowConfidence            0                      
system.cpu.LVPTMissPredictPNA0PointerLowConfidence            0                      
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            81.362129                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.600000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    81.362129                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.079455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.079455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5144                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5144                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1465                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data          859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            859                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         2324                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2324                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2324                       # number of overall hits
system.cpu.dcache.overall_hits::total            2324                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           101                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          178                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            178                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          178                       # number of overall misses
system.cpu.dcache.overall_misses::total           178                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7627500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6893500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6893500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     14521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     14521000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14521000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data          936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         2502                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2502                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2502                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2502                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064496                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.082265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082265                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.071143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.071143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071143                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75519.801980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75519.801980                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89525.974026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89525.974026                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81578.651685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81578.651685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81578.651685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81578.651685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           38                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           63                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5466500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5466500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6816500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6816500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12283000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12283000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.082265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.055955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.055955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055955                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86769.841270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86769.841270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88525.974026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88525.974026                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87735.714286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87735.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87735.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87735.714286                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           115.254328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1575                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.855019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   115.254328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.225106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.225106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3593                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         1306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1306                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         1306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1306                       # number of overall hits
system.cpu.icache.overall_hits::total            1306                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28080000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28080000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     28080000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28080000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28080000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28080000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         1662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.214200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.214200                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.214200                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.214200                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.214200                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.214200                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78876.404494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78876.404494                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78876.404494                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78876.404494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78876.404494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78876.404494                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           87                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           87                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          269                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22100000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22100000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22100000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22100000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.161853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.161853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.161853                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.161853                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.161853                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.161853                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82156.133829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82156.133829                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82156.133829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82156.133829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82156.133829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82156.133829                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   205.407286                       # Cycle average of tags in use
system.l2.tags.total_refs                         432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       406                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.064039                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       123.982483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        81.424804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.006269                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.012390                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3862                       # Number of tag accesses
system.l2.tags.data_accesses                     3862                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::.writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data              77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              266                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data           63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              63                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                140                       # number of demand (read+write) misses
system.l2.demand_misses::total                    406                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               266                       # number of overall misses
system.l2.overall_misses::.cpu.data               140                       # number of overall misses
system.l2.overall_misses::total                   406                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data      6701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6701000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21661000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21661000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data      5372000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5372000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     21661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     12073000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         33734000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21661000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     12073000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        33734000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::.writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data            77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 409                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988848                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.988848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992665                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992665                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87025.974026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87025.974026                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81432.330827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81432.330827                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85269.841270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85269.841270                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 81432.330827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86235.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83088.669951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81432.330827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86235.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83088.669951                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data           77                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             77                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data           63                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           63                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               406                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              406                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5931000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5931000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19001000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19001000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     19001000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     10673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     29674000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19001000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     10673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     29674000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992665                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77025.974026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77025.974026                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71432.330827                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71432.330827                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75269.841270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75269.841270                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71432.330827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76235.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73088.669951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71432.330827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76235.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73088.669951                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           406                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                329                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               77                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           329                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        13056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        12928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               406                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 406                       # Request fanout histogram
system.membus.reqLayer2.occupancy              243000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              248000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2177925                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           24                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     23454500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              77                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        18688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  27648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002445                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049447                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    408     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                409                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             239000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            403500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            210000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
