],
 "Incremental_Compile" : "",
 "Initialize_Primitives" : false,
 "JTAG" : false,
 "MODE_IO" : false,
 "MSPI" : false,
 "MSPI_JUMP" : false,
 "MULTIBOOT_ADDRESS_WIDTH" : "24",
 "MULTIBOOT_MODE" : "Normal",
 "MULTIBOOT_SPI_FLASH_ADDRESS" : "000000",
 "MULTIJUMP_ADDRESS_WIDTH" : "24",
 "MULTIJUMP_MODE" : "Normal",
 "MULTIJUMP_SPI_FLASH_ADDRESS" : "000000",
 "Multi_Boot" : false,
 "OUTPUT_BASE_NAME" : "fpga_project",
 "POWER_ON_RESET_MONITOR" : true,
 "PRINT_BSRAM_VALUE" : true,
 "PROGRAM_DONE_BYPASS" : false,
 "PlaceInRegToIob" : false,
 "PlaceIoRegToIob" : false,
 "PlaceOutRegToIob" : false,
 "Place_Option" : "0",
 "Process_Configuration_Verion" : "1.0",
 "Promote_Physical_Constraint_Warning_to_Error" : true,
 "READY" : false,
 "RECONFIG_N" : false,
 "Ram_RW_Check" : false,
 "Replicate_Resources" : false,
 "Report_Auto-Placed_Io_Information" : false,
 "Route_Maxfan" : 23,
 "Route_Option" : "0",
 "Run_Timing_Driven" : true,
 "SECURE_MODE" : false,
 "SECURITY_BIT" : true,
 "SEU_HANDLER" : false,
 "SEU_HANDLER_CHECKSUM" : false,
 "SEU_HANDLER_MODE" : "auto",
 "SSPI" : true,
 "STOP_SEU_HANDLER" : false,
 "Show_All_Warnings" : false,
 "Synthesize_tool" : "GowinSyn",
 "TclPre" : "",
 "TopModule" : "",
 "USERCODE" : "default",
 "Unused_Pin" : "As_input_tri_stated_with_pull_up",
 "VCC" : "0.9",
 "VCCAUX" : "3.3",
 "VCCX" : "1.8",
 "VHDL_Standard" : "VHDL_Std_1993",
 "Verilog_Standard" : "Vlg_Std_Sysv2017",
 "WAKE_UP" : "0",
 "show_all_warnings" : false,
 "turn_off_bg" : false
}
