.version 3.1
.target sm_20

        .global     .texref       mytex;

        .reg .u32 %ibuf, %obuf;

        .entry ptxtest
        {
        .reg .u32       x3, x2, x1, x0;
        .reg .f32       z3, z2, z1, z0;

        .reg .s32  %c<8>;
        .reg .f32  %f<8>;

        .reg .u8   %ub<4>;
        .reg .u16  %us<4>;
        .reg .u32  %uw<4>;

        .reg .s8   %sb<4>;
        .reg .s16  %ss<4>;
        .reg .s32  %sw<4>;

        

       ld.global.f32 %f0, [%ibuf];
       ld.global.f32 %f1, [%ibuf + 4];
        
 
        tld4.r.2d.v4.f32.f32 {%f4,%f5,%f6,%f7},[mytex,{%f0,%f1        }];
        tld4.g.2d.v4.u8.f32  {%ub0,%ub1,%ub2,%ub3},[mytex,{%f0,%f1        }];
        tld4.b.2d.v4.u16.f32 {%us0,%us1,%us2,%us3},[mytex,{%f0,%f1        }];
        tld4.a.2d.v4.u32.f32 {%uw0,%uw1,%uw2,%uw3},[mytex,{%f0,%f1        }];
        tld4.r.2d.v4.s8.f32  {%sb0,%sb1,%sb2,%sb3},[mytex,{%f0,%f1        }];
        tld4.g.2d.v4.s16.f32 {%ss0,%ss1,%ss2,%ss3},[mytex,{%f0,%f1        }];
        tld4.b.2d.v4.s32.f32 {%sw0,%sw1,%sw2,%sw3},[mytex,{%f0,%f1        }];

        st.global.f32 [%obuf], %f7;
        st.global.f32 [%obuf + 4], %f6;

        st.global.u16.v2 [%obuf + 12], {%us0,%us1};  
        st.global.s8.v2 [%obuf + 20], {%sb0,%sb1};  

        ret;
        }


