Design Assistant report for cxltyp2_ed
Mon Nov  3 17:27:57 2025
Quartus Prime Version 24.3.0 Build 212 11/18/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Signoff) Results - 11 of 84 Rules Failed
  3. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
  4. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
  5. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
  6. CLK-30026 - Missing Clock Assignment
  7. TMC-20026 - Empty Collection Due To Unmatched Filter
  8. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
  9. LNT-30023 - Reset Nets with Polarity Conflict
 10. TMC-20602 - Registers with High Timing Path Endpoint Tension
 11. FLP-40006 - Pipelining Registers That Might Be Recoverable
 12. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 13. TMC-20601 - Registers with High Immediate Fan-Out Tension
 14. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 15. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 16. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 17. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 18. CDC-50011 - Combinational Logic Before Synchronizer Chain
 19. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 20. CLK-30027 - Multiple Clock Assignments Found
 21. CLK-30028 - Invalid Generated Clock
 22. CLK-30029 - Invalid Clock Assignments
 23. CLK-30030 - PLL Setting Violation
 24. CLK-30033 - Invalid Clock Group Assignment
 25. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 26. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 27. CLK-30042 - Incorrect Clock Group Type
 28. RES-50001 - Asynchronous Reset Is Not Synchronized
 29. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 30. RES-50003 - Asynchronous Reset with Insufficient Constraints
 31. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 32. TMC-20011 - Missing Input Delay Constraint
 33. TMC-20012 - Missing Output Delay Constraint
 34. TMC-20013 - Partial Input Delay
 35. TMC-20014 - Partial Output Delay
 36. TMC-20015 - Inconsistent Min-Max Delay
 37. TMC-20016 - Invalid Reference Pin
 38. TMC-20017 - Loops Detected
 39. TMC-20019 - Partial Multicycle Assignment
 40. TMC-20022 - I/O Delay Assignment Missing Parameters
 41. TMC-20023 - Invalid Set Net Delay Assignment
 42. TMC-20027 - Collection Filter Matching Multiple Types
 43. TMC-30041 - Constraint with Invalid Clock Reference
 44. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 45. CLK-30031 - Input Delay Assigned to Clock
 46. CLK-30032 - Improper Clock Targets
 47. FLP-10000 - Physical RAM with Utilization Below Threshold
 48. RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain
 49. TMC-20018 - Unsupported Latches Detected
 50. TMC-20021 - Partial Min-Max Delay Assignment
 51. TMC-20024 - Synchronous Data Delay Assignment
 52. TMC-20025 - Ignored or Overridden Constraints
 53. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 54. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 55. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 56. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
 57. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 58. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 59. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 60. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 61. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 62. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 63. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
 64. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
 65. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
 66. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
 67. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
 68. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
 69. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 70. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
 71. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
 72. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
 73. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
 74. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
 75. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
 76. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
 77. CDC-50101 - Intra-Clock False Path Synchronizer
 78. CDC-50102 - Synchronizer after CDC Topology with Control Signal
 79. RES-50010 - Reset Synchronizer Chains with Constant Output
 80. RES-50101 - Intra-Clock False Path Reset Synchronizer
 81. TMC-20020 - Invalid Multicycle Assignment
 82. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
 83. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
 84. TMC-20552 - User Selected Duplication Candidate was Rejected
 85. TMC-20603 - Registers with High Immediate Fan-Out Span
 86. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 11 of 84 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 65         ; 0      ; synchronizer                                   ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 2          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 1          ; 0      ; synchronizer, cdc-bus                          ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 1          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 17         ; 0      ; sdc                                            ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 13         ; 0      ; global-signal, route                           ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 1          ; 0      ; reset-usage                                    ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 80         ; 0      ; register-duplication, register-spread, place   ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 11         ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 2          ; 0      ; reset-usage                                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 1          ; 0      ; register-duplication, register-spread, place   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; CLK-30032 - Improper Clock Targets                                                                         ; Medium   ; 0          ; 0      ; sdc                                            ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain                             ; Medium   ; 0          ; 0      ; reset-usage, reset-reachability                ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	65
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------+--------+
; From                                                                                                                                                                                                                                                                                                                                                                                 ; To                                                                                                    ; From Clock                                                                                                                                         ; To Clock                                                                                             ; Reason                ; Waived ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------+--------+
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16]~DUPLICATE ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16]~DUPLICATE ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31]            ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[0]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[10]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[11]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[12]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[13]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[14]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[15]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[16]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[17]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[18]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[19]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[1]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[20]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[21]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[22]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[23]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[24]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[25]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[26]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[27]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[28]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[29]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[2]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[30]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[31]                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[3]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[4]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[5]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[6]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[7]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[8]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_counter[9]                                                        ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][31]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][30]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][4]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][12]   ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[8][14]                 ; ed_top_wrapper_typ2_inst|chmu_query_en_internal                                                       ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; Asynchronous transfer ;        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+---------------+---------------+--------+
; Source Nodes                                                                      ; Synchronization Nodes                                                              ; From Clock                                                                                           ; To Clock                                                                                                                                           ; Chain Length ; Max Skew      ; Net Delay     ; Data Delay    ; Waived ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+---------------+---------------+--------+
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|memRead_counter_buf[*]  ; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|memRead_counter_aclk[*]  ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; 2            ; Unconstrained ; Unconstrained ; Unconstrained ;        ;
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|memWrite_counter_buf[*] ; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|memWrite_counter_aclk[*] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; 2            ; Unconstrained ; Unconstrained ; Unconstrained ;        ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+---------------+---------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+
; Source Nodes                                                                          ; Synchronization Nodes                                                                 ; From Clock                                                                                           ; To Clock                                                                                                                                           ; Chain Length ; Waived ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+
; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|csr_ofw_buf_vld_cnt_eclk[*] ; ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|csr_ofw_buf_vld_cnt_aclk[*] ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; 2 to 3       ;        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30026 - Missing Clock Assignment                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------+
; Clock                                                                                      ; Reason                                                                                         ; Waived ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------+
; ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|u_chmu_tracker|u_counter_set|valid_d1 ; Node was determined to feed a clock port but was found without an associated clock assignment. ;        ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	17
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------+
; Empty Collection Filter                                                                                                                                                                                                                                                             ; SDC Command                                                                                                      ; Location                                            ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------+
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                                                                                                        ; get_keepers $hier_path|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                    ; rspfifo_fifo_1930_7prrmpi.sdc:54 (from IP)          ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                      ; get_keepers $hier_path|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                    ; cxltyp2.sdc:294 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*                      ; get_keepers $hier_path|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*                                    ; cxltyp2.sdc:307 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|*rdptr_g*              ; get_keepers $hier_path|dcfifo_component|auto_generated|*rdptr_g*                                                 ; cxltyp2.sdc:293 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* ; get_keepers $hier_path|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                    ; cxltyp2.sdc:294 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*       ; get_keepers $hier_path|dcfifo_component|auto_generated|delayed_wrptr_g*                                          ; cxltyp2.sdc:306 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* ; get_keepers $hier_path|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*                                    ; cxltyp2.sdc:307 (from IP)                           ;        ;
; ed_top_wrapper_typ2_inst|chmu_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                                                                                                                                                       ; get_keepers $hier_path|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                    ; fifo_cdc_fifo_1923_wtv3t7a.sdc:54 (from IP)         ;        ;
; ed_top_wrapper_typ2_inst|chmu_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*                                                                                                                                                                             ; get_keepers $hier_path|dcfifo_component|auto_generated|delayed_wrptr_g*                                          ; fifo_cdc_fifo_1923_wtv3t7a.sdc:66 (from IP)         ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1                                                                                                                                     ; get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1} ; ccl_master_st_dc_fifo_1953_3qfelpa.sdc:28 (from IP) ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1                                                                                                                                      ; get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}  ; ccl_master_st_dc_fifo_1953_3qfelpa.sdc:31 (from IP) ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*                                                      ; get_keepers $hier_path|dcfifo_component|auto_generated|*rdptr_g*                                                 ; cxltyp2.sdc:293 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                         ; get_keepers $hier_path|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                    ; cxltyp2.sdc:294 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*                                               ; get_keepers $hier_path|dcfifo_component|auto_generated|delayed_wrptr_g*                                          ; cxltyp2.sdc:306 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*                                         ; get_keepers $hier_path|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*                                    ; cxltyp2.sdc:307 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*   ; get_keepers $hier_path|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*                                    ; cxltyp2.sdc:294 (from IP)                           ;        ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*   ; get_keepers $hier_path|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*                                    ; cxltyp2.sdc:307 (from IP)                           ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	13
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Worst-Case Setup Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                         ; Node Name                                                                                                                                                                                 ; Waived ;
+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; -0.216                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|valid_buf_2~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X164_Y300_N0_I11_dff              ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.192                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|valid_buf_2~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y299_N0_I74_dff              ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.191                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[0]~RTM                                                         ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.19                  ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_valid~RTM_6                                                        ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.154                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTMRTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X174_Y297_N0_I0_dff          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.151                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[20]~RTM                ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.147                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|subcounter_buf_2[6]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X174_Y298_N0_I67_dff      ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.144                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[14]~RTM                ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.142                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|subcounter_buf_1[1]~DUPLICATE_Duplicate_68                                      ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.141                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[20]~RTMDUPLICATE       ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.14                  ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|subcounter_buf_1[2]~RTM_5RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y297_N0_I75_dff ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.139                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|subcounter_buf_1[1]~DUPLICATE_Duplicate_67                                      ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
; -0.137                 ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|valid_buf_2~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y299_N0_I3_dff               ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae ;        ;
+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------+--------+
; Driver                                                                                        ; Non-Inverted Signal                                                                                    ; Number of Non-Inverted Signals ; Inverted Signal                                                                                        ; Number of Inverted Signals ; Waived ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------+--------+
; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|PIO_AVST.pio|bam_rw|Mux_31~4_wirecell_ERTM ; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|PIO_AVST.pio|bam_rw|data_mux_dw0_reg1[0]~ERTM0|SCLR ; 96                             ; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|PIO_AVST.pio|bam_rw|data_mux_dw18_reg1[0]~ERTM|SCLR ; 224                        ;        ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	80
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------------+-------------------+-------------------------------------------+---------------------------------------------------+--------+
; Register Name                                                                                                                                                   ; Register Location ; Number of Endpoints ; Endpoint Centroid ; Average Distance of Endpoints to Centroid ; Total Distance of Endpoints to Centroid (Tension) ; Waived ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------------+-------------------+-------------------------------------------+---------------------------------------------------+--------+
; ed_top_wrapper_typ2_inst|ip2hdm_reset_n_f~_Duplicate_7                                                                                                          ; (242, 242)        ; 13250               ; (257, 239)        ; 25                                        ; 342918                                            ;        ;
; ed_top_wrapper_typ2_inst|chmu_query_en_internal                                                                                                                 ; (225, 238)        ; 12767               ; (244, 235)        ; 20                                        ; 267056                                            ;        ;
; ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|u_chmu_tracker|u_counter_set|valid_d1                                                                      ; (226, 236)        ; 9143                ; (242, 235)        ; 22                                        ; 208204                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[2]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y297_N0_I34_dff                            ; (171, 297)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[3]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y297_N0_I32_dff                            ; (171, 297)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[4]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y297_N0_I35_dff                            ; (171, 297)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[5]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I68_dff                            ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[6]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I64_dff                            ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[7]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I66_dff                            ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y297_N0_I36_dff                            ; (171, 297)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[3]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y297_N0_I39_dff                            ; (171, 297)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[4]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y297_N0_I37_dff                            ; (171, 297)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[5]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I67_dff                            ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[6]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I69_dff                            ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[7]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I71_dff                            ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[11]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I58_dff                           ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[12]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I60_dff                           ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[13]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I59_dff                           ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[11]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I63_dff                           ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[12]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I61_dff                           ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[13]~RTMUX_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y296_N0_I56_dff                           ; (171, 296)        ; 4199                ; (168, 296)        ; 32                                        ; 136255                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I24_dff                            ; (170, 295)        ; 4198                ; (168, 296)        ; 32                                        ; 136251                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[23]~_Duplicate                         ; (171, 298)        ; 4121                ; (167, 296)        ; 32                                        ; 135246                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[21]                                    ; (175, 297)        ; 4118                ; (167, 296)        ; 32                                        ; 135157                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[13]                                    ; (174, 297)        ; 4102                ; (167, 296)        ; 32                                        ; 135156                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[16]~_Duplicate                         ; (170, 297)        ; 4102                ; (167, 296)        ; 32                                        ; 135151                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[18]                                    ; (170, 297)        ; 4102                ; (167, 296)        ; 32                                        ; 135130                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[17]                                    ; (169, 297)        ; 4102                ; (167, 296)        ; 32                                        ; 135129                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[0]                                                            ; (168, 296)        ; 4124                ; (167, 296)        ; 32                                        ; 135127                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[1]                                                            ; (168, 296)        ; 4123                ; (167, 296)        ; 32                                        ; 135126                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[2]                                                            ; (166, 296)        ; 4122                ; (167, 296)        ; 32                                        ; 135124                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[22]                                    ; (175, 297)        ; 4117                ; (167, 296)        ; 32                                        ; 135122                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|state_r.ZERO_OUT_INIT~BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I8_dff          ; (166, 296)        ; 4118                ; (167, 296)        ; 32                                        ; 135114                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|state_r.ZERO_OUT_WR~DUPLICATE_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I15_dff ; (166, 296)        ; 4118                ; (167, 296)        ; 32                                        ; 135114                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[5]~SCLR_dff                                                   ; (166, 296)        ; 4118                ; (167, 296)        ; 32                                        ; 135114                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[4]~DUPLICATE                                                  ; (168, 296)        ; 4118                ; (167, 296)        ; 32                                        ; 135113                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I11_dff           ; (166, 296)        ; 4117                ; (167, 296)        ; 32                                        ; 135112                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|add_0~41_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I12_dff                      ; (166, 296)        ; 4117                ; (167, 296)        ; 32                                        ; 135112                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[20]~DUPLICATE                          ; (180, 297)        ; 4102                ; (167, 296)        ; 32                                        ; 135110                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[6]~DUPLICATE                                                  ; (168, 296)        ; 4115                ; (167, 296)        ; 32                                        ; 135109                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[19]                                    ; (179, 296)        ; 4102                ; (167, 296)        ; 32                                        ; 135108                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[7]~DUPLICATE                                                  ; (166, 296)        ; 4113                ; (167, 296)        ; 32                                        ; 135106                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[8]~DUPLICATE                                                  ; (168, 296)        ; 4111                ; (167, 296)        ; 32                                        ; 135103                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[9]                                                            ; (170, 296)        ; 4109                ; (167, 296)        ; 32                                        ; 135099                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|state_r.ZERO_OUT_INIT~BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I64_dff         ; (166, 296)        ; 4107                ; (167, 296)        ; 32                                        ; 135096                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|state_r.ZERO_OUT_WR~DUPLICATE_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I69_dff ; (166, 296)        ; 4107                ; (167, 296)        ; 32                                        ; 135096                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[12]~SCLR_dff                                                  ; (166, 296)        ; 4107                ; (167, 296)        ; 32                                        ; 135096                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[12]~BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I66_dff          ; (166, 296)        ; 4106                ; (167, 296)        ; 32                                        ; 135094                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|add_0~1_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y296_N0_I71_dff                       ; (166, 296)        ; 4106                ; (167, 296)        ; 32                                        ; 135094                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_ctrl_inst|state.WRITE_BACK_COUNTER_S                                                    ; (176, 297)        ; 4104                ; (167, 296)        ; 32                                        ; 135091                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_ctrl_inst|state.COUNTING_S                                                              ; (176, 297)        ; 4103                ; (167, 296)        ; 32                                        ; 135086                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_ctrl_inst|state.IDLE_S~DUPLICATE                                                        ; (176, 297)        ; 4103                ; (167, 296)        ; 32                                        ; 135086                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[14]~_Duplicate                         ; (174, 297)        ; 4102                ; (167, 296)        ; 32                                        ; 135082                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|mem_address_mclk[15]~DUPLICATE                          ; (170, 297)        ; 4102                ; (167, 296)        ; 32                                        ; 135074                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|state_r.ZERO_OUT_WR~DUPLICATE                                                  ; (176, 297)        ; 4107                ; (167, 296)        ; 32                                        ; 135051                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_ctrl_inst|state.IDLE_S                                                                  ; (176, 297)        ; 4099                ; (167, 296)        ; 32                                        ; 135050                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_ctrl_inst|state.COUNTING_S~DUPLICATE                                                    ; (176, 297)        ; 4098                ; (167, 296)        ; 32                                        ; 135040                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[4]                                                            ; (168, 296)        ; 4097                ; (167, 296)        ; 32                                        ; 135026                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[6]                                                            ; (168, 296)        ; 4097                ; (167, 296)        ; 32                                        ; 135026                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[10]                                                           ; (168, 296)        ; 4097                ; (167, 296)        ; 32                                        ; 135026                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[11]                                                                                  ; (170, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[12]                                                                                  ; (171, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[13]                                                                                  ; (171, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[8]                                                                                   ; (171, 298)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[9]                                                                                   ; (171, 298)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[10]                                                                                  ; (171, 298)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[5]                                                                                   ; (171, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[6]                                                                                   ; (170, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[7]                                                                                   ; (171, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[0]                                                                                   ; (170, 299)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]                                                                                   ; (170, 299)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[2]                                                                                   ; (171, 297)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[3]                                                                                   ; (170, 297)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[4]                                                                                   ; (171, 297)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[13]                                                           ; (170, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[3]                                                            ; (170, 295)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[7]                                                            ; (166, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|mem_updater_inst|sram_buff_addr_r[11]~DUPLICATE                                                 ; (170, 296)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|valid_buf_2~_Duplicate_9                                                                        ; (171, 298)        ; 4096                ; (167, 296)        ; 32                                        ; 135025                                            ;        ;
; ed_top_wrapper_typ2_inst|ip2hdm_reset_n_f~_Duplicate_9                                                                                                          ; (226, 237)        ; 6426                ; (235, 234)        ; 20                                        ; 133195                                            ;        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------------+-------------------+-------------------------------------------+---------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	11
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------+--------+
; Bus Name                                                                                                                                                               ; Recommended Pipelining Stage Adjustment ; Minimum Average Slack of One Bit Across Bus ; Bus Width ; Waived ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------+--------+
; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|PIO_AVST.pio|bam_rw|cpl_req_id_reg1                                                                                 ; -3                                      ; 2.057                                       ; 16        ;        ;
; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|PIO_AVST.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg2                                                                 ; -2                                      ; 1.969                                       ; 128       ;        ;
; ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|inst_cafu_csr0_wrapper|inst_mwae_top|gen_alg_1a_top.inst_alg_1a_top|inst_verify_sc_top|inst_read_resps|pipe_4_NpP ; -2                                      ; 1.913                                       ; 27        ;        ;
; ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|inst_cafu_csr0_wrapper|u_cafu_mem_target|axi_rQ.rdata                                                             ; -1                                      ; 1.821                                       ; 512       ;        ;
; ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|treg_ack_pipe[0].data                                                                       ; -1                                      ; 1.806                                       ; 36        ;        ;
; ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|inst_cafu_csr0_wrapper|u_cafu_reg_router|treg_ack_ep.data                                                         ; -1                                      ; 1.782                                       ; 28        ;        ;
; ed_top_wrapper_typ2_inst|inst_axi_to_avst_bridge|write_tlp_data                                                                                                        ; -1                                      ; 1.753                                       ; 453       ;        ;
; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|PIO_AVST.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg3                                                                 ; -1                                      ; 1.875                                       ; 128       ;        ;
; ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|inst_cafu_csr0_wrapper|u_cafu_mem_target|axi_wQ.wdata                                                             ; -1                                      ; 1.772                                       ; 118       ;        ;
; ed_top_wrapper_typ2_inst|inst_axi_to_avst_bridge|write_tlp_data_strobe                                                                                                 ; -1                                      ; 1.829                                       ; 62        ;        ;
; ed_top_wrapper_typ2_inst|inst_axi_to_avst_bridge|write_tlp_header_address                                                                                              ; -1                                      ; 1.811                                       ; 44        ;        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver                                                       ; Asynchronous Reset Signal ; Synchronous Reset Signal                                                                       ; Clock Enable Signal                                                            ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+--------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; ed_top_wrapper_typ2_inst|ip2hdm_reset_n_f~_Duplicate_7       ; --                        ; ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|araddr_fifo|fifo_count[5]|SCLR            ; ed_top_wrapper_typ2_inst|inst_axi_to_avst_bridge|axi_wr_tlp_fifo_rdreq|ENA     ; 0                                    ; 10078                               ; 583                            ;        ;
; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|pio_rst_n ; --                        ; ed_top_wrapper_typ2_inst|intel_cxl_pio_ed_top_inst|PIO_AVST.pio|bam_avmm_intf|cmd_reg[20]|SCLR ; ed_top_wrapper_typ2_inst|inst_cxl_tx_crdt_intf|bam_tx_signal_ready_o~ERTM0|ENA ; 0                                    ; 147                                 ; 1                              ;        ;
+--------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                                                                                                                          ;
+-------------------------------------------------+-------------------+--------------------+------------------+------------------------------------------+--------------------------------------------------+--------+
; Register Name                                   ; Register Location ; Number of Fan-Outs ; Fan-Out Centroid ; Average Distance of Fan-Outs to Centroid ; Total Distance of Fan-Outs to Centroid (Tension) ; Waived ;
+-------------------------------------------------+-------------------+--------------------+------------------+------------------------------------------+--------------------------------------------------+--------+
; ed_top_wrapper_typ2_inst|chmu_query_en_internal ; (225, 238)        ; 5142               ; (248, 235)       ; 20                                       ; 105231                                           ;        ;
+-------------------------------------------------+-------------------+--------------------+------------------+------------------------------------------+--------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------+
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain ;
+--------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


