
ll cycle 0
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 1
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 2
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 3
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 4
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 5
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 6
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 7
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 8
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 9
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 10
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 11
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 12
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 13
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 14
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 15
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 16
iq: { t0_0 }
thread 0: [r0: 0] [r1: 0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 17
iq: { t0_1 }
rs: ADD0: 0 [ 0 1 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: ADD0] [r2: 0] [r3: 0] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 18
iq: { t0_2 }
rs: ADD0: 0 [ 0 1 ] fu_idx 0, fu_cycle_start 17, fu_cycle_end 18
rs: ADD1: 1 [ 0 0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: ADD0] [r2: 0] [r3: ADD1] [r4: 0] [r5: 0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 19
iq: { t0_3 }
rs: ADD1: 1 [ 0 0 ] fu_idx 1, fu_cycle_start 18, fu_cycle_end 19
rs: ADD2: 2 [ 0 11 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 0] [r3: ADD1] [r4: ADD2] [r5: 0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 0

ll cycle 20
iq: { }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 17, fu_cycle_end 18
rs: ADD2: 2 [ 0 11 ] fu_idx 2, fu_cycle_start 19, fu_cycle_end 20
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 0] [r4: ADD2] [r5: 0] [r6: 0] [r7: 0] 

cdb_completion tag 2 val 11

ll cycle 21
iq: { }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 20, fu_cycle_end 21
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 0] [r4: 11] [r5: 0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 22
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 1] [r3: 0] [r4: 11] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 23
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 1] [r3: 0] [r4: 11] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 24
iq: { t0_4 }
thread 0: [r0: 0] [r1: 1] [r2: 1] [r3: 0] [r4: 11] [r5: 0] [r6: 0] [r7: 0] 


ll cycle 25
iq: { t0_5 }
rs: MUL0: 4 [ 1 1 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 1] [r3: 0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 26
iq: { t0_6 }
rs: MUL0: 4 [ 1 1 ] fu_idx 3, fu_cycle_start 25, fu_cycle_end 32
rs: ST0: 5 [ 0 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 1] [r3: 0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 27
iq: { t0_7 }
rs: ADD0: 6 [ 0 4 ] fu_idx -1, fu_cycle_start 20, fu_cycle_end 21
rs: MUL0: 4 [ 1 1 ] fu_idx 3, fu_cycle_start 25, fu_cycle_end 32
rs: ST0: 5 [ 0 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 28
iq: { }
rs: ADD0: 6 [ 0 4 ] fu_idx 0, fu_cycle_start 27, fu_cycle_end 28
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 18, fu_cycle_end 19
rs: MUL0: 4 [ 1 1 ] fu_idx 3, fu_cycle_start 25, fu_cycle_end 32
rs: ST0: 5 [ 0 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 4

ll cycle 29
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 28, fu_cycle_end 29
rs: MUL0: 4 [ 1 1 ] fu_idx 3, fu_cycle_start 25, fu_cycle_end 32
rs: ST0: 5 [ 0 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 4] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 30
iq: { }
rs: MUL0: 4 [ 1 1 ] fu_idx 3, fu_cycle_start 25, fu_cycle_end 32
rs: ST0: 5 [ 0 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 31
iq: { }
rs: MUL0: 4 [ 1 1 ] fu_idx 3, fu_cycle_start 25, fu_cycle_end 32
rs: ST0: 5 [ 0 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 32
iq: { }
rs: MUL0: 4 [ 1 1 ] fu_idx 3, fu_cycle_start 25, fu_cycle_end 32
rs: ST0: 5 [ 0 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 1

ll cycle 33
iq: { }
rs: ST0: 5 [ 0 1 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 34
iq: { }
rs: ST0: 5 [ 0 1 ] fu_idx 5, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 35
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 36
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 37
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 38
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 39
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 40
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 41
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 42
iq: { t0_8 }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 43
iq: { }
rs: ADD0: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 27, fu_cycle_end 28
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 44
iq: { }
rs: ADD0: 8 [ 2 11 ] fu_idx 0, fu_cycle_start 43, fu_cycle_end 44
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 45
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 46
iq: { t0_4 }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: 1] [r6: 0] [r7: 0] 


ll cycle 47
iq: { t0_5 }
rs: MUL0: 4 [ 1 2 ] fu_idx -1, fu_cycle_start 25, fu_cycle_end 32
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 48
iq: { t0_6 }
rs: MUL0: 4 [ 1 2 ] fu_idx 3, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 4] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 49
iq: { t0_7 }
rs: ADD0: 6 [ 4 4 ] fu_idx -1, fu_cycle_start 43, fu_cycle_end 44
rs: MUL0: 4 [ 1 2 ] fu_idx 3, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 50
iq: { t0_8 }
rs: ADD0: 6 [ 4 4 ] fu_idx 0, fu_cycle_start 49, fu_cycle_end 50
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 28, fu_cycle_end 29
rs: MUL0: 4 [ 1 2 ] fu_idx 3, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 8

ll cycle 51
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 50, fu_cycle_end 51
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 19, fu_cycle_end 20
rs: MUL0: 4 [ 1 2 ] fu_idx 3, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 8] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 52
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 19, fu_cycle_end 20
rs: MUL0: 4 [ 1 2 ] fu_idx 3, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 8] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 53
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 52, fu_cycle_end 53
rs: MUL0: 4 [ 1 2 ] fu_idx 3, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 8] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 54
iq: { }
rs: MUL0: 4 [ 1 2 ] fu_idx 3, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 MUL0 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 8] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 2

ll cycle 55
iq: { t0_4 }
rs: ST1: 5 [ 4 2 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 8] [r4: 11] [r5: 2] [r6: 0] [r7: 0] 


ll cycle 56
iq: { t0_5 }
rs: MUL0: 4 [ 1 3 ] fu_idx -1, fu_cycle_start 47, fu_cycle_end 54
rs: ST1: 5 [ 4 2 ] fu_idx 5, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 8] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 57
iq: { t0_6 }
rs: MUL0: 4 [ 1 3 ] fu_idx 3, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 MUL0 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 8] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 58
iq: { t0_7 }
rs: ADD0: 6 [ 8 4 ] fu_idx -1, fu_cycle_start 49, fu_cycle_end 50
rs: MUL0: 4 [ 1 3 ] fu_idx 3, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 MUL0 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 59
iq: { t0_8 }
rs: ADD0: 6 [ 8 4 ] fu_idx 0, fu_cycle_start 58, fu_cycle_end 59
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 50, fu_cycle_end 51
rs: MUL0: 4 [ 1 3 ] fu_idx 3, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 MUL0 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 12

ll cycle 60
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 59, fu_cycle_end 60
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 52, fu_cycle_end 53
rs: MUL0: 4 [ 1 3 ] fu_idx 3, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 MUL0 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 12] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 61
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 52, fu_cycle_end 53
rs: MUL0: 4 [ 1 3 ] fu_idx 3, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 MUL0 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 12] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 62
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 61, fu_cycle_end 62
rs: MUL0: 4 [ 1 3 ] fu_idx 3, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 MUL0 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 12] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 63
iq: { }
rs: MUL0: 4 [ 1 3 ] fu_idx 3, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 MUL0 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 12] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 3

ll cycle 64
iq: { t0_4 }
rs: ST0: 5 [ 8 3 ] fu_idx -1, fu_cycle_start 33, fu_cycle_end 33
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 12] [r4: 11] [r5: 3] [r6: 0] [r7: 0] 


ll cycle 65
iq: { t0_5 }
rs: MUL0: 4 [ 1 4 ] fu_idx -1, fu_cycle_start 56, fu_cycle_end 63
rs: ST0: 5 [ 8 3 ] fu_idx 5, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 12] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 66
iq: { t0_6 }
rs: MUL0: 4 [ 1 4 ] fu_idx 3, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 MUL0 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 12] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 67
iq: { t0_7 }
rs: ADD0: 6 [ 12 4 ] fu_idx -1, fu_cycle_start 58, fu_cycle_end 59
rs: MUL0: 4 [ 1 4 ] fu_idx 3, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 MUL0 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 68
iq: { t0_8 }
rs: ADD0: 6 [ 12 4 ] fu_idx 0, fu_cycle_start 67, fu_cycle_end 68
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 59, fu_cycle_end 60
rs: MUL0: 4 [ 1 4 ] fu_idx 3, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 MUL0 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 16

ll cycle 69
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 68, fu_cycle_end 69
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 61, fu_cycle_end 62
rs: MUL0: 4 [ 1 4 ] fu_idx 3, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 MUL0 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 16] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 70
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 61, fu_cycle_end 62
rs: MUL0: 4 [ 1 4 ] fu_idx 3, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 MUL0 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 16] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 71
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 70, fu_cycle_end 71
rs: MUL0: 4 [ 1 4 ] fu_idx 3, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 MUL0 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 16] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 72
iq: { }
rs: MUL0: 4 [ 1 4 ] fu_idx 3, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 MUL0 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 16] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 4

ll cycle 73
iq: { t0_4 }
rs: ST1: 5 [ 12 4 ] fu_idx -1, fu_cycle_start 55, fu_cycle_end 55
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 16] [r4: 11] [r5: 4] [r6: 0] [r7: 0] 


ll cycle 74
iq: { t0_5 }
rs: MUL0: 4 [ 1 5 ] fu_idx -1, fu_cycle_start 65, fu_cycle_end 72
rs: ST1: 5 [ 12 4 ] fu_idx 5, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 16] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 75
iq: { t0_6 }
rs: MUL0: 4 [ 1 5 ] fu_idx 3, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 MUL0 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 16] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 76
iq: { t0_7 }
rs: ADD0: 6 [ 16 4 ] fu_idx -1, fu_cycle_start 67, fu_cycle_end 68
rs: MUL0: 4 [ 1 5 ] fu_idx 3, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 MUL0 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 77
iq: { t0_8 }
rs: ADD0: 6 [ 16 4 ] fu_idx 0, fu_cycle_start 76, fu_cycle_end 77
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 68, fu_cycle_end 69
rs: MUL0: 4 [ 1 5 ] fu_idx 3, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 MUL0 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 20

ll cycle 78
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 77, fu_cycle_end 78
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 70, fu_cycle_end 71
rs: MUL0: 4 [ 1 5 ] fu_idx 3, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 MUL0 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 20] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 79
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 70, fu_cycle_end 71
rs: MUL0: 4 [ 1 5 ] fu_idx 3, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 MUL0 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 20] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 80
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 79, fu_cycle_end 80
rs: MUL0: 4 [ 1 5 ] fu_idx 3, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 MUL0 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 20] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 81
iq: { }
rs: MUL0: 4 [ 1 5 ] fu_idx 3, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 MUL0 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 20] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 5

ll cycle 82
iq: { t0_4 }
rs: ST0: 5 [ 16 5 ] fu_idx -1, fu_cycle_start 64, fu_cycle_end 64
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 20] [r4: 11] [r5: 5] [r6: 0] [r7: 0] 


ll cycle 83
iq: { t0_5 }
rs: MUL0: 4 [ 1 6 ] fu_idx -1, fu_cycle_start 74, fu_cycle_end 81
rs: ST0: 5 [ 16 5 ] fu_idx 5, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 20] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 84
iq: { t0_6 }
rs: MUL0: 4 [ 1 6 ] fu_idx 3, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 MUL0 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 20] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 85
iq: { t0_7 }
rs: ADD0: 6 [ 20 4 ] fu_idx -1, fu_cycle_start 76, fu_cycle_end 77
rs: MUL0: 4 [ 1 6 ] fu_idx 3, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 MUL0 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 86
iq: { t0_8 }
rs: ADD0: 6 [ 20 4 ] fu_idx 0, fu_cycle_start 85, fu_cycle_end 86
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 77, fu_cycle_end 78
rs: MUL0: 4 [ 1 6 ] fu_idx 3, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 MUL0 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 24

ll cycle 87
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 86, fu_cycle_end 87
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 79, fu_cycle_end 80
rs: MUL0: 4 [ 1 6 ] fu_idx 3, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 MUL0 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 24] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 88
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 79, fu_cycle_end 80
rs: MUL0: 4 [ 1 6 ] fu_idx 3, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 MUL0 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 24] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 89
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 88, fu_cycle_end 89
rs: MUL0: 4 [ 1 6 ] fu_idx 3, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 MUL0 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 24] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 90
iq: { }
rs: MUL0: 4 [ 1 6 ] fu_idx 3, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 MUL0 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 24] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 6

ll cycle 91
iq: { t0_4 }
rs: ST1: 5 [ 20 6 ] fu_idx -1, fu_cycle_start 73, fu_cycle_end 73
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 24] [r4: 11] [r5: 6] [r6: 0] [r7: 0] 


ll cycle 92
iq: { t0_5 }
rs: MUL0: 4 [ 1 7 ] fu_idx -1, fu_cycle_start 83, fu_cycle_end 90
rs: ST1: 5 [ 20 6 ] fu_idx 5, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 24] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 93
iq: { t0_6 }
rs: MUL0: 4 [ 1 7 ] fu_idx 3, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 MUL0 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 24] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 94
iq: { t0_7 }
rs: ADD0: 6 [ 24 4 ] fu_idx -1, fu_cycle_start 85, fu_cycle_end 86
rs: MUL0: 4 [ 1 7 ] fu_idx 3, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 MUL0 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 95
iq: { t0_8 }
rs: ADD0: 6 [ 24 4 ] fu_idx 0, fu_cycle_start 94, fu_cycle_end 95
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 86, fu_cycle_end 87
rs: MUL0: 4 [ 1 7 ] fu_idx 3, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 MUL0 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 28

ll cycle 96
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 95, fu_cycle_end 96
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 88, fu_cycle_end 89
rs: MUL0: 4 [ 1 7 ] fu_idx 3, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 MUL0 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 28] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 97
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 88, fu_cycle_end 89
rs: MUL0: 4 [ 1 7 ] fu_idx 3, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 MUL0 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 28] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 98
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 97, fu_cycle_end 98
rs: MUL0: 4 [ 1 7 ] fu_idx 3, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 MUL0 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 28] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 99
iq: { }
rs: MUL0: 4 [ 1 7 ] fu_idx 3, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 MUL0 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 28] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 7

ll cycle 100
iq: { t0_4 }
rs: ST0: 5 [ 24 7 ] fu_idx -1, fu_cycle_start 82, fu_cycle_end 82
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 28] [r4: 11] [r5: 7] [r6: 0] [r7: 0] 


ll cycle 101
iq: { t0_5 }
rs: MUL0: 4 [ 1 8 ] fu_idx -1, fu_cycle_start 92, fu_cycle_end 99
rs: ST0: 5 [ 24 7 ] fu_idx 5, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 28] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 102
iq: { t0_6 }
rs: MUL0: 4 [ 1 8 ] fu_idx 3, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 MUL0 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 28] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 103
iq: { t0_7 }
rs: ADD0: 6 [ 28 4 ] fu_idx -1, fu_cycle_start 94, fu_cycle_end 95
rs: MUL0: 4 [ 1 8 ] fu_idx 3, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 MUL0 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 104
iq: { t0_8 }
rs: ADD0: 6 [ 28 4 ] fu_idx 0, fu_cycle_start 103, fu_cycle_end 104
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 95, fu_cycle_end 96
rs: MUL0: 4 [ 1 8 ] fu_idx 3, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 MUL0 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 32

ll cycle 105
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 104, fu_cycle_end 105
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 97, fu_cycle_end 98
rs: MUL0: 4 [ 1 8 ] fu_idx 3, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 MUL0 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 32] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 106
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 97, fu_cycle_end 98
rs: MUL0: 4 [ 1 8 ] fu_idx 3, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 MUL0 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 32] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 107
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 106, fu_cycle_end 107
rs: MUL0: 4 [ 1 8 ] fu_idx 3, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 MUL0 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 32] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 108
iq: { }
rs: MUL0: 4 [ 1 8 ] fu_idx 3, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 MUL0 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 32] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 8

ll cycle 109
iq: { t0_4 }
rs: ST1: 5 [ 28 8 ] fu_idx -1, fu_cycle_start 91, fu_cycle_end 91
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 32] [r4: 11] [r5: 8] [r6: 0] [r7: 0] 


ll cycle 110
iq: { t0_5 }
rs: MUL0: 4 [ 1 9 ] fu_idx -1, fu_cycle_start 101, fu_cycle_end 108
rs: ST1: 5 [ 28 8 ] fu_idx 5, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 32] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 111
iq: { t0_6 }
rs: MUL0: 4 [ 1 9 ] fu_idx 3, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 MUL0 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 32] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 112
iq: { t0_7 }
rs: ADD0: 6 [ 32 4 ] fu_idx -1, fu_cycle_start 103, fu_cycle_end 104
rs: MUL0: 4 [ 1 9 ] fu_idx 3, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 MUL0 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 113
iq: { t0_8 }
rs: ADD0: 6 [ 32 4 ] fu_idx 0, fu_cycle_start 112, fu_cycle_end 113
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 104, fu_cycle_end 105
rs: MUL0: 4 [ 1 9 ] fu_idx 3, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 MUL0 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 36

ll cycle 114
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 113, fu_cycle_end 114
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 106, fu_cycle_end 107
rs: MUL0: 4 [ 1 9 ] fu_idx 3, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 MUL0 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 36] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 115
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 106, fu_cycle_end 107
rs: MUL0: 4 [ 1 9 ] fu_idx 3, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 MUL0 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 36] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 116
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 115, fu_cycle_end 116
rs: MUL0: 4 [ 1 9 ] fu_idx 3, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 MUL0 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 36] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 117
iq: { }
rs: MUL0: 4 [ 1 9 ] fu_idx 3, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 MUL0 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 36] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 9

ll cycle 118
iq: { t0_4 }
rs: ST0: 5 [ 32 9 ] fu_idx -1, fu_cycle_start 100, fu_cycle_end 100
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 36] [r4: 11] [r5: 9] [r6: 0] [r7: 0] 


ll cycle 119
iq: { t0_5 }
rs: MUL0: 4 [ 1 10 ] fu_idx -1, fu_cycle_start 110, fu_cycle_end 117
rs: ST0: 5 [ 32 9 ] fu_idx 5, fu_cycle_start 118, fu_cycle_end 118
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 36] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 120
iq: { t0_6 }
rs: MUL0: 4 [ 1 10 ] fu_idx 3, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 MUL0 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 36] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 121
iq: { t0_7 }
rs: ADD0: 6 [ 36 4 ] fu_idx -1, fu_cycle_start 112, fu_cycle_end 113
rs: MUL0: 4 [ 1 10 ] fu_idx 3, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 MUL0 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 122
iq: { t0_8 }
rs: ADD0: 6 [ 36 4 ] fu_idx 0, fu_cycle_start 121, fu_cycle_end 122
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 113, fu_cycle_end 114
rs: MUL0: 4 [ 1 10 ] fu_idx 3, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 MUL0 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 40

ll cycle 123
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 122, fu_cycle_end 123
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 115, fu_cycle_end 116
rs: MUL0: 4 [ 1 10 ] fu_idx 3, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 MUL0 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: ADD1] [r3: 40] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 124
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 115, fu_cycle_end 116
rs: MUL0: 4 [ 1 10 ] fu_idx 3, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 MUL0 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 40] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 125
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 124, fu_cycle_end 125
rs: MUL0: 4 [ 1 10 ] fu_idx 3, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 MUL0 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 40] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 126
iq: { }
rs: MUL0: 4 [ 1 10 ] fu_idx 3, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 MUL0 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 40] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 10

ll cycle 127
iq: { t0_9 }
rs: ST1: 5 [ 36 10 ] fu_idx -1, fu_cycle_start 109, fu_cycle_end 109
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 128
iq: { t0_10 }
rs: ADD0: 9 [ 1 1 ] fu_idx -1, fu_cycle_start 121, fu_cycle_end 122
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 129
iq: { }
rs: ADD0: 9 [ 1 1 ] fu_idx 0, fu_cycle_start 128, fu_cycle_end 129
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 122, fu_cycle_end 123
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 2

ll cycle 130
iq: { }
rs: ADD1: 10 [ 2 11 ] fu_idx -1, fu_cycle_start 122, fu_cycle_end 123
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 131
iq: { }
rs: ADD1: 10 [ 2 11 ] fu_idx 1, fu_cycle_start 130, fu_cycle_end 131
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 132
iq: { }
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 133
iq: { t0_3 }
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 134
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 128, fu_cycle_end 129
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: ADD0] [r3: 40] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 135
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 134, fu_cycle_end 135
rs: MUL0: 4 [ 2 ADD0 ] fu_idx -1, fu_cycle_start 119, fu_cycle_end 126
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: ADD0] [r3: 40] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 136
iq: { t0_6 }
rs: MUL0: 4 [ 2 1 ] fu_idx -1, fu_cycle_start 119, fu_cycle_end 126
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 1] [r3: 40] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 137
iq: { t0_7 }
rs: ADD0: 6 [ 40 4 ] fu_idx -1, fu_cycle_start 134, fu_cycle_end 135
rs: MUL0: 4 [ 2 1 ] fu_idx 3, fu_cycle_start 136, fu_cycle_end 143
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 138
iq: { t0_8 }
rs: ADD0: 6 [ 40 4 ] fu_idx 0, fu_cycle_start 137, fu_cycle_end 138
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 130, fu_cycle_end 131
rs: MUL0: 4 [ 2 1 ] fu_idx 3, fu_cycle_start 136, fu_cycle_end 143
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 44

ll cycle 139
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 138, fu_cycle_end 139
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 124, fu_cycle_end 125
rs: MUL0: 4 [ 2 1 ] fu_idx 3, fu_cycle_start 136, fu_cycle_end 143
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 44] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 140
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 124, fu_cycle_end 125
rs: MUL0: 4 [ 2 1 ] fu_idx 3, fu_cycle_start 136, fu_cycle_end 143
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
rs: ST1: 5 [ 36 10 ] fu_idx 5, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 2] [r3: 44] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 141
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 140, fu_cycle_end 141
rs: MUL0: 4 [ 2 1 ] fu_idx 3, fu_cycle_start 136, fu_cycle_end 143
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
thread 0: [r0: 0] [r1: 2] [r2: 2] [r3: 44] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 142
iq: { }
rs: MUL0: 4 [ 2 1 ] fu_idx 3, fu_cycle_start 136, fu_cycle_end 143
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
thread 0: [r0: 0] [r1: 2] [r2: 2] [r3: 44] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 143
iq: { t0_4 }
rs: MUL0: 4 [ 2 1 ] fu_idx 3, fu_cycle_start 136, fu_cycle_end 143
rs: ST0: 5 [ 40 MUL0 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
thread 0: [r0: 0] [r1: 2] [r2: 2] [r3: 44] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 2

ll cycle 144
iq: { t0_5 }
rs: MUL1: 4 [ 2 2 ] fu_idx -1, fu_cycle_start 0, fu_cycle_end 0
rs: ST0: 5 [ 40 2 ] fu_idx -1, fu_cycle_start 118, fu_cycle_end 118
thread 0: [r0: 0] [r1: 2] [r2: 2] [r3: 44] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 145
iq: { t0_6 }
rs: MUL1: 4 [ 2 2 ] fu_idx 3, fu_cycle_start 144, fu_cycle_end 151
rs: ST0: 5 [ 40 2 ] fu_idx 5, fu_cycle_start 144, fu_cycle_end 144
rs: ST1: 5 [ 44 MUL1 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 2] [r3: 44] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 146
iq: { t0_7 }
rs: ADD0: 6 [ 44 4 ] fu_idx -1, fu_cycle_start 137, fu_cycle_end 138
rs: MUL1: 4 [ 2 2 ] fu_idx 3, fu_cycle_start 144, fu_cycle_end 151
rs: ST1: 5 [ 44 MUL1 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 147
iq: { t0_8 }
rs: ADD0: 6 [ 44 4 ] fu_idx 0, fu_cycle_start 146, fu_cycle_end 147
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 138, fu_cycle_end 139
rs: MUL1: 4 [ 2 2 ] fu_idx 3, fu_cycle_start 144, fu_cycle_end 151
rs: ST1: 5 [ 44 MUL1 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 48

ll cycle 148
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 147, fu_cycle_end 148
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 140, fu_cycle_end 141
rs: MUL1: 4 [ 2 2 ] fu_idx 3, fu_cycle_start 144, fu_cycle_end 151
rs: ST1: 5 [ 44 MUL1 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 48] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 149
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 140, fu_cycle_end 141
rs: MUL1: 4 [ 2 2 ] fu_idx 3, fu_cycle_start 144, fu_cycle_end 151
rs: ST1: 5 [ 44 MUL1 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 3] [r3: 48] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 150
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 149, fu_cycle_end 150
rs: MUL1: 4 [ 2 2 ] fu_idx 3, fu_cycle_start 144, fu_cycle_end 151
rs: ST1: 5 [ 44 MUL1 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 3] [r3: 48] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 151
iq: { }
rs: MUL1: 4 [ 2 2 ] fu_idx 3, fu_cycle_start 144, fu_cycle_end 151
rs: ST1: 5 [ 44 MUL1 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 3] [r3: 48] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 4

ll cycle 152
iq: { t0_4 }
rs: ST1: 5 [ 44 4 ] fu_idx -1, fu_cycle_start 127, fu_cycle_end 140
thread 0: [r0: 0] [r1: 2] [r2: 3] [r3: 48] [r4: 11] [r5: 4] [r6: 0] [r7: 0] 


ll cycle 153
iq: { t0_5 }
rs: MUL0: 4 [ 2 3 ] fu_idx -1, fu_cycle_start 136, fu_cycle_end 143
rs: ST1: 5 [ 44 4 ] fu_idx 5, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: 3] [r3: 48] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 154
iq: { t0_6 }
rs: MUL0: 4 [ 2 3 ] fu_idx 3, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 MUL0 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: 3] [r3: 48] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 155
iq: { t0_7 }
rs: ADD0: 6 [ 48 4 ] fu_idx -1, fu_cycle_start 146, fu_cycle_end 147
rs: MUL0: 4 [ 2 3 ] fu_idx 3, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 MUL0 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 156
iq: { t0_8 }
rs: ADD0: 6 [ 48 4 ] fu_idx 0, fu_cycle_start 155, fu_cycle_end 156
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 147, fu_cycle_end 148
rs: MUL0: 4 [ 2 3 ] fu_idx 3, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 MUL0 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 52

ll cycle 157
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 156, fu_cycle_end 157
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 149, fu_cycle_end 150
rs: MUL0: 4 [ 2 3 ] fu_idx 3, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 MUL0 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 52] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 158
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 149, fu_cycle_end 150
rs: MUL0: 4 [ 2 3 ] fu_idx 3, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 MUL0 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: 4] [r3: 52] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 159
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 158, fu_cycle_end 159
rs: MUL0: 4 [ 2 3 ] fu_idx 3, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 MUL0 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: 4] [r3: 52] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 160
iq: { }
rs: MUL0: 4 [ 2 3 ] fu_idx 3, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 MUL0 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: 4] [r3: 52] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 6

ll cycle 161
iq: { t0_4 }
rs: ST0: 5 [ 48 6 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 144
thread 0: [r0: 0] [r1: 2] [r2: 4] [r3: 52] [r4: 11] [r5: 6] [r6: 0] [r7: 0] 


ll cycle 162
iq: { t0_5 }
rs: MUL0: 4 [ 2 4 ] fu_idx -1, fu_cycle_start 153, fu_cycle_end 160
rs: ST0: 5 [ 48 6 ] fu_idx 5, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: 4] [r3: 52] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 163
iq: { t0_6 }
rs: MUL0: 4 [ 2 4 ] fu_idx 3, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 MUL0 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: 4] [r3: 52] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 164
iq: { t0_7 }
rs: ADD0: 6 [ 52 4 ] fu_idx -1, fu_cycle_start 155, fu_cycle_end 156
rs: MUL0: 4 [ 2 4 ] fu_idx 3, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 MUL0 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 165
iq: { t0_8 }
rs: ADD0: 6 [ 52 4 ] fu_idx 0, fu_cycle_start 164, fu_cycle_end 165
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 156, fu_cycle_end 157
rs: MUL0: 4 [ 2 4 ] fu_idx 3, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 MUL0 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 56

ll cycle 166
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 165, fu_cycle_end 166
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 158, fu_cycle_end 159
rs: MUL0: 4 [ 2 4 ] fu_idx 3, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 MUL0 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 56] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 167
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 158, fu_cycle_end 159
rs: MUL0: 4 [ 2 4 ] fu_idx 3, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 MUL0 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: 5] [r3: 56] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 168
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 167, fu_cycle_end 168
rs: MUL0: 4 [ 2 4 ] fu_idx 3, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 MUL0 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: 5] [r3: 56] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 169
iq: { }
rs: MUL0: 4 [ 2 4 ] fu_idx 3, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 MUL0 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: 5] [r3: 56] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 8

ll cycle 170
iq: { t0_4 }
rs: ST1: 5 [ 52 8 ] fu_idx -1, fu_cycle_start 152, fu_cycle_end 152
thread 0: [r0: 0] [r1: 2] [r2: 5] [r3: 56] [r4: 11] [r5: 8] [r6: 0] [r7: 0] 


ll cycle 171
iq: { t0_5 }
rs: MUL0: 4 [ 2 5 ] fu_idx -1, fu_cycle_start 162, fu_cycle_end 169
rs: ST1: 5 [ 52 8 ] fu_idx 5, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: 5] [r3: 56] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 172
iq: { t0_6 }
rs: MUL0: 4 [ 2 5 ] fu_idx 3, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 MUL0 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: 5] [r3: 56] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 173
iq: { t0_7 }
rs: ADD0: 6 [ 56 4 ] fu_idx -1, fu_cycle_start 164, fu_cycle_end 165
rs: MUL0: 4 [ 2 5 ] fu_idx 3, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 MUL0 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 174
iq: { t0_8 }
rs: ADD0: 6 [ 56 4 ] fu_idx 0, fu_cycle_start 173, fu_cycle_end 174
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 165, fu_cycle_end 166
rs: MUL0: 4 [ 2 5 ] fu_idx 3, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 MUL0 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 60

ll cycle 175
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 174, fu_cycle_end 175
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 167, fu_cycle_end 168
rs: MUL0: 4 [ 2 5 ] fu_idx 3, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 MUL0 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 60] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 176
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 167, fu_cycle_end 168
rs: MUL0: 4 [ 2 5 ] fu_idx 3, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 MUL0 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: 6] [r3: 60] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 177
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 176, fu_cycle_end 177
rs: MUL0: 4 [ 2 5 ] fu_idx 3, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 MUL0 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: 6] [r3: 60] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 178
iq: { }
rs: MUL0: 4 [ 2 5 ] fu_idx 3, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 MUL0 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: 6] [r3: 60] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 10

ll cycle 179
iq: { t0_4 }
rs: ST0: 5 [ 56 10 ] fu_idx -1, fu_cycle_start 161, fu_cycle_end 161
thread 0: [r0: 0] [r1: 2] [r2: 6] [r3: 60] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 180
iq: { t0_5 }
rs: MUL0: 4 [ 2 6 ] fu_idx -1, fu_cycle_start 171, fu_cycle_end 178
rs: ST0: 5 [ 56 10 ] fu_idx 5, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: 6] [r3: 60] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 181
iq: { t0_6 }
rs: MUL0: 4 [ 2 6 ] fu_idx 3, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 MUL0 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: 6] [r3: 60] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 182
iq: { t0_7 }
rs: ADD0: 6 [ 60 4 ] fu_idx -1, fu_cycle_start 173, fu_cycle_end 174
rs: MUL0: 4 [ 2 6 ] fu_idx 3, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 MUL0 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 183
iq: { t0_8 }
rs: ADD0: 6 [ 60 4 ] fu_idx 0, fu_cycle_start 182, fu_cycle_end 183
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 174, fu_cycle_end 175
rs: MUL0: 4 [ 2 6 ] fu_idx 3, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 MUL0 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 64

ll cycle 184
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 183, fu_cycle_end 184
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 176, fu_cycle_end 177
rs: MUL0: 4 [ 2 6 ] fu_idx 3, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 MUL0 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 64] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 185
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 176, fu_cycle_end 177
rs: MUL0: 4 [ 2 6 ] fu_idx 3, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 MUL0 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: 7] [r3: 64] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 186
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 185, fu_cycle_end 186
rs: MUL0: 4 [ 2 6 ] fu_idx 3, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 MUL0 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: 7] [r3: 64] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 187
iq: { }
rs: MUL0: 4 [ 2 6 ] fu_idx 3, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 MUL0 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: 7] [r3: 64] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 12

ll cycle 188
iq: { t0_4 }
rs: ST1: 5 [ 60 12 ] fu_idx -1, fu_cycle_start 170, fu_cycle_end 170
thread 0: [r0: 0] [r1: 2] [r2: 7] [r3: 64] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 189
iq: { t0_5 }
rs: MUL0: 4 [ 2 7 ] fu_idx -1, fu_cycle_start 180, fu_cycle_end 187
rs: ST1: 5 [ 60 12 ] fu_idx 5, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: 7] [r3: 64] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 190
iq: { t0_6 }
rs: MUL0: 4 [ 2 7 ] fu_idx 3, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 MUL0 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: 7] [r3: 64] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 191
iq: { t0_7 }
rs: ADD0: 6 [ 64 4 ] fu_idx -1, fu_cycle_start 182, fu_cycle_end 183
rs: MUL0: 4 [ 2 7 ] fu_idx 3, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 MUL0 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 192
iq: { t0_8 }
rs: ADD0: 6 [ 64 4 ] fu_idx 0, fu_cycle_start 191, fu_cycle_end 192
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 183, fu_cycle_end 184
rs: MUL0: 4 [ 2 7 ] fu_idx 3, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 MUL0 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 68

ll cycle 193
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 192, fu_cycle_end 193
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 185, fu_cycle_end 186
rs: MUL0: 4 [ 2 7 ] fu_idx 3, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 MUL0 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 68] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 194
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 185, fu_cycle_end 186
rs: MUL0: 4 [ 2 7 ] fu_idx 3, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 MUL0 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: 8] [r3: 68] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 195
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 194, fu_cycle_end 195
rs: MUL0: 4 [ 2 7 ] fu_idx 3, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 MUL0 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: 8] [r3: 68] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 196
iq: { }
rs: MUL0: 4 [ 2 7 ] fu_idx 3, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 MUL0 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: 8] [r3: 68] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 14

ll cycle 197
iq: { t0_4 }
rs: ST0: 5 [ 64 14 ] fu_idx -1, fu_cycle_start 179, fu_cycle_end 179
thread 0: [r0: 0] [r1: 2] [r2: 8] [r3: 68] [r4: 11] [r5: 14] [r6: 0] [r7: 0] 


ll cycle 198
iq: { t0_5 }
rs: MUL0: 4 [ 2 8 ] fu_idx -1, fu_cycle_start 189, fu_cycle_end 196
rs: ST0: 5 [ 64 14 ] fu_idx 5, fu_cycle_start 197, fu_cycle_end 197
thread 0: [r0: 0] [r1: 2] [r2: 8] [r3: 68] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 199
iq: { t0_6 }
rs: MUL0: 4 [ 2 8 ] fu_idx 3, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 MUL0 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: 8] [r3: 68] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 200
iq: { t0_7 }
rs: ADD0: 6 [ 68 4 ] fu_idx -1, fu_cycle_start 191, fu_cycle_end 192
rs: MUL0: 4 [ 2 8 ] fu_idx 3, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 MUL0 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 201
iq: { t0_8 }
rs: ADD0: 6 [ 68 4 ] fu_idx 0, fu_cycle_start 200, fu_cycle_end 201
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 192, fu_cycle_end 193
rs: MUL0: 4 [ 2 8 ] fu_idx 3, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 MUL0 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 72

ll cycle 202
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 201, fu_cycle_end 202
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 194, fu_cycle_end 195
rs: MUL0: 4 [ 2 8 ] fu_idx 3, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 MUL0 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 72] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 203
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 194, fu_cycle_end 195
rs: MUL0: 4 [ 2 8 ] fu_idx 3, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 MUL0 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: 9] [r3: 72] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 204
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 203, fu_cycle_end 204
rs: MUL0: 4 [ 2 8 ] fu_idx 3, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 MUL0 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: 9] [r3: 72] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 205
iq: { }
rs: MUL0: 4 [ 2 8 ] fu_idx 3, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 MUL0 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: 9] [r3: 72] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 16

ll cycle 206
iq: { t0_4 }
rs: ST1: 5 [ 68 16 ] fu_idx -1, fu_cycle_start 188, fu_cycle_end 188
thread 0: [r0: 0] [r1: 2] [r2: 9] [r3: 72] [r4: 11] [r5: 16] [r6: 0] [r7: 0] 


ll cycle 207
iq: { t0_5 }
rs: MUL0: 4 [ 2 9 ] fu_idx -1, fu_cycle_start 198, fu_cycle_end 205
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 9] [r3: 72] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 208
iq: { t0_6 }
rs: MUL0: 4 [ 2 9 ] fu_idx 3, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 MUL0 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 9] [r3: 72] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 209
iq: { t0_7 }
rs: ADD0: 6 [ 72 4 ] fu_idx -1, fu_cycle_start 200, fu_cycle_end 201
rs: MUL0: 4 [ 2 9 ] fu_idx 3, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 MUL0 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 210
iq: { t0_8 }
rs: ADD0: 6 [ 72 4 ] fu_idx 0, fu_cycle_start 209, fu_cycle_end 210
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 201, fu_cycle_end 202
rs: MUL0: 4 [ 2 9 ] fu_idx 3, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 MUL0 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 76

ll cycle 211
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 210, fu_cycle_end 211
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 203, fu_cycle_end 204
rs: MUL0: 4 [ 2 9 ] fu_idx 3, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 MUL0 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 212
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 203, fu_cycle_end 204
rs: MUL0: 4 [ 2 9 ] fu_idx 3, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 MUL0 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 213
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 212, fu_cycle_end 213
rs: MUL0: 4 [ 2 9 ] fu_idx 3, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 MUL0 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 214
iq: { }
rs: MUL0: 4 [ 2 9 ] fu_idx 3, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 MUL0 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 18

ll cycle 215
iq: { t0_4 }
rs: ST0: 5 [ 72 18 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: 18] [r6: 0] [r7: 0] 


ll cycle 216
iq: { t0_5 }
rs: MUL0: 4 [ 2 10 ] fu_idx -1, fu_cycle_start 207, fu_cycle_end 214
rs: ST0: 5 [ 72 18 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 217
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST0: 5 [ 72 18 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 218
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST0: 5 [ 72 18 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 219
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST0: 5 [ 72 18 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
rs: ST1: 5 [ 68 16 ] fu_idx 5, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 220
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST0: 5 [ 72 18 ] fu_idx -1, fu_cycle_start 197, fu_cycle_end 197
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 221
iq: { t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST0: 5 [ 72 18 ] fu_idx 5, fu_cycle_start 220, fu_cycle_end 220
rs: ST1: 5 [ 76 MUL0 ] fu_idx -1, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: 76] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 222
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 76 4 ] fu_idx -1, fu_cycle_start 209, fu_cycle_end 210
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST1: 5 [ 76 MUL0 ] fu_idx -1, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 223
iq: { t0_8 }
rs: ADD0: 6 [ 76 4 ] fu_idx 0, fu_cycle_start 222, fu_cycle_end 223
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 210, fu_cycle_end 211
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST1: 5 [ 76 MUL0 ] fu_idx -1, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 80

ll cycle 224
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 223, fu_cycle_end 224
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 212, fu_cycle_end 213
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST1: 5 [ 76 MUL0 ] fu_idx -1, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: ADD1] [r3: 80] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 225
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 212, fu_cycle_end 213
rs: MUL0: 4 [ 2 10 ] fu_idx 3, fu_cycle_start 216, fu_cycle_end 223
rs: ST1: 5 [ 76 MUL0 ] fu_idx -1, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 80] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 20

ll cycle 226
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 225, fu_cycle_end 226
rs: ST1: 5 [ 76 20 ] fu_idx -1, fu_cycle_start 206, fu_cycle_end 219
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 227
iq: { }
rs: ST1: 5 [ 76 20 ] fu_idx 5, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 228
iq: { t0_9 }
thread 0: [r0: 0] [r1: 2] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 229
iq: { t0_10 }
rs: ADD0: 9 [ 2 1 ] fu_idx -1, fu_cycle_start 222, fu_cycle_end 223
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 230
iq: { }
rs: ADD0: 9 [ 2 1 ] fu_idx 0, fu_cycle_start 229, fu_cycle_end 230
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 223, fu_cycle_end 224
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 3

ll cycle 231
iq: { }
rs: ADD1: 10 [ 3 11 ] fu_idx -1, fu_cycle_start 223, fu_cycle_end 224
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 232
iq: { }
rs: ADD1: 10 [ 3 11 ] fu_idx 1, fu_cycle_start 231, fu_cycle_end 232
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 233
iq: { }
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 234
iq: { t0_3 }
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 235
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 229, fu_cycle_end 230
thread 0: [r0: 0] [r1: 3] [r2: ADD0] [r3: 80] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 236
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 235, fu_cycle_end 236
rs: MUL0: 4 [ 3 ADD0 ] fu_idx -1, fu_cycle_start 216, fu_cycle_end 223
thread 0: [r0: 0] [r1: 3] [r2: ADD0] [r3: 80] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 237
iq: { t0_6 }
rs: MUL0: 4 [ 3 1 ] fu_idx -1, fu_cycle_start 216, fu_cycle_end 223
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: 1] [r3: 80] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 238
iq: { t0_7 }
rs: ADD0: 6 [ 80 4 ] fu_idx -1, fu_cycle_start 235, fu_cycle_end 236
rs: MUL0: 4 [ 3 1 ] fu_idx 3, fu_cycle_start 237, fu_cycle_end 244
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 239
iq: { t0_8 }
rs: ADD0: 6 [ 80 4 ] fu_idx 0, fu_cycle_start 238, fu_cycle_end 239
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 231, fu_cycle_end 232
rs: MUL0: 4 [ 3 1 ] fu_idx 3, fu_cycle_start 237, fu_cycle_end 244
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 84

ll cycle 240
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 239, fu_cycle_end 240
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 225, fu_cycle_end 226
rs: MUL0: 4 [ 3 1 ] fu_idx 3, fu_cycle_start 237, fu_cycle_end 244
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 84] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 241
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 225, fu_cycle_end 226
rs: MUL0: 4 [ 3 1 ] fu_idx 3, fu_cycle_start 237, fu_cycle_end 244
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: 2] [r3: 84] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 242
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 241, fu_cycle_end 242
rs: MUL0: 4 [ 3 1 ] fu_idx 3, fu_cycle_start 237, fu_cycle_end 244
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: 2] [r3: 84] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 243
iq: { }
rs: MUL0: 4 [ 3 1 ] fu_idx 3, fu_cycle_start 237, fu_cycle_end 244
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: 2] [r3: 84] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 244
iq: { t0_4 }
rs: MUL0: 4 [ 3 1 ] fu_idx 3, fu_cycle_start 237, fu_cycle_end 244
rs: ST0: 5 [ 80 MUL0 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: 2] [r3: 84] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 3

ll cycle 245
iq: { t0_5 }
rs: MUL1: 4 [ 3 2 ] fu_idx -1, fu_cycle_start 144, fu_cycle_end 151
rs: ST0: 5 [ 80 3 ] fu_idx -1, fu_cycle_start 220, fu_cycle_end 220
thread 0: [r0: 0] [r1: 3] [r2: 2] [r3: 84] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 246
iq: { t0_6 }
rs: MUL1: 4 [ 3 2 ] fu_idx 3, fu_cycle_start 245, fu_cycle_end 252
rs: ST0: 5 [ 80 3 ] fu_idx 5, fu_cycle_start 245, fu_cycle_end 245
rs: ST1: 5 [ 84 MUL1 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: 2] [r3: 84] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 247
iq: { t0_7 }
rs: ADD0: 6 [ 84 4 ] fu_idx -1, fu_cycle_start 238, fu_cycle_end 239
rs: MUL1: 4 [ 3 2 ] fu_idx 3, fu_cycle_start 245, fu_cycle_end 252
rs: ST1: 5 [ 84 MUL1 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 248
iq: { t0_8 }
rs: ADD0: 6 [ 84 4 ] fu_idx 0, fu_cycle_start 247, fu_cycle_end 248
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 239, fu_cycle_end 240
rs: MUL1: 4 [ 3 2 ] fu_idx 3, fu_cycle_start 245, fu_cycle_end 252
rs: ST1: 5 [ 84 MUL1 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 88

ll cycle 249
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 248, fu_cycle_end 249
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 241, fu_cycle_end 242
rs: MUL1: 4 [ 3 2 ] fu_idx 3, fu_cycle_start 245, fu_cycle_end 252
rs: ST1: 5 [ 84 MUL1 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 88] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 250
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 241, fu_cycle_end 242
rs: MUL1: 4 [ 3 2 ] fu_idx 3, fu_cycle_start 245, fu_cycle_end 252
rs: ST1: 5 [ 84 MUL1 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: 3] [r3: 88] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 251
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 250, fu_cycle_end 251
rs: MUL1: 4 [ 3 2 ] fu_idx 3, fu_cycle_start 245, fu_cycle_end 252
rs: ST1: 5 [ 84 MUL1 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: 3] [r3: 88] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 252
iq: { }
rs: MUL1: 4 [ 3 2 ] fu_idx 3, fu_cycle_start 245, fu_cycle_end 252
rs: ST1: 5 [ 84 MUL1 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: 3] [r3: 88] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 6

ll cycle 253
iq: { t0_4 }
rs: ST1: 5 [ 84 6 ] fu_idx -1, fu_cycle_start 226, fu_cycle_end 226
thread 0: [r0: 0] [r1: 3] [r2: 3] [r3: 88] [r4: 11] [r5: 6] [r6: 0] [r7: 0] 


ll cycle 254
iq: { t0_5 }
rs: MUL0: 4 [ 3 3 ] fu_idx -1, fu_cycle_start 237, fu_cycle_end 244
rs: ST1: 5 [ 84 6 ] fu_idx 5, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: 3] [r3: 88] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 255
iq: { t0_6 }
rs: MUL0: 4 [ 3 3 ] fu_idx 3, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 MUL0 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: 3] [r3: 88] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 256
iq: { t0_7 }
rs: ADD0: 6 [ 88 4 ] fu_idx -1, fu_cycle_start 247, fu_cycle_end 248
rs: MUL0: 4 [ 3 3 ] fu_idx 3, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 MUL0 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 257
iq: { t0_8 }
rs: ADD0: 6 [ 88 4 ] fu_idx 0, fu_cycle_start 256, fu_cycle_end 257
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 248, fu_cycle_end 249
rs: MUL0: 4 [ 3 3 ] fu_idx 3, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 MUL0 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 92

ll cycle 258
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 257, fu_cycle_end 258
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 250, fu_cycle_end 251
rs: MUL0: 4 [ 3 3 ] fu_idx 3, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 MUL0 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 92] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 259
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 250, fu_cycle_end 251
rs: MUL0: 4 [ 3 3 ] fu_idx 3, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 MUL0 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: 4] [r3: 92] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 260
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 259, fu_cycle_end 260
rs: MUL0: 4 [ 3 3 ] fu_idx 3, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 MUL0 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: 4] [r3: 92] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 261
iq: { }
rs: MUL0: 4 [ 3 3 ] fu_idx 3, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 MUL0 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: 4] [r3: 92] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 9

ll cycle 262
iq: { t0_4 }
rs: ST0: 5 [ 88 9 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 245
thread 0: [r0: 0] [r1: 3] [r2: 4] [r3: 92] [r4: 11] [r5: 9] [r6: 0] [r7: 0] 


ll cycle 263
iq: { t0_5 }
rs: MUL0: 4 [ 3 4 ] fu_idx -1, fu_cycle_start 254, fu_cycle_end 261
rs: ST0: 5 [ 88 9 ] fu_idx 5, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: 4] [r3: 92] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 264
iq: { t0_6 }
rs: MUL0: 4 [ 3 4 ] fu_idx 3, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 MUL0 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: 4] [r3: 92] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 265
iq: { t0_7 }
rs: ADD0: 6 [ 92 4 ] fu_idx -1, fu_cycle_start 256, fu_cycle_end 257
rs: MUL0: 4 [ 3 4 ] fu_idx 3, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 MUL0 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 266
iq: { t0_8 }
rs: ADD0: 6 [ 92 4 ] fu_idx 0, fu_cycle_start 265, fu_cycle_end 266
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 257, fu_cycle_end 258
rs: MUL0: 4 [ 3 4 ] fu_idx 3, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 MUL0 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 96

ll cycle 267
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 266, fu_cycle_end 267
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 259, fu_cycle_end 260
rs: MUL0: 4 [ 3 4 ] fu_idx 3, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 MUL0 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 96] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 268
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 259, fu_cycle_end 260
rs: MUL0: 4 [ 3 4 ] fu_idx 3, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 MUL0 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: 5] [r3: 96] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 269
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 268, fu_cycle_end 269
rs: MUL0: 4 [ 3 4 ] fu_idx 3, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 MUL0 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: 5] [r3: 96] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 270
iq: { }
rs: MUL0: 4 [ 3 4 ] fu_idx 3, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 MUL0 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: 5] [r3: 96] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 12

ll cycle 271
iq: { t0_4 }
rs: ST1: 5 [ 92 12 ] fu_idx -1, fu_cycle_start 253, fu_cycle_end 253
thread 0: [r0: 0] [r1: 3] [r2: 5] [r3: 96] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 272
iq: { t0_5 }
rs: MUL0: 4 [ 3 5 ] fu_idx -1, fu_cycle_start 263, fu_cycle_end 270
rs: ST1: 5 [ 92 12 ] fu_idx 5, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: 5] [r3: 96] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 273
iq: { t0_6 }
rs: MUL0: 4 [ 3 5 ] fu_idx 3, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 MUL0 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: 5] [r3: 96] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 274
iq: { t0_7 }
rs: ADD0: 6 [ 96 4 ] fu_idx -1, fu_cycle_start 265, fu_cycle_end 266
rs: MUL0: 4 [ 3 5 ] fu_idx 3, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 MUL0 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 275
iq: { t0_8 }
rs: ADD0: 6 [ 96 4 ] fu_idx 0, fu_cycle_start 274, fu_cycle_end 275
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 266, fu_cycle_end 267
rs: MUL0: 4 [ 3 5 ] fu_idx 3, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 MUL0 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 100

ll cycle 276
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 275, fu_cycle_end 276
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 268, fu_cycle_end 269
rs: MUL0: 4 [ 3 5 ] fu_idx 3, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 MUL0 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 100] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 277
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 268, fu_cycle_end 269
rs: MUL0: 4 [ 3 5 ] fu_idx 3, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 MUL0 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: 6] [r3: 100] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 278
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 277, fu_cycle_end 278
rs: MUL0: 4 [ 3 5 ] fu_idx 3, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 MUL0 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: 6] [r3: 100] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 279
iq: { }
rs: MUL0: 4 [ 3 5 ] fu_idx 3, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 MUL0 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: 6] [r3: 100] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 15

ll cycle 280
iq: { t0_4 }
rs: ST0: 5 [ 96 15 ] fu_idx -1, fu_cycle_start 262, fu_cycle_end 262
thread 0: [r0: 0] [r1: 3] [r2: 6] [r3: 100] [r4: 11] [r5: 15] [r6: 0] [r7: 0] 


ll cycle 281
iq: { t0_5 }
rs: MUL0: 4 [ 3 6 ] fu_idx -1, fu_cycle_start 272, fu_cycle_end 279
rs: ST0: 5 [ 96 15 ] fu_idx 5, fu_cycle_start 280, fu_cycle_end 280
thread 0: [r0: 0] [r1: 3] [r2: 6] [r3: 100] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 282
iq: { t0_6 }
rs: MUL0: 4 [ 3 6 ] fu_idx 3, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 MUL0 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: 6] [r3: 100] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 283
iq: { t0_7 }
rs: ADD0: 6 [ 100 4 ] fu_idx -1, fu_cycle_start 274, fu_cycle_end 275
rs: MUL0: 4 [ 3 6 ] fu_idx 3, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 MUL0 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 284
iq: { t0_8 }
rs: ADD0: 6 [ 100 4 ] fu_idx 0, fu_cycle_start 283, fu_cycle_end 284
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 275, fu_cycle_end 276
rs: MUL0: 4 [ 3 6 ] fu_idx 3, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 MUL0 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 104

ll cycle 285
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 284, fu_cycle_end 285
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 277, fu_cycle_end 278
rs: MUL0: 4 [ 3 6 ] fu_idx 3, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 MUL0 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 104] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 286
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 277, fu_cycle_end 278
rs: MUL0: 4 [ 3 6 ] fu_idx 3, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 MUL0 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: 7] [r3: 104] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 287
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 286, fu_cycle_end 287
rs: MUL0: 4 [ 3 6 ] fu_idx 3, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 MUL0 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: 7] [r3: 104] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 288
iq: { }
rs: MUL0: 4 [ 3 6 ] fu_idx 3, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 MUL0 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: 7] [r3: 104] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 18

ll cycle 289
iq: { t0_4 }
rs: ST1: 5 [ 100 18 ] fu_idx -1, fu_cycle_start 271, fu_cycle_end 271
thread 0: [r0: 0] [r1: 3] [r2: 7] [r3: 104] [r4: 11] [r5: 18] [r6: 0] [r7: 0] 


ll cycle 290
iq: { t0_5 }
rs: MUL0: 4 [ 3 7 ] fu_idx -1, fu_cycle_start 281, fu_cycle_end 288
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 7] [r3: 104] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 291
iq: { t0_6 }
rs: MUL0: 4 [ 3 7 ] fu_idx 3, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 MUL0 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 7] [r3: 104] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 292
iq: { t0_7 }
rs: ADD0: 6 [ 104 4 ] fu_idx -1, fu_cycle_start 283, fu_cycle_end 284
rs: MUL0: 4 [ 3 7 ] fu_idx 3, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 MUL0 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 293
iq: { t0_8 }
rs: ADD0: 6 [ 104 4 ] fu_idx 0, fu_cycle_start 292, fu_cycle_end 293
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 284, fu_cycle_end 285
rs: MUL0: 4 [ 3 7 ] fu_idx 3, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 MUL0 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 108

ll cycle 294
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 293, fu_cycle_end 294
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 286, fu_cycle_end 287
rs: MUL0: 4 [ 3 7 ] fu_idx 3, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 MUL0 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 295
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 286, fu_cycle_end 287
rs: MUL0: 4 [ 3 7 ] fu_idx 3, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 MUL0 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 296
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 295, fu_cycle_end 296
rs: MUL0: 4 [ 3 7 ] fu_idx 3, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 MUL0 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 297
iq: { }
rs: MUL0: 4 [ 3 7 ] fu_idx 3, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 MUL0 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 21

ll cycle 298
iq: { t0_4 }
rs: ST0: 5 [ 104 21 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: 21] [r6: 0] [r7: 0] 


ll cycle 299
iq: { t0_5 }
rs: MUL0: 4 [ 3 8 ] fu_idx -1, fu_cycle_start 290, fu_cycle_end 297
rs: ST0: 5 [ 104 21 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 300
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST0: 5 [ 104 21 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 301
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST0: 5 [ 104 21 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 302
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST0: 5 [ 104 21 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
rs: ST1: 5 [ 100 18 ] fu_idx 5, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 303
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST0: 5 [ 104 21 ] fu_idx -1, fu_cycle_start 280, fu_cycle_end 280
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 304
iq: { t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST0: 5 [ 104 21 ] fu_idx 5, fu_cycle_start 303, fu_cycle_end 303
rs: ST1: 5 [ 108 MUL0 ] fu_idx -1, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: 108] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 305
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 108 4 ] fu_idx -1, fu_cycle_start 292, fu_cycle_end 293
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST1: 5 [ 108 MUL0 ] fu_idx -1, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 306
iq: { t0_8 }
rs: ADD0: 6 [ 108 4 ] fu_idx 0, fu_cycle_start 305, fu_cycle_end 306
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 293, fu_cycle_end 294
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST1: 5 [ 108 MUL0 ] fu_idx -1, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 112

ll cycle 307
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 306, fu_cycle_end 307
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 295, fu_cycle_end 296
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST1: 5 [ 108 MUL0 ] fu_idx -1, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 112] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 308
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 295, fu_cycle_end 296
rs: MUL0: 4 [ 3 8 ] fu_idx 3, fu_cycle_start 299, fu_cycle_end 306
rs: ST1: 5 [ 108 MUL0 ] fu_idx -1, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 9] [r3: 112] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 24

ll cycle 309
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 308, fu_cycle_end 309
rs: ST1: 5 [ 108 24 ] fu_idx -1, fu_cycle_start 289, fu_cycle_end 302
thread 0: [r0: 0] [r1: 3] [r2: 9] [r3: 112] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 310
iq: { }
rs: ST1: 5 [ 108 24 ] fu_idx 5, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: 9] [r3: 112] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 311
iq: { t0_4 }
thread 0: [r0: 0] [r1: 3] [r2: 9] [r3: 112] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 312
iq: { t0_5 }
rs: MUL0: 4 [ 3 9 ] fu_idx -1, fu_cycle_start 299, fu_cycle_end 306
thread 0: [r0: 0] [r1: 3] [r2: 9] [r3: 112] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 313
iq: { t0_6 }
rs: MUL0: 4 [ 3 9 ] fu_idx 3, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 MUL0 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: 9] [r3: 112] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 314
iq: { t0_7 }
rs: ADD0: 6 [ 112 4 ] fu_idx -1, fu_cycle_start 305, fu_cycle_end 306
rs: MUL0: 4 [ 3 9 ] fu_idx 3, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 MUL0 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 315
iq: { t0_8 }
rs: ADD0: 6 [ 112 4 ] fu_idx 0, fu_cycle_start 314, fu_cycle_end 315
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 306, fu_cycle_end 307
rs: MUL0: 4 [ 3 9 ] fu_idx 3, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 MUL0 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 116

ll cycle 316
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 315, fu_cycle_end 316
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 308, fu_cycle_end 309
rs: MUL0: 4 [ 3 9 ] fu_idx 3, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 MUL0 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 116] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 317
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 308, fu_cycle_end 309
rs: MUL0: 4 [ 3 9 ] fu_idx 3, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 MUL0 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: 10] [r3: 116] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 318
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 317, fu_cycle_end 318
rs: MUL0: 4 [ 3 9 ] fu_idx 3, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 MUL0 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: 10] [r3: 116] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 319
iq: { }
rs: MUL0: 4 [ 3 9 ] fu_idx 3, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 MUL0 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: 10] [r3: 116] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 27

ll cycle 320
iq: { t0_4 }
rs: ST0: 5 [ 112 27 ] fu_idx -1, fu_cycle_start 303, fu_cycle_end 303
thread 0: [r0: 0] [r1: 3] [r2: 10] [r3: 116] [r4: 11] [r5: 27] [r6: 0] [r7: 0] 


ll cycle 321
iq: { t0_5 }
rs: MUL0: 4 [ 3 10 ] fu_idx -1, fu_cycle_start 312, fu_cycle_end 319
rs: ST0: 5 [ 112 27 ] fu_idx 5, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 3] [r2: 10] [r3: 116] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 322
iq: { t0_6 }
rs: MUL0: 4 [ 3 10 ] fu_idx 3, fu_cycle_start 321, fu_cycle_end 328
rs: ST1: 5 [ 116 MUL0 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: 10] [r3: 116] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 323
iq: { t0_7 }
rs: ADD0: 6 [ 116 4 ] fu_idx -1, fu_cycle_start 314, fu_cycle_end 315
rs: MUL0: 4 [ 3 10 ] fu_idx 3, fu_cycle_start 321, fu_cycle_end 328
rs: ST1: 5 [ 116 MUL0 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 324
iq: { t0_8 }
rs: ADD0: 6 [ 116 4 ] fu_idx 0, fu_cycle_start 323, fu_cycle_end 324
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 315, fu_cycle_end 316
rs: MUL0: 4 [ 3 10 ] fu_idx 3, fu_cycle_start 321, fu_cycle_end 328
rs: ST1: 5 [ 116 MUL0 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 120

ll cycle 325
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 324, fu_cycle_end 325
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 317, fu_cycle_end 318
rs: MUL0: 4 [ 3 10 ] fu_idx 3, fu_cycle_start 321, fu_cycle_end 328
rs: ST1: 5 [ 116 MUL0 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: ADD1] [r3: 120] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 326
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 317, fu_cycle_end 318
rs: MUL0: 4 [ 3 10 ] fu_idx 3, fu_cycle_start 321, fu_cycle_end 328
rs: ST1: 5 [ 116 MUL0 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 120] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 327
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 326, fu_cycle_end 327
rs: MUL0: 4 [ 3 10 ] fu_idx 3, fu_cycle_start 321, fu_cycle_end 328
rs: ST1: 5 [ 116 MUL0 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 120] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 328
iq: { }
rs: MUL0: 4 [ 3 10 ] fu_idx 3, fu_cycle_start 321, fu_cycle_end 328
rs: ST1: 5 [ 116 MUL0 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 120] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 30

ll cycle 329
iq: { t0_9 }
rs: ST1: 5 [ 116 30 ] fu_idx -1, fu_cycle_start 309, fu_cycle_end 309
thread 0: [r0: 0] [r1: 3] [r2: 11] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 330
iq: { t0_10 }
rs: ADD0: 9 [ 3 1 ] fu_idx -1, fu_cycle_start 323, fu_cycle_end 324
rs: ST1: 5 [ 116 30 ] fu_idx 5, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 331
iq: { }
rs: ADD0: 9 [ 3 1 ] fu_idx 0, fu_cycle_start 330, fu_cycle_end 331
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 324, fu_cycle_end 325
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 4

ll cycle 332
iq: { }
rs: ADD1: 10 [ 4 11 ] fu_idx -1, fu_cycle_start 324, fu_cycle_end 325
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 333
iq: { }
rs: ADD1: 10 [ 4 11 ] fu_idx 1, fu_cycle_start 332, fu_cycle_end 333
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 334
iq: { }
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 335
iq: { t0_3 }
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 336
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 330, fu_cycle_end 331
thread 0: [r0: 0] [r1: 4] [r2: ADD0] [r3: 120] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 337
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 336, fu_cycle_end 337
rs: MUL0: 4 [ 4 ADD0 ] fu_idx -1, fu_cycle_start 321, fu_cycle_end 328
thread 0: [r0: 0] [r1: 4] [r2: ADD0] [r3: 120] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 338
iq: { t0_6 }
rs: MUL0: 4 [ 4 1 ] fu_idx -1, fu_cycle_start 321, fu_cycle_end 328
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: 1] [r3: 120] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 339
iq: { t0_7 }
rs: ADD0: 6 [ 120 4 ] fu_idx -1, fu_cycle_start 336, fu_cycle_end 337
rs: MUL0: 4 [ 4 1 ] fu_idx 3, fu_cycle_start 338, fu_cycle_end 345
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 340
iq: { t0_8 }
rs: ADD0: 6 [ 120 4 ] fu_idx 0, fu_cycle_start 339, fu_cycle_end 340
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 332, fu_cycle_end 333
rs: MUL0: 4 [ 4 1 ] fu_idx 3, fu_cycle_start 338, fu_cycle_end 345
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 124

ll cycle 341
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 340, fu_cycle_end 341
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 326, fu_cycle_end 327
rs: MUL0: 4 [ 4 1 ] fu_idx 3, fu_cycle_start 338, fu_cycle_end 345
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 124] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 342
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 326, fu_cycle_end 327
rs: MUL0: 4 [ 4 1 ] fu_idx 3, fu_cycle_start 338, fu_cycle_end 345
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: 2] [r3: 124] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 343
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 342, fu_cycle_end 343
rs: MUL0: 4 [ 4 1 ] fu_idx 3, fu_cycle_start 338, fu_cycle_end 345
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: 2] [r3: 124] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 344
iq: { }
rs: MUL0: 4 [ 4 1 ] fu_idx 3, fu_cycle_start 338, fu_cycle_end 345
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: 2] [r3: 124] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 345
iq: { t0_4 }
rs: MUL0: 4 [ 4 1 ] fu_idx 3, fu_cycle_start 338, fu_cycle_end 345
rs: ST0: 5 [ 120 MUL0 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: 2] [r3: 124] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 4

ll cycle 346
iq: { t0_5 }
rs: MUL1: 4 [ 4 2 ] fu_idx -1, fu_cycle_start 245, fu_cycle_end 252
rs: ST0: 5 [ 120 4 ] fu_idx -1, fu_cycle_start 320, fu_cycle_end 320
thread 0: [r0: 0] [r1: 4] [r2: 2] [r3: 124] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 347
iq: { t0_6 }
rs: MUL1: 4 [ 4 2 ] fu_idx 3, fu_cycle_start 346, fu_cycle_end 353
rs: ST0: 5 [ 120 4 ] fu_idx 5, fu_cycle_start 346, fu_cycle_end 346
rs: ST1: 5 [ 124 MUL1 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: 2] [r3: 124] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 348
iq: { t0_7 }
rs: ADD0: 6 [ 124 4 ] fu_idx -1, fu_cycle_start 339, fu_cycle_end 340
rs: MUL1: 4 [ 4 2 ] fu_idx 3, fu_cycle_start 346, fu_cycle_end 353
rs: ST1: 5 [ 124 MUL1 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 349
iq: { t0_8 }
rs: ADD0: 6 [ 124 4 ] fu_idx 0, fu_cycle_start 348, fu_cycle_end 349
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 340, fu_cycle_end 341
rs: MUL1: 4 [ 4 2 ] fu_idx 3, fu_cycle_start 346, fu_cycle_end 353
rs: ST1: 5 [ 124 MUL1 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 128

ll cycle 350
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 349, fu_cycle_end 350
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 342, fu_cycle_end 343
rs: MUL1: 4 [ 4 2 ] fu_idx 3, fu_cycle_start 346, fu_cycle_end 353
rs: ST1: 5 [ 124 MUL1 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 128] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 351
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 342, fu_cycle_end 343
rs: MUL1: 4 [ 4 2 ] fu_idx 3, fu_cycle_start 346, fu_cycle_end 353
rs: ST1: 5 [ 124 MUL1 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: 3] [r3: 128] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 352
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 351, fu_cycle_end 352
rs: MUL1: 4 [ 4 2 ] fu_idx 3, fu_cycle_start 346, fu_cycle_end 353
rs: ST1: 5 [ 124 MUL1 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: 3] [r3: 128] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 353
iq: { }
rs: MUL1: 4 [ 4 2 ] fu_idx 3, fu_cycle_start 346, fu_cycle_end 353
rs: ST1: 5 [ 124 MUL1 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: 3] [r3: 128] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 8

ll cycle 354
iq: { t0_4 }
rs: ST1: 5 [ 124 8 ] fu_idx -1, fu_cycle_start 329, fu_cycle_end 329
thread 0: [r0: 0] [r1: 4] [r2: 3] [r3: 128] [r4: 11] [r5: 8] [r6: 0] [r7: 0] 


ll cycle 355
iq: { t0_5 }
rs: MUL0: 4 [ 4 3 ] fu_idx -1, fu_cycle_start 338, fu_cycle_end 345
rs: ST1: 5 [ 124 8 ] fu_idx 5, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: 3] [r3: 128] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 356
iq: { t0_6 }
rs: MUL0: 4 [ 4 3 ] fu_idx 3, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 MUL0 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: 3] [r3: 128] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 357
iq: { t0_7 }
rs: ADD0: 6 [ 128 4 ] fu_idx -1, fu_cycle_start 348, fu_cycle_end 349
rs: MUL0: 4 [ 4 3 ] fu_idx 3, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 MUL0 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 358
iq: { t0_8 }
rs: ADD0: 6 [ 128 4 ] fu_idx 0, fu_cycle_start 357, fu_cycle_end 358
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 349, fu_cycle_end 350
rs: MUL0: 4 [ 4 3 ] fu_idx 3, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 MUL0 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 132

ll cycle 359
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 358, fu_cycle_end 359
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 351, fu_cycle_end 352
rs: MUL0: 4 [ 4 3 ] fu_idx 3, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 MUL0 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 132] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 360
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 351, fu_cycle_end 352
rs: MUL0: 4 [ 4 3 ] fu_idx 3, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 MUL0 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: 4] [r3: 132] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 361
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 360, fu_cycle_end 361
rs: MUL0: 4 [ 4 3 ] fu_idx 3, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 MUL0 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: 4] [r3: 132] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 362
iq: { }
rs: MUL0: 4 [ 4 3 ] fu_idx 3, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 MUL0 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: 4] [r3: 132] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 12

ll cycle 363
iq: { t0_4 }
rs: ST0: 5 [ 128 12 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 346
thread 0: [r0: 0] [r1: 4] [r2: 4] [r3: 132] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 364
iq: { t0_5 }
rs: MUL0: 4 [ 4 4 ] fu_idx -1, fu_cycle_start 355, fu_cycle_end 362
rs: ST0: 5 [ 128 12 ] fu_idx 5, fu_cycle_start 363, fu_cycle_end 363
thread 0: [r0: 0] [r1: 4] [r2: 4] [r3: 132] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 365
iq: { t0_6 }
rs: MUL0: 4 [ 4 4 ] fu_idx 3, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 MUL0 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: 4] [r3: 132] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 366
iq: { t0_7 }
rs: ADD0: 6 [ 132 4 ] fu_idx -1, fu_cycle_start 357, fu_cycle_end 358
rs: MUL0: 4 [ 4 4 ] fu_idx 3, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 MUL0 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 367
iq: { t0_8 }
rs: ADD0: 6 [ 132 4 ] fu_idx 0, fu_cycle_start 366, fu_cycle_end 367
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 358, fu_cycle_end 359
rs: MUL0: 4 [ 4 4 ] fu_idx 3, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 MUL0 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 136

ll cycle 368
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 367, fu_cycle_end 368
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 360, fu_cycle_end 361
rs: MUL0: 4 [ 4 4 ] fu_idx 3, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 MUL0 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 136] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 369
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 360, fu_cycle_end 361
rs: MUL0: 4 [ 4 4 ] fu_idx 3, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 MUL0 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: 5] [r3: 136] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 370
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 369, fu_cycle_end 370
rs: MUL0: 4 [ 4 4 ] fu_idx 3, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 MUL0 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: 5] [r3: 136] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 371
iq: { }
rs: MUL0: 4 [ 4 4 ] fu_idx 3, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 MUL0 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: 5] [r3: 136] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 16

ll cycle 372
iq: { t0_4 }
rs: ST1: 5 [ 132 16 ] fu_idx -1, fu_cycle_start 354, fu_cycle_end 354
thread 0: [r0: 0] [r1: 4] [r2: 5] [r3: 136] [r4: 11] [r5: 16] [r6: 0] [r7: 0] 


ll cycle 373
iq: { t0_5 }
rs: MUL0: 4 [ 4 5 ] fu_idx -1, fu_cycle_start 364, fu_cycle_end 371
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 5] [r3: 136] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 374
iq: { t0_6 }
rs: MUL0: 4 [ 4 5 ] fu_idx 3, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 MUL0 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 5] [r3: 136] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 375
iq: { t0_7 }
rs: ADD0: 6 [ 136 4 ] fu_idx -1, fu_cycle_start 366, fu_cycle_end 367
rs: MUL0: 4 [ 4 5 ] fu_idx 3, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 MUL0 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 376
iq: { t0_8 }
rs: ADD0: 6 [ 136 4 ] fu_idx 0, fu_cycle_start 375, fu_cycle_end 376
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 367, fu_cycle_end 368
rs: MUL0: 4 [ 4 5 ] fu_idx 3, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 MUL0 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 140

ll cycle 377
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 376, fu_cycle_end 377
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 369, fu_cycle_end 370
rs: MUL0: 4 [ 4 5 ] fu_idx 3, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 MUL0 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 378
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 369, fu_cycle_end 370
rs: MUL0: 4 [ 4 5 ] fu_idx 3, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 MUL0 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 379
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 378, fu_cycle_end 379
rs: MUL0: 4 [ 4 5 ] fu_idx 3, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 MUL0 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 380
iq: { }
rs: MUL0: 4 [ 4 5 ] fu_idx 3, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 MUL0 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 20

ll cycle 381
iq: { t0_4 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 382
iq: { t0_5 }
rs: MUL0: 4 [ 4 6 ] fu_idx -1, fu_cycle_start 373, fu_cycle_end 380
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 383
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 4 6 ] fu_idx 3, fu_cycle_start 382, fu_cycle_end 389
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 384
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 4 6 ] fu_idx 3, fu_cycle_start 382, fu_cycle_end 389
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 385
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 4 6 ] fu_idx 3, fu_cycle_start 382, fu_cycle_end 389
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 386
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 4 6 ] fu_idx 3, fu_cycle_start 382, fu_cycle_end 389
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 387
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 4 6 ] fu_idx 3, fu_cycle_start 382, fu_cycle_end 389
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 388
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 4 6 ] fu_idx 3, fu_cycle_start 382, fu_cycle_end 389
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 389
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 4 6 ] fu_idx 3, fu_cycle_start 382, fu_cycle_end 389
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 24

ll cycle 390
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 391
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 392
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 393
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 394
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 395
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 396
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 397
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 398
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 399
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 400
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 401
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 402
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
rs: ST1: 5 [ 132 16 ] fu_idx 5, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 403
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx -1, fu_cycle_start 363, fu_cycle_end 363
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 404
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 136 20 ] fu_idx 5, fu_cycle_start 403, fu_cycle_end 403
rs: ST1: 5 [ 140 24 ] fu_idx -1, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: 140] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 405
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 140 4 ] fu_idx -1, fu_cycle_start 375, fu_cycle_end 376
rs: ST1: 5 [ 140 24 ] fu_idx -1, fu_cycle_start 372, fu_cycle_end 402
thread 0: [r0: 0] [r1: 4] [r2: 6] [r3: ADD0] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 406
iq: { t0_8 }
rs: ADD0: 6 [ 140 4 ] fu_idx 0, fu_cycle_start 405, fu_cycle_end 406
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 376, fu_cycle_end 377
rs: ST1: 5 [ 140 24 ] fu_idx 5, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 144

ll cycle 407
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 406, fu_cycle_end 407
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 378, fu_cycle_end 379
rs: ST1: 5 [ 140 24 ] fu_idx 5, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 144] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 408
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 378, fu_cycle_end 379
rs: ST1: 5 [ 140 24 ] fu_idx 5, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: 7] [r3: 144] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 409
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 408, fu_cycle_end 409
thread 0: [r0: 0] [r1: 4] [r2: 7] [r3: 144] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 410
iq: { }
thread 0: [r0: 0] [r1: 4] [r2: 7] [r3: 144] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 411
iq: { t0_4 }
thread 0: [r0: 0] [r1: 4] [r2: 7] [r3: 144] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 412
iq: { t0_5 }
rs: MUL0: 4 [ 4 7 ] fu_idx -1, fu_cycle_start 382, fu_cycle_end 389
thread 0: [r0: 0] [r1: 4] [r2: 7] [r3: 144] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 413
iq: { t0_6 }
rs: MUL0: 4 [ 4 7 ] fu_idx 3, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 MUL0 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: 7] [r3: 144] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 414
iq: { t0_7 }
rs: ADD0: 6 [ 144 4 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 406
rs: MUL0: 4 [ 4 7 ] fu_idx 3, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 MUL0 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 415
iq: { t0_8 }
rs: ADD0: 6 [ 144 4 ] fu_idx 0, fu_cycle_start 414, fu_cycle_end 415
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 406, fu_cycle_end 407
rs: MUL0: 4 [ 4 7 ] fu_idx 3, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 MUL0 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 148

ll cycle 416
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 415, fu_cycle_end 416
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 408, fu_cycle_end 409
rs: MUL0: 4 [ 4 7 ] fu_idx 3, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 MUL0 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 148] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 417
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 408, fu_cycle_end 409
rs: MUL0: 4 [ 4 7 ] fu_idx 3, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 MUL0 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: 8] [r3: 148] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 418
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 417, fu_cycle_end 418
rs: MUL0: 4 [ 4 7 ] fu_idx 3, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 MUL0 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: 8] [r3: 148] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 419
iq: { }
rs: MUL0: 4 [ 4 7 ] fu_idx 3, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 MUL0 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: 8] [r3: 148] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 28

ll cycle 420
iq: { t0_4 }
rs: ST0: 5 [ 144 28 ] fu_idx -1, fu_cycle_start 403, fu_cycle_end 403
thread 0: [r0: 0] [r1: 4] [r2: 8] [r3: 148] [r4: 11] [r5: 28] [r6: 0] [r7: 0] 


ll cycle 421
iq: { t0_5 }
rs: MUL0: 4 [ 4 8 ] fu_idx -1, fu_cycle_start 412, fu_cycle_end 419
rs: ST0: 5 [ 144 28 ] fu_idx 5, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: 8] [r3: 148] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 422
iq: { t0_6 }
rs: MUL0: 4 [ 4 8 ] fu_idx 3, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 MUL0 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: 8] [r3: 148] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 423
iq: { t0_7 }
rs: ADD0: 6 [ 148 4 ] fu_idx -1, fu_cycle_start 414, fu_cycle_end 415
rs: MUL0: 4 [ 4 8 ] fu_idx 3, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 MUL0 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 424
iq: { t0_8 }
rs: ADD0: 6 [ 148 4 ] fu_idx 0, fu_cycle_start 423, fu_cycle_end 424
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 415, fu_cycle_end 416
rs: MUL0: 4 [ 4 8 ] fu_idx 3, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 MUL0 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 152

ll cycle 425
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 424, fu_cycle_end 425
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 417, fu_cycle_end 418
rs: MUL0: 4 [ 4 8 ] fu_idx 3, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 MUL0 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 152] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 426
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 417, fu_cycle_end 418
rs: MUL0: 4 [ 4 8 ] fu_idx 3, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 MUL0 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: 9] [r3: 152] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 427
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 426, fu_cycle_end 427
rs: MUL0: 4 [ 4 8 ] fu_idx 3, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 MUL0 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: 9] [r3: 152] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 428
iq: { }
rs: MUL0: 4 [ 4 8 ] fu_idx 3, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 MUL0 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: 9] [r3: 152] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 32

ll cycle 429
iq: { t0_4 }
rs: ST1: 5 [ 148 32 ] fu_idx -1, fu_cycle_start 405, fu_cycle_end 405
thread 0: [r0: 0] [r1: 4] [r2: 9] [r3: 152] [r4: 11] [r5: 32] [r6: 0] [r7: 0] 


ll cycle 430
iq: { t0_5 }
rs: MUL0: 4 [ 4 9 ] fu_idx -1, fu_cycle_start 421, fu_cycle_end 428
rs: ST1: 5 [ 148 32 ] fu_idx 5, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: 9] [r3: 152] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 431
iq: { t0_6 }
rs: MUL0: 4 [ 4 9 ] fu_idx 3, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 MUL0 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: 9] [r3: 152] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 432
iq: { t0_7 }
rs: ADD0: 6 [ 152 4 ] fu_idx -1, fu_cycle_start 423, fu_cycle_end 424
rs: MUL0: 4 [ 4 9 ] fu_idx 3, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 MUL0 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 433
iq: { t0_8 }
rs: ADD0: 6 [ 152 4 ] fu_idx 0, fu_cycle_start 432, fu_cycle_end 433
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 424, fu_cycle_end 425
rs: MUL0: 4 [ 4 9 ] fu_idx 3, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 MUL0 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 156

ll cycle 434
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 433, fu_cycle_end 434
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 426, fu_cycle_end 427
rs: MUL0: 4 [ 4 9 ] fu_idx 3, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 MUL0 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 156] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 435
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 426, fu_cycle_end 427
rs: MUL0: 4 [ 4 9 ] fu_idx 3, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 MUL0 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: 10] [r3: 156] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 436
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 435, fu_cycle_end 436
rs: MUL0: 4 [ 4 9 ] fu_idx 3, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 MUL0 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: 10] [r3: 156] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 437
iq: { }
rs: MUL0: 4 [ 4 9 ] fu_idx 3, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 MUL0 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: 10] [r3: 156] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 36

ll cycle 438
iq: { t0_4 }
rs: ST0: 5 [ 152 36 ] fu_idx -1, fu_cycle_start 420, fu_cycle_end 420
thread 0: [r0: 0] [r1: 4] [r2: 10] [r3: 156] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 439
iq: { t0_5 }
rs: MUL0: 4 [ 4 10 ] fu_idx -1, fu_cycle_start 430, fu_cycle_end 437
rs: ST0: 5 [ 152 36 ] fu_idx 5, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 4] [r2: 10] [r3: 156] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 440
iq: { t0_6 }
rs: MUL0: 4 [ 4 10 ] fu_idx 3, fu_cycle_start 439, fu_cycle_end 446
rs: ST1: 5 [ 156 MUL0 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: 10] [r3: 156] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 441
iq: { t0_7 }
rs: ADD0: 6 [ 156 4 ] fu_idx -1, fu_cycle_start 432, fu_cycle_end 433
rs: MUL0: 4 [ 4 10 ] fu_idx 3, fu_cycle_start 439, fu_cycle_end 446
rs: ST1: 5 [ 156 MUL0 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 442
iq: { t0_8 }
rs: ADD0: 6 [ 156 4 ] fu_idx 0, fu_cycle_start 441, fu_cycle_end 442
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 433, fu_cycle_end 434
rs: MUL0: 4 [ 4 10 ] fu_idx 3, fu_cycle_start 439, fu_cycle_end 446
rs: ST1: 5 [ 156 MUL0 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 160

ll cycle 443
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 442, fu_cycle_end 443
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 435, fu_cycle_end 436
rs: MUL0: 4 [ 4 10 ] fu_idx 3, fu_cycle_start 439, fu_cycle_end 446
rs: ST1: 5 [ 156 MUL0 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: ADD1] [r3: 160] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 444
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 435, fu_cycle_end 436
rs: MUL0: 4 [ 4 10 ] fu_idx 3, fu_cycle_start 439, fu_cycle_end 446
rs: ST1: 5 [ 156 MUL0 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 160] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 445
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 444, fu_cycle_end 445
rs: MUL0: 4 [ 4 10 ] fu_idx 3, fu_cycle_start 439, fu_cycle_end 446
rs: ST1: 5 [ 156 MUL0 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 160] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 446
iq: { }
rs: MUL0: 4 [ 4 10 ] fu_idx 3, fu_cycle_start 439, fu_cycle_end 446
rs: ST1: 5 [ 156 MUL0 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 160] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 40

ll cycle 447
iq: { t0_9 }
rs: ST1: 5 [ 156 40 ] fu_idx -1, fu_cycle_start 429, fu_cycle_end 429
thread 0: [r0: 0] [r1: 4] [r2: 11] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 448
iq: { t0_10 }
rs: ADD0: 9 [ 4 1 ] fu_idx -1, fu_cycle_start 441, fu_cycle_end 442
rs: ST1: 5 [ 156 40 ] fu_idx 5, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 449
iq: { }
rs: ADD0: 9 [ 4 1 ] fu_idx 0, fu_cycle_start 448, fu_cycle_end 449
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 442, fu_cycle_end 443
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 5

ll cycle 450
iq: { }
rs: ADD1: 10 [ 5 11 ] fu_idx -1, fu_cycle_start 442, fu_cycle_end 443
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 451
iq: { }
rs: ADD1: 10 [ 5 11 ] fu_idx 1, fu_cycle_start 450, fu_cycle_end 451
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 452
iq: { }
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 453
iq: { t0_3 }
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 454
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 448, fu_cycle_end 449
thread 0: [r0: 0] [r1: 5] [r2: ADD0] [r3: 160] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 455
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 454, fu_cycle_end 455
rs: MUL0: 4 [ 5 ADD0 ] fu_idx -1, fu_cycle_start 439, fu_cycle_end 446
thread 0: [r0: 0] [r1: 5] [r2: ADD0] [r3: 160] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 456
iq: { t0_6 }
rs: MUL0: 4 [ 5 1 ] fu_idx -1, fu_cycle_start 439, fu_cycle_end 446
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: 1] [r3: 160] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 457
iq: { t0_7 }
rs: ADD0: 6 [ 160 4 ] fu_idx -1, fu_cycle_start 454, fu_cycle_end 455
rs: MUL0: 4 [ 5 1 ] fu_idx 3, fu_cycle_start 456, fu_cycle_end 463
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 458
iq: { t0_8 }
rs: ADD0: 6 [ 160 4 ] fu_idx 0, fu_cycle_start 457, fu_cycle_end 458
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 450, fu_cycle_end 451
rs: MUL0: 4 [ 5 1 ] fu_idx 3, fu_cycle_start 456, fu_cycle_end 463
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 164

ll cycle 459
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 458, fu_cycle_end 459
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 444, fu_cycle_end 445
rs: MUL0: 4 [ 5 1 ] fu_idx 3, fu_cycle_start 456, fu_cycle_end 463
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 164] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 460
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 444, fu_cycle_end 445
rs: MUL0: 4 [ 5 1 ] fu_idx 3, fu_cycle_start 456, fu_cycle_end 463
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: 2] [r3: 164] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 461
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 460, fu_cycle_end 461
rs: MUL0: 4 [ 5 1 ] fu_idx 3, fu_cycle_start 456, fu_cycle_end 463
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: 2] [r3: 164] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 462
iq: { }
rs: MUL0: 4 [ 5 1 ] fu_idx 3, fu_cycle_start 456, fu_cycle_end 463
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: 2] [r3: 164] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 463
iq: { t0_4 }
rs: MUL0: 4 [ 5 1 ] fu_idx 3, fu_cycle_start 456, fu_cycle_end 463
rs: ST0: 5 [ 160 MUL0 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: 2] [r3: 164] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 5

ll cycle 464
iq: { t0_5 }
rs: MUL1: 4 [ 5 2 ] fu_idx -1, fu_cycle_start 346, fu_cycle_end 353
rs: ST0: 5 [ 160 5 ] fu_idx -1, fu_cycle_start 438, fu_cycle_end 438
thread 0: [r0: 0] [r1: 5] [r2: 2] [r3: 164] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 465
iq: { t0_6 }
rs: MUL1: 4 [ 5 2 ] fu_idx 3, fu_cycle_start 464, fu_cycle_end 471
rs: ST0: 5 [ 160 5 ] fu_idx 5, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 MUL1 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: 2] [r3: 164] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 466
iq: { t0_7 }
rs: ADD0: 6 [ 164 4 ] fu_idx -1, fu_cycle_start 457, fu_cycle_end 458
rs: MUL1: 4 [ 5 2 ] fu_idx 3, fu_cycle_start 464, fu_cycle_end 471
rs: ST1: 5 [ 164 MUL1 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 467
iq: { t0_8 }
rs: ADD0: 6 [ 164 4 ] fu_idx 0, fu_cycle_start 466, fu_cycle_end 467
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 458, fu_cycle_end 459
rs: MUL1: 4 [ 5 2 ] fu_idx 3, fu_cycle_start 464, fu_cycle_end 471
rs: ST1: 5 [ 164 MUL1 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 168

ll cycle 468
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 467, fu_cycle_end 468
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 460, fu_cycle_end 461
rs: MUL1: 4 [ 5 2 ] fu_idx 3, fu_cycle_start 464, fu_cycle_end 471
rs: ST1: 5 [ 164 MUL1 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 168] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 469
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 460, fu_cycle_end 461
rs: MUL1: 4 [ 5 2 ] fu_idx 3, fu_cycle_start 464, fu_cycle_end 471
rs: ST1: 5 [ 164 MUL1 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: 3] [r3: 168] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 470
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 469, fu_cycle_end 470
rs: MUL1: 4 [ 5 2 ] fu_idx 3, fu_cycle_start 464, fu_cycle_end 471
rs: ST1: 5 [ 164 MUL1 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: 3] [r3: 168] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 471
iq: { }
rs: MUL1: 4 [ 5 2 ] fu_idx 3, fu_cycle_start 464, fu_cycle_end 471
rs: ST1: 5 [ 164 MUL1 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: 3] [r3: 168] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 10

ll cycle 472
iq: { t0_4 }
rs: ST1: 5 [ 164 10 ] fu_idx -1, fu_cycle_start 447, fu_cycle_end 447
thread 0: [r0: 0] [r1: 5] [r2: 3] [r3: 168] [r4: 11] [r5: 10] [r6: 0] [r7: 0] 


ll cycle 473
iq: { t0_5 }
rs: MUL0: 4 [ 5 3 ] fu_idx -1, fu_cycle_start 456, fu_cycle_end 463
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 3] [r3: 168] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 474
iq: { t0_6 }
rs: MUL0: 4 [ 5 3 ] fu_idx 3, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 MUL0 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 3] [r3: 168] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 475
iq: { t0_7 }
rs: ADD0: 6 [ 168 4 ] fu_idx -1, fu_cycle_start 466, fu_cycle_end 467
rs: MUL0: 4 [ 5 3 ] fu_idx 3, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 MUL0 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 476
iq: { t0_8 }
rs: ADD0: 6 [ 168 4 ] fu_idx 0, fu_cycle_start 475, fu_cycle_end 476
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 467, fu_cycle_end 468
rs: MUL0: 4 [ 5 3 ] fu_idx 3, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 MUL0 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 172

ll cycle 477
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 476, fu_cycle_end 477
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 469, fu_cycle_end 470
rs: MUL0: 4 [ 5 3 ] fu_idx 3, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 MUL0 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 478
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 469, fu_cycle_end 470
rs: MUL0: 4 [ 5 3 ] fu_idx 3, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 MUL0 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 479
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 478, fu_cycle_end 479
rs: MUL0: 4 [ 5 3 ] fu_idx 3, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 MUL0 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 480
iq: { }
rs: MUL0: 4 [ 5 3 ] fu_idx 3, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 MUL0 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 15

ll cycle 481
iq: { t0_4 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 15] [r6: 0] [r7: 0] 


ll cycle 482
iq: { t0_5 }
rs: MUL0: 4 [ 5 4 ] fu_idx -1, fu_cycle_start 473, fu_cycle_end 480
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 483
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 5 4 ] fu_idx 3, fu_cycle_start 482, fu_cycle_end 489
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 484
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 5 4 ] fu_idx 3, fu_cycle_start 482, fu_cycle_end 489
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 485
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 5 4 ] fu_idx 3, fu_cycle_start 482, fu_cycle_end 489
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 486
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 5 4 ] fu_idx 3, fu_cycle_start 482, fu_cycle_end 489
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 487
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 5 4 ] fu_idx 3, fu_cycle_start 482, fu_cycle_end 489
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 488
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 5 4 ] fu_idx 3, fu_cycle_start 482, fu_cycle_end 489
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 489
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 5 4 ] fu_idx 3, fu_cycle_start 482, fu_cycle_end 489
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 20

ll cycle 490
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 491
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 492
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 493
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 494
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 495
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 496
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 497
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 498
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 499
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 500
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 501
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 502
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 503
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
rs: ST1: 5 [ 164 10 ] fu_idx 5, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 504
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 464
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 505
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 168 15 ] fu_idx 5, fu_cycle_start 504, fu_cycle_end 504
rs: ST1: 5 [ 172 20 ] fu_idx -1, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: 172] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 506
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 172 4 ] fu_idx -1, fu_cycle_start 475, fu_cycle_end 476
rs: ST1: 5 [ 172 20 ] fu_idx -1, fu_cycle_start 472, fu_cycle_end 503
thread 0: [r0: 0] [r1: 5] [r2: 4] [r3: ADD0] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 507
iq: { t0_8 }
rs: ADD0: 6 [ 172 4 ] fu_idx 0, fu_cycle_start 506, fu_cycle_end 507
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 476, fu_cycle_end 477
rs: ST1: 5 [ 172 20 ] fu_idx 5, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 176

ll cycle 508
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 507, fu_cycle_end 508
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 478, fu_cycle_end 479
rs: ST1: 5 [ 172 20 ] fu_idx 5, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 176] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 509
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 478, fu_cycle_end 479
rs: ST1: 5 [ 172 20 ] fu_idx 5, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: 5] [r3: 176] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 510
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 509, fu_cycle_end 510
thread 0: [r0: 0] [r1: 5] [r2: 5] [r3: 176] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 511
iq: { }
thread 0: [r0: 0] [r1: 5] [r2: 5] [r3: 176] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 512
iq: { t0_4 }
thread 0: [r0: 0] [r1: 5] [r2: 5] [r3: 176] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 513
iq: { t0_5 }
rs: MUL0: 4 [ 5 5 ] fu_idx -1, fu_cycle_start 482, fu_cycle_end 489
thread 0: [r0: 0] [r1: 5] [r2: 5] [r3: 176] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 514
iq: { t0_6 }
rs: MUL0: 4 [ 5 5 ] fu_idx 3, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 MUL0 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: 5] [r3: 176] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 515
iq: { t0_7 }
rs: ADD0: 6 [ 176 4 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 507
rs: MUL0: 4 [ 5 5 ] fu_idx 3, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 MUL0 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 516
iq: { t0_8 }
rs: ADD0: 6 [ 176 4 ] fu_idx 0, fu_cycle_start 515, fu_cycle_end 516
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 507, fu_cycle_end 508
rs: MUL0: 4 [ 5 5 ] fu_idx 3, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 MUL0 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 180

ll cycle 517
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 516, fu_cycle_end 517
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 509, fu_cycle_end 510
rs: MUL0: 4 [ 5 5 ] fu_idx 3, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 MUL0 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 180] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 518
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 509, fu_cycle_end 510
rs: MUL0: 4 [ 5 5 ] fu_idx 3, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 MUL0 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: 6] [r3: 180] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 519
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 518, fu_cycle_end 519
rs: MUL0: 4 [ 5 5 ] fu_idx 3, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 MUL0 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: 6] [r3: 180] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 520
iq: { }
rs: MUL0: 4 [ 5 5 ] fu_idx 3, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 MUL0 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: 6] [r3: 180] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 25

ll cycle 521
iq: { t0_4 }
rs: ST0: 5 [ 176 25 ] fu_idx -1, fu_cycle_start 504, fu_cycle_end 504
thread 0: [r0: 0] [r1: 5] [r2: 6] [r3: 180] [r4: 11] [r5: 25] [r6: 0] [r7: 0] 


ll cycle 522
iq: { t0_5 }
rs: MUL0: 4 [ 5 6 ] fu_idx -1, fu_cycle_start 513, fu_cycle_end 520
rs: ST0: 5 [ 176 25 ] fu_idx 5, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: 6] [r3: 180] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 523
iq: { t0_6 }
rs: MUL0: 4 [ 5 6 ] fu_idx 3, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 MUL0 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: 6] [r3: 180] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 524
iq: { t0_7 }
rs: ADD0: 6 [ 180 4 ] fu_idx -1, fu_cycle_start 515, fu_cycle_end 516
rs: MUL0: 4 [ 5 6 ] fu_idx 3, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 MUL0 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 525
iq: { t0_8 }
rs: ADD0: 6 [ 180 4 ] fu_idx 0, fu_cycle_start 524, fu_cycle_end 525
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 516, fu_cycle_end 517
rs: MUL0: 4 [ 5 6 ] fu_idx 3, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 MUL0 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 184

ll cycle 526
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 525, fu_cycle_end 526
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 518, fu_cycle_end 519
rs: MUL0: 4 [ 5 6 ] fu_idx 3, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 MUL0 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 184] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 527
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 518, fu_cycle_end 519
rs: MUL0: 4 [ 5 6 ] fu_idx 3, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 MUL0 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: 7] [r3: 184] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 528
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 527, fu_cycle_end 528
rs: MUL0: 4 [ 5 6 ] fu_idx 3, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 MUL0 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: 7] [r3: 184] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 529
iq: { }
rs: MUL0: 4 [ 5 6 ] fu_idx 3, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 MUL0 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: 7] [r3: 184] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 30

ll cycle 530
iq: { t0_4 }
rs: ST1: 5 [ 180 30 ] fu_idx -1, fu_cycle_start 506, fu_cycle_end 506
thread 0: [r0: 0] [r1: 5] [r2: 7] [r3: 184] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 531
iq: { t0_5 }
rs: MUL0: 4 [ 5 7 ] fu_idx -1, fu_cycle_start 522, fu_cycle_end 529
rs: ST1: 5 [ 180 30 ] fu_idx 5, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: 7] [r3: 184] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 532
iq: { t0_6 }
rs: MUL0: 4 [ 5 7 ] fu_idx 3, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 MUL0 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: 7] [r3: 184] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 533
iq: { t0_7 }
rs: ADD0: 6 [ 184 4 ] fu_idx -1, fu_cycle_start 524, fu_cycle_end 525
rs: MUL0: 4 [ 5 7 ] fu_idx 3, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 MUL0 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 534
iq: { t0_8 }
rs: ADD0: 6 [ 184 4 ] fu_idx 0, fu_cycle_start 533, fu_cycle_end 534
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 525, fu_cycle_end 526
rs: MUL0: 4 [ 5 7 ] fu_idx 3, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 MUL0 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 188

ll cycle 535
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 534, fu_cycle_end 535
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 527, fu_cycle_end 528
rs: MUL0: 4 [ 5 7 ] fu_idx 3, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 MUL0 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 188] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 536
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 527, fu_cycle_end 528
rs: MUL0: 4 [ 5 7 ] fu_idx 3, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 MUL0 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: 8] [r3: 188] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 537
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 536, fu_cycle_end 537
rs: MUL0: 4 [ 5 7 ] fu_idx 3, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 MUL0 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: 8] [r3: 188] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 538
iq: { }
rs: MUL0: 4 [ 5 7 ] fu_idx 3, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 MUL0 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: 8] [r3: 188] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 35

ll cycle 539
iq: { t0_4 }
rs: ST0: 5 [ 184 35 ] fu_idx -1, fu_cycle_start 521, fu_cycle_end 521
thread 0: [r0: 0] [r1: 5] [r2: 8] [r3: 188] [r4: 11] [r5: 35] [r6: 0] [r7: 0] 


ll cycle 540
iq: { t0_5 }
rs: MUL0: 4 [ 5 8 ] fu_idx -1, fu_cycle_start 531, fu_cycle_end 538
rs: ST0: 5 [ 184 35 ] fu_idx 5, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: 8] [r3: 188] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 541
iq: { t0_6 }
rs: MUL0: 4 [ 5 8 ] fu_idx 3, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 MUL0 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: 8] [r3: 188] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 542
iq: { t0_7 }
rs: ADD0: 6 [ 188 4 ] fu_idx -1, fu_cycle_start 533, fu_cycle_end 534
rs: MUL0: 4 [ 5 8 ] fu_idx 3, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 MUL0 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 543
iq: { t0_8 }
rs: ADD0: 6 [ 188 4 ] fu_idx 0, fu_cycle_start 542, fu_cycle_end 543
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 534, fu_cycle_end 535
rs: MUL0: 4 [ 5 8 ] fu_idx 3, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 MUL0 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 192

ll cycle 544
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 543, fu_cycle_end 544
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 536, fu_cycle_end 537
rs: MUL0: 4 [ 5 8 ] fu_idx 3, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 MUL0 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 192] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 545
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 536, fu_cycle_end 537
rs: MUL0: 4 [ 5 8 ] fu_idx 3, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 MUL0 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: 9] [r3: 192] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 546
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 545, fu_cycle_end 546
rs: MUL0: 4 [ 5 8 ] fu_idx 3, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 MUL0 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: 9] [r3: 192] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 547
iq: { }
rs: MUL0: 4 [ 5 8 ] fu_idx 3, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 MUL0 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: 9] [r3: 192] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 40

ll cycle 548
iq: { t0_4 }
rs: ST1: 5 [ 188 40 ] fu_idx -1, fu_cycle_start 530, fu_cycle_end 530
thread 0: [r0: 0] [r1: 5] [r2: 9] [r3: 192] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 549
iq: { t0_5 }
rs: MUL0: 4 [ 5 9 ] fu_idx -1, fu_cycle_start 540, fu_cycle_end 547
rs: ST1: 5 [ 188 40 ] fu_idx 5, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: 9] [r3: 192] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 550
iq: { t0_6 }
rs: MUL0: 4 [ 5 9 ] fu_idx 3, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 MUL0 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: 9] [r3: 192] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 551
iq: { t0_7 }
rs: ADD0: 6 [ 192 4 ] fu_idx -1, fu_cycle_start 542, fu_cycle_end 543
rs: MUL0: 4 [ 5 9 ] fu_idx 3, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 MUL0 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 552
iq: { t0_8 }
rs: ADD0: 6 [ 192 4 ] fu_idx 0, fu_cycle_start 551, fu_cycle_end 552
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 543, fu_cycle_end 544
rs: MUL0: 4 [ 5 9 ] fu_idx 3, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 MUL0 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 196

ll cycle 553
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 552, fu_cycle_end 553
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 545, fu_cycle_end 546
rs: MUL0: 4 [ 5 9 ] fu_idx 3, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 MUL0 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 196] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 554
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 545, fu_cycle_end 546
rs: MUL0: 4 [ 5 9 ] fu_idx 3, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 MUL0 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: 10] [r3: 196] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 555
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 554, fu_cycle_end 555
rs: MUL0: 4 [ 5 9 ] fu_idx 3, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 MUL0 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: 10] [r3: 196] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 556
iq: { }
rs: MUL0: 4 [ 5 9 ] fu_idx 3, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 MUL0 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: 10] [r3: 196] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 45

ll cycle 557
iq: { t0_4 }
rs: ST0: 5 [ 192 45 ] fu_idx -1, fu_cycle_start 539, fu_cycle_end 539
thread 0: [r0: 0] [r1: 5] [r2: 10] [r3: 196] [r4: 11] [r5: 45] [r6: 0] [r7: 0] 


ll cycle 558
iq: { t0_5 }
rs: MUL0: 4 [ 5 10 ] fu_idx -1, fu_cycle_start 549, fu_cycle_end 556
rs: ST0: 5 [ 192 45 ] fu_idx 5, fu_cycle_start 557, fu_cycle_end 557
thread 0: [r0: 0] [r1: 5] [r2: 10] [r3: 196] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 559
iq: { t0_6 }
rs: MUL0: 4 [ 5 10 ] fu_idx 3, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 MUL0 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: 10] [r3: 196] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 560
iq: { t0_7 }
rs: ADD0: 6 [ 196 4 ] fu_idx -1, fu_cycle_start 551, fu_cycle_end 552
rs: MUL0: 4 [ 5 10 ] fu_idx 3, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 MUL0 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 561
iq: { t0_8 }
rs: ADD0: 6 [ 196 4 ] fu_idx 0, fu_cycle_start 560, fu_cycle_end 561
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 552, fu_cycle_end 553
rs: MUL0: 4 [ 5 10 ] fu_idx 3, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 MUL0 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 200

ll cycle 562
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 561, fu_cycle_end 562
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 554, fu_cycle_end 555
rs: MUL0: 4 [ 5 10 ] fu_idx 3, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 MUL0 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: ADD1] [r3: 200] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 563
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 554, fu_cycle_end 555
rs: MUL0: 4 [ 5 10 ] fu_idx 3, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 MUL0 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 200] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 564
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 563, fu_cycle_end 564
rs: MUL0: 4 [ 5 10 ] fu_idx 3, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 MUL0 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 200] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 565
iq: { }
rs: MUL0: 4 [ 5 10 ] fu_idx 3, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 MUL0 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 200] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 50

ll cycle 566
iq: { t0_9 }
rs: ST1: 5 [ 196 50 ] fu_idx -1, fu_cycle_start 548, fu_cycle_end 548
thread 0: [r0: 0] [r1: 5] [r2: 11] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 567
iq: { t0_10 }
rs: ADD0: 9 [ 5 1 ] fu_idx -1, fu_cycle_start 560, fu_cycle_end 561
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 568
iq: { }
rs: ADD0: 9 [ 5 1 ] fu_idx 0, fu_cycle_start 567, fu_cycle_end 568
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 561, fu_cycle_end 562
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 6

ll cycle 569
iq: { }
rs: ADD1: 10 [ 6 11 ] fu_idx -1, fu_cycle_start 561, fu_cycle_end 562
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 570
iq: { }
rs: ADD1: 10 [ 6 11 ] fu_idx 1, fu_cycle_start 569, fu_cycle_end 570
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 571
iq: { }
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 572
iq: { t0_3 }
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 573
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 567, fu_cycle_end 568
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: ADD0] [r3: 200] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 574
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 573, fu_cycle_end 574
rs: MUL0: 4 [ 6 ADD0 ] fu_idx -1, fu_cycle_start 558, fu_cycle_end 565
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: ADD0] [r3: 200] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 575
iq: { t0_6 }
rs: MUL0: 4 [ 6 1 ] fu_idx -1, fu_cycle_start 558, fu_cycle_end 565
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 1] [r3: 200] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 576
iq: { t0_7 }
rs: ADD0: 6 [ 200 4 ] fu_idx -1, fu_cycle_start 573, fu_cycle_end 574
rs: MUL0: 4 [ 6 1 ] fu_idx 3, fu_cycle_start 575, fu_cycle_end 582
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 577
iq: { t0_8 }
rs: ADD0: 6 [ 200 4 ] fu_idx 0, fu_cycle_start 576, fu_cycle_end 577
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 569, fu_cycle_end 570
rs: MUL0: 4 [ 6 1 ] fu_idx 3, fu_cycle_start 575, fu_cycle_end 582
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 204

ll cycle 578
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 577, fu_cycle_end 578
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 563, fu_cycle_end 564
rs: MUL0: 4 [ 6 1 ] fu_idx 3, fu_cycle_start 575, fu_cycle_end 582
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 204] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 579
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 563, fu_cycle_end 564
rs: MUL0: 4 [ 6 1 ] fu_idx 3, fu_cycle_start 575, fu_cycle_end 582
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 580
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 579, fu_cycle_end 580
rs: MUL0: 4 [ 6 1 ] fu_idx 3, fu_cycle_start 575, fu_cycle_end 582
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 581
iq: { }
rs: MUL0: 4 [ 6 1 ] fu_idx 3, fu_cycle_start 575, fu_cycle_end 582
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 582
iq: { t0_4 }
rs: MUL0: 4 [ 6 1 ] fu_idx 3, fu_cycle_start 575, fu_cycle_end 582
rs: ST0: 5 [ 200 MUL0 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 6

ll cycle 583
iq: { t0_5 }
rs: MUL1: 4 [ 6 2 ] fu_idx -1, fu_cycle_start 464, fu_cycle_end 471
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 584
iq: { t0_5 t0_6 }
rs: MUL1: 4 [ 6 2 ] fu_idx 3, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 585
iq: { t0_5 t0_6 t0_7 }
rs: MUL1: 4 [ 6 2 ] fu_idx 3, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 586
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 6 2 ] fu_idx 3, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 587
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 6 2 ] fu_idx 3, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 588
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 6 2 ] fu_idx 3, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 589
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 6 2 ] fu_idx 3, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 590
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 6 2 ] fu_idx 3, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 12

ll cycle 591
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 592
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 593
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 594
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 595
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 596
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
rs: ST1: 5 [ 196 50 ] fu_idx 5, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 597
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx -1, fu_cycle_start 557, fu_cycle_end 557
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 598
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 200 6 ] fu_idx 5, fu_cycle_start 597, fu_cycle_end 597
rs: ST1: 5 [ 204 12 ] fu_idx -1, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: 204] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 599
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 204 4 ] fu_idx -1, fu_cycle_start 576, fu_cycle_end 577
rs: ST1: 5 [ 204 12 ] fu_idx -1, fu_cycle_start 566, fu_cycle_end 596
thread 0: [r0: 0] [r1: 6] [r2: 2] [r3: ADD0] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 600
iq: { t0_8 }
rs: ADD0: 6 [ 204 4 ] fu_idx 0, fu_cycle_start 599, fu_cycle_end 600
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 577, fu_cycle_end 578
rs: ST1: 5 [ 204 12 ] fu_idx 5, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 208

ll cycle 601
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 600, fu_cycle_end 601
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 579, fu_cycle_end 580
rs: ST1: 5 [ 204 12 ] fu_idx 5, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 208] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 602
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 579, fu_cycle_end 580
rs: ST1: 5 [ 204 12 ] fu_idx 5, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: 3] [r3: 208] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 603
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 602, fu_cycle_end 603
thread 0: [r0: 0] [r1: 6] [r2: 3] [r3: 208] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 604
iq: { }
thread 0: [r0: 0] [r1: 6] [r2: 3] [r3: 208] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 605
iq: { t0_4 }
thread 0: [r0: 0] [r1: 6] [r2: 3] [r3: 208] [r4: 11] [r5: 12] [r6: 0] [r7: 0] 


ll cycle 606
iq: { t0_5 }
rs: MUL0: 4 [ 6 3 ] fu_idx -1, fu_cycle_start 575, fu_cycle_end 582
thread 0: [r0: 0] [r1: 6] [r2: 3] [r3: 208] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 607
iq: { t0_6 }
rs: MUL0: 4 [ 6 3 ] fu_idx 3, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 MUL0 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: 3] [r3: 208] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 608
iq: { t0_7 }
rs: ADD0: 6 [ 208 4 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 600
rs: MUL0: 4 [ 6 3 ] fu_idx 3, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 MUL0 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 609
iq: { t0_8 }
rs: ADD0: 6 [ 208 4 ] fu_idx 0, fu_cycle_start 608, fu_cycle_end 609
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 600, fu_cycle_end 601
rs: MUL0: 4 [ 6 3 ] fu_idx 3, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 MUL0 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 212

ll cycle 610
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 609, fu_cycle_end 610
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 602, fu_cycle_end 603
rs: MUL0: 4 [ 6 3 ] fu_idx 3, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 MUL0 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 212] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 611
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 602, fu_cycle_end 603
rs: MUL0: 4 [ 6 3 ] fu_idx 3, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 MUL0 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: 4] [r3: 212] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 612
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 611, fu_cycle_end 612
rs: MUL0: 4 [ 6 3 ] fu_idx 3, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 MUL0 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: 4] [r3: 212] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 613
iq: { }
rs: MUL0: 4 [ 6 3 ] fu_idx 3, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 MUL0 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: 4] [r3: 212] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 18

ll cycle 614
iq: { t0_4 }
rs: ST0: 5 [ 208 18 ] fu_idx -1, fu_cycle_start 597, fu_cycle_end 597
thread 0: [r0: 0] [r1: 6] [r2: 4] [r3: 212] [r4: 11] [r5: 18] [r6: 0] [r7: 0] 


ll cycle 615
iq: { t0_5 }
rs: MUL0: 4 [ 6 4 ] fu_idx -1, fu_cycle_start 606, fu_cycle_end 613
rs: ST0: 5 [ 208 18 ] fu_idx 5, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: 4] [r3: 212] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 616
iq: { t0_6 }
rs: MUL0: 4 [ 6 4 ] fu_idx 3, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 MUL0 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: 4] [r3: 212] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 617
iq: { t0_7 }
rs: ADD0: 6 [ 212 4 ] fu_idx -1, fu_cycle_start 608, fu_cycle_end 609
rs: MUL0: 4 [ 6 4 ] fu_idx 3, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 MUL0 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 618
iq: { t0_8 }
rs: ADD0: 6 [ 212 4 ] fu_idx 0, fu_cycle_start 617, fu_cycle_end 618
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 609, fu_cycle_end 610
rs: MUL0: 4 [ 6 4 ] fu_idx 3, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 MUL0 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 216

ll cycle 619
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 618, fu_cycle_end 619
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 611, fu_cycle_end 612
rs: MUL0: 4 [ 6 4 ] fu_idx 3, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 MUL0 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 216] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 620
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 611, fu_cycle_end 612
rs: MUL0: 4 [ 6 4 ] fu_idx 3, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 MUL0 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: 5] [r3: 216] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 621
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 620, fu_cycle_end 621
rs: MUL0: 4 [ 6 4 ] fu_idx 3, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 MUL0 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: 5] [r3: 216] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 622
iq: { }
rs: MUL0: 4 [ 6 4 ] fu_idx 3, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 MUL0 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: 5] [r3: 216] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 24

ll cycle 623
iq: { t0_4 }
rs: ST1: 5 [ 212 24 ] fu_idx -1, fu_cycle_start 599, fu_cycle_end 599
thread 0: [r0: 0] [r1: 6] [r2: 5] [r3: 216] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 624
iq: { t0_5 }
rs: MUL0: 4 [ 6 5 ] fu_idx -1, fu_cycle_start 615, fu_cycle_end 622
rs: ST1: 5 [ 212 24 ] fu_idx 5, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: 5] [r3: 216] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 625
iq: { t0_6 }
rs: MUL0: 4 [ 6 5 ] fu_idx 3, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 MUL0 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: 5] [r3: 216] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 626
iq: { t0_7 }
rs: ADD0: 6 [ 216 4 ] fu_idx -1, fu_cycle_start 617, fu_cycle_end 618
rs: MUL0: 4 [ 6 5 ] fu_idx 3, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 MUL0 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 627
iq: { t0_8 }
rs: ADD0: 6 [ 216 4 ] fu_idx 0, fu_cycle_start 626, fu_cycle_end 627
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 618, fu_cycle_end 619
rs: MUL0: 4 [ 6 5 ] fu_idx 3, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 MUL0 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 220

ll cycle 628
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 627, fu_cycle_end 628
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 620, fu_cycle_end 621
rs: MUL0: 4 [ 6 5 ] fu_idx 3, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 MUL0 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 220] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 629
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 620, fu_cycle_end 621
rs: MUL0: 4 [ 6 5 ] fu_idx 3, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 MUL0 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: 6] [r3: 220] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 630
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 629, fu_cycle_end 630
rs: MUL0: 4 [ 6 5 ] fu_idx 3, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 MUL0 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: 6] [r3: 220] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 631
iq: { }
rs: MUL0: 4 [ 6 5 ] fu_idx 3, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 MUL0 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: 6] [r3: 220] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 30

ll cycle 632
iq: { t0_4 }
rs: ST0: 5 [ 216 30 ] fu_idx -1, fu_cycle_start 614, fu_cycle_end 614
thread 0: [r0: 0] [r1: 6] [r2: 6] [r3: 220] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 633
iq: { t0_5 }
rs: MUL0: 4 [ 6 6 ] fu_idx -1, fu_cycle_start 624, fu_cycle_end 631
rs: ST0: 5 [ 216 30 ] fu_idx 5, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: 6] [r3: 220] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 634
iq: { t0_6 }
rs: MUL0: 4 [ 6 6 ] fu_idx 3, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 MUL0 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: 6] [r3: 220] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 635
iq: { t0_7 }
rs: ADD0: 6 [ 220 4 ] fu_idx -1, fu_cycle_start 626, fu_cycle_end 627
rs: MUL0: 4 [ 6 6 ] fu_idx 3, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 MUL0 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 636
iq: { t0_8 }
rs: ADD0: 6 [ 220 4 ] fu_idx 0, fu_cycle_start 635, fu_cycle_end 636
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 627, fu_cycle_end 628
rs: MUL0: 4 [ 6 6 ] fu_idx 3, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 MUL0 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 224

ll cycle 637
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 636, fu_cycle_end 637
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 629, fu_cycle_end 630
rs: MUL0: 4 [ 6 6 ] fu_idx 3, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 MUL0 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 224] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 638
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 629, fu_cycle_end 630
rs: MUL0: 4 [ 6 6 ] fu_idx 3, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 MUL0 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: 7] [r3: 224] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 639
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 638, fu_cycle_end 639
rs: MUL0: 4 [ 6 6 ] fu_idx 3, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 MUL0 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: 7] [r3: 224] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 640
iq: { }
rs: MUL0: 4 [ 6 6 ] fu_idx 3, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 MUL0 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: 7] [r3: 224] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 36

ll cycle 641
iq: { t0_4 }
rs: ST1: 5 [ 220 36 ] fu_idx -1, fu_cycle_start 623, fu_cycle_end 623
thread 0: [r0: 0] [r1: 6] [r2: 7] [r3: 224] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 642
iq: { t0_5 }
rs: MUL0: 4 [ 6 7 ] fu_idx -1, fu_cycle_start 633, fu_cycle_end 640
rs: ST1: 5 [ 220 36 ] fu_idx 5, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: 7] [r3: 224] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 643
iq: { t0_6 }
rs: MUL0: 4 [ 6 7 ] fu_idx 3, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 MUL0 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: 7] [r3: 224] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 644
iq: { t0_7 }
rs: ADD0: 6 [ 224 4 ] fu_idx -1, fu_cycle_start 635, fu_cycle_end 636
rs: MUL0: 4 [ 6 7 ] fu_idx 3, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 MUL0 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 645
iq: { t0_8 }
rs: ADD0: 6 [ 224 4 ] fu_idx 0, fu_cycle_start 644, fu_cycle_end 645
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 636, fu_cycle_end 637
rs: MUL0: 4 [ 6 7 ] fu_idx 3, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 MUL0 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 228

ll cycle 646
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 645, fu_cycle_end 646
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 638, fu_cycle_end 639
rs: MUL0: 4 [ 6 7 ] fu_idx 3, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 MUL0 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 228] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 647
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 638, fu_cycle_end 639
rs: MUL0: 4 [ 6 7 ] fu_idx 3, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 MUL0 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: 8] [r3: 228] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 648
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 647, fu_cycle_end 648
rs: MUL0: 4 [ 6 7 ] fu_idx 3, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 MUL0 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: 8] [r3: 228] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 649
iq: { }
rs: MUL0: 4 [ 6 7 ] fu_idx 3, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 MUL0 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: 8] [r3: 228] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 42

ll cycle 650
iq: { t0_4 }
rs: ST0: 5 [ 224 42 ] fu_idx -1, fu_cycle_start 632, fu_cycle_end 632
thread 0: [r0: 0] [r1: 6] [r2: 8] [r3: 228] [r4: 11] [r5: 42] [r6: 0] [r7: 0] 


ll cycle 651
iq: { t0_5 }
rs: MUL0: 4 [ 6 8 ] fu_idx -1, fu_cycle_start 642, fu_cycle_end 649
rs: ST0: 5 [ 224 42 ] fu_idx 5, fu_cycle_start 650, fu_cycle_end 650
thread 0: [r0: 0] [r1: 6] [r2: 8] [r3: 228] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 652
iq: { t0_6 }
rs: MUL0: 4 [ 6 8 ] fu_idx 3, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 MUL0 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: 8] [r3: 228] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 653
iq: { t0_7 }
rs: ADD0: 6 [ 228 4 ] fu_idx -1, fu_cycle_start 644, fu_cycle_end 645
rs: MUL0: 4 [ 6 8 ] fu_idx 3, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 MUL0 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 654
iq: { t0_8 }
rs: ADD0: 6 [ 228 4 ] fu_idx 0, fu_cycle_start 653, fu_cycle_end 654
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 645, fu_cycle_end 646
rs: MUL0: 4 [ 6 8 ] fu_idx 3, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 MUL0 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 232

ll cycle 655
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 654, fu_cycle_end 655
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 647, fu_cycle_end 648
rs: MUL0: 4 [ 6 8 ] fu_idx 3, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 MUL0 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 232] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 656
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 647, fu_cycle_end 648
rs: MUL0: 4 [ 6 8 ] fu_idx 3, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 MUL0 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: 9] [r3: 232] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 657
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 656, fu_cycle_end 657
rs: MUL0: 4 [ 6 8 ] fu_idx 3, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 MUL0 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: 9] [r3: 232] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 658
iq: { }
rs: MUL0: 4 [ 6 8 ] fu_idx 3, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 MUL0 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: 9] [r3: 232] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 48

ll cycle 659
iq: { t0_4 }
rs: ST1: 5 [ 228 48 ] fu_idx -1, fu_cycle_start 641, fu_cycle_end 641
thread 0: [r0: 0] [r1: 6] [r2: 9] [r3: 232] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 660
iq: { t0_5 }
rs: MUL0: 4 [ 6 9 ] fu_idx -1, fu_cycle_start 651, fu_cycle_end 658
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 9] [r3: 232] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 661
iq: { t0_6 }
rs: MUL0: 4 [ 6 9 ] fu_idx 3, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 MUL0 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 9] [r3: 232] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 662
iq: { t0_7 }
rs: ADD0: 6 [ 232 4 ] fu_idx -1, fu_cycle_start 653, fu_cycle_end 654
rs: MUL0: 4 [ 6 9 ] fu_idx 3, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 MUL0 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 663
iq: { t0_8 }
rs: ADD0: 6 [ 232 4 ] fu_idx 0, fu_cycle_start 662, fu_cycle_end 663
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 654, fu_cycle_end 655
rs: MUL0: 4 [ 6 9 ] fu_idx 3, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 MUL0 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 236

ll cycle 664
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 663, fu_cycle_end 664
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 656, fu_cycle_end 657
rs: MUL0: 4 [ 6 9 ] fu_idx 3, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 MUL0 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 665
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 656, fu_cycle_end 657
rs: MUL0: 4 [ 6 9 ] fu_idx 3, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 MUL0 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 666
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 665, fu_cycle_end 666
rs: MUL0: 4 [ 6 9 ] fu_idx 3, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 MUL0 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 667
iq: { }
rs: MUL0: 4 [ 6 9 ] fu_idx 3, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 MUL0 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 54

ll cycle 668
iq: { t0_4 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 54] [r6: 0] [r7: 0] 


ll cycle 669
iq: { t0_5 }
rs: MUL0: 4 [ 6 10 ] fu_idx -1, fu_cycle_start 660, fu_cycle_end 667
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 670
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 6 10 ] fu_idx 3, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 671
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 6 10 ] fu_idx 3, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 672
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 6 10 ] fu_idx 3, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 673
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 6 10 ] fu_idx 3, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 674
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 6 10 ] fu_idx 3, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 675
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 6 10 ] fu_idx 3, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 676
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 6 10 ] fu_idx 3, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 60

ll cycle 677
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 678
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 679
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 680
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 681
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 682
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 683
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 684
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 685
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 686
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 687
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 688
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 689
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
rs: ST1: 5 [ 228 48 ] fu_idx 5, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 690
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx -1, fu_cycle_start 650, fu_cycle_end 650
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 691
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 232 54 ] fu_idx 5, fu_cycle_start 690, fu_cycle_end 690
rs: ST1: 5 [ 236 60 ] fu_idx -1, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: 236] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 692
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 236 4 ] fu_idx -1, fu_cycle_start 662, fu_cycle_end 663
rs: ST1: 5 [ 236 60 ] fu_idx -1, fu_cycle_start 659, fu_cycle_end 689
thread 0: [r0: 0] [r1: 6] [r2: 10] [r3: ADD0] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 693
iq: { t0_8 }
rs: ADD0: 6 [ 236 4 ] fu_idx 0, fu_cycle_start 692, fu_cycle_end 693
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 663, fu_cycle_end 664
rs: ST1: 5 [ 236 60 ] fu_idx 5, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 240

ll cycle 694
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 693, fu_cycle_end 694
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 665, fu_cycle_end 666
rs: ST1: 5 [ 236 60 ] fu_idx 5, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 6] [r2: ADD1] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 695
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 665, fu_cycle_end 666
rs: ST1: 5 [ 236 60 ] fu_idx 5, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 696
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 695, fu_cycle_end 696
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 697
iq: { }
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 698
iq: { t0_9 }
thread 0: [r0: 0] [r1: 6] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 699
iq: { t0_10 }
rs: ADD0: 9 [ 6 1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 693
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 700
iq: { }
rs: ADD0: 9 [ 6 1 ] fu_idx 0, fu_cycle_start 699, fu_cycle_end 700
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 693, fu_cycle_end 694
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 7

ll cycle 701
iq: { }
rs: ADD1: 10 [ 7 11 ] fu_idx -1, fu_cycle_start 693, fu_cycle_end 694
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 702
iq: { }
rs: ADD1: 10 [ 7 11 ] fu_idx 1, fu_cycle_start 701, fu_cycle_end 702
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 703
iq: { }
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 704
iq: { t0_3 }
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 705
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 699, fu_cycle_end 700
thread 0: [r0: 0] [r1: 7] [r2: ADD0] [r3: 240] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 706
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 705, fu_cycle_end 706
rs: MUL0: 4 [ 7 ADD0 ] fu_idx -1, fu_cycle_start 669, fu_cycle_end 676
thread 0: [r0: 0] [r1: 7] [r2: ADD0] [r3: 240] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 707
iq: { t0_6 }
rs: MUL0: 4 [ 7 1 ] fu_idx -1, fu_cycle_start 669, fu_cycle_end 676
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: 1] [r3: 240] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 708
iq: { t0_7 }
rs: ADD0: 6 [ 240 4 ] fu_idx -1, fu_cycle_start 705, fu_cycle_end 706
rs: MUL0: 4 [ 7 1 ] fu_idx 3, fu_cycle_start 707, fu_cycle_end 714
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 709
iq: { t0_8 }
rs: ADD0: 6 [ 240 4 ] fu_idx 0, fu_cycle_start 708, fu_cycle_end 709
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 701, fu_cycle_end 702
rs: MUL0: 4 [ 7 1 ] fu_idx 3, fu_cycle_start 707, fu_cycle_end 714
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 244

ll cycle 710
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 709, fu_cycle_end 710
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 695, fu_cycle_end 696
rs: MUL0: 4 [ 7 1 ] fu_idx 3, fu_cycle_start 707, fu_cycle_end 714
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 244] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 711
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 695, fu_cycle_end 696
rs: MUL0: 4 [ 7 1 ] fu_idx 3, fu_cycle_start 707, fu_cycle_end 714
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: 2] [r3: 244] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 712
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 711, fu_cycle_end 712
rs: MUL0: 4 [ 7 1 ] fu_idx 3, fu_cycle_start 707, fu_cycle_end 714
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: 2] [r3: 244] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 713
iq: { }
rs: MUL0: 4 [ 7 1 ] fu_idx 3, fu_cycle_start 707, fu_cycle_end 714
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: 2] [r3: 244] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 714
iq: { t0_4 }
rs: MUL0: 4 [ 7 1 ] fu_idx 3, fu_cycle_start 707, fu_cycle_end 714
rs: ST0: 5 [ 240 MUL0 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: 2] [r3: 244] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 7

ll cycle 715
iq: { t0_5 }
rs: MUL1: 4 [ 7 2 ] fu_idx -1, fu_cycle_start 583, fu_cycle_end 590
rs: ST0: 5 [ 240 7 ] fu_idx -1, fu_cycle_start 690, fu_cycle_end 690
thread 0: [r0: 0] [r1: 7] [r2: 2] [r3: 244] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 716
iq: { t0_6 }
rs: MUL1: 4 [ 7 2 ] fu_idx 3, fu_cycle_start 715, fu_cycle_end 722
rs: ST0: 5 [ 240 7 ] fu_idx 5, fu_cycle_start 715, fu_cycle_end 715
rs: ST1: 5 [ 244 MUL1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: 2] [r3: 244] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 717
iq: { t0_7 }
rs: ADD0: 6 [ 244 4 ] fu_idx -1, fu_cycle_start 708, fu_cycle_end 709
rs: MUL1: 4 [ 7 2 ] fu_idx 3, fu_cycle_start 715, fu_cycle_end 722
rs: ST1: 5 [ 244 MUL1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 718
iq: { t0_8 }
rs: ADD0: 6 [ 244 4 ] fu_idx 0, fu_cycle_start 717, fu_cycle_end 718
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 709, fu_cycle_end 710
rs: MUL1: 4 [ 7 2 ] fu_idx 3, fu_cycle_start 715, fu_cycle_end 722
rs: ST1: 5 [ 244 MUL1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 248

ll cycle 719
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 718, fu_cycle_end 719
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 711, fu_cycle_end 712
rs: MUL1: 4 [ 7 2 ] fu_idx 3, fu_cycle_start 715, fu_cycle_end 722
rs: ST1: 5 [ 244 MUL1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 248] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 720
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 711, fu_cycle_end 712
rs: MUL1: 4 [ 7 2 ] fu_idx 3, fu_cycle_start 715, fu_cycle_end 722
rs: ST1: 5 [ 244 MUL1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: 3] [r3: 248] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 721
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 720, fu_cycle_end 721
rs: MUL1: 4 [ 7 2 ] fu_idx 3, fu_cycle_start 715, fu_cycle_end 722
rs: ST1: 5 [ 244 MUL1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: 3] [r3: 248] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 722
iq: { }
rs: MUL1: 4 [ 7 2 ] fu_idx 3, fu_cycle_start 715, fu_cycle_end 722
rs: ST1: 5 [ 244 MUL1 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: 3] [r3: 248] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 14

ll cycle 723
iq: { t0_4 }
rs: ST1: 5 [ 244 14 ] fu_idx -1, fu_cycle_start 692, fu_cycle_end 692
thread 0: [r0: 0] [r1: 7] [r2: 3] [r3: 248] [r4: 11] [r5: 14] [r6: 0] [r7: 0] 


ll cycle 724
iq: { t0_5 }
rs: MUL0: 4 [ 7 3 ] fu_idx -1, fu_cycle_start 707, fu_cycle_end 714
rs: ST1: 5 [ 244 14 ] fu_idx 5, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: 3] [r3: 248] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 725
iq: { t0_6 }
rs: MUL0: 4 [ 7 3 ] fu_idx 3, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 MUL0 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: 3] [r3: 248] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 726
iq: { t0_7 }
rs: ADD0: 6 [ 248 4 ] fu_idx -1, fu_cycle_start 717, fu_cycle_end 718
rs: MUL0: 4 [ 7 3 ] fu_idx 3, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 MUL0 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 727
iq: { t0_8 }
rs: ADD0: 6 [ 248 4 ] fu_idx 0, fu_cycle_start 726, fu_cycle_end 727
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 718, fu_cycle_end 719
rs: MUL0: 4 [ 7 3 ] fu_idx 3, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 MUL0 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 252

ll cycle 728
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 727, fu_cycle_end 728
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 720, fu_cycle_end 721
rs: MUL0: 4 [ 7 3 ] fu_idx 3, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 MUL0 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 252] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 729
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 720, fu_cycle_end 721
rs: MUL0: 4 [ 7 3 ] fu_idx 3, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 MUL0 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: 4] [r3: 252] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 730
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 729, fu_cycle_end 730
rs: MUL0: 4 [ 7 3 ] fu_idx 3, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 MUL0 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: 4] [r3: 252] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 731
iq: { }
rs: MUL0: 4 [ 7 3 ] fu_idx 3, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 MUL0 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: 4] [r3: 252] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 21

ll cycle 732
iq: { t0_4 }
rs: ST0: 5 [ 248 21 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 715
thread 0: [r0: 0] [r1: 7] [r2: 4] [r3: 252] [r4: 11] [r5: 21] [r6: 0] [r7: 0] 


ll cycle 733
iq: { t0_5 }
rs: MUL0: 4 [ 7 4 ] fu_idx -1, fu_cycle_start 724, fu_cycle_end 731
rs: ST0: 5 [ 248 21 ] fu_idx 5, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: 4] [r3: 252] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 734
iq: { t0_6 }
rs: MUL0: 4 [ 7 4 ] fu_idx 3, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 MUL0 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: 4] [r3: 252] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 735
iq: { t0_7 }
rs: ADD0: 6 [ 252 4 ] fu_idx -1, fu_cycle_start 726, fu_cycle_end 727
rs: MUL0: 4 [ 7 4 ] fu_idx 3, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 MUL0 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 736
iq: { t0_8 }
rs: ADD0: 6 [ 252 4 ] fu_idx 0, fu_cycle_start 735, fu_cycle_end 736
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 727, fu_cycle_end 728
rs: MUL0: 4 [ 7 4 ] fu_idx 3, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 MUL0 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 256

ll cycle 737
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 736, fu_cycle_end 737
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 729, fu_cycle_end 730
rs: MUL0: 4 [ 7 4 ] fu_idx 3, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 MUL0 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 256] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 738
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 729, fu_cycle_end 730
rs: MUL0: 4 [ 7 4 ] fu_idx 3, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 MUL0 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: 5] [r3: 256] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 739
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 738, fu_cycle_end 739
rs: MUL0: 4 [ 7 4 ] fu_idx 3, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 MUL0 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: 5] [r3: 256] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 740
iq: { }
rs: MUL0: 4 [ 7 4 ] fu_idx 3, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 MUL0 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: 5] [r3: 256] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 28

ll cycle 741
iq: { t0_4 }
rs: ST1: 5 [ 252 28 ] fu_idx -1, fu_cycle_start 723, fu_cycle_end 723
thread 0: [r0: 0] [r1: 7] [r2: 5] [r3: 256] [r4: 11] [r5: 28] [r6: 0] [r7: 0] 


ll cycle 742
iq: { t0_5 }
rs: MUL0: 4 [ 7 5 ] fu_idx -1, fu_cycle_start 733, fu_cycle_end 740
rs: ST1: 5 [ 252 28 ] fu_idx 5, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: 5] [r3: 256] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 743
iq: { t0_6 }
rs: MUL0: 4 [ 7 5 ] fu_idx 3, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 MUL0 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: 5] [r3: 256] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 744
iq: { t0_7 }
rs: ADD0: 6 [ 256 4 ] fu_idx -1, fu_cycle_start 735, fu_cycle_end 736
rs: MUL0: 4 [ 7 5 ] fu_idx 3, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 MUL0 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 745
iq: { t0_8 }
rs: ADD0: 6 [ 256 4 ] fu_idx 0, fu_cycle_start 744, fu_cycle_end 745
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 736, fu_cycle_end 737
rs: MUL0: 4 [ 7 5 ] fu_idx 3, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 MUL0 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 260

ll cycle 746
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 745, fu_cycle_end 746
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 738, fu_cycle_end 739
rs: MUL0: 4 [ 7 5 ] fu_idx 3, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 MUL0 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 260] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 747
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 738, fu_cycle_end 739
rs: MUL0: 4 [ 7 5 ] fu_idx 3, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 MUL0 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: 6] [r3: 260] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 748
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 747, fu_cycle_end 748
rs: MUL0: 4 [ 7 5 ] fu_idx 3, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 MUL0 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: 6] [r3: 260] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 749
iq: { }
rs: MUL0: 4 [ 7 5 ] fu_idx 3, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 MUL0 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: 6] [r3: 260] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 35

ll cycle 750
iq: { t0_4 }
rs: ST0: 5 [ 256 35 ] fu_idx -1, fu_cycle_start 732, fu_cycle_end 732
thread 0: [r0: 0] [r1: 7] [r2: 6] [r3: 260] [r4: 11] [r5: 35] [r6: 0] [r7: 0] 


ll cycle 751
iq: { t0_5 }
rs: MUL0: 4 [ 7 6 ] fu_idx -1, fu_cycle_start 742, fu_cycle_end 749
rs: ST0: 5 [ 256 35 ] fu_idx 5, fu_cycle_start 750, fu_cycle_end 750
thread 0: [r0: 0] [r1: 7] [r2: 6] [r3: 260] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 752
iq: { t0_6 }
rs: MUL0: 4 [ 7 6 ] fu_idx 3, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 MUL0 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: 6] [r3: 260] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 753
iq: { t0_7 }
rs: ADD0: 6 [ 260 4 ] fu_idx -1, fu_cycle_start 744, fu_cycle_end 745
rs: MUL0: 4 [ 7 6 ] fu_idx 3, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 MUL0 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 754
iq: { t0_8 }
rs: ADD0: 6 [ 260 4 ] fu_idx 0, fu_cycle_start 753, fu_cycle_end 754
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 745, fu_cycle_end 746
rs: MUL0: 4 [ 7 6 ] fu_idx 3, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 MUL0 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 264

ll cycle 755
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 754, fu_cycle_end 755
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 747, fu_cycle_end 748
rs: MUL0: 4 [ 7 6 ] fu_idx 3, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 MUL0 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 264] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 756
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 747, fu_cycle_end 748
rs: MUL0: 4 [ 7 6 ] fu_idx 3, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 MUL0 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: 7] [r3: 264] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 757
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 756, fu_cycle_end 757
rs: MUL0: 4 [ 7 6 ] fu_idx 3, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 MUL0 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: 7] [r3: 264] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 758
iq: { }
rs: MUL0: 4 [ 7 6 ] fu_idx 3, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 MUL0 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: 7] [r3: 264] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 42

ll cycle 759
iq: { t0_4 }
rs: ST1: 5 [ 260 42 ] fu_idx -1, fu_cycle_start 741, fu_cycle_end 741
thread 0: [r0: 0] [r1: 7] [r2: 7] [r3: 264] [r4: 11] [r5: 42] [r6: 0] [r7: 0] 


ll cycle 760
iq: { t0_5 }
rs: MUL0: 4 [ 7 7 ] fu_idx -1, fu_cycle_start 751, fu_cycle_end 758
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 7] [r3: 264] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 761
iq: { t0_6 }
rs: MUL0: 4 [ 7 7 ] fu_idx 3, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 MUL0 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 7] [r3: 264] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 762
iq: { t0_7 }
rs: ADD0: 6 [ 264 4 ] fu_idx -1, fu_cycle_start 753, fu_cycle_end 754
rs: MUL0: 4 [ 7 7 ] fu_idx 3, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 MUL0 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 763
iq: { t0_8 }
rs: ADD0: 6 [ 264 4 ] fu_idx 0, fu_cycle_start 762, fu_cycle_end 763
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 754, fu_cycle_end 755
rs: MUL0: 4 [ 7 7 ] fu_idx 3, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 MUL0 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 268

ll cycle 764
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 763, fu_cycle_end 764
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 756, fu_cycle_end 757
rs: MUL0: 4 [ 7 7 ] fu_idx 3, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 MUL0 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 765
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 756, fu_cycle_end 757
rs: MUL0: 4 [ 7 7 ] fu_idx 3, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 MUL0 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 766
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 765, fu_cycle_end 766
rs: MUL0: 4 [ 7 7 ] fu_idx 3, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 MUL0 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 767
iq: { }
rs: MUL0: 4 [ 7 7 ] fu_idx 3, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 MUL0 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 49

ll cycle 768
iq: { t0_4 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 49] [r6: 0] [r7: 0] 


ll cycle 769
iq: { t0_5 }
rs: MUL0: 4 [ 7 8 ] fu_idx -1, fu_cycle_start 760, fu_cycle_end 767
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 770
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 7 8 ] fu_idx 3, fu_cycle_start 769, fu_cycle_end 776
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 771
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 7 8 ] fu_idx 3, fu_cycle_start 769, fu_cycle_end 776
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 772
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 7 8 ] fu_idx 3, fu_cycle_start 769, fu_cycle_end 776
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 773
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 7 8 ] fu_idx 3, fu_cycle_start 769, fu_cycle_end 776
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 774
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 7 8 ] fu_idx 3, fu_cycle_start 769, fu_cycle_end 776
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 775
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 7 8 ] fu_idx 3, fu_cycle_start 769, fu_cycle_end 776
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 776
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 7 8 ] fu_idx 3, fu_cycle_start 769, fu_cycle_end 776
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 56

ll cycle 777
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 778
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 779
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 780
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 781
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 782
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 783
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 784
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 785
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 786
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 787
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 788
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 789
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
rs: ST1: 5 [ 260 42 ] fu_idx 5, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 790
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx -1, fu_cycle_start 750, fu_cycle_end 750
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 791
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 264 49 ] fu_idx 5, fu_cycle_start 790, fu_cycle_end 790
rs: ST1: 5 [ 268 56 ] fu_idx -1, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: 268] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 792
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 268 4 ] fu_idx -1, fu_cycle_start 762, fu_cycle_end 763
rs: ST1: 5 [ 268 56 ] fu_idx -1, fu_cycle_start 759, fu_cycle_end 789
thread 0: [r0: 0] [r1: 7] [r2: 8] [r3: ADD0] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 793
iq: { t0_8 }
rs: ADD0: 6 [ 268 4 ] fu_idx 0, fu_cycle_start 792, fu_cycle_end 793
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 763, fu_cycle_end 764
rs: ST1: 5 [ 268 56 ] fu_idx 5, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 272

ll cycle 794
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 793, fu_cycle_end 794
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 765, fu_cycle_end 766
rs: ST1: 5 [ 268 56 ] fu_idx 5, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 272] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 795
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 765, fu_cycle_end 766
rs: ST1: 5 [ 268 56 ] fu_idx 5, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: 9] [r3: 272] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 796
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 795, fu_cycle_end 796
thread 0: [r0: 0] [r1: 7] [r2: 9] [r3: 272] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 797
iq: { }
thread 0: [r0: 0] [r1: 7] [r2: 9] [r3: 272] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 798
iq: { t0_4 }
thread 0: [r0: 0] [r1: 7] [r2: 9] [r3: 272] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 799
iq: { t0_5 }
rs: MUL0: 4 [ 7 9 ] fu_idx -1, fu_cycle_start 769, fu_cycle_end 776
thread 0: [r0: 0] [r1: 7] [r2: 9] [r3: 272] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 800
iq: { t0_6 }
rs: MUL0: 4 [ 7 9 ] fu_idx 3, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 MUL0 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: 9] [r3: 272] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 801
iq: { t0_7 }
rs: ADD0: 6 [ 272 4 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 793
rs: MUL0: 4 [ 7 9 ] fu_idx 3, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 MUL0 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 802
iq: { t0_8 }
rs: ADD0: 6 [ 272 4 ] fu_idx 0, fu_cycle_start 801, fu_cycle_end 802
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 793, fu_cycle_end 794
rs: MUL0: 4 [ 7 9 ] fu_idx 3, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 MUL0 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 276

ll cycle 803
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 802, fu_cycle_end 803
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 795, fu_cycle_end 796
rs: MUL0: 4 [ 7 9 ] fu_idx 3, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 MUL0 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 276] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 804
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 795, fu_cycle_end 796
rs: MUL0: 4 [ 7 9 ] fu_idx 3, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 MUL0 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: 10] [r3: 276] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 805
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 804, fu_cycle_end 805
rs: MUL0: 4 [ 7 9 ] fu_idx 3, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 MUL0 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: 10] [r3: 276] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 806
iq: { }
rs: MUL0: 4 [ 7 9 ] fu_idx 3, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 MUL0 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: 10] [r3: 276] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 63

ll cycle 807
iq: { t0_4 }
rs: ST0: 5 [ 272 63 ] fu_idx -1, fu_cycle_start 790, fu_cycle_end 790
thread 0: [r0: 0] [r1: 7] [r2: 10] [r3: 276] [r4: 11] [r5: 63] [r6: 0] [r7: 0] 


ll cycle 808
iq: { t0_5 }
rs: MUL0: 4 [ 7 10 ] fu_idx -1, fu_cycle_start 799, fu_cycle_end 806
rs: ST0: 5 [ 272 63 ] fu_idx 5, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 7] [r2: 10] [r3: 276] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 809
iq: { t0_6 }
rs: MUL0: 4 [ 7 10 ] fu_idx 3, fu_cycle_start 808, fu_cycle_end 815
rs: ST1: 5 [ 276 MUL0 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: 10] [r3: 276] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 810
iq: { t0_7 }
rs: ADD0: 6 [ 276 4 ] fu_idx -1, fu_cycle_start 801, fu_cycle_end 802
rs: MUL0: 4 [ 7 10 ] fu_idx 3, fu_cycle_start 808, fu_cycle_end 815
rs: ST1: 5 [ 276 MUL0 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 811
iq: { t0_8 }
rs: ADD0: 6 [ 276 4 ] fu_idx 0, fu_cycle_start 810, fu_cycle_end 811
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 802, fu_cycle_end 803
rs: MUL0: 4 [ 7 10 ] fu_idx 3, fu_cycle_start 808, fu_cycle_end 815
rs: ST1: 5 [ 276 MUL0 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 280

ll cycle 812
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 811, fu_cycle_end 812
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 804, fu_cycle_end 805
rs: MUL0: 4 [ 7 10 ] fu_idx 3, fu_cycle_start 808, fu_cycle_end 815
rs: ST1: 5 [ 276 MUL0 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: ADD1] [r3: 280] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 813
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 804, fu_cycle_end 805
rs: MUL0: 4 [ 7 10 ] fu_idx 3, fu_cycle_start 808, fu_cycle_end 815
rs: ST1: 5 [ 276 MUL0 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 280] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 814
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 813, fu_cycle_end 814
rs: MUL0: 4 [ 7 10 ] fu_idx 3, fu_cycle_start 808, fu_cycle_end 815
rs: ST1: 5 [ 276 MUL0 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 280] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 815
iq: { }
rs: MUL0: 4 [ 7 10 ] fu_idx 3, fu_cycle_start 808, fu_cycle_end 815
rs: ST1: 5 [ 276 MUL0 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 280] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 70

ll cycle 816
iq: { t0_9 }
rs: ST1: 5 [ 276 70 ] fu_idx -1, fu_cycle_start 792, fu_cycle_end 792
thread 0: [r0: 0] [r1: 7] [r2: 11] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 817
iq: { t0_10 }
rs: ADD0: 9 [ 7 1 ] fu_idx -1, fu_cycle_start 810, fu_cycle_end 811
rs: ST1: 5 [ 276 70 ] fu_idx 5, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 818
iq: { }
rs: ADD0: 9 [ 7 1 ] fu_idx 0, fu_cycle_start 817, fu_cycle_end 818
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 811, fu_cycle_end 812
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 8

ll cycle 819
iq: { }
rs: ADD1: 10 [ 8 11 ] fu_idx -1, fu_cycle_start 811, fu_cycle_end 812
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 820
iq: { }
rs: ADD1: 10 [ 8 11 ] fu_idx 1, fu_cycle_start 819, fu_cycle_end 820
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 821
iq: { }
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 822
iq: { t0_3 }
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 823
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 817, fu_cycle_end 818
thread 0: [r0: 0] [r1: 8] [r2: ADD0] [r3: 280] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 824
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 823, fu_cycle_end 824
rs: MUL0: 4 [ 8 ADD0 ] fu_idx -1, fu_cycle_start 808, fu_cycle_end 815
thread 0: [r0: 0] [r1: 8] [r2: ADD0] [r3: 280] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 825
iq: { t0_6 }
rs: MUL0: 4 [ 8 1 ] fu_idx -1, fu_cycle_start 808, fu_cycle_end 815
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: 1] [r3: 280] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 826
iq: { t0_7 }
rs: ADD0: 6 [ 280 4 ] fu_idx -1, fu_cycle_start 823, fu_cycle_end 824
rs: MUL0: 4 [ 8 1 ] fu_idx 3, fu_cycle_start 825, fu_cycle_end 832
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 827
iq: { t0_8 }
rs: ADD0: 6 [ 280 4 ] fu_idx 0, fu_cycle_start 826, fu_cycle_end 827
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 819, fu_cycle_end 820
rs: MUL0: 4 [ 8 1 ] fu_idx 3, fu_cycle_start 825, fu_cycle_end 832
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 284

ll cycle 828
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 827, fu_cycle_end 828
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 813, fu_cycle_end 814
rs: MUL0: 4 [ 8 1 ] fu_idx 3, fu_cycle_start 825, fu_cycle_end 832
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 284] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 829
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 813, fu_cycle_end 814
rs: MUL0: 4 [ 8 1 ] fu_idx 3, fu_cycle_start 825, fu_cycle_end 832
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: 2] [r3: 284] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 830
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 829, fu_cycle_end 830
rs: MUL0: 4 [ 8 1 ] fu_idx 3, fu_cycle_start 825, fu_cycle_end 832
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: 2] [r3: 284] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 831
iq: { }
rs: MUL0: 4 [ 8 1 ] fu_idx 3, fu_cycle_start 825, fu_cycle_end 832
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: 2] [r3: 284] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 832
iq: { t0_4 }
rs: MUL0: 4 [ 8 1 ] fu_idx 3, fu_cycle_start 825, fu_cycle_end 832
rs: ST0: 5 [ 280 MUL0 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: 2] [r3: 284] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 8

ll cycle 833
iq: { t0_5 }
rs: MUL1: 4 [ 8 2 ] fu_idx -1, fu_cycle_start 715, fu_cycle_end 722
rs: ST0: 5 [ 280 8 ] fu_idx -1, fu_cycle_start 807, fu_cycle_end 807
thread 0: [r0: 0] [r1: 8] [r2: 2] [r3: 284] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 834
iq: { t0_6 }
rs: MUL1: 4 [ 8 2 ] fu_idx 3, fu_cycle_start 833, fu_cycle_end 840
rs: ST0: 5 [ 280 8 ] fu_idx 5, fu_cycle_start 833, fu_cycle_end 833
rs: ST1: 5 [ 284 MUL1 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: 2] [r3: 284] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 835
iq: { t0_7 }
rs: ADD0: 6 [ 284 4 ] fu_idx -1, fu_cycle_start 826, fu_cycle_end 827
rs: MUL1: 4 [ 8 2 ] fu_idx 3, fu_cycle_start 833, fu_cycle_end 840
rs: ST1: 5 [ 284 MUL1 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 836
iq: { t0_8 }
rs: ADD0: 6 [ 284 4 ] fu_idx 0, fu_cycle_start 835, fu_cycle_end 836
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 827, fu_cycle_end 828
rs: MUL1: 4 [ 8 2 ] fu_idx 3, fu_cycle_start 833, fu_cycle_end 840
rs: ST1: 5 [ 284 MUL1 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 288

ll cycle 837
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 836, fu_cycle_end 837
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 829, fu_cycle_end 830
rs: MUL1: 4 [ 8 2 ] fu_idx 3, fu_cycle_start 833, fu_cycle_end 840
rs: ST1: 5 [ 284 MUL1 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 288] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 838
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 829, fu_cycle_end 830
rs: MUL1: 4 [ 8 2 ] fu_idx 3, fu_cycle_start 833, fu_cycle_end 840
rs: ST1: 5 [ 284 MUL1 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: 3] [r3: 288] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 839
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 838, fu_cycle_end 839
rs: MUL1: 4 [ 8 2 ] fu_idx 3, fu_cycle_start 833, fu_cycle_end 840
rs: ST1: 5 [ 284 MUL1 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: 3] [r3: 288] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 840
iq: { }
rs: MUL1: 4 [ 8 2 ] fu_idx 3, fu_cycle_start 833, fu_cycle_end 840
rs: ST1: 5 [ 284 MUL1 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: 3] [r3: 288] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 16

ll cycle 841
iq: { t0_4 }
rs: ST1: 5 [ 284 16 ] fu_idx -1, fu_cycle_start 816, fu_cycle_end 816
thread 0: [r0: 0] [r1: 8] [r2: 3] [r3: 288] [r4: 11] [r5: 16] [r6: 0] [r7: 0] 


ll cycle 842
iq: { t0_5 }
rs: MUL0: 4 [ 8 3 ] fu_idx -1, fu_cycle_start 825, fu_cycle_end 832
rs: ST1: 5 [ 284 16 ] fu_idx 5, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: 3] [r3: 288] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 843
iq: { t0_6 }
rs: MUL0: 4 [ 8 3 ] fu_idx 3, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 MUL0 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: 3] [r3: 288] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 844
iq: { t0_7 }
rs: ADD0: 6 [ 288 4 ] fu_idx -1, fu_cycle_start 835, fu_cycle_end 836
rs: MUL0: 4 [ 8 3 ] fu_idx 3, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 MUL0 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 845
iq: { t0_8 }
rs: ADD0: 6 [ 288 4 ] fu_idx 0, fu_cycle_start 844, fu_cycle_end 845
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 836, fu_cycle_end 837
rs: MUL0: 4 [ 8 3 ] fu_idx 3, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 MUL0 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 292

ll cycle 846
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 845, fu_cycle_end 846
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 838, fu_cycle_end 839
rs: MUL0: 4 [ 8 3 ] fu_idx 3, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 MUL0 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 292] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 847
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 838, fu_cycle_end 839
rs: MUL0: 4 [ 8 3 ] fu_idx 3, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 MUL0 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: 4] [r3: 292] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 848
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 847, fu_cycle_end 848
rs: MUL0: 4 [ 8 3 ] fu_idx 3, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 MUL0 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: 4] [r3: 292] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 849
iq: { }
rs: MUL0: 4 [ 8 3 ] fu_idx 3, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 MUL0 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: 4] [r3: 292] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 24

ll cycle 850
iq: { t0_4 }
rs: ST0: 5 [ 288 24 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 833
thread 0: [r0: 0] [r1: 8] [r2: 4] [r3: 292] [r4: 11] [r5: 24] [r6: 0] [r7: 0] 


ll cycle 851
iq: { t0_5 }
rs: MUL0: 4 [ 8 4 ] fu_idx -1, fu_cycle_start 842, fu_cycle_end 849
rs: ST0: 5 [ 288 24 ] fu_idx 5, fu_cycle_start 850, fu_cycle_end 850
thread 0: [r0: 0] [r1: 8] [r2: 4] [r3: 292] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 852
iq: { t0_6 }
rs: MUL0: 4 [ 8 4 ] fu_idx 3, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 MUL0 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: 4] [r3: 292] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 853
iq: { t0_7 }
rs: ADD0: 6 [ 292 4 ] fu_idx -1, fu_cycle_start 844, fu_cycle_end 845
rs: MUL0: 4 [ 8 4 ] fu_idx 3, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 MUL0 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 854
iq: { t0_8 }
rs: ADD0: 6 [ 292 4 ] fu_idx 0, fu_cycle_start 853, fu_cycle_end 854
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 845, fu_cycle_end 846
rs: MUL0: 4 [ 8 4 ] fu_idx 3, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 MUL0 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 296

ll cycle 855
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 854, fu_cycle_end 855
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 847, fu_cycle_end 848
rs: MUL0: 4 [ 8 4 ] fu_idx 3, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 MUL0 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 296] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 856
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 847, fu_cycle_end 848
rs: MUL0: 4 [ 8 4 ] fu_idx 3, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 MUL0 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: 5] [r3: 296] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 857
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 856, fu_cycle_end 857
rs: MUL0: 4 [ 8 4 ] fu_idx 3, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 MUL0 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: 5] [r3: 296] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 858
iq: { }
rs: MUL0: 4 [ 8 4 ] fu_idx 3, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 MUL0 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: 5] [r3: 296] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 32

ll cycle 859
iq: { t0_4 }
rs: ST1: 5 [ 292 32 ] fu_idx -1, fu_cycle_start 841, fu_cycle_end 841
thread 0: [r0: 0] [r1: 8] [r2: 5] [r3: 296] [r4: 11] [r5: 32] [r6: 0] [r7: 0] 


ll cycle 860
iq: { t0_5 }
rs: MUL0: 4 [ 8 5 ] fu_idx -1, fu_cycle_start 851, fu_cycle_end 858
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 5] [r3: 296] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 861
iq: { t0_6 }
rs: MUL0: 4 [ 8 5 ] fu_idx 3, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 MUL0 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 5] [r3: 296] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 862
iq: { t0_7 }
rs: ADD0: 6 [ 296 4 ] fu_idx -1, fu_cycle_start 853, fu_cycle_end 854
rs: MUL0: 4 [ 8 5 ] fu_idx 3, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 MUL0 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 863
iq: { t0_8 }
rs: ADD0: 6 [ 296 4 ] fu_idx 0, fu_cycle_start 862, fu_cycle_end 863
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 854, fu_cycle_end 855
rs: MUL0: 4 [ 8 5 ] fu_idx 3, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 MUL0 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 300

ll cycle 864
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 863, fu_cycle_end 864
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 856, fu_cycle_end 857
rs: MUL0: 4 [ 8 5 ] fu_idx 3, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 MUL0 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 865
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 856, fu_cycle_end 857
rs: MUL0: 4 [ 8 5 ] fu_idx 3, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 MUL0 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 866
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 865, fu_cycle_end 866
rs: MUL0: 4 [ 8 5 ] fu_idx 3, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 MUL0 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 867
iq: { }
rs: MUL0: 4 [ 8 5 ] fu_idx 3, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 MUL0 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 40

ll cycle 868
iq: { t0_4 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 869
iq: { t0_5 }
rs: MUL0: 4 [ 8 6 ] fu_idx -1, fu_cycle_start 860, fu_cycle_end 867
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 870
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 8 6 ] fu_idx 3, fu_cycle_start 869, fu_cycle_end 876
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 871
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 8 6 ] fu_idx 3, fu_cycle_start 869, fu_cycle_end 876
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 872
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 8 6 ] fu_idx 3, fu_cycle_start 869, fu_cycle_end 876
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 873
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 8 6 ] fu_idx 3, fu_cycle_start 869, fu_cycle_end 876
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 874
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 8 6 ] fu_idx 3, fu_cycle_start 869, fu_cycle_end 876
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 875
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 8 6 ] fu_idx 3, fu_cycle_start 869, fu_cycle_end 876
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 876
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 8 6 ] fu_idx 3, fu_cycle_start 869, fu_cycle_end 876
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 48

ll cycle 877
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 878
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 879
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 880
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 881
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 882
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 883
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 884
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 885
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 886
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 887
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 888
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 889
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
rs: ST1: 5 [ 292 32 ] fu_idx 5, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 890
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx -1, fu_cycle_start 850, fu_cycle_end 850
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 891
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 296 40 ] fu_idx 5, fu_cycle_start 890, fu_cycle_end 890
rs: ST1: 5 [ 300 48 ] fu_idx -1, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: 300] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 892
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 300 4 ] fu_idx -1, fu_cycle_start 862, fu_cycle_end 863
rs: ST1: 5 [ 300 48 ] fu_idx -1, fu_cycle_start 859, fu_cycle_end 889
thread 0: [r0: 0] [r1: 8] [r2: 6] [r3: ADD0] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 893
iq: { t0_8 }
rs: ADD0: 6 [ 300 4 ] fu_idx 0, fu_cycle_start 892, fu_cycle_end 893
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 863, fu_cycle_end 864
rs: ST1: 5 [ 300 48 ] fu_idx 5, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 304

ll cycle 894
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 893, fu_cycle_end 894
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 865, fu_cycle_end 866
rs: ST1: 5 [ 300 48 ] fu_idx 5, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 304] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 895
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 865, fu_cycle_end 866
rs: ST1: 5 [ 300 48 ] fu_idx 5, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: 7] [r3: 304] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 896
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 895, fu_cycle_end 896
thread 0: [r0: 0] [r1: 8] [r2: 7] [r3: 304] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 897
iq: { }
thread 0: [r0: 0] [r1: 8] [r2: 7] [r3: 304] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 898
iq: { t0_4 }
thread 0: [r0: 0] [r1: 8] [r2: 7] [r3: 304] [r4: 11] [r5: 48] [r6: 0] [r7: 0] 


ll cycle 899
iq: { t0_5 }
rs: MUL0: 4 [ 8 7 ] fu_idx -1, fu_cycle_start 869, fu_cycle_end 876
thread 0: [r0: 0] [r1: 8] [r2: 7] [r3: 304] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 900
iq: { t0_6 }
rs: MUL0: 4 [ 8 7 ] fu_idx 3, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 MUL0 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: 7] [r3: 304] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 901
iq: { t0_7 }
rs: ADD0: 6 [ 304 4 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 893
rs: MUL0: 4 [ 8 7 ] fu_idx 3, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 MUL0 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 902
iq: { t0_8 }
rs: ADD0: 6 [ 304 4 ] fu_idx 0, fu_cycle_start 901, fu_cycle_end 902
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 893, fu_cycle_end 894
rs: MUL0: 4 [ 8 7 ] fu_idx 3, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 MUL0 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 308

ll cycle 903
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 902, fu_cycle_end 903
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 895, fu_cycle_end 896
rs: MUL0: 4 [ 8 7 ] fu_idx 3, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 MUL0 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 308] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 904
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 895, fu_cycle_end 896
rs: MUL0: 4 [ 8 7 ] fu_idx 3, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 MUL0 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: 8] [r3: 308] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 905
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 904, fu_cycle_end 905
rs: MUL0: 4 [ 8 7 ] fu_idx 3, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 MUL0 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: 8] [r3: 308] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 906
iq: { }
rs: MUL0: 4 [ 8 7 ] fu_idx 3, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 MUL0 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: 8] [r3: 308] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 56

ll cycle 907
iq: { t0_4 }
rs: ST0: 5 [ 304 56 ] fu_idx -1, fu_cycle_start 890, fu_cycle_end 890
thread 0: [r0: 0] [r1: 8] [r2: 8] [r3: 308] [r4: 11] [r5: 56] [r6: 0] [r7: 0] 


ll cycle 908
iq: { t0_5 }
rs: MUL0: 4 [ 8 8 ] fu_idx -1, fu_cycle_start 899, fu_cycle_end 906
rs: ST0: 5 [ 304 56 ] fu_idx 5, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: 8] [r3: 308] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 909
iq: { t0_6 }
rs: MUL0: 4 [ 8 8 ] fu_idx 3, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 MUL0 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: 8] [r3: 308] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 910
iq: { t0_7 }
rs: ADD0: 6 [ 308 4 ] fu_idx -1, fu_cycle_start 901, fu_cycle_end 902
rs: MUL0: 4 [ 8 8 ] fu_idx 3, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 MUL0 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 911
iq: { t0_8 }
rs: ADD0: 6 [ 308 4 ] fu_idx 0, fu_cycle_start 910, fu_cycle_end 911
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 902, fu_cycle_end 903
rs: MUL0: 4 [ 8 8 ] fu_idx 3, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 MUL0 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 312

ll cycle 912
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 911, fu_cycle_end 912
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 904, fu_cycle_end 905
rs: MUL0: 4 [ 8 8 ] fu_idx 3, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 MUL0 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 312] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 913
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 904, fu_cycle_end 905
rs: MUL0: 4 [ 8 8 ] fu_idx 3, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 MUL0 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: 9] [r3: 312] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 914
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 913, fu_cycle_end 914
rs: MUL0: 4 [ 8 8 ] fu_idx 3, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 MUL0 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: 9] [r3: 312] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 915
iq: { }
rs: MUL0: 4 [ 8 8 ] fu_idx 3, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 MUL0 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: 9] [r3: 312] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 64

ll cycle 916
iq: { t0_4 }
rs: ST1: 5 [ 308 64 ] fu_idx -1, fu_cycle_start 892, fu_cycle_end 892
thread 0: [r0: 0] [r1: 8] [r2: 9] [r3: 312] [r4: 11] [r5: 64] [r6: 0] [r7: 0] 


ll cycle 917
iq: { t0_5 }
rs: MUL0: 4 [ 8 9 ] fu_idx -1, fu_cycle_start 908, fu_cycle_end 915
rs: ST1: 5 [ 308 64 ] fu_idx 5, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: 9] [r3: 312] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 918
iq: { t0_6 }
rs: MUL0: 4 [ 8 9 ] fu_idx 3, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 MUL0 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: 9] [r3: 312] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 919
iq: { t0_7 }
rs: ADD0: 6 [ 312 4 ] fu_idx -1, fu_cycle_start 910, fu_cycle_end 911
rs: MUL0: 4 [ 8 9 ] fu_idx 3, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 MUL0 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 920
iq: { t0_8 }
rs: ADD0: 6 [ 312 4 ] fu_idx 0, fu_cycle_start 919, fu_cycle_end 920
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 911, fu_cycle_end 912
rs: MUL0: 4 [ 8 9 ] fu_idx 3, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 MUL0 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 316

ll cycle 921
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 920, fu_cycle_end 921
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 913, fu_cycle_end 914
rs: MUL0: 4 [ 8 9 ] fu_idx 3, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 MUL0 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 316] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 922
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 913, fu_cycle_end 914
rs: MUL0: 4 [ 8 9 ] fu_idx 3, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 MUL0 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: 10] [r3: 316] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 923
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 922, fu_cycle_end 923
rs: MUL0: 4 [ 8 9 ] fu_idx 3, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 MUL0 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: 10] [r3: 316] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 924
iq: { }
rs: MUL0: 4 [ 8 9 ] fu_idx 3, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 MUL0 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: 10] [r3: 316] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 72

ll cycle 925
iq: { t0_4 }
rs: ST0: 5 [ 312 72 ] fu_idx -1, fu_cycle_start 907, fu_cycle_end 907
thread 0: [r0: 0] [r1: 8] [r2: 10] [r3: 316] [r4: 11] [r5: 72] [r6: 0] [r7: 0] 


ll cycle 926
iq: { t0_5 }
rs: MUL0: 4 [ 8 10 ] fu_idx -1, fu_cycle_start 917, fu_cycle_end 924
rs: ST0: 5 [ 312 72 ] fu_idx 5, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 8] [r2: 10] [r3: 316] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 927
iq: { t0_6 }
rs: MUL0: 4 [ 8 10 ] fu_idx 3, fu_cycle_start 926, fu_cycle_end 933
rs: ST1: 5 [ 316 MUL0 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: 10] [r3: 316] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 928
iq: { t0_7 }
rs: ADD0: 6 [ 316 4 ] fu_idx -1, fu_cycle_start 919, fu_cycle_end 920
rs: MUL0: 4 [ 8 10 ] fu_idx 3, fu_cycle_start 926, fu_cycle_end 933
rs: ST1: 5 [ 316 MUL0 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 929
iq: { t0_8 }
rs: ADD0: 6 [ 316 4 ] fu_idx 0, fu_cycle_start 928, fu_cycle_end 929
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 920, fu_cycle_end 921
rs: MUL0: 4 [ 8 10 ] fu_idx 3, fu_cycle_start 926, fu_cycle_end 933
rs: ST1: 5 [ 316 MUL0 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 320

ll cycle 930
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 929, fu_cycle_end 930
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 922, fu_cycle_end 923
rs: MUL0: 4 [ 8 10 ] fu_idx 3, fu_cycle_start 926, fu_cycle_end 933
rs: ST1: 5 [ 316 MUL0 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: ADD1] [r3: 320] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 931
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 922, fu_cycle_end 923
rs: MUL0: 4 [ 8 10 ] fu_idx 3, fu_cycle_start 926, fu_cycle_end 933
rs: ST1: 5 [ 316 MUL0 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 320] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 932
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 931, fu_cycle_end 932
rs: MUL0: 4 [ 8 10 ] fu_idx 3, fu_cycle_start 926, fu_cycle_end 933
rs: ST1: 5 [ 316 MUL0 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 320] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 933
iq: { }
rs: MUL0: 4 [ 8 10 ] fu_idx 3, fu_cycle_start 926, fu_cycle_end 933
rs: ST1: 5 [ 316 MUL0 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 320] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 80

ll cycle 934
iq: { t0_9 }
rs: ST1: 5 [ 316 80 ] fu_idx -1, fu_cycle_start 916, fu_cycle_end 916
thread 0: [r0: 0] [r1: 8] [r2: 11] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 935
iq: { t0_10 }
rs: ADD0: 9 [ 8 1 ] fu_idx -1, fu_cycle_start 928, fu_cycle_end 929
rs: ST1: 5 [ 316 80 ] fu_idx 5, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 936
iq: { }
rs: ADD0: 9 [ 8 1 ] fu_idx 0, fu_cycle_start 935, fu_cycle_end 936
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 929, fu_cycle_end 930
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 9

ll cycle 937
iq: { }
rs: ADD1: 10 [ 9 11 ] fu_idx -1, fu_cycle_start 929, fu_cycle_end 930
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 938
iq: { }
rs: ADD1: 10 [ 9 11 ] fu_idx 1, fu_cycle_start 937, fu_cycle_end 938
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 939
iq: { }
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 940
iq: { t0_3 }
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 941
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 935, fu_cycle_end 936
thread 0: [r0: 0] [r1: 9] [r2: ADD0] [r3: 320] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 942
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 941, fu_cycle_end 942
rs: MUL0: 4 [ 9 ADD0 ] fu_idx -1, fu_cycle_start 926, fu_cycle_end 933
thread 0: [r0: 0] [r1: 9] [r2: ADD0] [r3: 320] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 943
iq: { t0_6 }
rs: MUL0: 4 [ 9 1 ] fu_idx -1, fu_cycle_start 926, fu_cycle_end 933
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: 1] [r3: 320] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 944
iq: { t0_7 }
rs: ADD0: 6 [ 320 4 ] fu_idx -1, fu_cycle_start 941, fu_cycle_end 942
rs: MUL0: 4 [ 9 1 ] fu_idx 3, fu_cycle_start 943, fu_cycle_end 950
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 945
iq: { t0_8 }
rs: ADD0: 6 [ 320 4 ] fu_idx 0, fu_cycle_start 944, fu_cycle_end 945
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 937, fu_cycle_end 938
rs: MUL0: 4 [ 9 1 ] fu_idx 3, fu_cycle_start 943, fu_cycle_end 950
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 324

ll cycle 946
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 945, fu_cycle_end 946
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 931, fu_cycle_end 932
rs: MUL0: 4 [ 9 1 ] fu_idx 3, fu_cycle_start 943, fu_cycle_end 950
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 324] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 947
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 931, fu_cycle_end 932
rs: MUL0: 4 [ 9 1 ] fu_idx 3, fu_cycle_start 943, fu_cycle_end 950
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: 2] [r3: 324] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 948
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 947, fu_cycle_end 948
rs: MUL0: 4 [ 9 1 ] fu_idx 3, fu_cycle_start 943, fu_cycle_end 950
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: 2] [r3: 324] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 949
iq: { }
rs: MUL0: 4 [ 9 1 ] fu_idx 3, fu_cycle_start 943, fu_cycle_end 950
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: 2] [r3: 324] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 950
iq: { t0_4 }
rs: MUL0: 4 [ 9 1 ] fu_idx 3, fu_cycle_start 943, fu_cycle_end 950
rs: ST0: 5 [ 320 MUL0 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: 2] [r3: 324] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 9

ll cycle 951
iq: { t0_5 }
rs: MUL1: 4 [ 9 2 ] fu_idx -1, fu_cycle_start 833, fu_cycle_end 840
rs: ST0: 5 [ 320 9 ] fu_idx -1, fu_cycle_start 925, fu_cycle_end 925
thread 0: [r0: 0] [r1: 9] [r2: 2] [r3: 324] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 952
iq: { t0_6 }
rs: MUL1: 4 [ 9 2 ] fu_idx 3, fu_cycle_start 951, fu_cycle_end 958
rs: ST0: 5 [ 320 9 ] fu_idx 5, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 MUL1 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: 2] [r3: 324] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 953
iq: { t0_7 }
rs: ADD0: 6 [ 324 4 ] fu_idx -1, fu_cycle_start 944, fu_cycle_end 945
rs: MUL1: 4 [ 9 2 ] fu_idx 3, fu_cycle_start 951, fu_cycle_end 958
rs: ST1: 5 [ 324 MUL1 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: 2] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 954
iq: { t0_8 }
rs: ADD0: 6 [ 324 4 ] fu_idx 0, fu_cycle_start 953, fu_cycle_end 954
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 945, fu_cycle_end 946
rs: MUL1: 4 [ 9 2 ] fu_idx 3, fu_cycle_start 951, fu_cycle_end 958
rs: ST1: 5 [ 324 MUL1 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 328

ll cycle 955
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 954, fu_cycle_end 955
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 947, fu_cycle_end 948
rs: MUL1: 4 [ 9 2 ] fu_idx 3, fu_cycle_start 951, fu_cycle_end 958
rs: ST1: 5 [ 324 MUL1 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 328] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 956
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 947, fu_cycle_end 948
rs: MUL1: 4 [ 9 2 ] fu_idx 3, fu_cycle_start 951, fu_cycle_end 958
rs: ST1: 5 [ 324 MUL1 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: 3] [r3: 328] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 957
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 956, fu_cycle_end 957
rs: MUL1: 4 [ 9 2 ] fu_idx 3, fu_cycle_start 951, fu_cycle_end 958
rs: ST1: 5 [ 324 MUL1 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: 3] [r3: 328] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 958
iq: { }
rs: MUL1: 4 [ 9 2 ] fu_idx 3, fu_cycle_start 951, fu_cycle_end 958
rs: ST1: 5 [ 324 MUL1 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: 3] [r3: 328] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 18

ll cycle 959
iq: { t0_4 }
rs: ST1: 5 [ 324 18 ] fu_idx -1, fu_cycle_start 934, fu_cycle_end 934
thread 0: [r0: 0] [r1: 9] [r2: 3] [r3: 328] [r4: 11] [r5: 18] [r6: 0] [r7: 0] 


ll cycle 960
iq: { t0_5 }
rs: MUL0: 4 [ 9 3 ] fu_idx -1, fu_cycle_start 943, fu_cycle_end 950
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 3] [r3: 328] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 961
iq: { t0_6 }
rs: MUL0: 4 [ 9 3 ] fu_idx 3, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 MUL0 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 3] [r3: 328] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 962
iq: { t0_7 }
rs: ADD0: 6 [ 328 4 ] fu_idx -1, fu_cycle_start 953, fu_cycle_end 954
rs: MUL0: 4 [ 9 3 ] fu_idx 3, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 MUL0 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 963
iq: { t0_8 }
rs: ADD0: 6 [ 328 4 ] fu_idx 0, fu_cycle_start 962, fu_cycle_end 963
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 954, fu_cycle_end 955
rs: MUL0: 4 [ 9 3 ] fu_idx 3, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 MUL0 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 332

ll cycle 964
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 963, fu_cycle_end 964
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 956, fu_cycle_end 957
rs: MUL0: 4 [ 9 3 ] fu_idx 3, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 MUL0 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 965
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 956, fu_cycle_end 957
rs: MUL0: 4 [ 9 3 ] fu_idx 3, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 MUL0 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 966
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 965, fu_cycle_end 966
rs: MUL0: 4 [ 9 3 ] fu_idx 3, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 MUL0 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 967
iq: { }
rs: MUL0: 4 [ 9 3 ] fu_idx 3, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 MUL0 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 27

ll cycle 968
iq: { t0_4 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 27] [r6: 0] [r7: 0] 


ll cycle 969
iq: { t0_5 }
rs: MUL0: 4 [ 9 4 ] fu_idx -1, fu_cycle_start 960, fu_cycle_end 967
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 970
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 9 4 ] fu_idx 3, fu_cycle_start 969, fu_cycle_end 976
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 971
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 9 4 ] fu_idx 3, fu_cycle_start 969, fu_cycle_end 976
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 972
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 9 4 ] fu_idx 3, fu_cycle_start 969, fu_cycle_end 976
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 973
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 9 4 ] fu_idx 3, fu_cycle_start 969, fu_cycle_end 976
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 974
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 9 4 ] fu_idx 3, fu_cycle_start 969, fu_cycle_end 976
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 975
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 9 4 ] fu_idx 3, fu_cycle_start 969, fu_cycle_end 976
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 976
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 9 4 ] fu_idx 3, fu_cycle_start 969, fu_cycle_end 976
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 36

ll cycle 977
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 978
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 979
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 980
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 981
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 982
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 983
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 984
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 985
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 986
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 987
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 988
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 989
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 990
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
rs: ST1: 5 [ 324 18 ] fu_idx 5, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 991
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 951
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 992
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 328 27 ] fu_idx 5, fu_cycle_start 991, fu_cycle_end 991
rs: ST1: 5 [ 332 36 ] fu_idx -1, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: 332] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 993
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 332 4 ] fu_idx -1, fu_cycle_start 962, fu_cycle_end 963
rs: ST1: 5 [ 332 36 ] fu_idx -1, fu_cycle_start 959, fu_cycle_end 990
thread 0: [r0: 0] [r1: 9] [r2: 4] [r3: ADD0] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 994
iq: { t0_8 }
rs: ADD0: 6 [ 332 4 ] fu_idx 0, fu_cycle_start 993, fu_cycle_end 994
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 963, fu_cycle_end 964
rs: ST1: 5 [ 332 36 ] fu_idx 5, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 336

ll cycle 995
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 994, fu_cycle_end 995
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 965, fu_cycle_end 966
rs: ST1: 5 [ 332 36 ] fu_idx 5, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 336] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 996
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 965, fu_cycle_end 966
rs: ST1: 5 [ 332 36 ] fu_idx 5, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: 5] [r3: 336] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 997
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 996, fu_cycle_end 997
thread 0: [r0: 0] [r1: 9] [r2: 5] [r3: 336] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 998
iq: { }
thread 0: [r0: 0] [r1: 9] [r2: 5] [r3: 336] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 999
iq: { t0_4 }
thread 0: [r0: 0] [r1: 9] [r2: 5] [r3: 336] [r4: 11] [r5: 36] [r6: 0] [r7: 0] 


ll cycle 1000
iq: { t0_5 }
rs: MUL0: 4 [ 9 5 ] fu_idx -1, fu_cycle_start 969, fu_cycle_end 976
thread 0: [r0: 0] [r1: 9] [r2: 5] [r3: 336] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1001
iq: { t0_6 }
rs: MUL0: 4 [ 9 5 ] fu_idx 3, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 MUL0 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: 5] [r3: 336] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1002
iq: { t0_7 }
rs: ADD0: 6 [ 336 4 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 994
rs: MUL0: 4 [ 9 5 ] fu_idx 3, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 MUL0 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1003
iq: { t0_8 }
rs: ADD0: 6 [ 336 4 ] fu_idx 0, fu_cycle_start 1002, fu_cycle_end 1003
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 994, fu_cycle_end 995
rs: MUL0: 4 [ 9 5 ] fu_idx 3, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 MUL0 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 340

ll cycle 1004
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 1003, fu_cycle_end 1004
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 996, fu_cycle_end 997
rs: MUL0: 4 [ 9 5 ] fu_idx 3, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 MUL0 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 340] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 1005
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 996, fu_cycle_end 997
rs: MUL0: 4 [ 9 5 ] fu_idx 3, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 MUL0 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: 6] [r3: 340] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1006
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 1005, fu_cycle_end 1006
rs: MUL0: 4 [ 9 5 ] fu_idx 3, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 MUL0 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: 6] [r3: 340] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1007
iq: { }
rs: MUL0: 4 [ 9 5 ] fu_idx 3, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 MUL0 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: 6] [r3: 340] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 45

ll cycle 1008
iq: { t0_4 }
rs: ST0: 5 [ 336 45 ] fu_idx -1, fu_cycle_start 991, fu_cycle_end 991
thread 0: [r0: 0] [r1: 9] [r2: 6] [r3: 340] [r4: 11] [r5: 45] [r6: 0] [r7: 0] 


ll cycle 1009
iq: { t0_5 }
rs: MUL0: 4 [ 9 6 ] fu_idx -1, fu_cycle_start 1000, fu_cycle_end 1007
rs: ST0: 5 [ 336 45 ] fu_idx 5, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: 6] [r3: 340] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1010
iq: { t0_6 }
rs: MUL0: 4 [ 9 6 ] fu_idx 3, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 MUL0 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: 6] [r3: 340] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1011
iq: { t0_7 }
rs: ADD0: 6 [ 340 4 ] fu_idx -1, fu_cycle_start 1002, fu_cycle_end 1003
rs: MUL0: 4 [ 9 6 ] fu_idx 3, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 MUL0 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1012
iq: { t0_8 }
rs: ADD0: 6 [ 340 4 ] fu_idx 0, fu_cycle_start 1011, fu_cycle_end 1012
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 1003, fu_cycle_end 1004
rs: MUL0: 4 [ 9 6 ] fu_idx 3, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 MUL0 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 344

ll cycle 1013
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 1012, fu_cycle_end 1013
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1005, fu_cycle_end 1006
rs: MUL0: 4 [ 9 6 ] fu_idx 3, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 MUL0 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 344] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 1014
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 1005, fu_cycle_end 1006
rs: MUL0: 4 [ 9 6 ] fu_idx 3, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 MUL0 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: 7] [r3: 344] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1015
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 1014, fu_cycle_end 1015
rs: MUL0: 4 [ 9 6 ] fu_idx 3, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 MUL0 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: 7] [r3: 344] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1016
iq: { }
rs: MUL0: 4 [ 9 6 ] fu_idx 3, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 MUL0 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: 7] [r3: 344] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 54

ll cycle 1017
iq: { t0_4 }
rs: ST1: 5 [ 340 54 ] fu_idx -1, fu_cycle_start 993, fu_cycle_end 993
thread 0: [r0: 0] [r1: 9] [r2: 7] [r3: 344] [r4: 11] [r5: 54] [r6: 0] [r7: 0] 


ll cycle 1018
iq: { t0_5 }
rs: MUL0: 4 [ 9 7 ] fu_idx -1, fu_cycle_start 1009, fu_cycle_end 1016
rs: ST1: 5 [ 340 54 ] fu_idx 5, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: 7] [r3: 344] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1019
iq: { t0_6 }
rs: MUL0: 4 [ 9 7 ] fu_idx 3, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 MUL0 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: 7] [r3: 344] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1020
iq: { t0_7 }
rs: ADD0: 6 [ 344 4 ] fu_idx -1, fu_cycle_start 1011, fu_cycle_end 1012
rs: MUL0: 4 [ 9 7 ] fu_idx 3, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 MUL0 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1021
iq: { t0_8 }
rs: ADD0: 6 [ 344 4 ] fu_idx 0, fu_cycle_start 1020, fu_cycle_end 1021
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 1012, fu_cycle_end 1013
rs: MUL0: 4 [ 9 7 ] fu_idx 3, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 MUL0 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 348

ll cycle 1022
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 1021, fu_cycle_end 1022
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1014, fu_cycle_end 1015
rs: MUL0: 4 [ 9 7 ] fu_idx 3, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 MUL0 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 348] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 1023
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 1014, fu_cycle_end 1015
rs: MUL0: 4 [ 9 7 ] fu_idx 3, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 MUL0 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: 8] [r3: 348] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1024
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 1023, fu_cycle_end 1024
rs: MUL0: 4 [ 9 7 ] fu_idx 3, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 MUL0 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: 8] [r3: 348] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1025
iq: { }
rs: MUL0: 4 [ 9 7 ] fu_idx 3, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 MUL0 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: 8] [r3: 348] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 63

ll cycle 1026
iq: { t0_4 }
rs: ST0: 5 [ 344 63 ] fu_idx -1, fu_cycle_start 1008, fu_cycle_end 1008
thread 0: [r0: 0] [r1: 9] [r2: 8] [r3: 348] [r4: 11] [r5: 63] [r6: 0] [r7: 0] 


ll cycle 1027
iq: { t0_5 }
rs: MUL0: 4 [ 9 8 ] fu_idx -1, fu_cycle_start 1018, fu_cycle_end 1025
rs: ST0: 5 [ 344 63 ] fu_idx 5, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: 8] [r3: 348] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1028
iq: { t0_6 }
rs: MUL0: 4 [ 9 8 ] fu_idx 3, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 MUL0 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: 8] [r3: 348] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1029
iq: { t0_7 }
rs: ADD0: 6 [ 348 4 ] fu_idx -1, fu_cycle_start 1020, fu_cycle_end 1021
rs: MUL0: 4 [ 9 8 ] fu_idx 3, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 MUL0 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1030
iq: { t0_8 }
rs: ADD0: 6 [ 348 4 ] fu_idx 0, fu_cycle_start 1029, fu_cycle_end 1030
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 1021, fu_cycle_end 1022
rs: MUL0: 4 [ 9 8 ] fu_idx 3, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 MUL0 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 352

ll cycle 1031
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 1030, fu_cycle_end 1031
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1023, fu_cycle_end 1024
rs: MUL0: 4 [ 9 8 ] fu_idx 3, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 MUL0 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 352] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 1032
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 1023, fu_cycle_end 1024
rs: MUL0: 4 [ 9 8 ] fu_idx 3, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 MUL0 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: 9] [r3: 352] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1033
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 1032, fu_cycle_end 1033
rs: MUL0: 4 [ 9 8 ] fu_idx 3, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 MUL0 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: 9] [r3: 352] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1034
iq: { }
rs: MUL0: 4 [ 9 8 ] fu_idx 3, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 MUL0 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: 9] [r3: 352] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 72

ll cycle 1035
iq: { t0_4 }
rs: ST1: 5 [ 348 72 ] fu_idx -1, fu_cycle_start 1017, fu_cycle_end 1017
thread 0: [r0: 0] [r1: 9] [r2: 9] [r3: 352] [r4: 11] [r5: 72] [r6: 0] [r7: 0] 


ll cycle 1036
iq: { t0_5 }
rs: MUL0: 4 [ 9 9 ] fu_idx -1, fu_cycle_start 1027, fu_cycle_end 1034
rs: ST1: 5 [ 348 72 ] fu_idx 5, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: 9] [r3: 352] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1037
iq: { t0_6 }
rs: MUL0: 4 [ 9 9 ] fu_idx 3, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 MUL0 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: 9] [r3: 352] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1038
iq: { t0_7 }
rs: ADD0: 6 [ 352 4 ] fu_idx -1, fu_cycle_start 1029, fu_cycle_end 1030
rs: MUL0: 4 [ 9 9 ] fu_idx 3, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 MUL0 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1039
iq: { t0_8 }
rs: ADD0: 6 [ 352 4 ] fu_idx 0, fu_cycle_start 1038, fu_cycle_end 1039
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 1030, fu_cycle_end 1031
rs: MUL0: 4 [ 9 9 ] fu_idx 3, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 MUL0 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 356

ll cycle 1040
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 1039, fu_cycle_end 1040
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1032, fu_cycle_end 1033
rs: MUL0: 4 [ 9 9 ] fu_idx 3, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 MUL0 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 356] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 1041
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 1032, fu_cycle_end 1033
rs: MUL0: 4 [ 9 9 ] fu_idx 3, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 MUL0 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: 10] [r3: 356] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1042
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 1041, fu_cycle_end 1042
rs: MUL0: 4 [ 9 9 ] fu_idx 3, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 MUL0 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: 10] [r3: 356] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1043
iq: { }
rs: MUL0: 4 [ 9 9 ] fu_idx 3, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 MUL0 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: 10] [r3: 356] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 81

ll cycle 1044
iq: { t0_4 }
rs: ST0: 5 [ 352 81 ] fu_idx -1, fu_cycle_start 1026, fu_cycle_end 1026
thread 0: [r0: 0] [r1: 9] [r2: 10] [r3: 356] [r4: 11] [r5: 81] [r6: 0] [r7: 0] 


ll cycle 1045
iq: { t0_5 }
rs: MUL0: 4 [ 9 10 ] fu_idx -1, fu_cycle_start 1036, fu_cycle_end 1043
rs: ST0: 5 [ 352 81 ] fu_idx 5, fu_cycle_start 1044, fu_cycle_end 1044
thread 0: [r0: 0] [r1: 9] [r2: 10] [r3: 356] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1046
iq: { t0_6 }
rs: MUL0: 4 [ 9 10 ] fu_idx 3, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 MUL0 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: 10] [r3: 356] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1047
iq: { t0_7 }
rs: ADD0: 6 [ 356 4 ] fu_idx -1, fu_cycle_start 1038, fu_cycle_end 1039
rs: MUL0: 4 [ 9 10 ] fu_idx 3, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 MUL0 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: 10] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1048
iq: { t0_8 }
rs: ADD0: 6 [ 356 4 ] fu_idx 0, fu_cycle_start 1047, fu_cycle_end 1048
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 1039, fu_cycle_end 1040
rs: MUL0: 4 [ 9 10 ] fu_idx 3, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 MUL0 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 360

ll cycle 1049
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 1048, fu_cycle_end 1049
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1041, fu_cycle_end 1042
rs: MUL0: 4 [ 9 10 ] fu_idx 3, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 MUL0 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: ADD1] [r3: 360] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 1050
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 1041, fu_cycle_end 1042
rs: MUL0: 4 [ 9 10 ] fu_idx 3, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 MUL0 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 360] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1051
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 1050, fu_cycle_end 1051
rs: MUL0: 4 [ 9 10 ] fu_idx 3, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 MUL0 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 360] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1052
iq: { }
rs: MUL0: 4 [ 9 10 ] fu_idx 3, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 MUL0 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 360] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 90

ll cycle 1053
iq: { t0_9 }
rs: ST1: 5 [ 356 90 ] fu_idx -1, fu_cycle_start 1035, fu_cycle_end 1035
thread 0: [r0: 0] [r1: 9] [r2: 11] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1054
iq: { t0_10 }
rs: ADD0: 9 [ 9 1 ] fu_idx -1, fu_cycle_start 1047, fu_cycle_end 1048
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1055
iq: { }
rs: ADD0: 9 [ 9 1 ] fu_idx 0, fu_cycle_start 1054, fu_cycle_end 1055
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 1048, fu_cycle_end 1049
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 10

ll cycle 1056
iq: { }
rs: ADD1: 10 [ 10 11 ] fu_idx -1, fu_cycle_start 1048, fu_cycle_end 1049
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1057
iq: { }
rs: ADD1: 10 [ 10 11 ] fu_idx 1, fu_cycle_start 1056, fu_cycle_end 1057
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1058
iq: { }
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1059
iq: { t0_3 }
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1060
iq: { t0_4 }
rs: ADD0: 3 [ 0 1 ] fu_idx -1, fu_cycle_start 1054, fu_cycle_end 1055
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: ADD0] [r3: 360] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1061
iq: { t0_5 }
rs: ADD0: 3 [ 0 1 ] fu_idx 0, fu_cycle_start 1060, fu_cycle_end 1061
rs: MUL0: 4 [ 10 ADD0 ] fu_idx -1, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: ADD0] [r3: 360] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 1

ll cycle 1062
iq: { t0_6 }
rs: MUL0: 4 [ 10 1 ] fu_idx -1, fu_cycle_start 1045, fu_cycle_end 1052
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 1] [r3: 360] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1063
iq: { t0_7 }
rs: ADD0: 6 [ 360 4 ] fu_idx -1, fu_cycle_start 1060, fu_cycle_end 1061
rs: MUL0: 4 [ 10 1 ] fu_idx 3, fu_cycle_start 1062, fu_cycle_end 1069
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1064
iq: { t0_8 }
rs: ADD0: 6 [ 360 4 ] fu_idx 0, fu_cycle_start 1063, fu_cycle_end 1064
rs: ADD1: 7 [ 1 1 ] fu_idx -1, fu_cycle_start 1056, fu_cycle_end 1057
rs: MUL0: 4 [ 10 1 ] fu_idx 3, fu_cycle_start 1062, fu_cycle_end 1069
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 364

ll cycle 1065
iq: { }
rs: ADD1: 7 [ 1 1 ] fu_idx 1, fu_cycle_start 1064, fu_cycle_end 1065
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1050, fu_cycle_end 1051
rs: MUL0: 4 [ 10 1 ] fu_idx 3, fu_cycle_start 1062, fu_cycle_end 1069
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 364] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 2

ll cycle 1066
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx -1, fu_cycle_start 1050, fu_cycle_end 1051
rs: MUL0: 4 [ 10 1 ] fu_idx 3, fu_cycle_start 1062, fu_cycle_end 1069
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1067
iq: { }
rs: ADD2: 8 [ 2 11 ] fu_idx 2, fu_cycle_start 1066, fu_cycle_end 1067
rs: MUL0: 4 [ 10 1 ] fu_idx 3, fu_cycle_start 1062, fu_cycle_end 1069
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1068
iq: { }
rs: MUL0: 4 [ 10 1 ] fu_idx 3, fu_cycle_start 1062, fu_cycle_end 1069
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1069
iq: { t0_4 }
rs: MUL0: 4 [ 10 1 ] fu_idx 3, fu_cycle_start 1062, fu_cycle_end 1069
rs: ST0: 5 [ 360 MUL0 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 10

ll cycle 1070
iq: { t0_5 }
rs: MUL1: 4 [ 10 2 ] fu_idx -1, fu_cycle_start 951, fu_cycle_end 958
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 1071
iq: { t0_5 t0_6 }
rs: MUL1: 4 [ 10 2 ] fu_idx 3, fu_cycle_start 1070, fu_cycle_end 1077
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 1072
iq: { t0_5 t0_6 t0_7 }
rs: MUL1: 4 [ 10 2 ] fu_idx 3, fu_cycle_start 1070, fu_cycle_end 1077
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 1073
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 10 2 ] fu_idx 3, fu_cycle_start 1070, fu_cycle_end 1077
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 1074
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 10 2 ] fu_idx 3, fu_cycle_start 1070, fu_cycle_end 1077
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 1075
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 10 2 ] fu_idx 3, fu_cycle_start 1070, fu_cycle_end 1077
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 1076
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 10 2 ] fu_idx 3, fu_cycle_start 1070, fu_cycle_end 1077
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 


ll cycle 1077
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL1: 4 [ 10 2 ] fu_idx 3, fu_cycle_start 1070, fu_cycle_end 1077
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: MUL1] [r6: 0] [r7: 0] 

cdb_completion tag 4 val 20

ll cycle 1078
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1079
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1080
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1081
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1082
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1083
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
rs: ST1: 5 [ 356 90 ] fu_idx 5, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1084
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx -1, fu_cycle_start 1044, fu_cycle_end 1044
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1085
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 360 10 ] fu_idx 5, fu_cycle_start 1084, fu_cycle_end 1084
rs: ST1: 5 [ 364 20 ] fu_idx -1, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: 364] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1086
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 364 4 ] fu_idx -1, fu_cycle_start 1063, fu_cycle_end 1064
rs: ST1: 5 [ 364 20 ] fu_idx -1, fu_cycle_start 1053, fu_cycle_end 1083
thread 0: [r0: 0] [r1: 10] [r2: 2] [r3: ADD0] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1087
iq: { t0_8 }
rs: ADD0: 6 [ 364 4 ] fu_idx 0, fu_cycle_start 1086, fu_cycle_end 1087
rs: ADD1: 7 [ 2 1 ] fu_idx -1, fu_cycle_start 1064, fu_cycle_end 1065
rs: ST1: 5 [ 364 20 ] fu_idx 5, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 368

ll cycle 1088
iq: { }
rs: ADD1: 7 [ 2 1 ] fu_idx 1, fu_cycle_start 1087, fu_cycle_end 1088
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1066, fu_cycle_end 1067
rs: ST1: 5 [ 364 20 ] fu_idx 5, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 368] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 3

ll cycle 1089
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx -1, fu_cycle_start 1066, fu_cycle_end 1067
rs: ST1: 5 [ 364 20 ] fu_idx 5, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: 3] [r3: 368] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1090
iq: { }
rs: ADD2: 8 [ 3 11 ] fu_idx 2, fu_cycle_start 1089, fu_cycle_end 1090
thread 0: [r0: 0] [r1: 10] [r2: 3] [r3: 368] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1091
iq: { }
thread 0: [r0: 0] [r1: 10] [r2: 3] [r3: 368] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1092
iq: { t0_4 }
thread 0: [r0: 0] [r1: 10] [r2: 3] [r3: 368] [r4: 11] [r5: 20] [r6: 0] [r7: 0] 


ll cycle 1093
iq: { t0_5 }
rs: MUL0: 4 [ 10 3 ] fu_idx -1, fu_cycle_start 1062, fu_cycle_end 1069
thread 0: [r0: 0] [r1: 10] [r2: 3] [r3: 368] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1094
iq: { t0_6 }
rs: MUL0: 4 [ 10 3 ] fu_idx 3, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 MUL0 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: 3] [r3: 368] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1095
iq: { t0_7 }
rs: ADD0: 6 [ 368 4 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1087
rs: MUL0: 4 [ 10 3 ] fu_idx 3, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 MUL0 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: 3] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1096
iq: { t0_8 }
rs: ADD0: 6 [ 368 4 ] fu_idx 0, fu_cycle_start 1095, fu_cycle_end 1096
rs: ADD1: 7 [ 3 1 ] fu_idx -1, fu_cycle_start 1087, fu_cycle_end 1088
rs: MUL0: 4 [ 10 3 ] fu_idx 3, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 MUL0 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 372

ll cycle 1097
iq: { }
rs: ADD1: 7 [ 3 1 ] fu_idx 1, fu_cycle_start 1096, fu_cycle_end 1097
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1089, fu_cycle_end 1090
rs: MUL0: 4 [ 10 3 ] fu_idx 3, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 MUL0 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 372] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 4

ll cycle 1098
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx -1, fu_cycle_start 1089, fu_cycle_end 1090
rs: MUL0: 4 [ 10 3 ] fu_idx 3, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 MUL0 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: 4] [r3: 372] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1099
iq: { }
rs: ADD2: 8 [ 4 11 ] fu_idx 2, fu_cycle_start 1098, fu_cycle_end 1099
rs: MUL0: 4 [ 10 3 ] fu_idx 3, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 MUL0 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: 4] [r3: 372] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1100
iq: { }
rs: MUL0: 4 [ 10 3 ] fu_idx 3, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 MUL0 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: 4] [r3: 372] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 30

ll cycle 1101
iq: { t0_4 }
rs: ST0: 5 [ 368 30 ] fu_idx -1, fu_cycle_start 1084, fu_cycle_end 1084
thread 0: [r0: 0] [r1: 10] [r2: 4] [r3: 372] [r4: 11] [r5: 30] [r6: 0] [r7: 0] 


ll cycle 1102
iq: { t0_5 }
rs: MUL0: 4 [ 10 4 ] fu_idx -1, fu_cycle_start 1093, fu_cycle_end 1100
rs: ST0: 5 [ 368 30 ] fu_idx 5, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: 4] [r3: 372] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1103
iq: { t0_6 }
rs: MUL0: 4 [ 10 4 ] fu_idx 3, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 MUL0 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: 4] [r3: 372] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1104
iq: { t0_7 }
rs: ADD0: 6 [ 372 4 ] fu_idx -1, fu_cycle_start 1095, fu_cycle_end 1096
rs: MUL0: 4 [ 10 4 ] fu_idx 3, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 MUL0 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: 4] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1105
iq: { t0_8 }
rs: ADD0: 6 [ 372 4 ] fu_idx 0, fu_cycle_start 1104, fu_cycle_end 1105
rs: ADD1: 7 [ 4 1 ] fu_idx -1, fu_cycle_start 1096, fu_cycle_end 1097
rs: MUL0: 4 [ 10 4 ] fu_idx 3, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 MUL0 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 376

ll cycle 1106
iq: { }
rs: ADD1: 7 [ 4 1 ] fu_idx 1, fu_cycle_start 1105, fu_cycle_end 1106
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1098, fu_cycle_end 1099
rs: MUL0: 4 [ 10 4 ] fu_idx 3, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 MUL0 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 376] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 1107
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx -1, fu_cycle_start 1098, fu_cycle_end 1099
rs: MUL0: 4 [ 10 4 ] fu_idx 3, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 MUL0 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: 5] [r3: 376] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1108
iq: { }
rs: ADD2: 8 [ 5 11 ] fu_idx 2, fu_cycle_start 1107, fu_cycle_end 1108
rs: MUL0: 4 [ 10 4 ] fu_idx 3, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 MUL0 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: 5] [r3: 376] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1109
iq: { }
rs: MUL0: 4 [ 10 4 ] fu_idx 3, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 MUL0 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: 5] [r3: 376] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 40

ll cycle 1110
iq: { t0_4 }
rs: ST1: 5 [ 372 40 ] fu_idx -1, fu_cycle_start 1086, fu_cycle_end 1086
thread 0: [r0: 0] [r1: 10] [r2: 5] [r3: 376] [r4: 11] [r5: 40] [r6: 0] [r7: 0] 


ll cycle 1111
iq: { t0_5 }
rs: MUL0: 4 [ 10 5 ] fu_idx -1, fu_cycle_start 1102, fu_cycle_end 1109
rs: ST1: 5 [ 372 40 ] fu_idx 5, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: 5] [r3: 376] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1112
iq: { t0_6 }
rs: MUL0: 4 [ 10 5 ] fu_idx 3, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 MUL0 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: 5] [r3: 376] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1113
iq: { t0_7 }
rs: ADD0: 6 [ 376 4 ] fu_idx -1, fu_cycle_start 1104, fu_cycle_end 1105
rs: MUL0: 4 [ 10 5 ] fu_idx 3, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 MUL0 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: 5] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1114
iq: { t0_8 }
rs: ADD0: 6 [ 376 4 ] fu_idx 0, fu_cycle_start 1113, fu_cycle_end 1114
rs: ADD1: 7 [ 5 1 ] fu_idx -1, fu_cycle_start 1105, fu_cycle_end 1106
rs: MUL0: 4 [ 10 5 ] fu_idx 3, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 MUL0 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 380

ll cycle 1115
iq: { }
rs: ADD1: 7 [ 5 1 ] fu_idx 1, fu_cycle_start 1114, fu_cycle_end 1115
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1107, fu_cycle_end 1108
rs: MUL0: 4 [ 10 5 ] fu_idx 3, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 MUL0 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 380] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 6

ll cycle 1116
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx -1, fu_cycle_start 1107, fu_cycle_end 1108
rs: MUL0: 4 [ 10 5 ] fu_idx 3, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 MUL0 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: 6] [r3: 380] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1117
iq: { }
rs: ADD2: 8 [ 6 11 ] fu_idx 2, fu_cycle_start 1116, fu_cycle_end 1117
rs: MUL0: 4 [ 10 5 ] fu_idx 3, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 MUL0 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: 6] [r3: 380] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1118
iq: { }
rs: MUL0: 4 [ 10 5 ] fu_idx 3, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 MUL0 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: 6] [r3: 380] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 50

ll cycle 1119
iq: { t0_4 }
rs: ST0: 5 [ 376 50 ] fu_idx -1, fu_cycle_start 1101, fu_cycle_end 1101
thread 0: [r0: 0] [r1: 10] [r2: 6] [r3: 380] [r4: 11] [r5: 50] [r6: 0] [r7: 0] 


ll cycle 1120
iq: { t0_5 }
rs: MUL0: 4 [ 10 6 ] fu_idx -1, fu_cycle_start 1111, fu_cycle_end 1118
rs: ST0: 5 [ 376 50 ] fu_idx 5, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: 6] [r3: 380] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1121
iq: { t0_6 }
rs: MUL0: 4 [ 10 6 ] fu_idx 3, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 MUL0 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: 6] [r3: 380] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1122
iq: { t0_7 }
rs: ADD0: 6 [ 380 4 ] fu_idx -1, fu_cycle_start 1113, fu_cycle_end 1114
rs: MUL0: 4 [ 10 6 ] fu_idx 3, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 MUL0 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: 6] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1123
iq: { t0_8 }
rs: ADD0: 6 [ 380 4 ] fu_idx 0, fu_cycle_start 1122, fu_cycle_end 1123
rs: ADD1: 7 [ 6 1 ] fu_idx -1, fu_cycle_start 1114, fu_cycle_end 1115
rs: MUL0: 4 [ 10 6 ] fu_idx 3, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 MUL0 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 384

ll cycle 1124
iq: { }
rs: ADD1: 7 [ 6 1 ] fu_idx 1, fu_cycle_start 1123, fu_cycle_end 1124
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1116, fu_cycle_end 1117
rs: MUL0: 4 [ 10 6 ] fu_idx 3, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 MUL0 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 384] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 7

ll cycle 1125
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx -1, fu_cycle_start 1116, fu_cycle_end 1117
rs: MUL0: 4 [ 10 6 ] fu_idx 3, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 MUL0 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: 7] [r3: 384] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1126
iq: { }
rs: ADD2: 8 [ 7 11 ] fu_idx 2, fu_cycle_start 1125, fu_cycle_end 1126
rs: MUL0: 4 [ 10 6 ] fu_idx 3, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 MUL0 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: 7] [r3: 384] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1127
iq: { }
rs: MUL0: 4 [ 10 6 ] fu_idx 3, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 MUL0 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: 7] [r3: 384] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 60

ll cycle 1128
iq: { t0_4 }
rs: ST1: 5 [ 380 60 ] fu_idx -1, fu_cycle_start 1110, fu_cycle_end 1110
thread 0: [r0: 0] [r1: 10] [r2: 7] [r3: 384] [r4: 11] [r5: 60] [r6: 0] [r7: 0] 


ll cycle 1129
iq: { t0_5 }
rs: MUL0: 4 [ 10 7 ] fu_idx -1, fu_cycle_start 1120, fu_cycle_end 1127
rs: ST1: 5 [ 380 60 ] fu_idx 5, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: 7] [r3: 384] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1130
iq: { t0_6 }
rs: MUL0: 4 [ 10 7 ] fu_idx 3, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 MUL0 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: 7] [r3: 384] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1131
iq: { t0_7 }
rs: ADD0: 6 [ 384 4 ] fu_idx -1, fu_cycle_start 1122, fu_cycle_end 1123
rs: MUL0: 4 [ 10 7 ] fu_idx 3, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 MUL0 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: 7] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1132
iq: { t0_8 }
rs: ADD0: 6 [ 384 4 ] fu_idx 0, fu_cycle_start 1131, fu_cycle_end 1132
rs: ADD1: 7 [ 7 1 ] fu_idx -1, fu_cycle_start 1123, fu_cycle_end 1124
rs: MUL0: 4 [ 10 7 ] fu_idx 3, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 MUL0 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 388

ll cycle 1133
iq: { }
rs: ADD1: 7 [ 7 1 ] fu_idx 1, fu_cycle_start 1132, fu_cycle_end 1133
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1125, fu_cycle_end 1126
rs: MUL0: 4 [ 10 7 ] fu_idx 3, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 MUL0 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 388] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 8

ll cycle 1134
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx -1, fu_cycle_start 1125, fu_cycle_end 1126
rs: MUL0: 4 [ 10 7 ] fu_idx 3, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 MUL0 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: 8] [r3: 388] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1135
iq: { }
rs: ADD2: 8 [ 8 11 ] fu_idx 2, fu_cycle_start 1134, fu_cycle_end 1135
rs: MUL0: 4 [ 10 7 ] fu_idx 3, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 MUL0 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: 8] [r3: 388] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1136
iq: { }
rs: MUL0: 4 [ 10 7 ] fu_idx 3, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 MUL0 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: 8] [r3: 388] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 70

ll cycle 1137
iq: { t0_4 }
rs: ST0: 5 [ 384 70 ] fu_idx -1, fu_cycle_start 1119, fu_cycle_end 1119
thread 0: [r0: 0] [r1: 10] [r2: 8] [r3: 388] [r4: 11] [r5: 70] [r6: 0] [r7: 0] 


ll cycle 1138
iq: { t0_5 }
rs: MUL0: 4 [ 10 8 ] fu_idx -1, fu_cycle_start 1129, fu_cycle_end 1136
rs: ST0: 5 [ 384 70 ] fu_idx 5, fu_cycle_start 1137, fu_cycle_end 1137
thread 0: [r0: 0] [r1: 10] [r2: 8] [r3: 388] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1139
iq: { t0_6 }
rs: MUL0: 4 [ 10 8 ] fu_idx 3, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 MUL0 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: 8] [r3: 388] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1140
iq: { t0_7 }
rs: ADD0: 6 [ 388 4 ] fu_idx -1, fu_cycle_start 1131, fu_cycle_end 1132
rs: MUL0: 4 [ 10 8 ] fu_idx 3, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 MUL0 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: 8] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1141
iq: { t0_8 }
rs: ADD0: 6 [ 388 4 ] fu_idx 0, fu_cycle_start 1140, fu_cycle_end 1141
rs: ADD1: 7 [ 8 1 ] fu_idx -1, fu_cycle_start 1132, fu_cycle_end 1133
rs: MUL0: 4 [ 10 8 ] fu_idx 3, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 MUL0 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 392

ll cycle 1142
iq: { }
rs: ADD1: 7 [ 8 1 ] fu_idx 1, fu_cycle_start 1141, fu_cycle_end 1142
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1134, fu_cycle_end 1135
rs: MUL0: 4 [ 10 8 ] fu_idx 3, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 MUL0 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 392] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 9

ll cycle 1143
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx -1, fu_cycle_start 1134, fu_cycle_end 1135
rs: MUL0: 4 [ 10 8 ] fu_idx 3, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 MUL0 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: 9] [r3: 392] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1144
iq: { }
rs: ADD2: 8 [ 9 11 ] fu_idx 2, fu_cycle_start 1143, fu_cycle_end 1144
rs: MUL0: 4 [ 10 8 ] fu_idx 3, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 MUL0 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: 9] [r3: 392] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1145
iq: { }
rs: MUL0: 4 [ 10 8 ] fu_idx 3, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 MUL0 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: 9] [r3: 392] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 80

ll cycle 1146
iq: { t0_4 }
rs: ST1: 5 [ 388 80 ] fu_idx -1, fu_cycle_start 1128, fu_cycle_end 1128
thread 0: [r0: 0] [r1: 10] [r2: 9] [r3: 392] [r4: 11] [r5: 80] [r6: 0] [r7: 0] 


ll cycle 1147
iq: { t0_5 }
rs: MUL0: 4 [ 10 9 ] fu_idx -1, fu_cycle_start 1138, fu_cycle_end 1145
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 9] [r3: 392] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1148
iq: { t0_6 }
rs: MUL0: 4 [ 10 9 ] fu_idx 3, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 MUL0 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 9] [r3: 392] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1149
iq: { t0_7 }
rs: ADD0: 6 [ 392 4 ] fu_idx -1, fu_cycle_start 1140, fu_cycle_end 1141
rs: MUL0: 4 [ 10 9 ] fu_idx 3, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 MUL0 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 9] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1150
iq: { t0_8 }
rs: ADD0: 6 [ 392 4 ] fu_idx 0, fu_cycle_start 1149, fu_cycle_end 1150
rs: ADD1: 7 [ 9 1 ] fu_idx -1, fu_cycle_start 1141, fu_cycle_end 1142
rs: MUL0: 4 [ 10 9 ] fu_idx 3, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 MUL0 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 396

ll cycle 1151
iq: { }
rs: ADD1: 7 [ 9 1 ] fu_idx 1, fu_cycle_start 1150, fu_cycle_end 1151
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1143, fu_cycle_end 1144
rs: MUL0: 4 [ 10 9 ] fu_idx 3, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 MUL0 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 10

ll cycle 1152
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx -1, fu_cycle_start 1143, fu_cycle_end 1144
rs: MUL0: 4 [ 10 9 ] fu_idx 3, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 MUL0 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1153
iq: { }
rs: ADD2: 8 [ 10 11 ] fu_idx 2, fu_cycle_start 1152, fu_cycle_end 1153
rs: MUL0: 4 [ 10 9 ] fu_idx 3, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 MUL0 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1154
iq: { }
rs: MUL0: 4 [ 10 9 ] fu_idx 3, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 MUL0 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 90

ll cycle 1155
iq: { t0_4 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 90] [r6: 0] [r7: 0] 


ll cycle 1156
iq: { t0_5 }
rs: MUL0: 4 [ 10 10 ] fu_idx -1, fu_cycle_start 1147, fu_cycle_end 1154
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1157
iq: { t0_5 t0_6 }
rs: MUL0: 4 [ 10 10 ] fu_idx 3, fu_cycle_start 1156, fu_cycle_end 1163
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1158
iq: { t0_5 t0_6 t0_7 }
rs: MUL0: 4 [ 10 10 ] fu_idx 3, fu_cycle_start 1156, fu_cycle_end 1163
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1159
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 10 10 ] fu_idx 3, fu_cycle_start 1156, fu_cycle_end 1163
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1160
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 10 10 ] fu_idx 3, fu_cycle_start 1156, fu_cycle_end 1163
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1161
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 10 10 ] fu_idx 3, fu_cycle_start 1156, fu_cycle_end 1163
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1162
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 10 10 ] fu_idx 3, fu_cycle_start 1156, fu_cycle_end 1163
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 


ll cycle 1163
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: MUL0: 4 [ 10 10 ] fu_idx 3, fu_cycle_start 1156, fu_cycle_end 1163
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: MUL0] [r6: 0] [r7: 0] 

cdb_completion tag 3 val 100

ll cycle 1164
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1165
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1166
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1167
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1168
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1169
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1170
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1171
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1172
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1173
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1174
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1175
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1176
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
rs: ST1: 5 [ 388 80 ] fu_idx 5, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1177
iq: { t0_5 t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx -1, fu_cycle_start 1137, fu_cycle_end 1137
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1178
iq: { t0_6 t0_7 t0_8 }
rs: ST0: 5 [ 392 90 ] fu_idx 5, fu_cycle_start 1177, fu_cycle_end 1177
rs: ST1: 5 [ 396 100 ] fu_idx -1, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: 396] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1179
iq: { t0_7 t0_8 }
rs: ADD0: 6 [ 396 4 ] fu_idx -1, fu_cycle_start 1149, fu_cycle_end 1150
rs: ST1: 5 [ 396 100 ] fu_idx -1, fu_cycle_start 1146, fu_cycle_end 1176
thread 0: [r0: 0] [r1: 10] [r2: 10] [r3: ADD0] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1180
iq: { t0_8 }
rs: ADD0: 6 [ 396 4 ] fu_idx 0, fu_cycle_start 1179, fu_cycle_end 1180
rs: ADD1: 7 [ 10 1 ] fu_idx -1, fu_cycle_start 1150, fu_cycle_end 1151
rs: ST1: 5 [ 396 100 ] fu_idx 5, fu_cycle_start 1179, fu_cycle_end 1179
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: ADD0] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 400

ll cycle 1181
iq: { }
rs: ADD1: 7 [ 10 1 ] fu_idx 1, fu_cycle_start 1180, fu_cycle_end 1181
rs: ADD2: 8 [ ADD1 11 ] fu_idx -1, fu_cycle_start 1152, fu_cycle_end 1153
rs: ST1: 5 [ 396 100 ] fu_idx 5, fu_cycle_start 1179, fu_cycle_end 1179
thread 0: [r0: 0] [r1: 10] [r2: ADD1] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 11

ll cycle 1182
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx -1, fu_cycle_start 1152, fu_cycle_end 1153
rs: ST1: 5 [ 396 100 ] fu_idx 5, fu_cycle_start 1179, fu_cycle_end 1179
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1183
iq: { }
rs: ADD2: 8 [ 11 11 ] fu_idx 2, fu_cycle_start 1182, fu_cycle_end 1183
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1184
iq: { }
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1185
iq: { t0_9 }
thread 0: [r0: 0] [r1: 10] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1186
iq: { t0_10 }
rs: ADD0: 9 [ 10 1 ] fu_idx -1, fu_cycle_start 1179, fu_cycle_end 1180
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1187
iq: { }
rs: ADD0: 9 [ 10 1 ] fu_idx 0, fu_cycle_start 1186, fu_cycle_end 1187
rs: ADD1: 10 [ ADD0 11 ] fu_idx -1, fu_cycle_start 1180, fu_cycle_end 1181
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 11

ll cycle 1188
iq: { }
rs: ADD1: 10 [ 11 11 ] fu_idx -1, fu_cycle_start 1180, fu_cycle_end 1181
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1189
iq: { }
rs: ADD1: 10 [ 11 11 ] fu_idx 1, fu_cycle_start 1188, fu_cycle_end 1189
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1190
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

starting 2nd program

ll cycle 1191
iq: { t0_11 }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

issue: first halt detected

ll cycle 1192
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1193
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1194
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1195
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1196
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1197
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1198
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1199
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1200
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1201
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1202
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1203
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1204
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1205
iq: { }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1206
iq: { t1_0 }
thread 0: [r0: 0] [r1: 11] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1207
iq: { t1_1 }
rs: ADD0: 0 [ 0 0 ] fu_idx -1, fu_cycle_start 1186, fu_cycle_end 1187
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1208
iq: { t1_2 }
rs: ADD0: 0 [ 0 0 ] fu_idx 0, fu_cycle_start 1207, fu_cycle_end 1208
rs: ADD1: 1 [ 0 0 ] fu_idx -1, fu_cycle_start 1188, fu_cycle_end 1189
thread 0: [r0: 0] [r1: ADD1] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 0

ll cycle 1209
iq: { t1_3 }
rs: ADD1: 1 [ 0 0 ] fu_idx 1, fu_cycle_start 1208, fu_cycle_end 1209
rs: ADD2: 2 [ 0 0 ] fu_idx -1, fu_cycle_start 1182, fu_cycle_end 1183
thread 0: [r0: 0] [r1: ADD2] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 0

ll cycle 1210
iq: { }
rs: ADD0: 3 [ 0 0 ] fu_idx -1, fu_cycle_start 1207, fu_cycle_end 1208
rs: ADD2: 2 [ 0 0 ] fu_idx 2, fu_cycle_start 1209, fu_cycle_end 1210
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 2 val 0

ll cycle 1211
iq: { }
rs: ADD0: 3 [ 0 0 ] fu_idx 0, fu_cycle_start 1210, fu_cycle_end 1211
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 0

ll cycle 1212
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1213
iq: { }
thread 0: [r0: 0] [r1: 0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1214
iq: { t1_4 }
thread 0: [r0: 0] [r1: 0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1215
iq: { t1_5 }
rs: ADD0: 4 [ 0 0 ] fu_idx -1, fu_cycle_start 1210, fu_cycle_end 1211
thread 0: [r0: 0] [r1: ADD0] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1216
iq: { t1_6 }
rs: ADD0: 4 [ 0 0 ] fu_idx 0, fu_cycle_start 1215, fu_cycle_end 1216
rs: ADD1: 5 [ 0 1 ] fu_idx -1, fu_cycle_start 1208, fu_cycle_end 1209
thread 0: [r0: 0] [r1: ADD1] [r2: 11] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 0

ll cycle 1217
iq: { t1_7 }
rs: ADD1: 5 [ 0 1 ] fu_idx 1, fu_cycle_start 1216, fu_cycle_end 1217
rs: ADD2: 6 [ 0 2 ] fu_idx -1, fu_cycle_start 1209, fu_cycle_end 1210
thread 0: [r0: 0] [r1: ADD1] [r2: ADD2] [r3: 400] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 1 val 1

ll cycle 1218
iq: { }
rs: ADD0: 7 [ 0 3 ] fu_idx -1, fu_cycle_start 1215, fu_cycle_end 1216
rs: ADD2: 6 [ 0 2 ] fu_idx 2, fu_cycle_start 1217, fu_cycle_end 1218
thread 0: [r0: 0] [r1: 1] [r2: ADD2] [r3: ADD0] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 2 val 2

ll cycle 1219
iq: { }
rs: ADD0: 7 [ 0 3 ] fu_idx 0, fu_cycle_start 1218, fu_cycle_end 1219
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: ADD0] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 3

ll cycle 1220
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1221
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1222
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1223
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1224
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1225
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1226
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1227
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1228
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1229
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1230
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1231
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1232
iq: { t1_8 }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 11] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1233
iq: { t1_9 }
rs: ADD0: 8 [ 0 4 ] fu_idx -1, fu_cycle_start 1218, fu_cycle_end 1219
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: ADD0] [r5: 100] [r6: 0] [r7: 0] 


ll cycle 1234
iq: { t1_10 }
rs: ADD0: 8 [ 0 4 ] fu_idx 0, fu_cycle_start 1233, fu_cycle_end 1234
rs: ADD1: 9 [ 0 5 ] fu_idx -1, fu_cycle_start 1216, fu_cycle_end 1217
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: ADD0] [r5: ADD1] [r6: 0] [r7: 0] 

cdb_completion tag 0 val 4

ll cycle 1235
iq: { t1_11 }
rs: ADD1: 9 [ 0 5 ] fu_idx 1, fu_cycle_start 1234, fu_cycle_end 1235
rs: ADD2: 10 [ 0 6 ] fu_idx -1, fu_cycle_start 1217, fu_cycle_end 1218
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 4] [r5: ADD1] [r6: ADD2] [r7: 0] 

cdb_completion tag 1 val 5

ll cycle 1236
iq: { }
rs: ADD0: 11 [ 0 96 ] fu_idx -1, fu_cycle_start 1233, fu_cycle_end 1234
rs: ADD2: 10 [ 0 6 ] fu_idx 2, fu_cycle_start 1235, fu_cycle_end 1236
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 4] [r5: 5] [r6: ADD2] [r7: ADD0] 

cdb_completion tag 2 val 6

ll cycle 1237
iq: { }
rs: ADD0: 11 [ 0 96 ] fu_idx 0, fu_cycle_start 1236, fu_cycle_end 1237
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 4] [r5: 5] [r6: 6] [r7: ADD0] 

cdb_completion tag 0 val 96

ll cycle 1238
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 4] [r5: 5] [r6: 6] [r7: 96] 


ll cycle 1239
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 4] [r5: 5] [r6: 6] [r7: 96] 


ll cycle 1240
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 2] [r3: 3] [r4: 4] [r5: 5] [r6: 6] [r7: 96] 


ll cycle 1241
iq: { t1_13 }
rs: ADD0: 12 [ 2 1 ] fu_idx -1, fu_cycle_start 1236, fu_cycle_end 1237
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 3] [r4: 4] [r5: 5] [r6: 6] [r7: 96] 


ll cycle 1242
iq: { t1_14 }
rs: ADD0: 12 [ 2 1 ] fu_idx 0, fu_cycle_start 1241, fu_cycle_end 1242
rs: ADD1: 13 [ 3 1 ] fu_idx -1, fu_cycle_start 1234, fu_cycle_end 1235
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 4] [r5: 5] [r6: 6] [r7: 96] 

cdb_completion tag 0 val 3

ll cycle 1243
iq: { t1_15 }
rs: ADD1: 13 [ 3 1 ] fu_idx 1, fu_cycle_start 1242, fu_cycle_end 1243
rs: ADD2: 14 [ 4 1 ] fu_idx -1, fu_cycle_start 1235, fu_cycle_end 1236
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: ADD1] [r4: ADD2] [r5: 5] [r6: 6] [r7: 96] 

cdb_completion tag 1 val 4

ll cycle 1244
iq: { }
rs: ADD0: 15 [ 5 1 ] fu_idx -1, fu_cycle_start 1241, fu_cycle_end 1242
rs: ADD2: 14 [ 4 1 ] fu_idx 2, fu_cycle_start 1243, fu_cycle_end 1244
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: ADD2] [r5: ADD0] [r6: 6] [r7: 96] 

cdb_completion tag 2 val 5

ll cycle 1245
iq: { }
rs: ADD0: 15 [ 5 1 ] fu_idx 0, fu_cycle_start 1244, fu_cycle_end 1245
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: ADD0] [r6: 6] [r7: 96] 

cdb_completion tag 0 val 6

ll cycle 1246
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1247
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1248
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1249
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1250
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1251
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1252
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1253
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1254
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1255
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1256
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1257
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1258
iq: { t1_16 }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 6] [r7: 96] 


ll cycle 1259
iq: { t1_17 }
rs: ADD0: 16 [ 6 1 ] fu_idx -1, fu_cycle_start 1244, fu_cycle_end 1245
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: ADD0] [r7: 96] 


ll cycle 1260
iq: { }
rs: ADD0: 16 [ 6 1 ] fu_idx 0, fu_cycle_start 1259, fu_cycle_end 1260
rs: ADD1: 17 [ 3 96 ] fu_idx -1, fu_cycle_start 1242, fu_cycle_end 1243
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: ADD0] [r7: 96] 

cdb_completion tag 0 val 7

ll cycle 1261
iq: { }
rs: ADD1: 17 [ 3 96 ] fu_idx 1, fu_cycle_start 1260, fu_cycle_end 1261
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 7] [r7: 96] 


ll cycle 1262
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 7] [r7: 96] 


ll cycle 1263
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 3] [r3: 4] [r4: 5] [r5: 6] [r6: 7] [r7: 96] 


ll cycle 1264
iq: { t1_13 }
rs: ADD0: 12 [ 3 1 ] fu_idx -1, fu_cycle_start 1259, fu_cycle_end 1260
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 4] [r4: 5] [r5: 6] [r6: 7] [r7: 96] 


ll cycle 1265
iq: { t1_14 }
rs: ADD0: 12 [ 3 1 ] fu_idx 0, fu_cycle_start 1264, fu_cycle_end 1265
rs: ADD1: 13 [ 4 1 ] fu_idx -1, fu_cycle_start 1260, fu_cycle_end 1261
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 5] [r5: 6] [r6: 7] [r7: 96] 

cdb_completion tag 0 val 4

ll cycle 1266
iq: { t1_15 }
rs: ADD1: 13 [ 4 1 ] fu_idx 1, fu_cycle_start 1265, fu_cycle_end 1266
rs: ADD2: 14 [ 5 1 ] fu_idx -1, fu_cycle_start 1243, fu_cycle_end 1244
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: ADD1] [r4: ADD2] [r5: 6] [r6: 7] [r7: 96] 

cdb_completion tag 1 val 5

ll cycle 1267
iq: { t1_16 }
rs: ADD0: 15 [ 6 1 ] fu_idx -1, fu_cycle_start 1264, fu_cycle_end 1265
rs: ADD2: 14 [ 5 1 ] fu_idx 2, fu_cycle_start 1266, fu_cycle_end 1267
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 5] [r4: ADD2] [r5: ADD0] [r6: 7] [r7: 96] 

cdb_completion tag 2 val 6

ll cycle 1268
iq: { t1_17 }
rs: ADD0: 15 [ 6 1 ] fu_idx 0, fu_cycle_start 1267, fu_cycle_end 1268
rs: ADD1: 16 [ 7 1 ] fu_idx -1, fu_cycle_start 1265, fu_cycle_end 1266
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 5] [r4: 6] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 7

ll cycle 1269
iq: { }
rs: ADD1: 16 [ 7 1 ] fu_idx 1, fu_cycle_start 1268, fu_cycle_end 1269
rs: ADD2: 17 [ 4 96 ] fu_idx -1, fu_cycle_start 1266, fu_cycle_end 1267
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 5] [r4: 6] [r5: 7] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 8

ll cycle 1270
iq: { }
rs: ADD2: 17 [ 4 96 ] fu_idx 2, fu_cycle_start 1269, fu_cycle_end 1270
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 5] [r4: 6] [r5: 7] [r6: 8] [r7: 96] 


ll cycle 1271
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 5] [r4: 6] [r5: 7] [r6: 8] [r7: 96] 


ll cycle 1272
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 4] [r3: 5] [r4: 6] [r5: 7] [r6: 8] [r7: 96] 


ll cycle 1273
iq: { t1_13 }
rs: ADD0: 12 [ 4 1 ] fu_idx -1, fu_cycle_start 1267, fu_cycle_end 1268
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 5] [r4: 6] [r5: 7] [r6: 8] [r7: 96] 


ll cycle 1274
iq: { t1_14 }
rs: ADD0: 12 [ 4 1 ] fu_idx 0, fu_cycle_start 1273, fu_cycle_end 1274
rs: ADD1: 13 [ 5 1 ] fu_idx -1, fu_cycle_start 1268, fu_cycle_end 1269
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 6] [r5: 7] [r6: 8] [r7: 96] 

cdb_completion tag 0 val 5

ll cycle 1275
iq: { t1_15 }
rs: ADD1: 13 [ 5 1 ] fu_idx 1, fu_cycle_start 1274, fu_cycle_end 1275
rs: ADD2: 14 [ 6 1 ] fu_idx -1, fu_cycle_start 1269, fu_cycle_end 1270
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: ADD1] [r4: ADD2] [r5: 7] [r6: 8] [r7: 96] 

cdb_completion tag 1 val 6

ll cycle 1276
iq: { t1_16 }
rs: ADD0: 15 [ 7 1 ] fu_idx -1, fu_cycle_start 1273, fu_cycle_end 1274
rs: ADD2: 14 [ 6 1 ] fu_idx 2, fu_cycle_start 1275, fu_cycle_end 1276
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 6] [r4: ADD2] [r5: ADD0] [r6: 8] [r7: 96] 

cdb_completion tag 2 val 7

ll cycle 1277
iq: { t1_17 }
rs: ADD0: 15 [ 7 1 ] fu_idx 0, fu_cycle_start 1276, fu_cycle_end 1277
rs: ADD1: 16 [ 8 1 ] fu_idx -1, fu_cycle_start 1274, fu_cycle_end 1275
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 6] [r4: 7] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 8

ll cycle 1278
iq: { }
rs: ADD1: 16 [ 8 1 ] fu_idx 1, fu_cycle_start 1277, fu_cycle_end 1278
rs: ADD2: 17 [ 5 96 ] fu_idx -1, fu_cycle_start 1275, fu_cycle_end 1276
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 6] [r4: 7] [r5: 8] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 9

ll cycle 1279
iq: { }
rs: ADD2: 17 [ 5 96 ] fu_idx 2, fu_cycle_start 1278, fu_cycle_end 1279
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 6] [r4: 7] [r5: 8] [r6: 9] [r7: 96] 


ll cycle 1280
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 6] [r4: 7] [r5: 8] [r6: 9] [r7: 96] 


ll cycle 1281
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 5] [r3: 6] [r4: 7] [r5: 8] [r6: 9] [r7: 96] 


ll cycle 1282
iq: { t1_13 }
rs: ADD0: 12 [ 5 1 ] fu_idx -1, fu_cycle_start 1276, fu_cycle_end 1277
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 6] [r4: 7] [r5: 8] [r6: 9] [r7: 96] 


ll cycle 1283
iq: { t1_14 }
rs: ADD0: 12 [ 5 1 ] fu_idx 0, fu_cycle_start 1282, fu_cycle_end 1283
rs: ADD1: 13 [ 6 1 ] fu_idx -1, fu_cycle_start 1277, fu_cycle_end 1278
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 7] [r5: 8] [r6: 9] [r7: 96] 

cdb_completion tag 0 val 6

ll cycle 1284
iq: { t1_15 }
rs: ADD1: 13 [ 6 1 ] fu_idx 1, fu_cycle_start 1283, fu_cycle_end 1284
rs: ADD2: 14 [ 7 1 ] fu_idx -1, fu_cycle_start 1278, fu_cycle_end 1279
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: ADD1] [r4: ADD2] [r5: 8] [r6: 9] [r7: 96] 

cdb_completion tag 1 val 7

ll cycle 1285
iq: { t1_16 }
rs: ADD0: 15 [ 8 1 ] fu_idx -1, fu_cycle_start 1282, fu_cycle_end 1283
rs: ADD2: 14 [ 7 1 ] fu_idx 2, fu_cycle_start 1284, fu_cycle_end 1285
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 7] [r4: ADD2] [r5: ADD0] [r6: 9] [r7: 96] 

cdb_completion tag 2 val 8

ll cycle 1286
iq: { t1_17 }
rs: ADD0: 15 [ 8 1 ] fu_idx 0, fu_cycle_start 1285, fu_cycle_end 1286
rs: ADD1: 16 [ 9 1 ] fu_idx -1, fu_cycle_start 1283, fu_cycle_end 1284
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 7] [r4: 8] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 9

ll cycle 1287
iq: { }
rs: ADD1: 16 [ 9 1 ] fu_idx 1, fu_cycle_start 1286, fu_cycle_end 1287
rs: ADD2: 17 [ 6 96 ] fu_idx -1, fu_cycle_start 1284, fu_cycle_end 1285
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 7] [r4: 8] [r5: 9] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 10

ll cycle 1288
iq: { }
rs: ADD2: 17 [ 6 96 ] fu_idx 2, fu_cycle_start 1287, fu_cycle_end 1288
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 7] [r4: 8] [r5: 9] [r6: 10] [r7: 96] 


ll cycle 1289
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 7] [r4: 8] [r5: 9] [r6: 10] [r7: 96] 


ll cycle 1290
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 6] [r3: 7] [r4: 8] [r5: 9] [r6: 10] [r7: 96] 


ll cycle 1291
iq: { t1_13 }
rs: ADD0: 12 [ 6 1 ] fu_idx -1, fu_cycle_start 1285, fu_cycle_end 1286
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 7] [r4: 8] [r5: 9] [r6: 10] [r7: 96] 


ll cycle 1292
iq: { t1_14 }
rs: ADD0: 12 [ 6 1 ] fu_idx 0, fu_cycle_start 1291, fu_cycle_end 1292
rs: ADD1: 13 [ 7 1 ] fu_idx -1, fu_cycle_start 1286, fu_cycle_end 1287
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 8] [r5: 9] [r6: 10] [r7: 96] 

cdb_completion tag 0 val 7

ll cycle 1293
iq: { t1_15 }
rs: ADD1: 13 [ 7 1 ] fu_idx 1, fu_cycle_start 1292, fu_cycle_end 1293
rs: ADD2: 14 [ 8 1 ] fu_idx -1, fu_cycle_start 1287, fu_cycle_end 1288
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: ADD1] [r4: ADD2] [r5: 9] [r6: 10] [r7: 96] 

cdb_completion tag 1 val 8

ll cycle 1294
iq: { t1_16 }
rs: ADD0: 15 [ 9 1 ] fu_idx -1, fu_cycle_start 1291, fu_cycle_end 1292
rs: ADD2: 14 [ 8 1 ] fu_idx 2, fu_cycle_start 1293, fu_cycle_end 1294
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 8] [r4: ADD2] [r5: ADD0] [r6: 10] [r7: 96] 

cdb_completion tag 2 val 9

ll cycle 1295
iq: { t1_17 }
rs: ADD0: 15 [ 9 1 ] fu_idx 0, fu_cycle_start 1294, fu_cycle_end 1295
rs: ADD1: 16 [ 10 1 ] fu_idx -1, fu_cycle_start 1292, fu_cycle_end 1293
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 8] [r4: 9] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 10

ll cycle 1296
iq: { }
rs: ADD1: 16 [ 10 1 ] fu_idx 1, fu_cycle_start 1295, fu_cycle_end 1296
rs: ADD2: 17 [ 7 96 ] fu_idx -1, fu_cycle_start 1293, fu_cycle_end 1294
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 8] [r4: 9] [r5: 10] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 11

ll cycle 1297
iq: { }
rs: ADD2: 17 [ 7 96 ] fu_idx 2, fu_cycle_start 1296, fu_cycle_end 1297
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 8] [r4: 9] [r5: 10] [r6: 11] [r7: 96] 


ll cycle 1298
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 8] [r4: 9] [r5: 10] [r6: 11] [r7: 96] 


ll cycle 1299
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 7] [r3: 8] [r4: 9] [r5: 10] [r6: 11] [r7: 96] 


ll cycle 1300
iq: { t1_13 }
rs: ADD0: 12 [ 7 1 ] fu_idx -1, fu_cycle_start 1294, fu_cycle_end 1295
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 8] [r4: 9] [r5: 10] [r6: 11] [r7: 96] 


ll cycle 1301
iq: { t1_14 }
rs: ADD0: 12 [ 7 1 ] fu_idx 0, fu_cycle_start 1300, fu_cycle_end 1301
rs: ADD1: 13 [ 8 1 ] fu_idx -1, fu_cycle_start 1295, fu_cycle_end 1296
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 9] [r5: 10] [r6: 11] [r7: 96] 

cdb_completion tag 0 val 8

ll cycle 1302
iq: { t1_15 }
rs: ADD1: 13 [ 8 1 ] fu_idx 1, fu_cycle_start 1301, fu_cycle_end 1302
rs: ADD2: 14 [ 9 1 ] fu_idx -1, fu_cycle_start 1296, fu_cycle_end 1297
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: ADD1] [r4: ADD2] [r5: 10] [r6: 11] [r7: 96] 

cdb_completion tag 1 val 9

ll cycle 1303
iq: { t1_16 }
rs: ADD0: 15 [ 10 1 ] fu_idx -1, fu_cycle_start 1300, fu_cycle_end 1301
rs: ADD2: 14 [ 9 1 ] fu_idx 2, fu_cycle_start 1302, fu_cycle_end 1303
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 9] [r4: ADD2] [r5: ADD0] [r6: 11] [r7: 96] 

cdb_completion tag 2 val 10

ll cycle 1304
iq: { t1_17 }
rs: ADD0: 15 [ 10 1 ] fu_idx 0, fu_cycle_start 1303, fu_cycle_end 1304
rs: ADD1: 16 [ 11 1 ] fu_idx -1, fu_cycle_start 1301, fu_cycle_end 1302
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 9] [r4: 10] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 11

ll cycle 1305
iq: { }
rs: ADD1: 16 [ 11 1 ] fu_idx 1, fu_cycle_start 1304, fu_cycle_end 1305
rs: ADD2: 17 [ 8 96 ] fu_idx -1, fu_cycle_start 1302, fu_cycle_end 1303
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 9] [r4: 10] [r5: 11] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 12

ll cycle 1306
iq: { }
rs: ADD2: 17 [ 8 96 ] fu_idx 2, fu_cycle_start 1305, fu_cycle_end 1306
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 9] [r4: 10] [r5: 11] [r6: 12] [r7: 96] 


ll cycle 1307
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 9] [r4: 10] [r5: 11] [r6: 12] [r7: 96] 


ll cycle 1308
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 8] [r3: 9] [r4: 10] [r5: 11] [r6: 12] [r7: 96] 


ll cycle 1309
iq: { t1_13 }
rs: ADD0: 12 [ 8 1 ] fu_idx -1, fu_cycle_start 1303, fu_cycle_end 1304
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 9] [r4: 10] [r5: 11] [r6: 12] [r7: 96] 


ll cycle 1310
iq: { t1_14 }
rs: ADD0: 12 [ 8 1 ] fu_idx 0, fu_cycle_start 1309, fu_cycle_end 1310
rs: ADD1: 13 [ 9 1 ] fu_idx -1, fu_cycle_start 1304, fu_cycle_end 1305
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 10] [r5: 11] [r6: 12] [r7: 96] 

cdb_completion tag 0 val 9

ll cycle 1311
iq: { t1_15 }
rs: ADD1: 13 [ 9 1 ] fu_idx 1, fu_cycle_start 1310, fu_cycle_end 1311
rs: ADD2: 14 [ 10 1 ] fu_idx -1, fu_cycle_start 1305, fu_cycle_end 1306
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: ADD1] [r4: ADD2] [r5: 11] [r6: 12] [r7: 96] 

cdb_completion tag 1 val 10

ll cycle 1312
iq: { t1_16 }
rs: ADD0: 15 [ 11 1 ] fu_idx -1, fu_cycle_start 1309, fu_cycle_end 1310
rs: ADD2: 14 [ 10 1 ] fu_idx 2, fu_cycle_start 1311, fu_cycle_end 1312
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 10] [r4: ADD2] [r5: ADD0] [r6: 12] [r7: 96] 

cdb_completion tag 2 val 11

ll cycle 1313
iq: { t1_17 }
rs: ADD0: 15 [ 11 1 ] fu_idx 0, fu_cycle_start 1312, fu_cycle_end 1313
rs: ADD1: 16 [ 12 1 ] fu_idx -1, fu_cycle_start 1310, fu_cycle_end 1311
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 10] [r4: 11] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 12

ll cycle 1314
iq: { }
rs: ADD1: 16 [ 12 1 ] fu_idx 1, fu_cycle_start 1313, fu_cycle_end 1314
rs: ADD2: 17 [ 9 96 ] fu_idx -1, fu_cycle_start 1311, fu_cycle_end 1312
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 10] [r4: 11] [r5: 12] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 13

ll cycle 1315
iq: { }
rs: ADD2: 17 [ 9 96 ] fu_idx 2, fu_cycle_start 1314, fu_cycle_end 1315
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 10] [r4: 11] [r5: 12] [r6: 13] [r7: 96] 


ll cycle 1316
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 10] [r4: 11] [r5: 12] [r6: 13] [r7: 96] 


ll cycle 1317
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 9] [r3: 10] [r4: 11] [r5: 12] [r6: 13] [r7: 96] 


ll cycle 1318
iq: { t1_13 }
rs: ADD0: 12 [ 9 1 ] fu_idx -1, fu_cycle_start 1312, fu_cycle_end 1313
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 10] [r4: 11] [r5: 12] [r6: 13] [r7: 96] 


ll cycle 1319
iq: { t1_14 }
rs: ADD0: 12 [ 9 1 ] fu_idx 0, fu_cycle_start 1318, fu_cycle_end 1319
rs: ADD1: 13 [ 10 1 ] fu_idx -1, fu_cycle_start 1313, fu_cycle_end 1314
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 11] [r5: 12] [r6: 13] [r7: 96] 

cdb_completion tag 0 val 10

ll cycle 1320
iq: { t1_15 }
rs: ADD1: 13 [ 10 1 ] fu_idx 1, fu_cycle_start 1319, fu_cycle_end 1320
rs: ADD2: 14 [ 11 1 ] fu_idx -1, fu_cycle_start 1314, fu_cycle_end 1315
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: ADD1] [r4: ADD2] [r5: 12] [r6: 13] [r7: 96] 

cdb_completion tag 1 val 11

ll cycle 1321
iq: { t1_16 }
rs: ADD0: 15 [ 12 1 ] fu_idx -1, fu_cycle_start 1318, fu_cycle_end 1319
rs: ADD2: 14 [ 11 1 ] fu_idx 2, fu_cycle_start 1320, fu_cycle_end 1321
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 11] [r4: ADD2] [r5: ADD0] [r6: 13] [r7: 96] 

cdb_completion tag 2 val 12

ll cycle 1322
iq: { t1_17 }
rs: ADD0: 15 [ 12 1 ] fu_idx 0, fu_cycle_start 1321, fu_cycle_end 1322
rs: ADD1: 16 [ 13 1 ] fu_idx -1, fu_cycle_start 1319, fu_cycle_end 1320
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 11] [r4: 12] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 13

ll cycle 1323
iq: { }
rs: ADD1: 16 [ 13 1 ] fu_idx 1, fu_cycle_start 1322, fu_cycle_end 1323
rs: ADD2: 17 [ 10 96 ] fu_idx -1, fu_cycle_start 1320, fu_cycle_end 1321
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 11] [r4: 12] [r5: 13] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 14

ll cycle 1324
iq: { }
rs: ADD2: 17 [ 10 96 ] fu_idx 2, fu_cycle_start 1323, fu_cycle_end 1324
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 11] [r4: 12] [r5: 13] [r6: 14] [r7: 96] 


ll cycle 1325
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 11] [r4: 12] [r5: 13] [r6: 14] [r7: 96] 


ll cycle 1326
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 10] [r3: 11] [r4: 12] [r5: 13] [r6: 14] [r7: 96] 


ll cycle 1327
iq: { t1_13 }
rs: ADD0: 12 [ 10 1 ] fu_idx -1, fu_cycle_start 1321, fu_cycle_end 1322
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 11] [r4: 12] [r5: 13] [r6: 14] [r7: 96] 


ll cycle 1328
iq: { t1_14 }
rs: ADD0: 12 [ 10 1 ] fu_idx 0, fu_cycle_start 1327, fu_cycle_end 1328
rs: ADD1: 13 [ 11 1 ] fu_idx -1, fu_cycle_start 1322, fu_cycle_end 1323
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 12] [r5: 13] [r6: 14] [r7: 96] 

cdb_completion tag 0 val 11

ll cycle 1329
iq: { t1_15 }
rs: ADD1: 13 [ 11 1 ] fu_idx 1, fu_cycle_start 1328, fu_cycle_end 1329
rs: ADD2: 14 [ 12 1 ] fu_idx -1, fu_cycle_start 1323, fu_cycle_end 1324
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: ADD1] [r4: ADD2] [r5: 13] [r6: 14] [r7: 96] 

cdb_completion tag 1 val 12

ll cycle 1330
iq: { t1_16 }
rs: ADD0: 15 [ 13 1 ] fu_idx -1, fu_cycle_start 1327, fu_cycle_end 1328
rs: ADD2: 14 [ 12 1 ] fu_idx 2, fu_cycle_start 1329, fu_cycle_end 1330
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 12] [r4: ADD2] [r5: ADD0] [r6: 14] [r7: 96] 

cdb_completion tag 2 val 13

ll cycle 1331
iq: { t1_17 }
rs: ADD0: 15 [ 13 1 ] fu_idx 0, fu_cycle_start 1330, fu_cycle_end 1331
rs: ADD1: 16 [ 14 1 ] fu_idx -1, fu_cycle_start 1328, fu_cycle_end 1329
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 12] [r4: 13] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 14

ll cycle 1332
iq: { }
rs: ADD1: 16 [ 14 1 ] fu_idx 1, fu_cycle_start 1331, fu_cycle_end 1332
rs: ADD2: 17 [ 11 96 ] fu_idx -1, fu_cycle_start 1329, fu_cycle_end 1330
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 12] [r4: 13] [r5: 14] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 15

ll cycle 1333
iq: { }
rs: ADD2: 17 [ 11 96 ] fu_idx 2, fu_cycle_start 1332, fu_cycle_end 1333
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 12] [r4: 13] [r5: 14] [r6: 15] [r7: 96] 


ll cycle 1334
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 12] [r4: 13] [r5: 14] [r6: 15] [r7: 96] 


ll cycle 1335
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 11] [r3: 12] [r4: 13] [r5: 14] [r6: 15] [r7: 96] 


ll cycle 1336
iq: { t1_13 }
rs: ADD0: 12 [ 11 1 ] fu_idx -1, fu_cycle_start 1330, fu_cycle_end 1331
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 12] [r4: 13] [r5: 14] [r6: 15] [r7: 96] 


ll cycle 1337
iq: { t1_14 }
rs: ADD0: 12 [ 11 1 ] fu_idx 0, fu_cycle_start 1336, fu_cycle_end 1337
rs: ADD1: 13 [ 12 1 ] fu_idx -1, fu_cycle_start 1331, fu_cycle_end 1332
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 13] [r5: 14] [r6: 15] [r7: 96] 

cdb_completion tag 0 val 12

ll cycle 1338
iq: { t1_15 }
rs: ADD1: 13 [ 12 1 ] fu_idx 1, fu_cycle_start 1337, fu_cycle_end 1338
rs: ADD2: 14 [ 13 1 ] fu_idx -1, fu_cycle_start 1332, fu_cycle_end 1333
thread 0: [r0: 0] [r1: 1] [r2: 12] [r3: ADD1] [r4: ADD2] [r5: 14] [r6: 15] [r7: 96] 

cdb_completion tag 1 val 13

ll cycle 1339
iq: { t1_16 }
rs: ADD0: 15 [ 14 1 ] fu_idx -1, fu_cycle_start 1336, fu_cycle_end 1337
rs: ADD2: 14 [ 13 1 ] fu_idx 2, fu_cycle_start 1338, fu_cycle_end 1339
thread 0: [r0: 0] [r1: 1] [r2: 12] [r3: 13] [r4: ADD2] [r5: ADD0] [r6: 15] [r7: 96] 

cdb_completion tag 2 val 14

ll cycle 1340
iq: { t1_17 }
rs: ADD0: 15 [ 14 1 ] fu_idx 0, fu_cycle_start 1339, fu_cycle_end 1340
rs: ADD1: 16 [ 15 1 ] fu_idx -1, fu_cycle_start 1337, fu_cycle_end 1338
thread 0: [r0: 0] [r1: 1] [r2: 12] [r3: 13] [r4: 14] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 15

ll cycle 1341
iq: { }
rs: ADD1: 16 [ 15 1 ] fu_idx 1, fu_cycle_start 1340, fu_cycle_end 1341
rs: ADD2: 17 [ 12 96 ] fu_idx -1, fu_cycle_start 1338, fu_cycle_end 1339
thread 0: [r0: 0] [r1: 1] [r2: 12] [r3: 13] [r4: 14] [r5: 15] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 16

ll cycle 1342
iq: { }
rs: ADD2: 17 [ 12 96 ] fu_idx 2, fu_cycle_start 1341, fu_cycle_end 1342
thread 0: [r0: 0] [r1: 1] [r2: 12] [r3: 13] [r4: 14] [r5: 15] [r6: 16] [r7: 96] 


ll cycle 1343
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 12] [r3: 13] [r4: 14] [r5: 15] [r6: 16] [r7: 96] 


ll cycle 1344
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 12] [r3: 13] [r4: 14] [r5: 15] [r6: 16] [r7: 96] 


ll cycle 1345
iq: { t1_13 }
rs: ADD0: 12 [ 12 1 ] fu_idx -1, fu_cycle_start 1339, fu_cycle_end 1340
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 13] [r4: 14] [r5: 15] [r6: 16] [r7: 96] 


ll cycle 1346
iq: { t1_14 }
rs: ADD0: 12 [ 12 1 ] fu_idx 0, fu_cycle_start 1345, fu_cycle_end 1346
rs: ADD1: 13 [ 13 1 ] fu_idx -1, fu_cycle_start 1340, fu_cycle_end 1341
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 14] [r5: 15] [r6: 16] [r7: 96] 

cdb_completion tag 0 val 13

ll cycle 1347
iq: { t1_15 }
rs: ADD1: 13 [ 13 1 ] fu_idx 1, fu_cycle_start 1346, fu_cycle_end 1347
rs: ADD2: 14 [ 14 1 ] fu_idx -1, fu_cycle_start 1341, fu_cycle_end 1342
thread 0: [r0: 0] [r1: 1] [r2: 13] [r3: ADD1] [r4: ADD2] [r5: 15] [r6: 16] [r7: 96] 

cdb_completion tag 1 val 14

ll cycle 1348
iq: { t1_16 }
rs: ADD0: 15 [ 15 1 ] fu_idx -1, fu_cycle_start 1345, fu_cycle_end 1346
rs: ADD2: 14 [ 14 1 ] fu_idx 2, fu_cycle_start 1347, fu_cycle_end 1348
thread 0: [r0: 0] [r1: 1] [r2: 13] [r3: 14] [r4: ADD2] [r5: ADD0] [r6: 16] [r7: 96] 

cdb_completion tag 2 val 15

ll cycle 1349
iq: { t1_17 }
rs: ADD0: 15 [ 15 1 ] fu_idx 0, fu_cycle_start 1348, fu_cycle_end 1349
rs: ADD1: 16 [ 16 1 ] fu_idx -1, fu_cycle_start 1346, fu_cycle_end 1347
thread 0: [r0: 0] [r1: 1] [r2: 13] [r3: 14] [r4: 15] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 16

ll cycle 1350
iq: { }
rs: ADD1: 16 [ 16 1 ] fu_idx 1, fu_cycle_start 1349, fu_cycle_end 1350
rs: ADD2: 17 [ 13 96 ] fu_idx -1, fu_cycle_start 1347, fu_cycle_end 1348
thread 0: [r0: 0] [r1: 1] [r2: 13] [r3: 14] [r4: 15] [r5: 16] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 17

ll cycle 1351
iq: { }
rs: ADD2: 17 [ 13 96 ] fu_idx 2, fu_cycle_start 1350, fu_cycle_end 1351
thread 0: [r0: 0] [r1: 1] [r2: 13] [r3: 14] [r4: 15] [r5: 16] [r6: 17] [r7: 96] 


ll cycle 1352
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 13] [r3: 14] [r4: 15] [r5: 16] [r6: 17] [r7: 96] 


ll cycle 1353
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 13] [r3: 14] [r4: 15] [r5: 16] [r6: 17] [r7: 96] 


ll cycle 1354
iq: { t1_13 }
rs: ADD0: 12 [ 13 1 ] fu_idx -1, fu_cycle_start 1348, fu_cycle_end 1349
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 14] [r4: 15] [r5: 16] [r6: 17] [r7: 96] 


ll cycle 1355
iq: { t1_14 }
rs: ADD0: 12 [ 13 1 ] fu_idx 0, fu_cycle_start 1354, fu_cycle_end 1355
rs: ADD1: 13 [ 14 1 ] fu_idx -1, fu_cycle_start 1349, fu_cycle_end 1350
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 15] [r5: 16] [r6: 17] [r7: 96] 

cdb_completion tag 0 val 14

ll cycle 1356
iq: { t1_15 }
rs: ADD1: 13 [ 14 1 ] fu_idx 1, fu_cycle_start 1355, fu_cycle_end 1356
rs: ADD2: 14 [ 15 1 ] fu_idx -1, fu_cycle_start 1350, fu_cycle_end 1351
thread 0: [r0: 0] [r1: 1] [r2: 14] [r3: ADD1] [r4: ADD2] [r5: 16] [r6: 17] [r7: 96] 

cdb_completion tag 1 val 15

ll cycle 1357
iq: { t1_16 }
rs: ADD0: 15 [ 16 1 ] fu_idx -1, fu_cycle_start 1354, fu_cycle_end 1355
rs: ADD2: 14 [ 15 1 ] fu_idx 2, fu_cycle_start 1356, fu_cycle_end 1357
thread 0: [r0: 0] [r1: 1] [r2: 14] [r3: 15] [r4: ADD2] [r5: ADD0] [r6: 17] [r7: 96] 

cdb_completion tag 2 val 16

ll cycle 1358
iq: { t1_17 }
rs: ADD0: 15 [ 16 1 ] fu_idx 0, fu_cycle_start 1357, fu_cycle_end 1358
rs: ADD1: 16 [ 17 1 ] fu_idx -1, fu_cycle_start 1355, fu_cycle_end 1356
thread 0: [r0: 0] [r1: 1] [r2: 14] [r3: 15] [r4: 16] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 17

ll cycle 1359
iq: { }
rs: ADD1: 16 [ 17 1 ] fu_idx 1, fu_cycle_start 1358, fu_cycle_end 1359
rs: ADD2: 17 [ 14 96 ] fu_idx -1, fu_cycle_start 1356, fu_cycle_end 1357
thread 0: [r0: 0] [r1: 1] [r2: 14] [r3: 15] [r4: 16] [r5: 17] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 18

ll cycle 1360
iq: { }
rs: ADD2: 17 [ 14 96 ] fu_idx 2, fu_cycle_start 1359, fu_cycle_end 1360
thread 0: [r0: 0] [r1: 1] [r2: 14] [r3: 15] [r4: 16] [r5: 17] [r6: 18] [r7: 96] 


ll cycle 1361
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 14] [r3: 15] [r4: 16] [r5: 17] [r6: 18] [r7: 96] 


ll cycle 1362
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 14] [r3: 15] [r4: 16] [r5: 17] [r6: 18] [r7: 96] 


ll cycle 1363
iq: { t1_13 }
rs: ADD0: 12 [ 14 1 ] fu_idx -1, fu_cycle_start 1357, fu_cycle_end 1358
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 15] [r4: 16] [r5: 17] [r6: 18] [r7: 96] 


ll cycle 1364
iq: { t1_14 }
rs: ADD0: 12 [ 14 1 ] fu_idx 0, fu_cycle_start 1363, fu_cycle_end 1364
rs: ADD1: 13 [ 15 1 ] fu_idx -1, fu_cycle_start 1358, fu_cycle_end 1359
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 16] [r5: 17] [r6: 18] [r7: 96] 

cdb_completion tag 0 val 15

ll cycle 1365
iq: { t1_15 }
rs: ADD1: 13 [ 15 1 ] fu_idx 1, fu_cycle_start 1364, fu_cycle_end 1365
rs: ADD2: 14 [ 16 1 ] fu_idx -1, fu_cycle_start 1359, fu_cycle_end 1360
thread 0: [r0: 0] [r1: 1] [r2: 15] [r3: ADD1] [r4: ADD2] [r5: 17] [r6: 18] [r7: 96] 

cdb_completion tag 1 val 16

ll cycle 1366
iq: { t1_16 }
rs: ADD0: 15 [ 17 1 ] fu_idx -1, fu_cycle_start 1363, fu_cycle_end 1364
rs: ADD2: 14 [ 16 1 ] fu_idx 2, fu_cycle_start 1365, fu_cycle_end 1366
thread 0: [r0: 0] [r1: 1] [r2: 15] [r3: 16] [r4: ADD2] [r5: ADD0] [r6: 18] [r7: 96] 

cdb_completion tag 2 val 17

ll cycle 1367
iq: { t1_17 }
rs: ADD0: 15 [ 17 1 ] fu_idx 0, fu_cycle_start 1366, fu_cycle_end 1367
rs: ADD1: 16 [ 18 1 ] fu_idx -1, fu_cycle_start 1364, fu_cycle_end 1365
thread 0: [r0: 0] [r1: 1] [r2: 15] [r3: 16] [r4: 17] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 18

ll cycle 1368
iq: { }
rs: ADD1: 16 [ 18 1 ] fu_idx 1, fu_cycle_start 1367, fu_cycle_end 1368
rs: ADD2: 17 [ 15 96 ] fu_idx -1, fu_cycle_start 1365, fu_cycle_end 1366
thread 0: [r0: 0] [r1: 1] [r2: 15] [r3: 16] [r4: 17] [r5: 18] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 19

ll cycle 1369
iq: { }
rs: ADD2: 17 [ 15 96 ] fu_idx 2, fu_cycle_start 1368, fu_cycle_end 1369
thread 0: [r0: 0] [r1: 1] [r2: 15] [r3: 16] [r4: 17] [r5: 18] [r6: 19] [r7: 96] 


ll cycle 1370
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 15] [r3: 16] [r4: 17] [r5: 18] [r6: 19] [r7: 96] 


ll cycle 1371
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 15] [r3: 16] [r4: 17] [r5: 18] [r6: 19] [r7: 96] 


ll cycle 1372
iq: { t1_13 }
rs: ADD0: 12 [ 15 1 ] fu_idx -1, fu_cycle_start 1366, fu_cycle_end 1367
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 16] [r4: 17] [r5: 18] [r6: 19] [r7: 96] 


ll cycle 1373
iq: { t1_14 }
rs: ADD0: 12 [ 15 1 ] fu_idx 0, fu_cycle_start 1372, fu_cycle_end 1373
rs: ADD1: 13 [ 16 1 ] fu_idx -1, fu_cycle_start 1367, fu_cycle_end 1368
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 17] [r5: 18] [r6: 19] [r7: 96] 

cdb_completion tag 0 val 16

ll cycle 1374
iq: { t1_15 }
rs: ADD1: 13 [ 16 1 ] fu_idx 1, fu_cycle_start 1373, fu_cycle_end 1374
rs: ADD2: 14 [ 17 1 ] fu_idx -1, fu_cycle_start 1368, fu_cycle_end 1369
thread 0: [r0: 0] [r1: 1] [r2: 16] [r3: ADD1] [r4: ADD2] [r5: 18] [r6: 19] [r7: 96] 

cdb_completion tag 1 val 17

ll cycle 1375
iq: { t1_16 }
rs: ADD0: 15 [ 18 1 ] fu_idx -1, fu_cycle_start 1372, fu_cycle_end 1373
rs: ADD2: 14 [ 17 1 ] fu_idx 2, fu_cycle_start 1374, fu_cycle_end 1375
thread 0: [r0: 0] [r1: 1] [r2: 16] [r3: 17] [r4: ADD2] [r5: ADD0] [r6: 19] [r7: 96] 

cdb_completion tag 2 val 18

ll cycle 1376
iq: { t1_17 }
rs: ADD0: 15 [ 18 1 ] fu_idx 0, fu_cycle_start 1375, fu_cycle_end 1376
rs: ADD1: 16 [ 19 1 ] fu_idx -1, fu_cycle_start 1373, fu_cycle_end 1374
thread 0: [r0: 0] [r1: 1] [r2: 16] [r3: 17] [r4: 18] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 19

ll cycle 1377
iq: { }
rs: ADD1: 16 [ 19 1 ] fu_idx 1, fu_cycle_start 1376, fu_cycle_end 1377
rs: ADD2: 17 [ 16 96 ] fu_idx -1, fu_cycle_start 1374, fu_cycle_end 1375
thread 0: [r0: 0] [r1: 1] [r2: 16] [r3: 17] [r4: 18] [r5: 19] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 20

ll cycle 1378
iq: { }
rs: ADD2: 17 [ 16 96 ] fu_idx 2, fu_cycle_start 1377, fu_cycle_end 1378
thread 0: [r0: 0] [r1: 1] [r2: 16] [r3: 17] [r4: 18] [r5: 19] [r6: 20] [r7: 96] 


ll cycle 1379
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 16] [r3: 17] [r4: 18] [r5: 19] [r6: 20] [r7: 96] 


ll cycle 1380
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 16] [r3: 17] [r4: 18] [r5: 19] [r6: 20] [r7: 96] 


ll cycle 1381
iq: { t1_13 }
rs: ADD0: 12 [ 16 1 ] fu_idx -1, fu_cycle_start 1375, fu_cycle_end 1376
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 17] [r4: 18] [r5: 19] [r6: 20] [r7: 96] 


ll cycle 1382
iq: { t1_14 }
rs: ADD0: 12 [ 16 1 ] fu_idx 0, fu_cycle_start 1381, fu_cycle_end 1382
rs: ADD1: 13 [ 17 1 ] fu_idx -1, fu_cycle_start 1376, fu_cycle_end 1377
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 18] [r5: 19] [r6: 20] [r7: 96] 

cdb_completion tag 0 val 17

ll cycle 1383
iq: { t1_15 }
rs: ADD1: 13 [ 17 1 ] fu_idx 1, fu_cycle_start 1382, fu_cycle_end 1383
rs: ADD2: 14 [ 18 1 ] fu_idx -1, fu_cycle_start 1377, fu_cycle_end 1378
thread 0: [r0: 0] [r1: 1] [r2: 17] [r3: ADD1] [r4: ADD2] [r5: 19] [r6: 20] [r7: 96] 

cdb_completion tag 1 val 18

ll cycle 1384
iq: { t1_16 }
rs: ADD0: 15 [ 19 1 ] fu_idx -1, fu_cycle_start 1381, fu_cycle_end 1382
rs: ADD2: 14 [ 18 1 ] fu_idx 2, fu_cycle_start 1383, fu_cycle_end 1384
thread 0: [r0: 0] [r1: 1] [r2: 17] [r3: 18] [r4: ADD2] [r5: ADD0] [r6: 20] [r7: 96] 

cdb_completion tag 2 val 19

ll cycle 1385
iq: { t1_17 }
rs: ADD0: 15 [ 19 1 ] fu_idx 0, fu_cycle_start 1384, fu_cycle_end 1385
rs: ADD1: 16 [ 20 1 ] fu_idx -1, fu_cycle_start 1382, fu_cycle_end 1383
thread 0: [r0: 0] [r1: 1] [r2: 17] [r3: 18] [r4: 19] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 20

ll cycle 1386
iq: { }
rs: ADD1: 16 [ 20 1 ] fu_idx 1, fu_cycle_start 1385, fu_cycle_end 1386
rs: ADD2: 17 [ 17 96 ] fu_idx -1, fu_cycle_start 1383, fu_cycle_end 1384
thread 0: [r0: 0] [r1: 1] [r2: 17] [r3: 18] [r4: 19] [r5: 20] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 21

ll cycle 1387
iq: { }
rs: ADD2: 17 [ 17 96 ] fu_idx 2, fu_cycle_start 1386, fu_cycle_end 1387
thread 0: [r0: 0] [r1: 1] [r2: 17] [r3: 18] [r4: 19] [r5: 20] [r6: 21] [r7: 96] 


ll cycle 1388
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 17] [r3: 18] [r4: 19] [r5: 20] [r6: 21] [r7: 96] 


ll cycle 1389
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 17] [r3: 18] [r4: 19] [r5: 20] [r6: 21] [r7: 96] 


ll cycle 1390
iq: { t1_13 }
rs: ADD0: 12 [ 17 1 ] fu_idx -1, fu_cycle_start 1384, fu_cycle_end 1385
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 18] [r4: 19] [r5: 20] [r6: 21] [r7: 96] 


ll cycle 1391
iq: { t1_14 }
rs: ADD0: 12 [ 17 1 ] fu_idx 0, fu_cycle_start 1390, fu_cycle_end 1391
rs: ADD1: 13 [ 18 1 ] fu_idx -1, fu_cycle_start 1385, fu_cycle_end 1386
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 19] [r5: 20] [r6: 21] [r7: 96] 

cdb_completion tag 0 val 18

ll cycle 1392
iq: { t1_15 }
rs: ADD1: 13 [ 18 1 ] fu_idx 1, fu_cycle_start 1391, fu_cycle_end 1392
rs: ADD2: 14 [ 19 1 ] fu_idx -1, fu_cycle_start 1386, fu_cycle_end 1387
thread 0: [r0: 0] [r1: 1] [r2: 18] [r3: ADD1] [r4: ADD2] [r5: 20] [r6: 21] [r7: 96] 

cdb_completion tag 1 val 19

ll cycle 1393
iq: { t1_16 }
rs: ADD0: 15 [ 20 1 ] fu_idx -1, fu_cycle_start 1390, fu_cycle_end 1391
rs: ADD2: 14 [ 19 1 ] fu_idx 2, fu_cycle_start 1392, fu_cycle_end 1393
thread 0: [r0: 0] [r1: 1] [r2: 18] [r3: 19] [r4: ADD2] [r5: ADD0] [r6: 21] [r7: 96] 

cdb_completion tag 2 val 20

ll cycle 1394
iq: { t1_17 }
rs: ADD0: 15 [ 20 1 ] fu_idx 0, fu_cycle_start 1393, fu_cycle_end 1394
rs: ADD1: 16 [ 21 1 ] fu_idx -1, fu_cycle_start 1391, fu_cycle_end 1392
thread 0: [r0: 0] [r1: 1] [r2: 18] [r3: 19] [r4: 20] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 21

ll cycle 1395
iq: { }
rs: ADD1: 16 [ 21 1 ] fu_idx 1, fu_cycle_start 1394, fu_cycle_end 1395
rs: ADD2: 17 [ 18 96 ] fu_idx -1, fu_cycle_start 1392, fu_cycle_end 1393
thread 0: [r0: 0] [r1: 1] [r2: 18] [r3: 19] [r4: 20] [r5: 21] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 22

ll cycle 1396
iq: { }
rs: ADD2: 17 [ 18 96 ] fu_idx 2, fu_cycle_start 1395, fu_cycle_end 1396
thread 0: [r0: 0] [r1: 1] [r2: 18] [r3: 19] [r4: 20] [r5: 21] [r6: 22] [r7: 96] 


ll cycle 1397
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 18] [r3: 19] [r4: 20] [r5: 21] [r6: 22] [r7: 96] 


ll cycle 1398
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 18] [r3: 19] [r4: 20] [r5: 21] [r6: 22] [r7: 96] 


ll cycle 1399
iq: { t1_13 }
rs: ADD0: 12 [ 18 1 ] fu_idx -1, fu_cycle_start 1393, fu_cycle_end 1394
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 19] [r4: 20] [r5: 21] [r6: 22] [r7: 96] 


ll cycle 1400
iq: { t1_14 }
rs: ADD0: 12 [ 18 1 ] fu_idx 0, fu_cycle_start 1399, fu_cycle_end 1400
rs: ADD1: 13 [ 19 1 ] fu_idx -1, fu_cycle_start 1394, fu_cycle_end 1395
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 20] [r5: 21] [r6: 22] [r7: 96] 

cdb_completion tag 0 val 19

ll cycle 1401
iq: { t1_15 }
rs: ADD1: 13 [ 19 1 ] fu_idx 1, fu_cycle_start 1400, fu_cycle_end 1401
rs: ADD2: 14 [ 20 1 ] fu_idx -1, fu_cycle_start 1395, fu_cycle_end 1396
thread 0: [r0: 0] [r1: 1] [r2: 19] [r3: ADD1] [r4: ADD2] [r5: 21] [r6: 22] [r7: 96] 

cdb_completion tag 1 val 20

ll cycle 1402
iq: { t1_16 }
rs: ADD0: 15 [ 21 1 ] fu_idx -1, fu_cycle_start 1399, fu_cycle_end 1400
rs: ADD2: 14 [ 20 1 ] fu_idx 2, fu_cycle_start 1401, fu_cycle_end 1402
thread 0: [r0: 0] [r1: 1] [r2: 19] [r3: 20] [r4: ADD2] [r5: ADD0] [r6: 22] [r7: 96] 

cdb_completion tag 2 val 21

ll cycle 1403
iq: { t1_17 }
rs: ADD0: 15 [ 21 1 ] fu_idx 0, fu_cycle_start 1402, fu_cycle_end 1403
rs: ADD1: 16 [ 22 1 ] fu_idx -1, fu_cycle_start 1400, fu_cycle_end 1401
thread 0: [r0: 0] [r1: 1] [r2: 19] [r3: 20] [r4: 21] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 22

ll cycle 1404
iq: { }
rs: ADD1: 16 [ 22 1 ] fu_idx 1, fu_cycle_start 1403, fu_cycle_end 1404
rs: ADD2: 17 [ 19 96 ] fu_idx -1, fu_cycle_start 1401, fu_cycle_end 1402
thread 0: [r0: 0] [r1: 1] [r2: 19] [r3: 20] [r4: 21] [r5: 22] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 23

ll cycle 1405
iq: { }
rs: ADD2: 17 [ 19 96 ] fu_idx 2, fu_cycle_start 1404, fu_cycle_end 1405
thread 0: [r0: 0] [r1: 1] [r2: 19] [r3: 20] [r4: 21] [r5: 22] [r6: 23] [r7: 96] 


ll cycle 1406
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 19] [r3: 20] [r4: 21] [r5: 22] [r6: 23] [r7: 96] 


ll cycle 1407
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 19] [r3: 20] [r4: 21] [r5: 22] [r6: 23] [r7: 96] 


ll cycle 1408
iq: { t1_13 }
rs: ADD0: 12 [ 19 1 ] fu_idx -1, fu_cycle_start 1402, fu_cycle_end 1403
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 20] [r4: 21] [r5: 22] [r6: 23] [r7: 96] 


ll cycle 1409
iq: { t1_14 }
rs: ADD0: 12 [ 19 1 ] fu_idx 0, fu_cycle_start 1408, fu_cycle_end 1409
rs: ADD1: 13 [ 20 1 ] fu_idx -1, fu_cycle_start 1403, fu_cycle_end 1404
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 21] [r5: 22] [r6: 23] [r7: 96] 

cdb_completion tag 0 val 20

ll cycle 1410
iq: { t1_15 }
rs: ADD1: 13 [ 20 1 ] fu_idx 1, fu_cycle_start 1409, fu_cycle_end 1410
rs: ADD2: 14 [ 21 1 ] fu_idx -1, fu_cycle_start 1404, fu_cycle_end 1405
thread 0: [r0: 0] [r1: 1] [r2: 20] [r3: ADD1] [r4: ADD2] [r5: 22] [r6: 23] [r7: 96] 

cdb_completion tag 1 val 21

ll cycle 1411
iq: { t1_16 }
rs: ADD0: 15 [ 22 1 ] fu_idx -1, fu_cycle_start 1408, fu_cycle_end 1409
rs: ADD2: 14 [ 21 1 ] fu_idx 2, fu_cycle_start 1410, fu_cycle_end 1411
thread 0: [r0: 0] [r1: 1] [r2: 20] [r3: 21] [r4: ADD2] [r5: ADD0] [r6: 23] [r7: 96] 

cdb_completion tag 2 val 22

ll cycle 1412
iq: { t1_17 }
rs: ADD0: 15 [ 22 1 ] fu_idx 0, fu_cycle_start 1411, fu_cycle_end 1412
rs: ADD1: 16 [ 23 1 ] fu_idx -1, fu_cycle_start 1409, fu_cycle_end 1410
thread 0: [r0: 0] [r1: 1] [r2: 20] [r3: 21] [r4: 22] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 23

ll cycle 1413
iq: { }
rs: ADD1: 16 [ 23 1 ] fu_idx 1, fu_cycle_start 1412, fu_cycle_end 1413
rs: ADD2: 17 [ 20 96 ] fu_idx -1, fu_cycle_start 1410, fu_cycle_end 1411
thread 0: [r0: 0] [r1: 1] [r2: 20] [r3: 21] [r4: 22] [r5: 23] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 24

ll cycle 1414
iq: { }
rs: ADD2: 17 [ 20 96 ] fu_idx 2, fu_cycle_start 1413, fu_cycle_end 1414
thread 0: [r0: 0] [r1: 1] [r2: 20] [r3: 21] [r4: 22] [r5: 23] [r6: 24] [r7: 96] 


ll cycle 1415
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 20] [r3: 21] [r4: 22] [r5: 23] [r6: 24] [r7: 96] 


ll cycle 1416
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 20] [r3: 21] [r4: 22] [r5: 23] [r6: 24] [r7: 96] 


ll cycle 1417
iq: { t1_13 }
rs: ADD0: 12 [ 20 1 ] fu_idx -1, fu_cycle_start 1411, fu_cycle_end 1412
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 21] [r4: 22] [r5: 23] [r6: 24] [r7: 96] 


ll cycle 1418
iq: { t1_14 }
rs: ADD0: 12 [ 20 1 ] fu_idx 0, fu_cycle_start 1417, fu_cycle_end 1418
rs: ADD1: 13 [ 21 1 ] fu_idx -1, fu_cycle_start 1412, fu_cycle_end 1413
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 22] [r5: 23] [r6: 24] [r7: 96] 

cdb_completion tag 0 val 21

ll cycle 1419
iq: { t1_15 }
rs: ADD1: 13 [ 21 1 ] fu_idx 1, fu_cycle_start 1418, fu_cycle_end 1419
rs: ADD2: 14 [ 22 1 ] fu_idx -1, fu_cycle_start 1413, fu_cycle_end 1414
thread 0: [r0: 0] [r1: 1] [r2: 21] [r3: ADD1] [r4: ADD2] [r5: 23] [r6: 24] [r7: 96] 

cdb_completion tag 1 val 22

ll cycle 1420
iq: { t1_16 }
rs: ADD0: 15 [ 23 1 ] fu_idx -1, fu_cycle_start 1417, fu_cycle_end 1418
rs: ADD2: 14 [ 22 1 ] fu_idx 2, fu_cycle_start 1419, fu_cycle_end 1420
thread 0: [r0: 0] [r1: 1] [r2: 21] [r3: 22] [r4: ADD2] [r5: ADD0] [r6: 24] [r7: 96] 

cdb_completion tag 2 val 23

ll cycle 1421
iq: { t1_17 }
rs: ADD0: 15 [ 23 1 ] fu_idx 0, fu_cycle_start 1420, fu_cycle_end 1421
rs: ADD1: 16 [ 24 1 ] fu_idx -1, fu_cycle_start 1418, fu_cycle_end 1419
thread 0: [r0: 0] [r1: 1] [r2: 21] [r3: 22] [r4: 23] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 24

ll cycle 1422
iq: { }
rs: ADD1: 16 [ 24 1 ] fu_idx 1, fu_cycle_start 1421, fu_cycle_end 1422
rs: ADD2: 17 [ 21 96 ] fu_idx -1, fu_cycle_start 1419, fu_cycle_end 1420
thread 0: [r0: 0] [r1: 1] [r2: 21] [r3: 22] [r4: 23] [r5: 24] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 25

ll cycle 1423
iq: { }
rs: ADD2: 17 [ 21 96 ] fu_idx 2, fu_cycle_start 1422, fu_cycle_end 1423
thread 0: [r0: 0] [r1: 1] [r2: 21] [r3: 22] [r4: 23] [r5: 24] [r6: 25] [r7: 96] 


ll cycle 1424
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 21] [r3: 22] [r4: 23] [r5: 24] [r6: 25] [r7: 96] 


ll cycle 1425
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 21] [r3: 22] [r4: 23] [r5: 24] [r6: 25] [r7: 96] 


ll cycle 1426
iq: { t1_13 }
rs: ADD0: 12 [ 21 1 ] fu_idx -1, fu_cycle_start 1420, fu_cycle_end 1421
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 22] [r4: 23] [r5: 24] [r6: 25] [r7: 96] 


ll cycle 1427
iq: { t1_14 }
rs: ADD0: 12 [ 21 1 ] fu_idx 0, fu_cycle_start 1426, fu_cycle_end 1427
rs: ADD1: 13 [ 22 1 ] fu_idx -1, fu_cycle_start 1421, fu_cycle_end 1422
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 23] [r5: 24] [r6: 25] [r7: 96] 

cdb_completion tag 0 val 22

ll cycle 1428
iq: { t1_15 }
rs: ADD1: 13 [ 22 1 ] fu_idx 1, fu_cycle_start 1427, fu_cycle_end 1428
rs: ADD2: 14 [ 23 1 ] fu_idx -1, fu_cycle_start 1422, fu_cycle_end 1423
thread 0: [r0: 0] [r1: 1] [r2: 22] [r3: ADD1] [r4: ADD2] [r5: 24] [r6: 25] [r7: 96] 

cdb_completion tag 1 val 23

ll cycle 1429
iq: { t1_16 }
rs: ADD0: 15 [ 24 1 ] fu_idx -1, fu_cycle_start 1426, fu_cycle_end 1427
rs: ADD2: 14 [ 23 1 ] fu_idx 2, fu_cycle_start 1428, fu_cycle_end 1429
thread 0: [r0: 0] [r1: 1] [r2: 22] [r3: 23] [r4: ADD2] [r5: ADD0] [r6: 25] [r7: 96] 

cdb_completion tag 2 val 24

ll cycle 1430
iq: { t1_17 }
rs: ADD0: 15 [ 24 1 ] fu_idx 0, fu_cycle_start 1429, fu_cycle_end 1430
rs: ADD1: 16 [ 25 1 ] fu_idx -1, fu_cycle_start 1427, fu_cycle_end 1428
thread 0: [r0: 0] [r1: 1] [r2: 22] [r3: 23] [r4: 24] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 25

ll cycle 1431
iq: { }
rs: ADD1: 16 [ 25 1 ] fu_idx 1, fu_cycle_start 1430, fu_cycle_end 1431
rs: ADD2: 17 [ 22 96 ] fu_idx -1, fu_cycle_start 1428, fu_cycle_end 1429
thread 0: [r0: 0] [r1: 1] [r2: 22] [r3: 23] [r4: 24] [r5: 25] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 26

ll cycle 1432
iq: { }
rs: ADD2: 17 [ 22 96 ] fu_idx 2, fu_cycle_start 1431, fu_cycle_end 1432
thread 0: [r0: 0] [r1: 1] [r2: 22] [r3: 23] [r4: 24] [r5: 25] [r6: 26] [r7: 96] 


ll cycle 1433
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 22] [r3: 23] [r4: 24] [r5: 25] [r6: 26] [r7: 96] 


ll cycle 1434
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 22] [r3: 23] [r4: 24] [r5: 25] [r6: 26] [r7: 96] 


ll cycle 1435
iq: { t1_13 }
rs: ADD0: 12 [ 22 1 ] fu_idx -1, fu_cycle_start 1429, fu_cycle_end 1430
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 23] [r4: 24] [r5: 25] [r6: 26] [r7: 96] 


ll cycle 1436
iq: { t1_14 }
rs: ADD0: 12 [ 22 1 ] fu_idx 0, fu_cycle_start 1435, fu_cycle_end 1436
rs: ADD1: 13 [ 23 1 ] fu_idx -1, fu_cycle_start 1430, fu_cycle_end 1431
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 24] [r5: 25] [r6: 26] [r7: 96] 

cdb_completion tag 0 val 23

ll cycle 1437
iq: { t1_15 }
rs: ADD1: 13 [ 23 1 ] fu_idx 1, fu_cycle_start 1436, fu_cycle_end 1437
rs: ADD2: 14 [ 24 1 ] fu_idx -1, fu_cycle_start 1431, fu_cycle_end 1432
thread 0: [r0: 0] [r1: 1] [r2: 23] [r3: ADD1] [r4: ADD2] [r5: 25] [r6: 26] [r7: 96] 

cdb_completion tag 1 val 24

ll cycle 1438
iq: { t1_16 }
rs: ADD0: 15 [ 25 1 ] fu_idx -1, fu_cycle_start 1435, fu_cycle_end 1436
rs: ADD2: 14 [ 24 1 ] fu_idx 2, fu_cycle_start 1437, fu_cycle_end 1438
thread 0: [r0: 0] [r1: 1] [r2: 23] [r3: 24] [r4: ADD2] [r5: ADD0] [r6: 26] [r7: 96] 

cdb_completion tag 2 val 25

ll cycle 1439
iq: { t1_17 }
rs: ADD0: 15 [ 25 1 ] fu_idx 0, fu_cycle_start 1438, fu_cycle_end 1439
rs: ADD1: 16 [ 26 1 ] fu_idx -1, fu_cycle_start 1436, fu_cycle_end 1437
thread 0: [r0: 0] [r1: 1] [r2: 23] [r3: 24] [r4: 25] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 26

ll cycle 1440
iq: { }
rs: ADD1: 16 [ 26 1 ] fu_idx 1, fu_cycle_start 1439, fu_cycle_end 1440
rs: ADD2: 17 [ 23 96 ] fu_idx -1, fu_cycle_start 1437, fu_cycle_end 1438
thread 0: [r0: 0] [r1: 1] [r2: 23] [r3: 24] [r4: 25] [r5: 26] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 27

ll cycle 1441
iq: { }
rs: ADD2: 17 [ 23 96 ] fu_idx 2, fu_cycle_start 1440, fu_cycle_end 1441
thread 0: [r0: 0] [r1: 1] [r2: 23] [r3: 24] [r4: 25] [r5: 26] [r6: 27] [r7: 96] 


ll cycle 1442
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 23] [r3: 24] [r4: 25] [r5: 26] [r6: 27] [r7: 96] 


ll cycle 1443
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 23] [r3: 24] [r4: 25] [r5: 26] [r6: 27] [r7: 96] 


ll cycle 1444
iq: { t1_13 }
rs: ADD0: 12 [ 23 1 ] fu_idx -1, fu_cycle_start 1438, fu_cycle_end 1439
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 24] [r4: 25] [r5: 26] [r6: 27] [r7: 96] 


ll cycle 1445
iq: { t1_14 }
rs: ADD0: 12 [ 23 1 ] fu_idx 0, fu_cycle_start 1444, fu_cycle_end 1445
rs: ADD1: 13 [ 24 1 ] fu_idx -1, fu_cycle_start 1439, fu_cycle_end 1440
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 25] [r5: 26] [r6: 27] [r7: 96] 

cdb_completion tag 0 val 24

ll cycle 1446
iq: { t1_15 }
rs: ADD1: 13 [ 24 1 ] fu_idx 1, fu_cycle_start 1445, fu_cycle_end 1446
rs: ADD2: 14 [ 25 1 ] fu_idx -1, fu_cycle_start 1440, fu_cycle_end 1441
thread 0: [r0: 0] [r1: 1] [r2: 24] [r3: ADD1] [r4: ADD2] [r5: 26] [r6: 27] [r7: 96] 

cdb_completion tag 1 val 25

ll cycle 1447
iq: { t1_16 }
rs: ADD0: 15 [ 26 1 ] fu_idx -1, fu_cycle_start 1444, fu_cycle_end 1445
rs: ADD2: 14 [ 25 1 ] fu_idx 2, fu_cycle_start 1446, fu_cycle_end 1447
thread 0: [r0: 0] [r1: 1] [r2: 24] [r3: 25] [r4: ADD2] [r5: ADD0] [r6: 27] [r7: 96] 

cdb_completion tag 2 val 26

ll cycle 1448
iq: { t1_17 }
rs: ADD0: 15 [ 26 1 ] fu_idx 0, fu_cycle_start 1447, fu_cycle_end 1448
rs: ADD1: 16 [ 27 1 ] fu_idx -1, fu_cycle_start 1445, fu_cycle_end 1446
thread 0: [r0: 0] [r1: 1] [r2: 24] [r3: 25] [r4: 26] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 27

ll cycle 1449
iq: { }
rs: ADD1: 16 [ 27 1 ] fu_idx 1, fu_cycle_start 1448, fu_cycle_end 1449
rs: ADD2: 17 [ 24 96 ] fu_idx -1, fu_cycle_start 1446, fu_cycle_end 1447
thread 0: [r0: 0] [r1: 1] [r2: 24] [r3: 25] [r4: 26] [r5: 27] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 28

ll cycle 1450
iq: { }
rs: ADD2: 17 [ 24 96 ] fu_idx 2, fu_cycle_start 1449, fu_cycle_end 1450
thread 0: [r0: 0] [r1: 1] [r2: 24] [r3: 25] [r4: 26] [r5: 27] [r6: 28] [r7: 96] 


ll cycle 1451
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 24] [r3: 25] [r4: 26] [r5: 27] [r6: 28] [r7: 96] 


ll cycle 1452
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 24] [r3: 25] [r4: 26] [r5: 27] [r6: 28] [r7: 96] 


ll cycle 1453
iq: { t1_13 }
rs: ADD0: 12 [ 24 1 ] fu_idx -1, fu_cycle_start 1447, fu_cycle_end 1448
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 25] [r4: 26] [r5: 27] [r6: 28] [r7: 96] 


ll cycle 1454
iq: { t1_14 }
rs: ADD0: 12 [ 24 1 ] fu_idx 0, fu_cycle_start 1453, fu_cycle_end 1454
rs: ADD1: 13 [ 25 1 ] fu_idx -1, fu_cycle_start 1448, fu_cycle_end 1449
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 26] [r5: 27] [r6: 28] [r7: 96] 

cdb_completion tag 0 val 25

ll cycle 1455
iq: { t1_15 }
rs: ADD1: 13 [ 25 1 ] fu_idx 1, fu_cycle_start 1454, fu_cycle_end 1455
rs: ADD2: 14 [ 26 1 ] fu_idx -1, fu_cycle_start 1449, fu_cycle_end 1450
thread 0: [r0: 0] [r1: 1] [r2: 25] [r3: ADD1] [r4: ADD2] [r5: 27] [r6: 28] [r7: 96] 

cdb_completion tag 1 val 26

ll cycle 1456
iq: { t1_16 }
rs: ADD0: 15 [ 27 1 ] fu_idx -1, fu_cycle_start 1453, fu_cycle_end 1454
rs: ADD2: 14 [ 26 1 ] fu_idx 2, fu_cycle_start 1455, fu_cycle_end 1456
thread 0: [r0: 0] [r1: 1] [r2: 25] [r3: 26] [r4: ADD2] [r5: ADD0] [r6: 28] [r7: 96] 

cdb_completion tag 2 val 27

ll cycle 1457
iq: { t1_17 }
rs: ADD0: 15 [ 27 1 ] fu_idx 0, fu_cycle_start 1456, fu_cycle_end 1457
rs: ADD1: 16 [ 28 1 ] fu_idx -1, fu_cycle_start 1454, fu_cycle_end 1455
thread 0: [r0: 0] [r1: 1] [r2: 25] [r3: 26] [r4: 27] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 28

ll cycle 1458
iq: { }
rs: ADD1: 16 [ 28 1 ] fu_idx 1, fu_cycle_start 1457, fu_cycle_end 1458
rs: ADD2: 17 [ 25 96 ] fu_idx -1, fu_cycle_start 1455, fu_cycle_end 1456
thread 0: [r0: 0] [r1: 1] [r2: 25] [r3: 26] [r4: 27] [r5: 28] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 29

ll cycle 1459
iq: { }
rs: ADD2: 17 [ 25 96 ] fu_idx 2, fu_cycle_start 1458, fu_cycle_end 1459
thread 0: [r0: 0] [r1: 1] [r2: 25] [r3: 26] [r4: 27] [r5: 28] [r6: 29] [r7: 96] 


ll cycle 1460
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 25] [r3: 26] [r4: 27] [r5: 28] [r6: 29] [r7: 96] 


ll cycle 1461
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 25] [r3: 26] [r4: 27] [r5: 28] [r6: 29] [r7: 96] 


ll cycle 1462
iq: { t1_13 }
rs: ADD0: 12 [ 25 1 ] fu_idx -1, fu_cycle_start 1456, fu_cycle_end 1457
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 26] [r4: 27] [r5: 28] [r6: 29] [r7: 96] 


ll cycle 1463
iq: { t1_14 }
rs: ADD0: 12 [ 25 1 ] fu_idx 0, fu_cycle_start 1462, fu_cycle_end 1463
rs: ADD1: 13 [ 26 1 ] fu_idx -1, fu_cycle_start 1457, fu_cycle_end 1458
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 27] [r5: 28] [r6: 29] [r7: 96] 

cdb_completion tag 0 val 26

ll cycle 1464
iq: { t1_15 }
rs: ADD1: 13 [ 26 1 ] fu_idx 1, fu_cycle_start 1463, fu_cycle_end 1464
rs: ADD2: 14 [ 27 1 ] fu_idx -1, fu_cycle_start 1458, fu_cycle_end 1459
thread 0: [r0: 0] [r1: 1] [r2: 26] [r3: ADD1] [r4: ADD2] [r5: 28] [r6: 29] [r7: 96] 

cdb_completion tag 1 val 27

ll cycle 1465
iq: { t1_16 }
rs: ADD0: 15 [ 28 1 ] fu_idx -1, fu_cycle_start 1462, fu_cycle_end 1463
rs: ADD2: 14 [ 27 1 ] fu_idx 2, fu_cycle_start 1464, fu_cycle_end 1465
thread 0: [r0: 0] [r1: 1] [r2: 26] [r3: 27] [r4: ADD2] [r5: ADD0] [r6: 29] [r7: 96] 

cdb_completion tag 2 val 28

ll cycle 1466
iq: { t1_17 }
rs: ADD0: 15 [ 28 1 ] fu_idx 0, fu_cycle_start 1465, fu_cycle_end 1466
rs: ADD1: 16 [ 29 1 ] fu_idx -1, fu_cycle_start 1463, fu_cycle_end 1464
thread 0: [r0: 0] [r1: 1] [r2: 26] [r3: 27] [r4: 28] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 29

ll cycle 1467
iq: { }
rs: ADD1: 16 [ 29 1 ] fu_idx 1, fu_cycle_start 1466, fu_cycle_end 1467
rs: ADD2: 17 [ 26 96 ] fu_idx -1, fu_cycle_start 1464, fu_cycle_end 1465
thread 0: [r0: 0] [r1: 1] [r2: 26] [r3: 27] [r4: 28] [r5: 29] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 30

ll cycle 1468
iq: { }
rs: ADD2: 17 [ 26 96 ] fu_idx 2, fu_cycle_start 1467, fu_cycle_end 1468
thread 0: [r0: 0] [r1: 1] [r2: 26] [r3: 27] [r4: 28] [r5: 29] [r6: 30] [r7: 96] 


ll cycle 1469
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 26] [r3: 27] [r4: 28] [r5: 29] [r6: 30] [r7: 96] 


ll cycle 1470
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 26] [r3: 27] [r4: 28] [r5: 29] [r6: 30] [r7: 96] 


ll cycle 1471
iq: { t1_13 }
rs: ADD0: 12 [ 26 1 ] fu_idx -1, fu_cycle_start 1465, fu_cycle_end 1466
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 27] [r4: 28] [r5: 29] [r6: 30] [r7: 96] 


ll cycle 1472
iq: { t1_14 }
rs: ADD0: 12 [ 26 1 ] fu_idx 0, fu_cycle_start 1471, fu_cycle_end 1472
rs: ADD1: 13 [ 27 1 ] fu_idx -1, fu_cycle_start 1466, fu_cycle_end 1467
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 28] [r5: 29] [r6: 30] [r7: 96] 

cdb_completion tag 0 val 27

ll cycle 1473
iq: { t1_15 }
rs: ADD1: 13 [ 27 1 ] fu_idx 1, fu_cycle_start 1472, fu_cycle_end 1473
rs: ADD2: 14 [ 28 1 ] fu_idx -1, fu_cycle_start 1467, fu_cycle_end 1468
thread 0: [r0: 0] [r1: 1] [r2: 27] [r3: ADD1] [r4: ADD2] [r5: 29] [r6: 30] [r7: 96] 

cdb_completion tag 1 val 28

ll cycle 1474
iq: { t1_16 }
rs: ADD0: 15 [ 29 1 ] fu_idx -1, fu_cycle_start 1471, fu_cycle_end 1472
rs: ADD2: 14 [ 28 1 ] fu_idx 2, fu_cycle_start 1473, fu_cycle_end 1474
thread 0: [r0: 0] [r1: 1] [r2: 27] [r3: 28] [r4: ADD2] [r5: ADD0] [r6: 30] [r7: 96] 

cdb_completion tag 2 val 29

ll cycle 1475
iq: { t1_17 }
rs: ADD0: 15 [ 29 1 ] fu_idx 0, fu_cycle_start 1474, fu_cycle_end 1475
rs: ADD1: 16 [ 30 1 ] fu_idx -1, fu_cycle_start 1472, fu_cycle_end 1473
thread 0: [r0: 0] [r1: 1] [r2: 27] [r3: 28] [r4: 29] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 30

ll cycle 1476
iq: { }
rs: ADD1: 16 [ 30 1 ] fu_idx 1, fu_cycle_start 1475, fu_cycle_end 1476
rs: ADD2: 17 [ 27 96 ] fu_idx -1, fu_cycle_start 1473, fu_cycle_end 1474
thread 0: [r0: 0] [r1: 1] [r2: 27] [r3: 28] [r4: 29] [r5: 30] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 31

ll cycle 1477
iq: { }
rs: ADD2: 17 [ 27 96 ] fu_idx 2, fu_cycle_start 1476, fu_cycle_end 1477
thread 0: [r0: 0] [r1: 1] [r2: 27] [r3: 28] [r4: 29] [r5: 30] [r6: 31] [r7: 96] 


ll cycle 1478
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 27] [r3: 28] [r4: 29] [r5: 30] [r6: 31] [r7: 96] 


ll cycle 1479
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 27] [r3: 28] [r4: 29] [r5: 30] [r6: 31] [r7: 96] 


ll cycle 1480
iq: { t1_13 }
rs: ADD0: 12 [ 27 1 ] fu_idx -1, fu_cycle_start 1474, fu_cycle_end 1475
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 28] [r4: 29] [r5: 30] [r6: 31] [r7: 96] 


ll cycle 1481
iq: { t1_14 }
rs: ADD0: 12 [ 27 1 ] fu_idx 0, fu_cycle_start 1480, fu_cycle_end 1481
rs: ADD1: 13 [ 28 1 ] fu_idx -1, fu_cycle_start 1475, fu_cycle_end 1476
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 29] [r5: 30] [r6: 31] [r7: 96] 

cdb_completion tag 0 val 28

ll cycle 1482
iq: { t1_15 }
rs: ADD1: 13 [ 28 1 ] fu_idx 1, fu_cycle_start 1481, fu_cycle_end 1482
rs: ADD2: 14 [ 29 1 ] fu_idx -1, fu_cycle_start 1476, fu_cycle_end 1477
thread 0: [r0: 0] [r1: 1] [r2: 28] [r3: ADD1] [r4: ADD2] [r5: 30] [r6: 31] [r7: 96] 

cdb_completion tag 1 val 29

ll cycle 1483
iq: { t1_16 }
rs: ADD0: 15 [ 30 1 ] fu_idx -1, fu_cycle_start 1480, fu_cycle_end 1481
rs: ADD2: 14 [ 29 1 ] fu_idx 2, fu_cycle_start 1482, fu_cycle_end 1483
thread 0: [r0: 0] [r1: 1] [r2: 28] [r3: 29] [r4: ADD2] [r5: ADD0] [r6: 31] [r7: 96] 

cdb_completion tag 2 val 30

ll cycle 1484
iq: { t1_17 }
rs: ADD0: 15 [ 30 1 ] fu_idx 0, fu_cycle_start 1483, fu_cycle_end 1484
rs: ADD1: 16 [ 31 1 ] fu_idx -1, fu_cycle_start 1481, fu_cycle_end 1482
thread 0: [r0: 0] [r1: 1] [r2: 28] [r3: 29] [r4: 30] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 31

ll cycle 1485
iq: { }
rs: ADD1: 16 [ 31 1 ] fu_idx 1, fu_cycle_start 1484, fu_cycle_end 1485
rs: ADD2: 17 [ 28 96 ] fu_idx -1, fu_cycle_start 1482, fu_cycle_end 1483
thread 0: [r0: 0] [r1: 1] [r2: 28] [r3: 29] [r4: 30] [r5: 31] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 32

ll cycle 1486
iq: { }
rs: ADD2: 17 [ 28 96 ] fu_idx 2, fu_cycle_start 1485, fu_cycle_end 1486
thread 0: [r0: 0] [r1: 1] [r2: 28] [r3: 29] [r4: 30] [r5: 31] [r6: 32] [r7: 96] 


ll cycle 1487
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 28] [r3: 29] [r4: 30] [r5: 31] [r6: 32] [r7: 96] 


ll cycle 1488
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 28] [r3: 29] [r4: 30] [r5: 31] [r6: 32] [r7: 96] 


ll cycle 1489
iq: { t1_13 }
rs: ADD0: 12 [ 28 1 ] fu_idx -1, fu_cycle_start 1483, fu_cycle_end 1484
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 29] [r4: 30] [r5: 31] [r6: 32] [r7: 96] 


ll cycle 1490
iq: { t1_14 }
rs: ADD0: 12 [ 28 1 ] fu_idx 0, fu_cycle_start 1489, fu_cycle_end 1490
rs: ADD1: 13 [ 29 1 ] fu_idx -1, fu_cycle_start 1484, fu_cycle_end 1485
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 30] [r5: 31] [r6: 32] [r7: 96] 

cdb_completion tag 0 val 29

ll cycle 1491
iq: { t1_15 }
rs: ADD1: 13 [ 29 1 ] fu_idx 1, fu_cycle_start 1490, fu_cycle_end 1491
rs: ADD2: 14 [ 30 1 ] fu_idx -1, fu_cycle_start 1485, fu_cycle_end 1486
thread 0: [r0: 0] [r1: 1] [r2: 29] [r3: ADD1] [r4: ADD2] [r5: 31] [r6: 32] [r7: 96] 

cdb_completion tag 1 val 30

ll cycle 1492
iq: { t1_16 }
rs: ADD0: 15 [ 31 1 ] fu_idx -1, fu_cycle_start 1489, fu_cycle_end 1490
rs: ADD2: 14 [ 30 1 ] fu_idx 2, fu_cycle_start 1491, fu_cycle_end 1492
thread 0: [r0: 0] [r1: 1] [r2: 29] [r3: 30] [r4: ADD2] [r5: ADD0] [r6: 32] [r7: 96] 

cdb_completion tag 2 val 31

ll cycle 1493
iq: { t1_17 }
rs: ADD0: 15 [ 31 1 ] fu_idx 0, fu_cycle_start 1492, fu_cycle_end 1493
rs: ADD1: 16 [ 32 1 ] fu_idx -1, fu_cycle_start 1490, fu_cycle_end 1491
thread 0: [r0: 0] [r1: 1] [r2: 29] [r3: 30] [r4: 31] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 32

ll cycle 1494
iq: { }
rs: ADD1: 16 [ 32 1 ] fu_idx 1, fu_cycle_start 1493, fu_cycle_end 1494
rs: ADD2: 17 [ 29 96 ] fu_idx -1, fu_cycle_start 1491, fu_cycle_end 1492
thread 0: [r0: 0] [r1: 1] [r2: 29] [r3: 30] [r4: 31] [r5: 32] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 33

ll cycle 1495
iq: { }
rs: ADD2: 17 [ 29 96 ] fu_idx 2, fu_cycle_start 1494, fu_cycle_end 1495
thread 0: [r0: 0] [r1: 1] [r2: 29] [r3: 30] [r4: 31] [r5: 32] [r6: 33] [r7: 96] 


ll cycle 1496
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 29] [r3: 30] [r4: 31] [r5: 32] [r6: 33] [r7: 96] 


ll cycle 1497
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 29] [r3: 30] [r4: 31] [r5: 32] [r6: 33] [r7: 96] 


ll cycle 1498
iq: { t1_13 }
rs: ADD0: 12 [ 29 1 ] fu_idx -1, fu_cycle_start 1492, fu_cycle_end 1493
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 30] [r4: 31] [r5: 32] [r6: 33] [r7: 96] 


ll cycle 1499
iq: { t1_14 }
rs: ADD0: 12 [ 29 1 ] fu_idx 0, fu_cycle_start 1498, fu_cycle_end 1499
rs: ADD1: 13 [ 30 1 ] fu_idx -1, fu_cycle_start 1493, fu_cycle_end 1494
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 31] [r5: 32] [r6: 33] [r7: 96] 

cdb_completion tag 0 val 30

ll cycle 1500
iq: { t1_15 }
rs: ADD1: 13 [ 30 1 ] fu_idx 1, fu_cycle_start 1499, fu_cycle_end 1500
rs: ADD2: 14 [ 31 1 ] fu_idx -1, fu_cycle_start 1494, fu_cycle_end 1495
thread 0: [r0: 0] [r1: 1] [r2: 30] [r3: ADD1] [r4: ADD2] [r5: 32] [r6: 33] [r7: 96] 

cdb_completion tag 1 val 31

ll cycle 1501
iq: { t1_16 }
rs: ADD0: 15 [ 32 1 ] fu_idx -1, fu_cycle_start 1498, fu_cycle_end 1499
rs: ADD2: 14 [ 31 1 ] fu_idx 2, fu_cycle_start 1500, fu_cycle_end 1501
thread 0: [r0: 0] [r1: 1] [r2: 30] [r3: 31] [r4: ADD2] [r5: ADD0] [r6: 33] [r7: 96] 

cdb_completion tag 2 val 32

ll cycle 1502
iq: { t1_17 }
rs: ADD0: 15 [ 32 1 ] fu_idx 0, fu_cycle_start 1501, fu_cycle_end 1502
rs: ADD1: 16 [ 33 1 ] fu_idx -1, fu_cycle_start 1499, fu_cycle_end 1500
thread 0: [r0: 0] [r1: 1] [r2: 30] [r3: 31] [r4: 32] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 33

ll cycle 1503
iq: { }
rs: ADD1: 16 [ 33 1 ] fu_idx 1, fu_cycle_start 1502, fu_cycle_end 1503
rs: ADD2: 17 [ 30 96 ] fu_idx -1, fu_cycle_start 1500, fu_cycle_end 1501
thread 0: [r0: 0] [r1: 1] [r2: 30] [r3: 31] [r4: 32] [r5: 33] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 34

ll cycle 1504
iq: { }
rs: ADD2: 17 [ 30 96 ] fu_idx 2, fu_cycle_start 1503, fu_cycle_end 1504
thread 0: [r0: 0] [r1: 1] [r2: 30] [r3: 31] [r4: 32] [r5: 33] [r6: 34] [r7: 96] 


ll cycle 1505
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 30] [r3: 31] [r4: 32] [r5: 33] [r6: 34] [r7: 96] 


ll cycle 1506
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 30] [r3: 31] [r4: 32] [r5: 33] [r6: 34] [r7: 96] 


ll cycle 1507
iq: { t1_13 }
rs: ADD0: 12 [ 30 1 ] fu_idx -1, fu_cycle_start 1501, fu_cycle_end 1502
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 31] [r4: 32] [r5: 33] [r6: 34] [r7: 96] 


ll cycle 1508
iq: { t1_14 }
rs: ADD0: 12 [ 30 1 ] fu_idx 0, fu_cycle_start 1507, fu_cycle_end 1508
rs: ADD1: 13 [ 31 1 ] fu_idx -1, fu_cycle_start 1502, fu_cycle_end 1503
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 32] [r5: 33] [r6: 34] [r7: 96] 

cdb_completion tag 0 val 31

ll cycle 1509
iq: { t1_15 }
rs: ADD1: 13 [ 31 1 ] fu_idx 1, fu_cycle_start 1508, fu_cycle_end 1509
rs: ADD2: 14 [ 32 1 ] fu_idx -1, fu_cycle_start 1503, fu_cycle_end 1504
thread 0: [r0: 0] [r1: 1] [r2: 31] [r3: ADD1] [r4: ADD2] [r5: 33] [r6: 34] [r7: 96] 

cdb_completion tag 1 val 32

ll cycle 1510
iq: { t1_16 }
rs: ADD0: 15 [ 33 1 ] fu_idx -1, fu_cycle_start 1507, fu_cycle_end 1508
rs: ADD2: 14 [ 32 1 ] fu_idx 2, fu_cycle_start 1509, fu_cycle_end 1510
thread 0: [r0: 0] [r1: 1] [r2: 31] [r3: 32] [r4: ADD2] [r5: ADD0] [r6: 34] [r7: 96] 

cdb_completion tag 2 val 33

ll cycle 1511
iq: { t1_17 }
rs: ADD0: 15 [ 33 1 ] fu_idx 0, fu_cycle_start 1510, fu_cycle_end 1511
rs: ADD1: 16 [ 34 1 ] fu_idx -1, fu_cycle_start 1508, fu_cycle_end 1509
thread 0: [r0: 0] [r1: 1] [r2: 31] [r3: 32] [r4: 33] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 34

ll cycle 1512
iq: { }
rs: ADD1: 16 [ 34 1 ] fu_idx 1, fu_cycle_start 1511, fu_cycle_end 1512
rs: ADD2: 17 [ 31 96 ] fu_idx -1, fu_cycle_start 1509, fu_cycle_end 1510
thread 0: [r0: 0] [r1: 1] [r2: 31] [r3: 32] [r4: 33] [r5: 34] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 35

ll cycle 1513
iq: { }
rs: ADD2: 17 [ 31 96 ] fu_idx 2, fu_cycle_start 1512, fu_cycle_end 1513
thread 0: [r0: 0] [r1: 1] [r2: 31] [r3: 32] [r4: 33] [r5: 34] [r6: 35] [r7: 96] 


ll cycle 1514
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 31] [r3: 32] [r4: 33] [r5: 34] [r6: 35] [r7: 96] 


ll cycle 1515
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 31] [r3: 32] [r4: 33] [r5: 34] [r6: 35] [r7: 96] 


ll cycle 1516
iq: { t1_13 }
rs: ADD0: 12 [ 31 1 ] fu_idx -1, fu_cycle_start 1510, fu_cycle_end 1511
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 32] [r4: 33] [r5: 34] [r6: 35] [r7: 96] 


ll cycle 1517
iq: { t1_14 }
rs: ADD0: 12 [ 31 1 ] fu_idx 0, fu_cycle_start 1516, fu_cycle_end 1517
rs: ADD1: 13 [ 32 1 ] fu_idx -1, fu_cycle_start 1511, fu_cycle_end 1512
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 33] [r5: 34] [r6: 35] [r7: 96] 

cdb_completion tag 0 val 32

ll cycle 1518
iq: { t1_15 }
rs: ADD1: 13 [ 32 1 ] fu_idx 1, fu_cycle_start 1517, fu_cycle_end 1518
rs: ADD2: 14 [ 33 1 ] fu_idx -1, fu_cycle_start 1512, fu_cycle_end 1513
thread 0: [r0: 0] [r1: 1] [r2: 32] [r3: ADD1] [r4: ADD2] [r5: 34] [r6: 35] [r7: 96] 

cdb_completion tag 1 val 33

ll cycle 1519
iq: { t1_16 }
rs: ADD0: 15 [ 34 1 ] fu_idx -1, fu_cycle_start 1516, fu_cycle_end 1517
rs: ADD2: 14 [ 33 1 ] fu_idx 2, fu_cycle_start 1518, fu_cycle_end 1519
thread 0: [r0: 0] [r1: 1] [r2: 32] [r3: 33] [r4: ADD2] [r5: ADD0] [r6: 35] [r7: 96] 

cdb_completion tag 2 val 34

ll cycle 1520
iq: { t1_17 }
rs: ADD0: 15 [ 34 1 ] fu_idx 0, fu_cycle_start 1519, fu_cycle_end 1520
rs: ADD1: 16 [ 35 1 ] fu_idx -1, fu_cycle_start 1517, fu_cycle_end 1518
thread 0: [r0: 0] [r1: 1] [r2: 32] [r3: 33] [r4: 34] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 35

ll cycle 1521
iq: { }
rs: ADD1: 16 [ 35 1 ] fu_idx 1, fu_cycle_start 1520, fu_cycle_end 1521
rs: ADD2: 17 [ 32 96 ] fu_idx -1, fu_cycle_start 1518, fu_cycle_end 1519
thread 0: [r0: 0] [r1: 1] [r2: 32] [r3: 33] [r4: 34] [r5: 35] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 36

ll cycle 1522
iq: { }
rs: ADD2: 17 [ 32 96 ] fu_idx 2, fu_cycle_start 1521, fu_cycle_end 1522
thread 0: [r0: 0] [r1: 1] [r2: 32] [r3: 33] [r4: 34] [r5: 35] [r6: 36] [r7: 96] 


ll cycle 1523
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 32] [r3: 33] [r4: 34] [r5: 35] [r6: 36] [r7: 96] 


ll cycle 1524
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 32] [r3: 33] [r4: 34] [r5: 35] [r6: 36] [r7: 96] 


ll cycle 1525
iq: { t1_13 }
rs: ADD0: 12 [ 32 1 ] fu_idx -1, fu_cycle_start 1519, fu_cycle_end 1520
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 33] [r4: 34] [r5: 35] [r6: 36] [r7: 96] 


ll cycle 1526
iq: { t1_14 }
rs: ADD0: 12 [ 32 1 ] fu_idx 0, fu_cycle_start 1525, fu_cycle_end 1526
rs: ADD1: 13 [ 33 1 ] fu_idx -1, fu_cycle_start 1520, fu_cycle_end 1521
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 34] [r5: 35] [r6: 36] [r7: 96] 

cdb_completion tag 0 val 33

ll cycle 1527
iq: { t1_15 }
rs: ADD1: 13 [ 33 1 ] fu_idx 1, fu_cycle_start 1526, fu_cycle_end 1527
rs: ADD2: 14 [ 34 1 ] fu_idx -1, fu_cycle_start 1521, fu_cycle_end 1522
thread 0: [r0: 0] [r1: 1] [r2: 33] [r3: ADD1] [r4: ADD2] [r5: 35] [r6: 36] [r7: 96] 

cdb_completion tag 1 val 34

ll cycle 1528
iq: { t1_16 }
rs: ADD0: 15 [ 35 1 ] fu_idx -1, fu_cycle_start 1525, fu_cycle_end 1526
rs: ADD2: 14 [ 34 1 ] fu_idx 2, fu_cycle_start 1527, fu_cycle_end 1528
thread 0: [r0: 0] [r1: 1] [r2: 33] [r3: 34] [r4: ADD2] [r5: ADD0] [r6: 36] [r7: 96] 

cdb_completion tag 2 val 35

ll cycle 1529
iq: { t1_17 }
rs: ADD0: 15 [ 35 1 ] fu_idx 0, fu_cycle_start 1528, fu_cycle_end 1529
rs: ADD1: 16 [ 36 1 ] fu_idx -1, fu_cycle_start 1526, fu_cycle_end 1527
thread 0: [r0: 0] [r1: 1] [r2: 33] [r3: 34] [r4: 35] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 36

ll cycle 1530
iq: { }
rs: ADD1: 16 [ 36 1 ] fu_idx 1, fu_cycle_start 1529, fu_cycle_end 1530
rs: ADD2: 17 [ 33 96 ] fu_idx -1, fu_cycle_start 1527, fu_cycle_end 1528
thread 0: [r0: 0] [r1: 1] [r2: 33] [r3: 34] [r4: 35] [r5: 36] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 37

ll cycle 1531
iq: { }
rs: ADD2: 17 [ 33 96 ] fu_idx 2, fu_cycle_start 1530, fu_cycle_end 1531
thread 0: [r0: 0] [r1: 1] [r2: 33] [r3: 34] [r4: 35] [r5: 36] [r6: 37] [r7: 96] 


ll cycle 1532
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 33] [r3: 34] [r4: 35] [r5: 36] [r6: 37] [r7: 96] 


ll cycle 1533
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 33] [r3: 34] [r4: 35] [r5: 36] [r6: 37] [r7: 96] 


ll cycle 1534
iq: { t1_13 }
rs: ADD0: 12 [ 33 1 ] fu_idx -1, fu_cycle_start 1528, fu_cycle_end 1529
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 34] [r4: 35] [r5: 36] [r6: 37] [r7: 96] 


ll cycle 1535
iq: { t1_14 }
rs: ADD0: 12 [ 33 1 ] fu_idx 0, fu_cycle_start 1534, fu_cycle_end 1535
rs: ADD1: 13 [ 34 1 ] fu_idx -1, fu_cycle_start 1529, fu_cycle_end 1530
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 35] [r5: 36] [r6: 37] [r7: 96] 

cdb_completion tag 0 val 34

ll cycle 1536
iq: { t1_15 }
rs: ADD1: 13 [ 34 1 ] fu_idx 1, fu_cycle_start 1535, fu_cycle_end 1536
rs: ADD2: 14 [ 35 1 ] fu_idx -1, fu_cycle_start 1530, fu_cycle_end 1531
thread 0: [r0: 0] [r1: 1] [r2: 34] [r3: ADD1] [r4: ADD2] [r5: 36] [r6: 37] [r7: 96] 

cdb_completion tag 1 val 35

ll cycle 1537
iq: { t1_16 }
rs: ADD0: 15 [ 36 1 ] fu_idx -1, fu_cycle_start 1534, fu_cycle_end 1535
rs: ADD2: 14 [ 35 1 ] fu_idx 2, fu_cycle_start 1536, fu_cycle_end 1537
thread 0: [r0: 0] [r1: 1] [r2: 34] [r3: 35] [r4: ADD2] [r5: ADD0] [r6: 37] [r7: 96] 

cdb_completion tag 2 val 36

ll cycle 1538
iq: { t1_17 }
rs: ADD0: 15 [ 36 1 ] fu_idx 0, fu_cycle_start 1537, fu_cycle_end 1538
rs: ADD1: 16 [ 37 1 ] fu_idx -1, fu_cycle_start 1535, fu_cycle_end 1536
thread 0: [r0: 0] [r1: 1] [r2: 34] [r3: 35] [r4: 36] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 37

ll cycle 1539
iq: { }
rs: ADD1: 16 [ 37 1 ] fu_idx 1, fu_cycle_start 1538, fu_cycle_end 1539
rs: ADD2: 17 [ 34 96 ] fu_idx -1, fu_cycle_start 1536, fu_cycle_end 1537
thread 0: [r0: 0] [r1: 1] [r2: 34] [r3: 35] [r4: 36] [r5: 37] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 38

ll cycle 1540
iq: { }
rs: ADD2: 17 [ 34 96 ] fu_idx 2, fu_cycle_start 1539, fu_cycle_end 1540
thread 0: [r0: 0] [r1: 1] [r2: 34] [r3: 35] [r4: 36] [r5: 37] [r6: 38] [r7: 96] 


ll cycle 1541
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 34] [r3: 35] [r4: 36] [r5: 37] [r6: 38] [r7: 96] 


ll cycle 1542
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 34] [r3: 35] [r4: 36] [r5: 37] [r6: 38] [r7: 96] 


ll cycle 1543
iq: { t1_13 }
rs: ADD0: 12 [ 34 1 ] fu_idx -1, fu_cycle_start 1537, fu_cycle_end 1538
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 35] [r4: 36] [r5: 37] [r6: 38] [r7: 96] 


ll cycle 1544
iq: { t1_14 }
rs: ADD0: 12 [ 34 1 ] fu_idx 0, fu_cycle_start 1543, fu_cycle_end 1544
rs: ADD1: 13 [ 35 1 ] fu_idx -1, fu_cycle_start 1538, fu_cycle_end 1539
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 36] [r5: 37] [r6: 38] [r7: 96] 

cdb_completion tag 0 val 35

ll cycle 1545
iq: { t1_15 }
rs: ADD1: 13 [ 35 1 ] fu_idx 1, fu_cycle_start 1544, fu_cycle_end 1545
rs: ADD2: 14 [ 36 1 ] fu_idx -1, fu_cycle_start 1539, fu_cycle_end 1540
thread 0: [r0: 0] [r1: 1] [r2: 35] [r3: ADD1] [r4: ADD2] [r5: 37] [r6: 38] [r7: 96] 

cdb_completion tag 1 val 36

ll cycle 1546
iq: { t1_16 }
rs: ADD0: 15 [ 37 1 ] fu_idx -1, fu_cycle_start 1543, fu_cycle_end 1544
rs: ADD2: 14 [ 36 1 ] fu_idx 2, fu_cycle_start 1545, fu_cycle_end 1546
thread 0: [r0: 0] [r1: 1] [r2: 35] [r3: 36] [r4: ADD2] [r5: ADD0] [r6: 38] [r7: 96] 

cdb_completion tag 2 val 37

ll cycle 1547
iq: { t1_17 }
rs: ADD0: 15 [ 37 1 ] fu_idx 0, fu_cycle_start 1546, fu_cycle_end 1547
rs: ADD1: 16 [ 38 1 ] fu_idx -1, fu_cycle_start 1544, fu_cycle_end 1545
thread 0: [r0: 0] [r1: 1] [r2: 35] [r3: 36] [r4: 37] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 38

ll cycle 1548
iq: { }
rs: ADD1: 16 [ 38 1 ] fu_idx 1, fu_cycle_start 1547, fu_cycle_end 1548
rs: ADD2: 17 [ 35 96 ] fu_idx -1, fu_cycle_start 1545, fu_cycle_end 1546
thread 0: [r0: 0] [r1: 1] [r2: 35] [r3: 36] [r4: 37] [r5: 38] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 39

ll cycle 1549
iq: { }
rs: ADD2: 17 [ 35 96 ] fu_idx 2, fu_cycle_start 1548, fu_cycle_end 1549
thread 0: [r0: 0] [r1: 1] [r2: 35] [r3: 36] [r4: 37] [r5: 38] [r6: 39] [r7: 96] 


ll cycle 1550
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 35] [r3: 36] [r4: 37] [r5: 38] [r6: 39] [r7: 96] 


ll cycle 1551
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 35] [r3: 36] [r4: 37] [r5: 38] [r6: 39] [r7: 96] 


ll cycle 1552
iq: { t1_13 }
rs: ADD0: 12 [ 35 1 ] fu_idx -1, fu_cycle_start 1546, fu_cycle_end 1547
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 36] [r4: 37] [r5: 38] [r6: 39] [r7: 96] 


ll cycle 1553
iq: { t1_14 }
rs: ADD0: 12 [ 35 1 ] fu_idx 0, fu_cycle_start 1552, fu_cycle_end 1553
rs: ADD1: 13 [ 36 1 ] fu_idx -1, fu_cycle_start 1547, fu_cycle_end 1548
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 37] [r5: 38] [r6: 39] [r7: 96] 

cdb_completion tag 0 val 36

ll cycle 1554
iq: { t1_15 }
rs: ADD1: 13 [ 36 1 ] fu_idx 1, fu_cycle_start 1553, fu_cycle_end 1554
rs: ADD2: 14 [ 37 1 ] fu_idx -1, fu_cycle_start 1548, fu_cycle_end 1549
thread 0: [r0: 0] [r1: 1] [r2: 36] [r3: ADD1] [r4: ADD2] [r5: 38] [r6: 39] [r7: 96] 

cdb_completion tag 1 val 37

ll cycle 1555
iq: { t1_16 }
rs: ADD0: 15 [ 38 1 ] fu_idx -1, fu_cycle_start 1552, fu_cycle_end 1553
rs: ADD2: 14 [ 37 1 ] fu_idx 2, fu_cycle_start 1554, fu_cycle_end 1555
thread 0: [r0: 0] [r1: 1] [r2: 36] [r3: 37] [r4: ADD2] [r5: ADD0] [r6: 39] [r7: 96] 

cdb_completion tag 2 val 38

ll cycle 1556
iq: { t1_17 }
rs: ADD0: 15 [ 38 1 ] fu_idx 0, fu_cycle_start 1555, fu_cycle_end 1556
rs: ADD1: 16 [ 39 1 ] fu_idx -1, fu_cycle_start 1553, fu_cycle_end 1554
thread 0: [r0: 0] [r1: 1] [r2: 36] [r3: 37] [r4: 38] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 39

ll cycle 1557
iq: { }
rs: ADD1: 16 [ 39 1 ] fu_idx 1, fu_cycle_start 1556, fu_cycle_end 1557
rs: ADD2: 17 [ 36 96 ] fu_idx -1, fu_cycle_start 1554, fu_cycle_end 1555
thread 0: [r0: 0] [r1: 1] [r2: 36] [r3: 37] [r4: 38] [r5: 39] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 40

ll cycle 1558
iq: { }
rs: ADD2: 17 [ 36 96 ] fu_idx 2, fu_cycle_start 1557, fu_cycle_end 1558
thread 0: [r0: 0] [r1: 1] [r2: 36] [r3: 37] [r4: 38] [r5: 39] [r6: 40] [r7: 96] 


ll cycle 1559
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 36] [r3: 37] [r4: 38] [r5: 39] [r6: 40] [r7: 96] 


ll cycle 1560
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 36] [r3: 37] [r4: 38] [r5: 39] [r6: 40] [r7: 96] 


ll cycle 1561
iq: { t1_13 }
rs: ADD0: 12 [ 36 1 ] fu_idx -1, fu_cycle_start 1555, fu_cycle_end 1556
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 37] [r4: 38] [r5: 39] [r6: 40] [r7: 96] 


ll cycle 1562
iq: { t1_14 }
rs: ADD0: 12 [ 36 1 ] fu_idx 0, fu_cycle_start 1561, fu_cycle_end 1562
rs: ADD1: 13 [ 37 1 ] fu_idx -1, fu_cycle_start 1556, fu_cycle_end 1557
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 38] [r5: 39] [r6: 40] [r7: 96] 

cdb_completion tag 0 val 37

ll cycle 1563
iq: { t1_15 }
rs: ADD1: 13 [ 37 1 ] fu_idx 1, fu_cycle_start 1562, fu_cycle_end 1563
rs: ADD2: 14 [ 38 1 ] fu_idx -1, fu_cycle_start 1557, fu_cycle_end 1558
thread 0: [r0: 0] [r1: 1] [r2: 37] [r3: ADD1] [r4: ADD2] [r5: 39] [r6: 40] [r7: 96] 

cdb_completion tag 1 val 38

ll cycle 1564
iq: { t1_16 }
rs: ADD0: 15 [ 39 1 ] fu_idx -1, fu_cycle_start 1561, fu_cycle_end 1562
rs: ADD2: 14 [ 38 1 ] fu_idx 2, fu_cycle_start 1563, fu_cycle_end 1564
thread 0: [r0: 0] [r1: 1] [r2: 37] [r3: 38] [r4: ADD2] [r5: ADD0] [r6: 40] [r7: 96] 

cdb_completion tag 2 val 39

ll cycle 1565
iq: { t1_17 }
rs: ADD0: 15 [ 39 1 ] fu_idx 0, fu_cycle_start 1564, fu_cycle_end 1565
rs: ADD1: 16 [ 40 1 ] fu_idx -1, fu_cycle_start 1562, fu_cycle_end 1563
thread 0: [r0: 0] [r1: 1] [r2: 37] [r3: 38] [r4: 39] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 40

ll cycle 1566
iq: { }
rs: ADD1: 16 [ 40 1 ] fu_idx 1, fu_cycle_start 1565, fu_cycle_end 1566
rs: ADD2: 17 [ 37 96 ] fu_idx -1, fu_cycle_start 1563, fu_cycle_end 1564
thread 0: [r0: 0] [r1: 1] [r2: 37] [r3: 38] [r4: 39] [r5: 40] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 41

ll cycle 1567
iq: { }
rs: ADD2: 17 [ 37 96 ] fu_idx 2, fu_cycle_start 1566, fu_cycle_end 1567
thread 0: [r0: 0] [r1: 1] [r2: 37] [r3: 38] [r4: 39] [r5: 40] [r6: 41] [r7: 96] 


ll cycle 1568
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 37] [r3: 38] [r4: 39] [r5: 40] [r6: 41] [r7: 96] 


ll cycle 1569
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 37] [r3: 38] [r4: 39] [r5: 40] [r6: 41] [r7: 96] 


ll cycle 1570
iq: { t1_13 }
rs: ADD0: 12 [ 37 1 ] fu_idx -1, fu_cycle_start 1564, fu_cycle_end 1565
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 38] [r4: 39] [r5: 40] [r6: 41] [r7: 96] 


ll cycle 1571
iq: { t1_14 }
rs: ADD0: 12 [ 37 1 ] fu_idx 0, fu_cycle_start 1570, fu_cycle_end 1571
rs: ADD1: 13 [ 38 1 ] fu_idx -1, fu_cycle_start 1565, fu_cycle_end 1566
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 39] [r5: 40] [r6: 41] [r7: 96] 

cdb_completion tag 0 val 38

ll cycle 1572
iq: { t1_15 }
rs: ADD1: 13 [ 38 1 ] fu_idx 1, fu_cycle_start 1571, fu_cycle_end 1572
rs: ADD2: 14 [ 39 1 ] fu_idx -1, fu_cycle_start 1566, fu_cycle_end 1567
thread 0: [r0: 0] [r1: 1] [r2: 38] [r3: ADD1] [r4: ADD2] [r5: 40] [r6: 41] [r7: 96] 

cdb_completion tag 1 val 39

ll cycle 1573
iq: { t1_16 }
rs: ADD0: 15 [ 40 1 ] fu_idx -1, fu_cycle_start 1570, fu_cycle_end 1571
rs: ADD2: 14 [ 39 1 ] fu_idx 2, fu_cycle_start 1572, fu_cycle_end 1573
thread 0: [r0: 0] [r1: 1] [r2: 38] [r3: 39] [r4: ADD2] [r5: ADD0] [r6: 41] [r7: 96] 

cdb_completion tag 2 val 40

ll cycle 1574
iq: { t1_17 }
rs: ADD0: 15 [ 40 1 ] fu_idx 0, fu_cycle_start 1573, fu_cycle_end 1574
rs: ADD1: 16 [ 41 1 ] fu_idx -1, fu_cycle_start 1571, fu_cycle_end 1572
thread 0: [r0: 0] [r1: 1] [r2: 38] [r3: 39] [r4: 40] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 41

ll cycle 1575
iq: { }
rs: ADD1: 16 [ 41 1 ] fu_idx 1, fu_cycle_start 1574, fu_cycle_end 1575
rs: ADD2: 17 [ 38 96 ] fu_idx -1, fu_cycle_start 1572, fu_cycle_end 1573
thread 0: [r0: 0] [r1: 1] [r2: 38] [r3: 39] [r4: 40] [r5: 41] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 42

ll cycle 1576
iq: { }
rs: ADD2: 17 [ 38 96 ] fu_idx 2, fu_cycle_start 1575, fu_cycle_end 1576
thread 0: [r0: 0] [r1: 1] [r2: 38] [r3: 39] [r4: 40] [r5: 41] [r6: 42] [r7: 96] 


ll cycle 1577
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 38] [r3: 39] [r4: 40] [r5: 41] [r6: 42] [r7: 96] 


ll cycle 1578
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 38] [r3: 39] [r4: 40] [r5: 41] [r6: 42] [r7: 96] 


ll cycle 1579
iq: { t1_13 }
rs: ADD0: 12 [ 38 1 ] fu_idx -1, fu_cycle_start 1573, fu_cycle_end 1574
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 39] [r4: 40] [r5: 41] [r6: 42] [r7: 96] 


ll cycle 1580
iq: { t1_14 }
rs: ADD0: 12 [ 38 1 ] fu_idx 0, fu_cycle_start 1579, fu_cycle_end 1580
rs: ADD1: 13 [ 39 1 ] fu_idx -1, fu_cycle_start 1574, fu_cycle_end 1575
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 40] [r5: 41] [r6: 42] [r7: 96] 

cdb_completion tag 0 val 39

ll cycle 1581
iq: { t1_15 }
rs: ADD1: 13 [ 39 1 ] fu_idx 1, fu_cycle_start 1580, fu_cycle_end 1581
rs: ADD2: 14 [ 40 1 ] fu_idx -1, fu_cycle_start 1575, fu_cycle_end 1576
thread 0: [r0: 0] [r1: 1] [r2: 39] [r3: ADD1] [r4: ADD2] [r5: 41] [r6: 42] [r7: 96] 

cdb_completion tag 1 val 40

ll cycle 1582
iq: { t1_16 }
rs: ADD0: 15 [ 41 1 ] fu_idx -1, fu_cycle_start 1579, fu_cycle_end 1580
rs: ADD2: 14 [ 40 1 ] fu_idx 2, fu_cycle_start 1581, fu_cycle_end 1582
thread 0: [r0: 0] [r1: 1] [r2: 39] [r3: 40] [r4: ADD2] [r5: ADD0] [r6: 42] [r7: 96] 

cdb_completion tag 2 val 41

ll cycle 1583
iq: { t1_17 }
rs: ADD0: 15 [ 41 1 ] fu_idx 0, fu_cycle_start 1582, fu_cycle_end 1583
rs: ADD1: 16 [ 42 1 ] fu_idx -1, fu_cycle_start 1580, fu_cycle_end 1581
thread 0: [r0: 0] [r1: 1] [r2: 39] [r3: 40] [r4: 41] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 42

ll cycle 1584
iq: { }
rs: ADD1: 16 [ 42 1 ] fu_idx 1, fu_cycle_start 1583, fu_cycle_end 1584
rs: ADD2: 17 [ 39 96 ] fu_idx -1, fu_cycle_start 1581, fu_cycle_end 1582
thread 0: [r0: 0] [r1: 1] [r2: 39] [r3: 40] [r4: 41] [r5: 42] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 43

ll cycle 1585
iq: { }
rs: ADD2: 17 [ 39 96 ] fu_idx 2, fu_cycle_start 1584, fu_cycle_end 1585
thread 0: [r0: 0] [r1: 1] [r2: 39] [r3: 40] [r4: 41] [r5: 42] [r6: 43] [r7: 96] 


ll cycle 1586
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 39] [r3: 40] [r4: 41] [r5: 42] [r6: 43] [r7: 96] 


ll cycle 1587
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 39] [r3: 40] [r4: 41] [r5: 42] [r6: 43] [r7: 96] 


ll cycle 1588
iq: { t1_13 }
rs: ADD0: 12 [ 39 1 ] fu_idx -1, fu_cycle_start 1582, fu_cycle_end 1583
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 40] [r4: 41] [r5: 42] [r6: 43] [r7: 96] 


ll cycle 1589
iq: { t1_14 }
rs: ADD0: 12 [ 39 1 ] fu_idx 0, fu_cycle_start 1588, fu_cycle_end 1589
rs: ADD1: 13 [ 40 1 ] fu_idx -1, fu_cycle_start 1583, fu_cycle_end 1584
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 41] [r5: 42] [r6: 43] [r7: 96] 

cdb_completion tag 0 val 40

ll cycle 1590
iq: { t1_15 }
rs: ADD1: 13 [ 40 1 ] fu_idx 1, fu_cycle_start 1589, fu_cycle_end 1590
rs: ADD2: 14 [ 41 1 ] fu_idx -1, fu_cycle_start 1584, fu_cycle_end 1585
thread 0: [r0: 0] [r1: 1] [r2: 40] [r3: ADD1] [r4: ADD2] [r5: 42] [r6: 43] [r7: 96] 

cdb_completion tag 1 val 41

ll cycle 1591
iq: { t1_16 }
rs: ADD0: 15 [ 42 1 ] fu_idx -1, fu_cycle_start 1588, fu_cycle_end 1589
rs: ADD2: 14 [ 41 1 ] fu_idx 2, fu_cycle_start 1590, fu_cycle_end 1591
thread 0: [r0: 0] [r1: 1] [r2: 40] [r3: 41] [r4: ADD2] [r5: ADD0] [r6: 43] [r7: 96] 

cdb_completion tag 2 val 42

ll cycle 1592
iq: { t1_17 }
rs: ADD0: 15 [ 42 1 ] fu_idx 0, fu_cycle_start 1591, fu_cycle_end 1592
rs: ADD1: 16 [ 43 1 ] fu_idx -1, fu_cycle_start 1589, fu_cycle_end 1590
thread 0: [r0: 0] [r1: 1] [r2: 40] [r3: 41] [r4: 42] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 43

ll cycle 1593
iq: { }
rs: ADD1: 16 [ 43 1 ] fu_idx 1, fu_cycle_start 1592, fu_cycle_end 1593
rs: ADD2: 17 [ 40 96 ] fu_idx -1, fu_cycle_start 1590, fu_cycle_end 1591
thread 0: [r0: 0] [r1: 1] [r2: 40] [r3: 41] [r4: 42] [r5: 43] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 44

ll cycle 1594
iq: { }
rs: ADD2: 17 [ 40 96 ] fu_idx 2, fu_cycle_start 1593, fu_cycle_end 1594
thread 0: [r0: 0] [r1: 1] [r2: 40] [r3: 41] [r4: 42] [r5: 43] [r6: 44] [r7: 96] 


ll cycle 1595
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 40] [r3: 41] [r4: 42] [r5: 43] [r6: 44] [r7: 96] 


ll cycle 1596
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 40] [r3: 41] [r4: 42] [r5: 43] [r6: 44] [r7: 96] 


ll cycle 1597
iq: { t1_13 }
rs: ADD0: 12 [ 40 1 ] fu_idx -1, fu_cycle_start 1591, fu_cycle_end 1592
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 41] [r4: 42] [r5: 43] [r6: 44] [r7: 96] 


ll cycle 1598
iq: { t1_14 }
rs: ADD0: 12 [ 40 1 ] fu_idx 0, fu_cycle_start 1597, fu_cycle_end 1598
rs: ADD1: 13 [ 41 1 ] fu_idx -1, fu_cycle_start 1592, fu_cycle_end 1593
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 42] [r5: 43] [r6: 44] [r7: 96] 

cdb_completion tag 0 val 41

ll cycle 1599
iq: { t1_15 }
rs: ADD1: 13 [ 41 1 ] fu_idx 1, fu_cycle_start 1598, fu_cycle_end 1599
rs: ADD2: 14 [ 42 1 ] fu_idx -1, fu_cycle_start 1593, fu_cycle_end 1594
thread 0: [r0: 0] [r1: 1] [r2: 41] [r3: ADD1] [r4: ADD2] [r5: 43] [r6: 44] [r7: 96] 

cdb_completion tag 1 val 42

ll cycle 1600
iq: { t1_16 }
rs: ADD0: 15 [ 43 1 ] fu_idx -1, fu_cycle_start 1597, fu_cycle_end 1598
rs: ADD2: 14 [ 42 1 ] fu_idx 2, fu_cycle_start 1599, fu_cycle_end 1600
thread 0: [r0: 0] [r1: 1] [r2: 41] [r3: 42] [r4: ADD2] [r5: ADD0] [r6: 44] [r7: 96] 

cdb_completion tag 2 val 43

ll cycle 1601
iq: { t1_17 }
rs: ADD0: 15 [ 43 1 ] fu_idx 0, fu_cycle_start 1600, fu_cycle_end 1601
rs: ADD1: 16 [ 44 1 ] fu_idx -1, fu_cycle_start 1598, fu_cycle_end 1599
thread 0: [r0: 0] [r1: 1] [r2: 41] [r3: 42] [r4: 43] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 44

ll cycle 1602
iq: { }
rs: ADD1: 16 [ 44 1 ] fu_idx 1, fu_cycle_start 1601, fu_cycle_end 1602
rs: ADD2: 17 [ 41 96 ] fu_idx -1, fu_cycle_start 1599, fu_cycle_end 1600
thread 0: [r0: 0] [r1: 1] [r2: 41] [r3: 42] [r4: 43] [r5: 44] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 45

ll cycle 1603
iq: { }
rs: ADD2: 17 [ 41 96 ] fu_idx 2, fu_cycle_start 1602, fu_cycle_end 1603
thread 0: [r0: 0] [r1: 1] [r2: 41] [r3: 42] [r4: 43] [r5: 44] [r6: 45] [r7: 96] 


ll cycle 1604
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 41] [r3: 42] [r4: 43] [r5: 44] [r6: 45] [r7: 96] 


ll cycle 1605
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 41] [r3: 42] [r4: 43] [r5: 44] [r6: 45] [r7: 96] 


ll cycle 1606
iq: { t1_13 }
rs: ADD0: 12 [ 41 1 ] fu_idx -1, fu_cycle_start 1600, fu_cycle_end 1601
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 42] [r4: 43] [r5: 44] [r6: 45] [r7: 96] 


ll cycle 1607
iq: { t1_14 }
rs: ADD0: 12 [ 41 1 ] fu_idx 0, fu_cycle_start 1606, fu_cycle_end 1607
rs: ADD1: 13 [ 42 1 ] fu_idx -1, fu_cycle_start 1601, fu_cycle_end 1602
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 43] [r5: 44] [r6: 45] [r7: 96] 

cdb_completion tag 0 val 42

ll cycle 1608
iq: { t1_15 }
rs: ADD1: 13 [ 42 1 ] fu_idx 1, fu_cycle_start 1607, fu_cycle_end 1608
rs: ADD2: 14 [ 43 1 ] fu_idx -1, fu_cycle_start 1602, fu_cycle_end 1603
thread 0: [r0: 0] [r1: 1] [r2: 42] [r3: ADD1] [r4: ADD2] [r5: 44] [r6: 45] [r7: 96] 

cdb_completion tag 1 val 43

ll cycle 1609
iq: { t1_16 }
rs: ADD0: 15 [ 44 1 ] fu_idx -1, fu_cycle_start 1606, fu_cycle_end 1607
rs: ADD2: 14 [ 43 1 ] fu_idx 2, fu_cycle_start 1608, fu_cycle_end 1609
thread 0: [r0: 0] [r1: 1] [r2: 42] [r3: 43] [r4: ADD2] [r5: ADD0] [r6: 45] [r7: 96] 

cdb_completion tag 2 val 44

ll cycle 1610
iq: { t1_17 }
rs: ADD0: 15 [ 44 1 ] fu_idx 0, fu_cycle_start 1609, fu_cycle_end 1610
rs: ADD1: 16 [ 45 1 ] fu_idx -1, fu_cycle_start 1607, fu_cycle_end 1608
thread 0: [r0: 0] [r1: 1] [r2: 42] [r3: 43] [r4: 44] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 45

ll cycle 1611
iq: { }
rs: ADD1: 16 [ 45 1 ] fu_idx 1, fu_cycle_start 1610, fu_cycle_end 1611
rs: ADD2: 17 [ 42 96 ] fu_idx -1, fu_cycle_start 1608, fu_cycle_end 1609
thread 0: [r0: 0] [r1: 1] [r2: 42] [r3: 43] [r4: 44] [r5: 45] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 46

ll cycle 1612
iq: { }
rs: ADD2: 17 [ 42 96 ] fu_idx 2, fu_cycle_start 1611, fu_cycle_end 1612
thread 0: [r0: 0] [r1: 1] [r2: 42] [r3: 43] [r4: 44] [r5: 45] [r6: 46] [r7: 96] 


ll cycle 1613
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 42] [r3: 43] [r4: 44] [r5: 45] [r6: 46] [r7: 96] 


ll cycle 1614
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 42] [r3: 43] [r4: 44] [r5: 45] [r6: 46] [r7: 96] 


ll cycle 1615
iq: { t1_13 }
rs: ADD0: 12 [ 42 1 ] fu_idx -1, fu_cycle_start 1609, fu_cycle_end 1610
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 43] [r4: 44] [r5: 45] [r6: 46] [r7: 96] 


ll cycle 1616
iq: { t1_14 }
rs: ADD0: 12 [ 42 1 ] fu_idx 0, fu_cycle_start 1615, fu_cycle_end 1616
rs: ADD1: 13 [ 43 1 ] fu_idx -1, fu_cycle_start 1610, fu_cycle_end 1611
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 44] [r5: 45] [r6: 46] [r7: 96] 

cdb_completion tag 0 val 43

ll cycle 1617
iq: { t1_15 }
rs: ADD1: 13 [ 43 1 ] fu_idx 1, fu_cycle_start 1616, fu_cycle_end 1617
rs: ADD2: 14 [ 44 1 ] fu_idx -1, fu_cycle_start 1611, fu_cycle_end 1612
thread 0: [r0: 0] [r1: 1] [r2: 43] [r3: ADD1] [r4: ADD2] [r5: 45] [r6: 46] [r7: 96] 

cdb_completion tag 1 val 44

ll cycle 1618
iq: { t1_16 }
rs: ADD0: 15 [ 45 1 ] fu_idx -1, fu_cycle_start 1615, fu_cycle_end 1616
rs: ADD2: 14 [ 44 1 ] fu_idx 2, fu_cycle_start 1617, fu_cycle_end 1618
thread 0: [r0: 0] [r1: 1] [r2: 43] [r3: 44] [r4: ADD2] [r5: ADD0] [r6: 46] [r7: 96] 

cdb_completion tag 2 val 45

ll cycle 1619
iq: { t1_17 }
rs: ADD0: 15 [ 45 1 ] fu_idx 0, fu_cycle_start 1618, fu_cycle_end 1619
rs: ADD1: 16 [ 46 1 ] fu_idx -1, fu_cycle_start 1616, fu_cycle_end 1617
thread 0: [r0: 0] [r1: 1] [r2: 43] [r3: 44] [r4: 45] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 46

ll cycle 1620
iq: { }
rs: ADD1: 16 [ 46 1 ] fu_idx 1, fu_cycle_start 1619, fu_cycle_end 1620
rs: ADD2: 17 [ 43 96 ] fu_idx -1, fu_cycle_start 1617, fu_cycle_end 1618
thread 0: [r0: 0] [r1: 1] [r2: 43] [r3: 44] [r4: 45] [r5: 46] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 47

ll cycle 1621
iq: { }
rs: ADD2: 17 [ 43 96 ] fu_idx 2, fu_cycle_start 1620, fu_cycle_end 1621
thread 0: [r0: 0] [r1: 1] [r2: 43] [r3: 44] [r4: 45] [r5: 46] [r6: 47] [r7: 96] 


ll cycle 1622
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 43] [r3: 44] [r4: 45] [r5: 46] [r6: 47] [r7: 96] 


ll cycle 1623
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 43] [r3: 44] [r4: 45] [r5: 46] [r6: 47] [r7: 96] 


ll cycle 1624
iq: { t1_13 }
rs: ADD0: 12 [ 43 1 ] fu_idx -1, fu_cycle_start 1618, fu_cycle_end 1619
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 44] [r4: 45] [r5: 46] [r6: 47] [r7: 96] 


ll cycle 1625
iq: { t1_14 }
rs: ADD0: 12 [ 43 1 ] fu_idx 0, fu_cycle_start 1624, fu_cycle_end 1625
rs: ADD1: 13 [ 44 1 ] fu_idx -1, fu_cycle_start 1619, fu_cycle_end 1620
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 45] [r5: 46] [r6: 47] [r7: 96] 

cdb_completion tag 0 val 44

ll cycle 1626
iq: { t1_15 }
rs: ADD1: 13 [ 44 1 ] fu_idx 1, fu_cycle_start 1625, fu_cycle_end 1626
rs: ADD2: 14 [ 45 1 ] fu_idx -1, fu_cycle_start 1620, fu_cycle_end 1621
thread 0: [r0: 0] [r1: 1] [r2: 44] [r3: ADD1] [r4: ADD2] [r5: 46] [r6: 47] [r7: 96] 

cdb_completion tag 1 val 45

ll cycle 1627
iq: { t1_16 }
rs: ADD0: 15 [ 46 1 ] fu_idx -1, fu_cycle_start 1624, fu_cycle_end 1625
rs: ADD2: 14 [ 45 1 ] fu_idx 2, fu_cycle_start 1626, fu_cycle_end 1627
thread 0: [r0: 0] [r1: 1] [r2: 44] [r3: 45] [r4: ADD2] [r5: ADD0] [r6: 47] [r7: 96] 

cdb_completion tag 2 val 46

ll cycle 1628
iq: { t1_17 }
rs: ADD0: 15 [ 46 1 ] fu_idx 0, fu_cycle_start 1627, fu_cycle_end 1628
rs: ADD1: 16 [ 47 1 ] fu_idx -1, fu_cycle_start 1625, fu_cycle_end 1626
thread 0: [r0: 0] [r1: 1] [r2: 44] [r3: 45] [r4: 46] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 47

ll cycle 1629
iq: { }
rs: ADD1: 16 [ 47 1 ] fu_idx 1, fu_cycle_start 1628, fu_cycle_end 1629
rs: ADD2: 17 [ 44 96 ] fu_idx -1, fu_cycle_start 1626, fu_cycle_end 1627
thread 0: [r0: 0] [r1: 1] [r2: 44] [r3: 45] [r4: 46] [r5: 47] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 48

ll cycle 1630
iq: { }
rs: ADD2: 17 [ 44 96 ] fu_idx 2, fu_cycle_start 1629, fu_cycle_end 1630
thread 0: [r0: 0] [r1: 1] [r2: 44] [r3: 45] [r4: 46] [r5: 47] [r6: 48] [r7: 96] 


ll cycle 1631
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 44] [r3: 45] [r4: 46] [r5: 47] [r6: 48] [r7: 96] 


ll cycle 1632
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 44] [r3: 45] [r4: 46] [r5: 47] [r6: 48] [r7: 96] 


ll cycle 1633
iq: { t1_13 }
rs: ADD0: 12 [ 44 1 ] fu_idx -1, fu_cycle_start 1627, fu_cycle_end 1628
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 45] [r4: 46] [r5: 47] [r6: 48] [r7: 96] 


ll cycle 1634
iq: { t1_14 }
rs: ADD0: 12 [ 44 1 ] fu_idx 0, fu_cycle_start 1633, fu_cycle_end 1634
rs: ADD1: 13 [ 45 1 ] fu_idx -1, fu_cycle_start 1628, fu_cycle_end 1629
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 46] [r5: 47] [r6: 48] [r7: 96] 

cdb_completion tag 0 val 45

ll cycle 1635
iq: { t1_15 }
rs: ADD1: 13 [ 45 1 ] fu_idx 1, fu_cycle_start 1634, fu_cycle_end 1635
rs: ADD2: 14 [ 46 1 ] fu_idx -1, fu_cycle_start 1629, fu_cycle_end 1630
thread 0: [r0: 0] [r1: 1] [r2: 45] [r3: ADD1] [r4: ADD2] [r5: 47] [r6: 48] [r7: 96] 

cdb_completion tag 1 val 46

ll cycle 1636
iq: { t1_16 }
rs: ADD0: 15 [ 47 1 ] fu_idx -1, fu_cycle_start 1633, fu_cycle_end 1634
rs: ADD2: 14 [ 46 1 ] fu_idx 2, fu_cycle_start 1635, fu_cycle_end 1636
thread 0: [r0: 0] [r1: 1] [r2: 45] [r3: 46] [r4: ADD2] [r5: ADD0] [r6: 48] [r7: 96] 

cdb_completion tag 2 val 47

ll cycle 1637
iq: { t1_17 }
rs: ADD0: 15 [ 47 1 ] fu_idx 0, fu_cycle_start 1636, fu_cycle_end 1637
rs: ADD1: 16 [ 48 1 ] fu_idx -1, fu_cycle_start 1634, fu_cycle_end 1635
thread 0: [r0: 0] [r1: 1] [r2: 45] [r3: 46] [r4: 47] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 48

ll cycle 1638
iq: { }
rs: ADD1: 16 [ 48 1 ] fu_idx 1, fu_cycle_start 1637, fu_cycle_end 1638
rs: ADD2: 17 [ 45 96 ] fu_idx -1, fu_cycle_start 1635, fu_cycle_end 1636
thread 0: [r0: 0] [r1: 1] [r2: 45] [r3: 46] [r4: 47] [r5: 48] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 49

ll cycle 1639
iq: { }
rs: ADD2: 17 [ 45 96 ] fu_idx 2, fu_cycle_start 1638, fu_cycle_end 1639
thread 0: [r0: 0] [r1: 1] [r2: 45] [r3: 46] [r4: 47] [r5: 48] [r6: 49] [r7: 96] 


ll cycle 1640
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 45] [r3: 46] [r4: 47] [r5: 48] [r6: 49] [r7: 96] 


ll cycle 1641
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 45] [r3: 46] [r4: 47] [r5: 48] [r6: 49] [r7: 96] 


ll cycle 1642
iq: { t1_13 }
rs: ADD0: 12 [ 45 1 ] fu_idx -1, fu_cycle_start 1636, fu_cycle_end 1637
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 46] [r4: 47] [r5: 48] [r6: 49] [r7: 96] 


ll cycle 1643
iq: { t1_14 }
rs: ADD0: 12 [ 45 1 ] fu_idx 0, fu_cycle_start 1642, fu_cycle_end 1643
rs: ADD1: 13 [ 46 1 ] fu_idx -1, fu_cycle_start 1637, fu_cycle_end 1638
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 47] [r5: 48] [r6: 49] [r7: 96] 

cdb_completion tag 0 val 46

ll cycle 1644
iq: { t1_15 }
rs: ADD1: 13 [ 46 1 ] fu_idx 1, fu_cycle_start 1643, fu_cycle_end 1644
rs: ADD2: 14 [ 47 1 ] fu_idx -1, fu_cycle_start 1638, fu_cycle_end 1639
thread 0: [r0: 0] [r1: 1] [r2: 46] [r3: ADD1] [r4: ADD2] [r5: 48] [r6: 49] [r7: 96] 

cdb_completion tag 1 val 47

ll cycle 1645
iq: { t1_16 }
rs: ADD0: 15 [ 48 1 ] fu_idx -1, fu_cycle_start 1642, fu_cycle_end 1643
rs: ADD2: 14 [ 47 1 ] fu_idx 2, fu_cycle_start 1644, fu_cycle_end 1645
thread 0: [r0: 0] [r1: 1] [r2: 46] [r3: 47] [r4: ADD2] [r5: ADD0] [r6: 49] [r7: 96] 

cdb_completion tag 2 val 48

ll cycle 1646
iq: { t1_17 }
rs: ADD0: 15 [ 48 1 ] fu_idx 0, fu_cycle_start 1645, fu_cycle_end 1646
rs: ADD1: 16 [ 49 1 ] fu_idx -1, fu_cycle_start 1643, fu_cycle_end 1644
thread 0: [r0: 0] [r1: 1] [r2: 46] [r3: 47] [r4: 48] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 49

ll cycle 1647
iq: { }
rs: ADD1: 16 [ 49 1 ] fu_idx 1, fu_cycle_start 1646, fu_cycle_end 1647
rs: ADD2: 17 [ 46 96 ] fu_idx -1, fu_cycle_start 1644, fu_cycle_end 1645
thread 0: [r0: 0] [r1: 1] [r2: 46] [r3: 47] [r4: 48] [r5: 49] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 50

ll cycle 1648
iq: { }
rs: ADD2: 17 [ 46 96 ] fu_idx 2, fu_cycle_start 1647, fu_cycle_end 1648
thread 0: [r0: 0] [r1: 1] [r2: 46] [r3: 47] [r4: 48] [r5: 49] [r6: 50] [r7: 96] 


ll cycle 1649
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 46] [r3: 47] [r4: 48] [r5: 49] [r6: 50] [r7: 96] 


ll cycle 1650
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 46] [r3: 47] [r4: 48] [r5: 49] [r6: 50] [r7: 96] 


ll cycle 1651
iq: { t1_13 }
rs: ADD0: 12 [ 46 1 ] fu_idx -1, fu_cycle_start 1645, fu_cycle_end 1646
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 47] [r4: 48] [r5: 49] [r6: 50] [r7: 96] 


ll cycle 1652
iq: { t1_14 }
rs: ADD0: 12 [ 46 1 ] fu_idx 0, fu_cycle_start 1651, fu_cycle_end 1652
rs: ADD1: 13 [ 47 1 ] fu_idx -1, fu_cycle_start 1646, fu_cycle_end 1647
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 48] [r5: 49] [r6: 50] [r7: 96] 

cdb_completion tag 0 val 47

ll cycle 1653
iq: { t1_15 }
rs: ADD1: 13 [ 47 1 ] fu_idx 1, fu_cycle_start 1652, fu_cycle_end 1653
rs: ADD2: 14 [ 48 1 ] fu_idx -1, fu_cycle_start 1647, fu_cycle_end 1648
thread 0: [r0: 0] [r1: 1] [r2: 47] [r3: ADD1] [r4: ADD2] [r5: 49] [r6: 50] [r7: 96] 

cdb_completion tag 1 val 48

ll cycle 1654
iq: { t1_16 }
rs: ADD0: 15 [ 49 1 ] fu_idx -1, fu_cycle_start 1651, fu_cycle_end 1652
rs: ADD2: 14 [ 48 1 ] fu_idx 2, fu_cycle_start 1653, fu_cycle_end 1654
thread 0: [r0: 0] [r1: 1] [r2: 47] [r3: 48] [r4: ADD2] [r5: ADD0] [r6: 50] [r7: 96] 

cdb_completion tag 2 val 49

ll cycle 1655
iq: { t1_17 }
rs: ADD0: 15 [ 49 1 ] fu_idx 0, fu_cycle_start 1654, fu_cycle_end 1655
rs: ADD1: 16 [ 50 1 ] fu_idx -1, fu_cycle_start 1652, fu_cycle_end 1653
thread 0: [r0: 0] [r1: 1] [r2: 47] [r3: 48] [r4: 49] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 50

ll cycle 1656
iq: { }
rs: ADD1: 16 [ 50 1 ] fu_idx 1, fu_cycle_start 1655, fu_cycle_end 1656
rs: ADD2: 17 [ 47 96 ] fu_idx -1, fu_cycle_start 1653, fu_cycle_end 1654
thread 0: [r0: 0] [r1: 1] [r2: 47] [r3: 48] [r4: 49] [r5: 50] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 51

ll cycle 1657
iq: { }
rs: ADD2: 17 [ 47 96 ] fu_idx 2, fu_cycle_start 1656, fu_cycle_end 1657
thread 0: [r0: 0] [r1: 1] [r2: 47] [r3: 48] [r4: 49] [r5: 50] [r6: 51] [r7: 96] 


ll cycle 1658
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 47] [r3: 48] [r4: 49] [r5: 50] [r6: 51] [r7: 96] 


ll cycle 1659
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 47] [r3: 48] [r4: 49] [r5: 50] [r6: 51] [r7: 96] 


ll cycle 1660
iq: { t1_13 }
rs: ADD0: 12 [ 47 1 ] fu_idx -1, fu_cycle_start 1654, fu_cycle_end 1655
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 48] [r4: 49] [r5: 50] [r6: 51] [r7: 96] 


ll cycle 1661
iq: { t1_14 }
rs: ADD0: 12 [ 47 1 ] fu_idx 0, fu_cycle_start 1660, fu_cycle_end 1661
rs: ADD1: 13 [ 48 1 ] fu_idx -1, fu_cycle_start 1655, fu_cycle_end 1656
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 49] [r5: 50] [r6: 51] [r7: 96] 

cdb_completion tag 0 val 48

ll cycle 1662
iq: { t1_15 }
rs: ADD1: 13 [ 48 1 ] fu_idx 1, fu_cycle_start 1661, fu_cycle_end 1662
rs: ADD2: 14 [ 49 1 ] fu_idx -1, fu_cycle_start 1656, fu_cycle_end 1657
thread 0: [r0: 0] [r1: 1] [r2: 48] [r3: ADD1] [r4: ADD2] [r5: 50] [r6: 51] [r7: 96] 

cdb_completion tag 1 val 49

ll cycle 1663
iq: { t1_16 }
rs: ADD0: 15 [ 50 1 ] fu_idx -1, fu_cycle_start 1660, fu_cycle_end 1661
rs: ADD2: 14 [ 49 1 ] fu_idx 2, fu_cycle_start 1662, fu_cycle_end 1663
thread 0: [r0: 0] [r1: 1] [r2: 48] [r3: 49] [r4: ADD2] [r5: ADD0] [r6: 51] [r7: 96] 

cdb_completion tag 2 val 50

ll cycle 1664
iq: { t1_17 }
rs: ADD0: 15 [ 50 1 ] fu_idx 0, fu_cycle_start 1663, fu_cycle_end 1664
rs: ADD1: 16 [ 51 1 ] fu_idx -1, fu_cycle_start 1661, fu_cycle_end 1662
thread 0: [r0: 0] [r1: 1] [r2: 48] [r3: 49] [r4: 50] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 51

ll cycle 1665
iq: { }
rs: ADD1: 16 [ 51 1 ] fu_idx 1, fu_cycle_start 1664, fu_cycle_end 1665
rs: ADD2: 17 [ 48 96 ] fu_idx -1, fu_cycle_start 1662, fu_cycle_end 1663
thread 0: [r0: 0] [r1: 1] [r2: 48] [r3: 49] [r4: 50] [r5: 51] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 52

ll cycle 1666
iq: { }
rs: ADD2: 17 [ 48 96 ] fu_idx 2, fu_cycle_start 1665, fu_cycle_end 1666
thread 0: [r0: 0] [r1: 1] [r2: 48] [r3: 49] [r4: 50] [r5: 51] [r6: 52] [r7: 96] 


ll cycle 1667
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 48] [r3: 49] [r4: 50] [r5: 51] [r6: 52] [r7: 96] 


ll cycle 1668
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 48] [r3: 49] [r4: 50] [r5: 51] [r6: 52] [r7: 96] 


ll cycle 1669
iq: { t1_13 }
rs: ADD0: 12 [ 48 1 ] fu_idx -1, fu_cycle_start 1663, fu_cycle_end 1664
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 49] [r4: 50] [r5: 51] [r6: 52] [r7: 96] 


ll cycle 1670
iq: { t1_14 }
rs: ADD0: 12 [ 48 1 ] fu_idx 0, fu_cycle_start 1669, fu_cycle_end 1670
rs: ADD1: 13 [ 49 1 ] fu_idx -1, fu_cycle_start 1664, fu_cycle_end 1665
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 50] [r5: 51] [r6: 52] [r7: 96] 

cdb_completion tag 0 val 49

ll cycle 1671
iq: { t1_15 }
rs: ADD1: 13 [ 49 1 ] fu_idx 1, fu_cycle_start 1670, fu_cycle_end 1671
rs: ADD2: 14 [ 50 1 ] fu_idx -1, fu_cycle_start 1665, fu_cycle_end 1666
thread 0: [r0: 0] [r1: 1] [r2: 49] [r3: ADD1] [r4: ADD2] [r5: 51] [r6: 52] [r7: 96] 

cdb_completion tag 1 val 50

ll cycle 1672
iq: { t1_16 }
rs: ADD0: 15 [ 51 1 ] fu_idx -1, fu_cycle_start 1669, fu_cycle_end 1670
rs: ADD2: 14 [ 50 1 ] fu_idx 2, fu_cycle_start 1671, fu_cycle_end 1672
thread 0: [r0: 0] [r1: 1] [r2: 49] [r3: 50] [r4: ADD2] [r5: ADD0] [r6: 52] [r7: 96] 

cdb_completion tag 2 val 51

ll cycle 1673
iq: { t1_17 }
rs: ADD0: 15 [ 51 1 ] fu_idx 0, fu_cycle_start 1672, fu_cycle_end 1673
rs: ADD1: 16 [ 52 1 ] fu_idx -1, fu_cycle_start 1670, fu_cycle_end 1671
thread 0: [r0: 0] [r1: 1] [r2: 49] [r3: 50] [r4: 51] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 52

ll cycle 1674
iq: { }
rs: ADD1: 16 [ 52 1 ] fu_idx 1, fu_cycle_start 1673, fu_cycle_end 1674
rs: ADD2: 17 [ 49 96 ] fu_idx -1, fu_cycle_start 1671, fu_cycle_end 1672
thread 0: [r0: 0] [r1: 1] [r2: 49] [r3: 50] [r4: 51] [r5: 52] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 53

ll cycle 1675
iq: { }
rs: ADD2: 17 [ 49 96 ] fu_idx 2, fu_cycle_start 1674, fu_cycle_end 1675
thread 0: [r0: 0] [r1: 1] [r2: 49] [r3: 50] [r4: 51] [r5: 52] [r6: 53] [r7: 96] 


ll cycle 1676
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 49] [r3: 50] [r4: 51] [r5: 52] [r6: 53] [r7: 96] 


ll cycle 1677
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 49] [r3: 50] [r4: 51] [r5: 52] [r6: 53] [r7: 96] 


ll cycle 1678
iq: { t1_13 }
rs: ADD0: 12 [ 49 1 ] fu_idx -1, fu_cycle_start 1672, fu_cycle_end 1673
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 50] [r4: 51] [r5: 52] [r6: 53] [r7: 96] 


ll cycle 1679
iq: { t1_14 }
rs: ADD0: 12 [ 49 1 ] fu_idx 0, fu_cycle_start 1678, fu_cycle_end 1679
rs: ADD1: 13 [ 50 1 ] fu_idx -1, fu_cycle_start 1673, fu_cycle_end 1674
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 51] [r5: 52] [r6: 53] [r7: 96] 

cdb_completion tag 0 val 50

ll cycle 1680
iq: { t1_15 }
rs: ADD1: 13 [ 50 1 ] fu_idx 1, fu_cycle_start 1679, fu_cycle_end 1680
rs: ADD2: 14 [ 51 1 ] fu_idx -1, fu_cycle_start 1674, fu_cycle_end 1675
thread 0: [r0: 0] [r1: 1] [r2: 50] [r3: ADD1] [r4: ADD2] [r5: 52] [r6: 53] [r7: 96] 

cdb_completion tag 1 val 51

ll cycle 1681
iq: { t1_16 }
rs: ADD0: 15 [ 52 1 ] fu_idx -1, fu_cycle_start 1678, fu_cycle_end 1679
rs: ADD2: 14 [ 51 1 ] fu_idx 2, fu_cycle_start 1680, fu_cycle_end 1681
thread 0: [r0: 0] [r1: 1] [r2: 50] [r3: 51] [r4: ADD2] [r5: ADD0] [r6: 53] [r7: 96] 

cdb_completion tag 2 val 52

ll cycle 1682
iq: { t1_17 }
rs: ADD0: 15 [ 52 1 ] fu_idx 0, fu_cycle_start 1681, fu_cycle_end 1682
rs: ADD1: 16 [ 53 1 ] fu_idx -1, fu_cycle_start 1679, fu_cycle_end 1680
thread 0: [r0: 0] [r1: 1] [r2: 50] [r3: 51] [r4: 52] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 53

ll cycle 1683
iq: { }
rs: ADD1: 16 [ 53 1 ] fu_idx 1, fu_cycle_start 1682, fu_cycle_end 1683
rs: ADD2: 17 [ 50 96 ] fu_idx -1, fu_cycle_start 1680, fu_cycle_end 1681
thread 0: [r0: 0] [r1: 1] [r2: 50] [r3: 51] [r4: 52] [r5: 53] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 54

ll cycle 1684
iq: { }
rs: ADD2: 17 [ 50 96 ] fu_idx 2, fu_cycle_start 1683, fu_cycle_end 1684
thread 0: [r0: 0] [r1: 1] [r2: 50] [r3: 51] [r4: 52] [r5: 53] [r6: 54] [r7: 96] 


ll cycle 1685
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 50] [r3: 51] [r4: 52] [r5: 53] [r6: 54] [r7: 96] 


ll cycle 1686
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 50] [r3: 51] [r4: 52] [r5: 53] [r6: 54] [r7: 96] 


ll cycle 1687
iq: { t1_13 }
rs: ADD0: 12 [ 50 1 ] fu_idx -1, fu_cycle_start 1681, fu_cycle_end 1682
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 51] [r4: 52] [r5: 53] [r6: 54] [r7: 96] 


ll cycle 1688
iq: { t1_14 }
rs: ADD0: 12 [ 50 1 ] fu_idx 0, fu_cycle_start 1687, fu_cycle_end 1688
rs: ADD1: 13 [ 51 1 ] fu_idx -1, fu_cycle_start 1682, fu_cycle_end 1683
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 52] [r5: 53] [r6: 54] [r7: 96] 

cdb_completion tag 0 val 51

ll cycle 1689
iq: { t1_15 }
rs: ADD1: 13 [ 51 1 ] fu_idx 1, fu_cycle_start 1688, fu_cycle_end 1689
rs: ADD2: 14 [ 52 1 ] fu_idx -1, fu_cycle_start 1683, fu_cycle_end 1684
thread 0: [r0: 0] [r1: 1] [r2: 51] [r3: ADD1] [r4: ADD2] [r5: 53] [r6: 54] [r7: 96] 

cdb_completion tag 1 val 52

ll cycle 1690
iq: { t1_16 }
rs: ADD0: 15 [ 53 1 ] fu_idx -1, fu_cycle_start 1687, fu_cycle_end 1688
rs: ADD2: 14 [ 52 1 ] fu_idx 2, fu_cycle_start 1689, fu_cycle_end 1690
thread 0: [r0: 0] [r1: 1] [r2: 51] [r3: 52] [r4: ADD2] [r5: ADD0] [r6: 54] [r7: 96] 

cdb_completion tag 2 val 53

ll cycle 1691
iq: { t1_17 }
rs: ADD0: 15 [ 53 1 ] fu_idx 0, fu_cycle_start 1690, fu_cycle_end 1691
rs: ADD1: 16 [ 54 1 ] fu_idx -1, fu_cycle_start 1688, fu_cycle_end 1689
thread 0: [r0: 0] [r1: 1] [r2: 51] [r3: 52] [r4: 53] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 54

ll cycle 1692
iq: { }
rs: ADD1: 16 [ 54 1 ] fu_idx 1, fu_cycle_start 1691, fu_cycle_end 1692
rs: ADD2: 17 [ 51 96 ] fu_idx -1, fu_cycle_start 1689, fu_cycle_end 1690
thread 0: [r0: 0] [r1: 1] [r2: 51] [r3: 52] [r4: 53] [r5: 54] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 55

ll cycle 1693
iq: { }
rs: ADD2: 17 [ 51 96 ] fu_idx 2, fu_cycle_start 1692, fu_cycle_end 1693
thread 0: [r0: 0] [r1: 1] [r2: 51] [r3: 52] [r4: 53] [r5: 54] [r6: 55] [r7: 96] 


ll cycle 1694
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 51] [r3: 52] [r4: 53] [r5: 54] [r6: 55] [r7: 96] 


ll cycle 1695
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 51] [r3: 52] [r4: 53] [r5: 54] [r6: 55] [r7: 96] 


ll cycle 1696
iq: { t1_13 }
rs: ADD0: 12 [ 51 1 ] fu_idx -1, fu_cycle_start 1690, fu_cycle_end 1691
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 52] [r4: 53] [r5: 54] [r6: 55] [r7: 96] 


ll cycle 1697
iq: { t1_14 }
rs: ADD0: 12 [ 51 1 ] fu_idx 0, fu_cycle_start 1696, fu_cycle_end 1697
rs: ADD1: 13 [ 52 1 ] fu_idx -1, fu_cycle_start 1691, fu_cycle_end 1692
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 53] [r5: 54] [r6: 55] [r7: 96] 

cdb_completion tag 0 val 52

ll cycle 1698
iq: { t1_15 }
rs: ADD1: 13 [ 52 1 ] fu_idx 1, fu_cycle_start 1697, fu_cycle_end 1698
rs: ADD2: 14 [ 53 1 ] fu_idx -1, fu_cycle_start 1692, fu_cycle_end 1693
thread 0: [r0: 0] [r1: 1] [r2: 52] [r3: ADD1] [r4: ADD2] [r5: 54] [r6: 55] [r7: 96] 

cdb_completion tag 1 val 53

ll cycle 1699
iq: { t1_16 }
rs: ADD0: 15 [ 54 1 ] fu_idx -1, fu_cycle_start 1696, fu_cycle_end 1697
rs: ADD2: 14 [ 53 1 ] fu_idx 2, fu_cycle_start 1698, fu_cycle_end 1699
thread 0: [r0: 0] [r1: 1] [r2: 52] [r3: 53] [r4: ADD2] [r5: ADD0] [r6: 55] [r7: 96] 

cdb_completion tag 2 val 54

ll cycle 1700
iq: { t1_17 }
rs: ADD0: 15 [ 54 1 ] fu_idx 0, fu_cycle_start 1699, fu_cycle_end 1700
rs: ADD1: 16 [ 55 1 ] fu_idx -1, fu_cycle_start 1697, fu_cycle_end 1698
thread 0: [r0: 0] [r1: 1] [r2: 52] [r3: 53] [r4: 54] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 55

ll cycle 1701
iq: { }
rs: ADD1: 16 [ 55 1 ] fu_idx 1, fu_cycle_start 1700, fu_cycle_end 1701
rs: ADD2: 17 [ 52 96 ] fu_idx -1, fu_cycle_start 1698, fu_cycle_end 1699
thread 0: [r0: 0] [r1: 1] [r2: 52] [r3: 53] [r4: 54] [r5: 55] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 56

ll cycle 1702
iq: { }
rs: ADD2: 17 [ 52 96 ] fu_idx 2, fu_cycle_start 1701, fu_cycle_end 1702
thread 0: [r0: 0] [r1: 1] [r2: 52] [r3: 53] [r4: 54] [r5: 55] [r6: 56] [r7: 96] 


ll cycle 1703
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 52] [r3: 53] [r4: 54] [r5: 55] [r6: 56] [r7: 96] 


ll cycle 1704
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 52] [r3: 53] [r4: 54] [r5: 55] [r6: 56] [r7: 96] 


ll cycle 1705
iq: { t1_13 }
rs: ADD0: 12 [ 52 1 ] fu_idx -1, fu_cycle_start 1699, fu_cycle_end 1700
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 53] [r4: 54] [r5: 55] [r6: 56] [r7: 96] 


ll cycle 1706
iq: { t1_14 }
rs: ADD0: 12 [ 52 1 ] fu_idx 0, fu_cycle_start 1705, fu_cycle_end 1706
rs: ADD1: 13 [ 53 1 ] fu_idx -1, fu_cycle_start 1700, fu_cycle_end 1701
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 54] [r5: 55] [r6: 56] [r7: 96] 

cdb_completion tag 0 val 53

ll cycle 1707
iq: { t1_15 }
rs: ADD1: 13 [ 53 1 ] fu_idx 1, fu_cycle_start 1706, fu_cycle_end 1707
rs: ADD2: 14 [ 54 1 ] fu_idx -1, fu_cycle_start 1701, fu_cycle_end 1702
thread 0: [r0: 0] [r1: 1] [r2: 53] [r3: ADD1] [r4: ADD2] [r5: 55] [r6: 56] [r7: 96] 

cdb_completion tag 1 val 54

ll cycle 1708
iq: { t1_16 }
rs: ADD0: 15 [ 55 1 ] fu_idx -1, fu_cycle_start 1705, fu_cycle_end 1706
rs: ADD2: 14 [ 54 1 ] fu_idx 2, fu_cycle_start 1707, fu_cycle_end 1708
thread 0: [r0: 0] [r1: 1] [r2: 53] [r3: 54] [r4: ADD2] [r5: ADD0] [r6: 56] [r7: 96] 

cdb_completion tag 2 val 55

ll cycle 1709
iq: { t1_17 }
rs: ADD0: 15 [ 55 1 ] fu_idx 0, fu_cycle_start 1708, fu_cycle_end 1709
rs: ADD1: 16 [ 56 1 ] fu_idx -1, fu_cycle_start 1706, fu_cycle_end 1707
thread 0: [r0: 0] [r1: 1] [r2: 53] [r3: 54] [r4: 55] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 56

ll cycle 1710
iq: { }
rs: ADD1: 16 [ 56 1 ] fu_idx 1, fu_cycle_start 1709, fu_cycle_end 1710
rs: ADD2: 17 [ 53 96 ] fu_idx -1, fu_cycle_start 1707, fu_cycle_end 1708
thread 0: [r0: 0] [r1: 1] [r2: 53] [r3: 54] [r4: 55] [r5: 56] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 57

ll cycle 1711
iq: { }
rs: ADD2: 17 [ 53 96 ] fu_idx 2, fu_cycle_start 1710, fu_cycle_end 1711
thread 0: [r0: 0] [r1: 1] [r2: 53] [r3: 54] [r4: 55] [r5: 56] [r6: 57] [r7: 96] 


ll cycle 1712
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 53] [r3: 54] [r4: 55] [r5: 56] [r6: 57] [r7: 96] 


ll cycle 1713
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 53] [r3: 54] [r4: 55] [r5: 56] [r6: 57] [r7: 96] 


ll cycle 1714
iq: { t1_13 }
rs: ADD0: 12 [ 53 1 ] fu_idx -1, fu_cycle_start 1708, fu_cycle_end 1709
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 54] [r4: 55] [r5: 56] [r6: 57] [r7: 96] 


ll cycle 1715
iq: { t1_14 }
rs: ADD0: 12 [ 53 1 ] fu_idx 0, fu_cycle_start 1714, fu_cycle_end 1715
rs: ADD1: 13 [ 54 1 ] fu_idx -1, fu_cycle_start 1709, fu_cycle_end 1710
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 55] [r5: 56] [r6: 57] [r7: 96] 

cdb_completion tag 0 val 54

ll cycle 1716
iq: { t1_15 }
rs: ADD1: 13 [ 54 1 ] fu_idx 1, fu_cycle_start 1715, fu_cycle_end 1716
rs: ADD2: 14 [ 55 1 ] fu_idx -1, fu_cycle_start 1710, fu_cycle_end 1711
thread 0: [r0: 0] [r1: 1] [r2: 54] [r3: ADD1] [r4: ADD2] [r5: 56] [r6: 57] [r7: 96] 

cdb_completion tag 1 val 55

ll cycle 1717
iq: { t1_16 }
rs: ADD0: 15 [ 56 1 ] fu_idx -1, fu_cycle_start 1714, fu_cycle_end 1715
rs: ADD2: 14 [ 55 1 ] fu_idx 2, fu_cycle_start 1716, fu_cycle_end 1717
thread 0: [r0: 0] [r1: 1] [r2: 54] [r3: 55] [r4: ADD2] [r5: ADD0] [r6: 57] [r7: 96] 

cdb_completion tag 2 val 56

ll cycle 1718
iq: { t1_17 }
rs: ADD0: 15 [ 56 1 ] fu_idx 0, fu_cycle_start 1717, fu_cycle_end 1718
rs: ADD1: 16 [ 57 1 ] fu_idx -1, fu_cycle_start 1715, fu_cycle_end 1716
thread 0: [r0: 0] [r1: 1] [r2: 54] [r3: 55] [r4: 56] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 57

ll cycle 1719
iq: { }
rs: ADD1: 16 [ 57 1 ] fu_idx 1, fu_cycle_start 1718, fu_cycle_end 1719
rs: ADD2: 17 [ 54 96 ] fu_idx -1, fu_cycle_start 1716, fu_cycle_end 1717
thread 0: [r0: 0] [r1: 1] [r2: 54] [r3: 55] [r4: 56] [r5: 57] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 58

ll cycle 1720
iq: { }
rs: ADD2: 17 [ 54 96 ] fu_idx 2, fu_cycle_start 1719, fu_cycle_end 1720
thread 0: [r0: 0] [r1: 1] [r2: 54] [r3: 55] [r4: 56] [r5: 57] [r6: 58] [r7: 96] 


ll cycle 1721
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 54] [r3: 55] [r4: 56] [r5: 57] [r6: 58] [r7: 96] 


ll cycle 1722
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 54] [r3: 55] [r4: 56] [r5: 57] [r6: 58] [r7: 96] 


ll cycle 1723
iq: { t1_13 }
rs: ADD0: 12 [ 54 1 ] fu_idx -1, fu_cycle_start 1717, fu_cycle_end 1718
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 55] [r4: 56] [r5: 57] [r6: 58] [r7: 96] 


ll cycle 1724
iq: { t1_14 }
rs: ADD0: 12 [ 54 1 ] fu_idx 0, fu_cycle_start 1723, fu_cycle_end 1724
rs: ADD1: 13 [ 55 1 ] fu_idx -1, fu_cycle_start 1718, fu_cycle_end 1719
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 56] [r5: 57] [r6: 58] [r7: 96] 

cdb_completion tag 0 val 55

ll cycle 1725
iq: { t1_15 }
rs: ADD1: 13 [ 55 1 ] fu_idx 1, fu_cycle_start 1724, fu_cycle_end 1725
rs: ADD2: 14 [ 56 1 ] fu_idx -1, fu_cycle_start 1719, fu_cycle_end 1720
thread 0: [r0: 0] [r1: 1] [r2: 55] [r3: ADD1] [r4: ADD2] [r5: 57] [r6: 58] [r7: 96] 

cdb_completion tag 1 val 56

ll cycle 1726
iq: { t1_16 }
rs: ADD0: 15 [ 57 1 ] fu_idx -1, fu_cycle_start 1723, fu_cycle_end 1724
rs: ADD2: 14 [ 56 1 ] fu_idx 2, fu_cycle_start 1725, fu_cycle_end 1726
thread 0: [r0: 0] [r1: 1] [r2: 55] [r3: 56] [r4: ADD2] [r5: ADD0] [r6: 58] [r7: 96] 

cdb_completion tag 2 val 57

ll cycle 1727
iq: { t1_17 }
rs: ADD0: 15 [ 57 1 ] fu_idx 0, fu_cycle_start 1726, fu_cycle_end 1727
rs: ADD1: 16 [ 58 1 ] fu_idx -1, fu_cycle_start 1724, fu_cycle_end 1725
thread 0: [r0: 0] [r1: 1] [r2: 55] [r3: 56] [r4: 57] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 58

ll cycle 1728
iq: { }
rs: ADD1: 16 [ 58 1 ] fu_idx 1, fu_cycle_start 1727, fu_cycle_end 1728
rs: ADD2: 17 [ 55 96 ] fu_idx -1, fu_cycle_start 1725, fu_cycle_end 1726
thread 0: [r0: 0] [r1: 1] [r2: 55] [r3: 56] [r4: 57] [r5: 58] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 59

ll cycle 1729
iq: { }
rs: ADD2: 17 [ 55 96 ] fu_idx 2, fu_cycle_start 1728, fu_cycle_end 1729
thread 0: [r0: 0] [r1: 1] [r2: 55] [r3: 56] [r4: 57] [r5: 58] [r6: 59] [r7: 96] 


ll cycle 1730
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 55] [r3: 56] [r4: 57] [r5: 58] [r6: 59] [r7: 96] 


ll cycle 1731
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 55] [r3: 56] [r4: 57] [r5: 58] [r6: 59] [r7: 96] 


ll cycle 1732
iq: { t1_13 }
rs: ADD0: 12 [ 55 1 ] fu_idx -1, fu_cycle_start 1726, fu_cycle_end 1727
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 56] [r4: 57] [r5: 58] [r6: 59] [r7: 96] 


ll cycle 1733
iq: { t1_14 }
rs: ADD0: 12 [ 55 1 ] fu_idx 0, fu_cycle_start 1732, fu_cycle_end 1733
rs: ADD1: 13 [ 56 1 ] fu_idx -1, fu_cycle_start 1727, fu_cycle_end 1728
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 57] [r5: 58] [r6: 59] [r7: 96] 

cdb_completion tag 0 val 56

ll cycle 1734
iq: { t1_15 }
rs: ADD1: 13 [ 56 1 ] fu_idx 1, fu_cycle_start 1733, fu_cycle_end 1734
rs: ADD2: 14 [ 57 1 ] fu_idx -1, fu_cycle_start 1728, fu_cycle_end 1729
thread 0: [r0: 0] [r1: 1] [r2: 56] [r3: ADD1] [r4: ADD2] [r5: 58] [r6: 59] [r7: 96] 

cdb_completion tag 1 val 57

ll cycle 1735
iq: { t1_16 }
rs: ADD0: 15 [ 58 1 ] fu_idx -1, fu_cycle_start 1732, fu_cycle_end 1733
rs: ADD2: 14 [ 57 1 ] fu_idx 2, fu_cycle_start 1734, fu_cycle_end 1735
thread 0: [r0: 0] [r1: 1] [r2: 56] [r3: 57] [r4: ADD2] [r5: ADD0] [r6: 59] [r7: 96] 

cdb_completion tag 2 val 58

ll cycle 1736
iq: { t1_17 }
rs: ADD0: 15 [ 58 1 ] fu_idx 0, fu_cycle_start 1735, fu_cycle_end 1736
rs: ADD1: 16 [ 59 1 ] fu_idx -1, fu_cycle_start 1733, fu_cycle_end 1734
thread 0: [r0: 0] [r1: 1] [r2: 56] [r3: 57] [r4: 58] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 59

ll cycle 1737
iq: { }
rs: ADD1: 16 [ 59 1 ] fu_idx 1, fu_cycle_start 1736, fu_cycle_end 1737
rs: ADD2: 17 [ 56 96 ] fu_idx -1, fu_cycle_start 1734, fu_cycle_end 1735
thread 0: [r0: 0] [r1: 1] [r2: 56] [r3: 57] [r4: 58] [r5: 59] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 60

ll cycle 1738
iq: { }
rs: ADD2: 17 [ 56 96 ] fu_idx 2, fu_cycle_start 1737, fu_cycle_end 1738
thread 0: [r0: 0] [r1: 1] [r2: 56] [r3: 57] [r4: 58] [r5: 59] [r6: 60] [r7: 96] 


ll cycle 1739
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 56] [r3: 57] [r4: 58] [r5: 59] [r6: 60] [r7: 96] 


ll cycle 1740
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 56] [r3: 57] [r4: 58] [r5: 59] [r6: 60] [r7: 96] 


ll cycle 1741
iq: { t1_13 }
rs: ADD0: 12 [ 56 1 ] fu_idx -1, fu_cycle_start 1735, fu_cycle_end 1736
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 57] [r4: 58] [r5: 59] [r6: 60] [r7: 96] 


ll cycle 1742
iq: { t1_14 }
rs: ADD0: 12 [ 56 1 ] fu_idx 0, fu_cycle_start 1741, fu_cycle_end 1742
rs: ADD1: 13 [ 57 1 ] fu_idx -1, fu_cycle_start 1736, fu_cycle_end 1737
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 58] [r5: 59] [r6: 60] [r7: 96] 

cdb_completion tag 0 val 57

ll cycle 1743
iq: { t1_15 }
rs: ADD1: 13 [ 57 1 ] fu_idx 1, fu_cycle_start 1742, fu_cycle_end 1743
rs: ADD2: 14 [ 58 1 ] fu_idx -1, fu_cycle_start 1737, fu_cycle_end 1738
thread 0: [r0: 0] [r1: 1] [r2: 57] [r3: ADD1] [r4: ADD2] [r5: 59] [r6: 60] [r7: 96] 

cdb_completion tag 1 val 58

ll cycle 1744
iq: { t1_16 }
rs: ADD0: 15 [ 59 1 ] fu_idx -1, fu_cycle_start 1741, fu_cycle_end 1742
rs: ADD2: 14 [ 58 1 ] fu_idx 2, fu_cycle_start 1743, fu_cycle_end 1744
thread 0: [r0: 0] [r1: 1] [r2: 57] [r3: 58] [r4: ADD2] [r5: ADD0] [r6: 60] [r7: 96] 

cdb_completion tag 2 val 59

ll cycle 1745
iq: { t1_17 }
rs: ADD0: 15 [ 59 1 ] fu_idx 0, fu_cycle_start 1744, fu_cycle_end 1745
rs: ADD1: 16 [ 60 1 ] fu_idx -1, fu_cycle_start 1742, fu_cycle_end 1743
thread 0: [r0: 0] [r1: 1] [r2: 57] [r3: 58] [r4: 59] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 60

ll cycle 1746
iq: { }
rs: ADD1: 16 [ 60 1 ] fu_idx 1, fu_cycle_start 1745, fu_cycle_end 1746
rs: ADD2: 17 [ 57 96 ] fu_idx -1, fu_cycle_start 1743, fu_cycle_end 1744
thread 0: [r0: 0] [r1: 1] [r2: 57] [r3: 58] [r4: 59] [r5: 60] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 61

ll cycle 1747
iq: { }
rs: ADD2: 17 [ 57 96 ] fu_idx 2, fu_cycle_start 1746, fu_cycle_end 1747
thread 0: [r0: 0] [r1: 1] [r2: 57] [r3: 58] [r4: 59] [r5: 60] [r6: 61] [r7: 96] 


ll cycle 1748
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 57] [r3: 58] [r4: 59] [r5: 60] [r6: 61] [r7: 96] 


ll cycle 1749
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 57] [r3: 58] [r4: 59] [r5: 60] [r6: 61] [r7: 96] 


ll cycle 1750
iq: { t1_13 }
rs: ADD0: 12 [ 57 1 ] fu_idx -1, fu_cycle_start 1744, fu_cycle_end 1745
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 58] [r4: 59] [r5: 60] [r6: 61] [r7: 96] 


ll cycle 1751
iq: { t1_14 }
rs: ADD0: 12 [ 57 1 ] fu_idx 0, fu_cycle_start 1750, fu_cycle_end 1751
rs: ADD1: 13 [ 58 1 ] fu_idx -1, fu_cycle_start 1745, fu_cycle_end 1746
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 59] [r5: 60] [r6: 61] [r7: 96] 

cdb_completion tag 0 val 58

ll cycle 1752
iq: { t1_15 }
rs: ADD1: 13 [ 58 1 ] fu_idx 1, fu_cycle_start 1751, fu_cycle_end 1752
rs: ADD2: 14 [ 59 1 ] fu_idx -1, fu_cycle_start 1746, fu_cycle_end 1747
thread 0: [r0: 0] [r1: 1] [r2: 58] [r3: ADD1] [r4: ADD2] [r5: 60] [r6: 61] [r7: 96] 

cdb_completion tag 1 val 59

ll cycle 1753
iq: { t1_16 }
rs: ADD0: 15 [ 60 1 ] fu_idx -1, fu_cycle_start 1750, fu_cycle_end 1751
rs: ADD2: 14 [ 59 1 ] fu_idx 2, fu_cycle_start 1752, fu_cycle_end 1753
thread 0: [r0: 0] [r1: 1] [r2: 58] [r3: 59] [r4: ADD2] [r5: ADD0] [r6: 61] [r7: 96] 

cdb_completion tag 2 val 60

ll cycle 1754
iq: { t1_17 }
rs: ADD0: 15 [ 60 1 ] fu_idx 0, fu_cycle_start 1753, fu_cycle_end 1754
rs: ADD1: 16 [ 61 1 ] fu_idx -1, fu_cycle_start 1751, fu_cycle_end 1752
thread 0: [r0: 0] [r1: 1] [r2: 58] [r3: 59] [r4: 60] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 61

ll cycle 1755
iq: { }
rs: ADD1: 16 [ 61 1 ] fu_idx 1, fu_cycle_start 1754, fu_cycle_end 1755
rs: ADD2: 17 [ 58 96 ] fu_idx -1, fu_cycle_start 1752, fu_cycle_end 1753
thread 0: [r0: 0] [r1: 1] [r2: 58] [r3: 59] [r4: 60] [r5: 61] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 62

ll cycle 1756
iq: { }
rs: ADD2: 17 [ 58 96 ] fu_idx 2, fu_cycle_start 1755, fu_cycle_end 1756
thread 0: [r0: 0] [r1: 1] [r2: 58] [r3: 59] [r4: 60] [r5: 61] [r6: 62] [r7: 96] 


ll cycle 1757
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 58] [r3: 59] [r4: 60] [r5: 61] [r6: 62] [r7: 96] 


ll cycle 1758
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 58] [r3: 59] [r4: 60] [r5: 61] [r6: 62] [r7: 96] 


ll cycle 1759
iq: { t1_13 }
rs: ADD0: 12 [ 58 1 ] fu_idx -1, fu_cycle_start 1753, fu_cycle_end 1754
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 59] [r4: 60] [r5: 61] [r6: 62] [r7: 96] 


ll cycle 1760
iq: { t1_14 }
rs: ADD0: 12 [ 58 1 ] fu_idx 0, fu_cycle_start 1759, fu_cycle_end 1760
rs: ADD1: 13 [ 59 1 ] fu_idx -1, fu_cycle_start 1754, fu_cycle_end 1755
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 60] [r5: 61] [r6: 62] [r7: 96] 

cdb_completion tag 0 val 59

ll cycle 1761
iq: { t1_15 }
rs: ADD1: 13 [ 59 1 ] fu_idx 1, fu_cycle_start 1760, fu_cycle_end 1761
rs: ADD2: 14 [ 60 1 ] fu_idx -1, fu_cycle_start 1755, fu_cycle_end 1756
thread 0: [r0: 0] [r1: 1] [r2: 59] [r3: ADD1] [r4: ADD2] [r5: 61] [r6: 62] [r7: 96] 

cdb_completion tag 1 val 60

ll cycle 1762
iq: { t1_16 }
rs: ADD0: 15 [ 61 1 ] fu_idx -1, fu_cycle_start 1759, fu_cycle_end 1760
rs: ADD2: 14 [ 60 1 ] fu_idx 2, fu_cycle_start 1761, fu_cycle_end 1762
thread 0: [r0: 0] [r1: 1] [r2: 59] [r3: 60] [r4: ADD2] [r5: ADD0] [r6: 62] [r7: 96] 

cdb_completion tag 2 val 61

ll cycle 1763
iq: { t1_17 }
rs: ADD0: 15 [ 61 1 ] fu_idx 0, fu_cycle_start 1762, fu_cycle_end 1763
rs: ADD1: 16 [ 62 1 ] fu_idx -1, fu_cycle_start 1760, fu_cycle_end 1761
thread 0: [r0: 0] [r1: 1] [r2: 59] [r3: 60] [r4: 61] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 62

ll cycle 1764
iq: { }
rs: ADD1: 16 [ 62 1 ] fu_idx 1, fu_cycle_start 1763, fu_cycle_end 1764
rs: ADD2: 17 [ 59 96 ] fu_idx -1, fu_cycle_start 1761, fu_cycle_end 1762
thread 0: [r0: 0] [r1: 1] [r2: 59] [r3: 60] [r4: 61] [r5: 62] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 63

ll cycle 1765
iq: { }
rs: ADD2: 17 [ 59 96 ] fu_idx 2, fu_cycle_start 1764, fu_cycle_end 1765
thread 0: [r0: 0] [r1: 1] [r2: 59] [r3: 60] [r4: 61] [r5: 62] [r6: 63] [r7: 96] 


ll cycle 1766
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 59] [r3: 60] [r4: 61] [r5: 62] [r6: 63] [r7: 96] 


ll cycle 1767
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 59] [r3: 60] [r4: 61] [r5: 62] [r6: 63] [r7: 96] 


ll cycle 1768
iq: { t1_13 }
rs: ADD0: 12 [ 59 1 ] fu_idx -1, fu_cycle_start 1762, fu_cycle_end 1763
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 60] [r4: 61] [r5: 62] [r6: 63] [r7: 96] 


ll cycle 1769
iq: { t1_14 }
rs: ADD0: 12 [ 59 1 ] fu_idx 0, fu_cycle_start 1768, fu_cycle_end 1769
rs: ADD1: 13 [ 60 1 ] fu_idx -1, fu_cycle_start 1763, fu_cycle_end 1764
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 61] [r5: 62] [r6: 63] [r7: 96] 

cdb_completion tag 0 val 60

ll cycle 1770
iq: { t1_15 }
rs: ADD1: 13 [ 60 1 ] fu_idx 1, fu_cycle_start 1769, fu_cycle_end 1770
rs: ADD2: 14 [ 61 1 ] fu_idx -1, fu_cycle_start 1764, fu_cycle_end 1765
thread 0: [r0: 0] [r1: 1] [r2: 60] [r3: ADD1] [r4: ADD2] [r5: 62] [r6: 63] [r7: 96] 

cdb_completion tag 1 val 61

ll cycle 1771
iq: { t1_16 }
rs: ADD0: 15 [ 62 1 ] fu_idx -1, fu_cycle_start 1768, fu_cycle_end 1769
rs: ADD2: 14 [ 61 1 ] fu_idx 2, fu_cycle_start 1770, fu_cycle_end 1771
thread 0: [r0: 0] [r1: 1] [r2: 60] [r3: 61] [r4: ADD2] [r5: ADD0] [r6: 63] [r7: 96] 

cdb_completion tag 2 val 62

ll cycle 1772
iq: { t1_17 }
rs: ADD0: 15 [ 62 1 ] fu_idx 0, fu_cycle_start 1771, fu_cycle_end 1772
rs: ADD1: 16 [ 63 1 ] fu_idx -1, fu_cycle_start 1769, fu_cycle_end 1770
thread 0: [r0: 0] [r1: 1] [r2: 60] [r3: 61] [r4: 62] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 63

ll cycle 1773
iq: { }
rs: ADD1: 16 [ 63 1 ] fu_idx 1, fu_cycle_start 1772, fu_cycle_end 1773
rs: ADD2: 17 [ 60 96 ] fu_idx -1, fu_cycle_start 1770, fu_cycle_end 1771
thread 0: [r0: 0] [r1: 1] [r2: 60] [r3: 61] [r4: 62] [r5: 63] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 64

ll cycle 1774
iq: { }
rs: ADD2: 17 [ 60 96 ] fu_idx 2, fu_cycle_start 1773, fu_cycle_end 1774
thread 0: [r0: 0] [r1: 1] [r2: 60] [r3: 61] [r4: 62] [r5: 63] [r6: 64] [r7: 96] 


ll cycle 1775
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 60] [r3: 61] [r4: 62] [r5: 63] [r6: 64] [r7: 96] 


ll cycle 1776
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 60] [r3: 61] [r4: 62] [r5: 63] [r6: 64] [r7: 96] 


ll cycle 1777
iq: { t1_13 }
rs: ADD0: 12 [ 60 1 ] fu_idx -1, fu_cycle_start 1771, fu_cycle_end 1772
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 61] [r4: 62] [r5: 63] [r6: 64] [r7: 96] 


ll cycle 1778
iq: { t1_14 }
rs: ADD0: 12 [ 60 1 ] fu_idx 0, fu_cycle_start 1777, fu_cycle_end 1778
rs: ADD1: 13 [ 61 1 ] fu_idx -1, fu_cycle_start 1772, fu_cycle_end 1773
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 62] [r5: 63] [r6: 64] [r7: 96] 

cdb_completion tag 0 val 61

ll cycle 1779
iq: { t1_15 }
rs: ADD1: 13 [ 61 1 ] fu_idx 1, fu_cycle_start 1778, fu_cycle_end 1779
rs: ADD2: 14 [ 62 1 ] fu_idx -1, fu_cycle_start 1773, fu_cycle_end 1774
thread 0: [r0: 0] [r1: 1] [r2: 61] [r3: ADD1] [r4: ADD2] [r5: 63] [r6: 64] [r7: 96] 

cdb_completion tag 1 val 62

ll cycle 1780
iq: { t1_16 }
rs: ADD0: 15 [ 63 1 ] fu_idx -1, fu_cycle_start 1777, fu_cycle_end 1778
rs: ADD2: 14 [ 62 1 ] fu_idx 2, fu_cycle_start 1779, fu_cycle_end 1780
thread 0: [r0: 0] [r1: 1] [r2: 61] [r3: 62] [r4: ADD2] [r5: ADD0] [r6: 64] [r7: 96] 

cdb_completion tag 2 val 63

ll cycle 1781
iq: { t1_17 }
rs: ADD0: 15 [ 63 1 ] fu_idx 0, fu_cycle_start 1780, fu_cycle_end 1781
rs: ADD1: 16 [ 64 1 ] fu_idx -1, fu_cycle_start 1778, fu_cycle_end 1779
thread 0: [r0: 0] [r1: 1] [r2: 61] [r3: 62] [r4: 63] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 64

ll cycle 1782
iq: { }
rs: ADD1: 16 [ 64 1 ] fu_idx 1, fu_cycle_start 1781, fu_cycle_end 1782
rs: ADD2: 17 [ 61 96 ] fu_idx -1, fu_cycle_start 1779, fu_cycle_end 1780
thread 0: [r0: 0] [r1: 1] [r2: 61] [r3: 62] [r4: 63] [r5: 64] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 65

ll cycle 1783
iq: { }
rs: ADD2: 17 [ 61 96 ] fu_idx 2, fu_cycle_start 1782, fu_cycle_end 1783
thread 0: [r0: 0] [r1: 1] [r2: 61] [r3: 62] [r4: 63] [r5: 64] [r6: 65] [r7: 96] 


ll cycle 1784
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 61] [r3: 62] [r4: 63] [r5: 64] [r6: 65] [r7: 96] 


ll cycle 1785
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 61] [r3: 62] [r4: 63] [r5: 64] [r6: 65] [r7: 96] 


ll cycle 1786
iq: { t1_13 }
rs: ADD0: 12 [ 61 1 ] fu_idx -1, fu_cycle_start 1780, fu_cycle_end 1781
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 62] [r4: 63] [r5: 64] [r6: 65] [r7: 96] 


ll cycle 1787
iq: { t1_14 }
rs: ADD0: 12 [ 61 1 ] fu_idx 0, fu_cycle_start 1786, fu_cycle_end 1787
rs: ADD1: 13 [ 62 1 ] fu_idx -1, fu_cycle_start 1781, fu_cycle_end 1782
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 63] [r5: 64] [r6: 65] [r7: 96] 

cdb_completion tag 0 val 62

ll cycle 1788
iq: { t1_15 }
rs: ADD1: 13 [ 62 1 ] fu_idx 1, fu_cycle_start 1787, fu_cycle_end 1788
rs: ADD2: 14 [ 63 1 ] fu_idx -1, fu_cycle_start 1782, fu_cycle_end 1783
thread 0: [r0: 0] [r1: 1] [r2: 62] [r3: ADD1] [r4: ADD2] [r5: 64] [r6: 65] [r7: 96] 

cdb_completion tag 1 val 63

ll cycle 1789
iq: { t1_16 }
rs: ADD0: 15 [ 64 1 ] fu_idx -1, fu_cycle_start 1786, fu_cycle_end 1787
rs: ADD2: 14 [ 63 1 ] fu_idx 2, fu_cycle_start 1788, fu_cycle_end 1789
thread 0: [r0: 0] [r1: 1] [r2: 62] [r3: 63] [r4: ADD2] [r5: ADD0] [r6: 65] [r7: 96] 

cdb_completion tag 2 val 64

ll cycle 1790
iq: { t1_17 }
rs: ADD0: 15 [ 64 1 ] fu_idx 0, fu_cycle_start 1789, fu_cycle_end 1790
rs: ADD1: 16 [ 65 1 ] fu_idx -1, fu_cycle_start 1787, fu_cycle_end 1788
thread 0: [r0: 0] [r1: 1] [r2: 62] [r3: 63] [r4: 64] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 65

ll cycle 1791
iq: { }
rs: ADD1: 16 [ 65 1 ] fu_idx 1, fu_cycle_start 1790, fu_cycle_end 1791
rs: ADD2: 17 [ 62 96 ] fu_idx -1, fu_cycle_start 1788, fu_cycle_end 1789
thread 0: [r0: 0] [r1: 1] [r2: 62] [r3: 63] [r4: 64] [r5: 65] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 66

ll cycle 1792
iq: { }
rs: ADD2: 17 [ 62 96 ] fu_idx 2, fu_cycle_start 1791, fu_cycle_end 1792
thread 0: [r0: 0] [r1: 1] [r2: 62] [r3: 63] [r4: 64] [r5: 65] [r6: 66] [r7: 96] 


ll cycle 1793
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 62] [r3: 63] [r4: 64] [r5: 65] [r6: 66] [r7: 96] 


ll cycle 1794
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 62] [r3: 63] [r4: 64] [r5: 65] [r6: 66] [r7: 96] 


ll cycle 1795
iq: { t1_13 }
rs: ADD0: 12 [ 62 1 ] fu_idx -1, fu_cycle_start 1789, fu_cycle_end 1790
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 63] [r4: 64] [r5: 65] [r6: 66] [r7: 96] 


ll cycle 1796
iq: { t1_14 }
rs: ADD0: 12 [ 62 1 ] fu_idx 0, fu_cycle_start 1795, fu_cycle_end 1796
rs: ADD1: 13 [ 63 1 ] fu_idx -1, fu_cycle_start 1790, fu_cycle_end 1791
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 64] [r5: 65] [r6: 66] [r7: 96] 

cdb_completion tag 0 val 63

ll cycle 1797
iq: { t1_15 }
rs: ADD1: 13 [ 63 1 ] fu_idx 1, fu_cycle_start 1796, fu_cycle_end 1797
rs: ADD2: 14 [ 64 1 ] fu_idx -1, fu_cycle_start 1791, fu_cycle_end 1792
thread 0: [r0: 0] [r1: 1] [r2: 63] [r3: ADD1] [r4: ADD2] [r5: 65] [r6: 66] [r7: 96] 

cdb_completion tag 1 val 64

ll cycle 1798
iq: { t1_16 }
rs: ADD0: 15 [ 65 1 ] fu_idx -1, fu_cycle_start 1795, fu_cycle_end 1796
rs: ADD2: 14 [ 64 1 ] fu_idx 2, fu_cycle_start 1797, fu_cycle_end 1798
thread 0: [r0: 0] [r1: 1] [r2: 63] [r3: 64] [r4: ADD2] [r5: ADD0] [r6: 66] [r7: 96] 

cdb_completion tag 2 val 65

ll cycle 1799
iq: { t1_17 }
rs: ADD0: 15 [ 65 1 ] fu_idx 0, fu_cycle_start 1798, fu_cycle_end 1799
rs: ADD1: 16 [ 66 1 ] fu_idx -1, fu_cycle_start 1796, fu_cycle_end 1797
thread 0: [r0: 0] [r1: 1] [r2: 63] [r3: 64] [r4: 65] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 66

ll cycle 1800
iq: { }
rs: ADD1: 16 [ 66 1 ] fu_idx 1, fu_cycle_start 1799, fu_cycle_end 1800
rs: ADD2: 17 [ 63 96 ] fu_idx -1, fu_cycle_start 1797, fu_cycle_end 1798
thread 0: [r0: 0] [r1: 1] [r2: 63] [r3: 64] [r4: 65] [r5: 66] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 67

ll cycle 1801
iq: { }
rs: ADD2: 17 [ 63 96 ] fu_idx 2, fu_cycle_start 1800, fu_cycle_end 1801
thread 0: [r0: 0] [r1: 1] [r2: 63] [r3: 64] [r4: 65] [r5: 66] [r6: 67] [r7: 96] 


ll cycle 1802
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 63] [r3: 64] [r4: 65] [r5: 66] [r6: 67] [r7: 96] 


ll cycle 1803
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 63] [r3: 64] [r4: 65] [r5: 66] [r6: 67] [r7: 96] 


ll cycle 1804
iq: { t1_13 }
rs: ADD0: 12 [ 63 1 ] fu_idx -1, fu_cycle_start 1798, fu_cycle_end 1799
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 64] [r4: 65] [r5: 66] [r6: 67] [r7: 96] 


ll cycle 1805
iq: { t1_14 }
rs: ADD0: 12 [ 63 1 ] fu_idx 0, fu_cycle_start 1804, fu_cycle_end 1805
rs: ADD1: 13 [ 64 1 ] fu_idx -1, fu_cycle_start 1799, fu_cycle_end 1800
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 65] [r5: 66] [r6: 67] [r7: 96] 

cdb_completion tag 0 val 64

ll cycle 1806
iq: { t1_15 }
rs: ADD1: 13 [ 64 1 ] fu_idx 1, fu_cycle_start 1805, fu_cycle_end 1806
rs: ADD2: 14 [ 65 1 ] fu_idx -1, fu_cycle_start 1800, fu_cycle_end 1801
thread 0: [r0: 0] [r1: 1] [r2: 64] [r3: ADD1] [r4: ADD2] [r5: 66] [r6: 67] [r7: 96] 

cdb_completion tag 1 val 65

ll cycle 1807
iq: { t1_16 }
rs: ADD0: 15 [ 66 1 ] fu_idx -1, fu_cycle_start 1804, fu_cycle_end 1805
rs: ADD2: 14 [ 65 1 ] fu_idx 2, fu_cycle_start 1806, fu_cycle_end 1807
thread 0: [r0: 0] [r1: 1] [r2: 64] [r3: 65] [r4: ADD2] [r5: ADD0] [r6: 67] [r7: 96] 

cdb_completion tag 2 val 66

ll cycle 1808
iq: { t1_17 }
rs: ADD0: 15 [ 66 1 ] fu_idx 0, fu_cycle_start 1807, fu_cycle_end 1808
rs: ADD1: 16 [ 67 1 ] fu_idx -1, fu_cycle_start 1805, fu_cycle_end 1806
thread 0: [r0: 0] [r1: 1] [r2: 64] [r3: 65] [r4: 66] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 67

ll cycle 1809
iq: { }
rs: ADD1: 16 [ 67 1 ] fu_idx 1, fu_cycle_start 1808, fu_cycle_end 1809
rs: ADD2: 17 [ 64 96 ] fu_idx -1, fu_cycle_start 1806, fu_cycle_end 1807
thread 0: [r0: 0] [r1: 1] [r2: 64] [r3: 65] [r4: 66] [r5: 67] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 68

ll cycle 1810
iq: { }
rs: ADD2: 17 [ 64 96 ] fu_idx 2, fu_cycle_start 1809, fu_cycle_end 1810
thread 0: [r0: 0] [r1: 1] [r2: 64] [r3: 65] [r4: 66] [r5: 67] [r6: 68] [r7: 96] 


ll cycle 1811
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 64] [r3: 65] [r4: 66] [r5: 67] [r6: 68] [r7: 96] 


ll cycle 1812
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 64] [r3: 65] [r4: 66] [r5: 67] [r6: 68] [r7: 96] 


ll cycle 1813
iq: { t1_13 }
rs: ADD0: 12 [ 64 1 ] fu_idx -1, fu_cycle_start 1807, fu_cycle_end 1808
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 65] [r4: 66] [r5: 67] [r6: 68] [r7: 96] 


ll cycle 1814
iq: { t1_14 }
rs: ADD0: 12 [ 64 1 ] fu_idx 0, fu_cycle_start 1813, fu_cycle_end 1814
rs: ADD1: 13 [ 65 1 ] fu_idx -1, fu_cycle_start 1808, fu_cycle_end 1809
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 66] [r5: 67] [r6: 68] [r7: 96] 

cdb_completion tag 0 val 65

ll cycle 1815
iq: { t1_15 }
rs: ADD1: 13 [ 65 1 ] fu_idx 1, fu_cycle_start 1814, fu_cycle_end 1815
rs: ADD2: 14 [ 66 1 ] fu_idx -1, fu_cycle_start 1809, fu_cycle_end 1810
thread 0: [r0: 0] [r1: 1] [r2: 65] [r3: ADD1] [r4: ADD2] [r5: 67] [r6: 68] [r7: 96] 

cdb_completion tag 1 val 66

ll cycle 1816
iq: { t1_16 }
rs: ADD0: 15 [ 67 1 ] fu_idx -1, fu_cycle_start 1813, fu_cycle_end 1814
rs: ADD2: 14 [ 66 1 ] fu_idx 2, fu_cycle_start 1815, fu_cycle_end 1816
thread 0: [r0: 0] [r1: 1] [r2: 65] [r3: 66] [r4: ADD2] [r5: ADD0] [r6: 68] [r7: 96] 

cdb_completion tag 2 val 67

ll cycle 1817
iq: { t1_17 }
rs: ADD0: 15 [ 67 1 ] fu_idx 0, fu_cycle_start 1816, fu_cycle_end 1817
rs: ADD1: 16 [ 68 1 ] fu_idx -1, fu_cycle_start 1814, fu_cycle_end 1815
thread 0: [r0: 0] [r1: 1] [r2: 65] [r3: 66] [r4: 67] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 68

ll cycle 1818
iq: { }
rs: ADD1: 16 [ 68 1 ] fu_idx 1, fu_cycle_start 1817, fu_cycle_end 1818
rs: ADD2: 17 [ 65 96 ] fu_idx -1, fu_cycle_start 1815, fu_cycle_end 1816
thread 0: [r0: 0] [r1: 1] [r2: 65] [r3: 66] [r4: 67] [r5: 68] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 69

ll cycle 1819
iq: { }
rs: ADD2: 17 [ 65 96 ] fu_idx 2, fu_cycle_start 1818, fu_cycle_end 1819
thread 0: [r0: 0] [r1: 1] [r2: 65] [r3: 66] [r4: 67] [r5: 68] [r6: 69] [r7: 96] 


ll cycle 1820
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 65] [r3: 66] [r4: 67] [r5: 68] [r6: 69] [r7: 96] 


ll cycle 1821
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 65] [r3: 66] [r4: 67] [r5: 68] [r6: 69] [r7: 96] 


ll cycle 1822
iq: { t1_13 }
rs: ADD0: 12 [ 65 1 ] fu_idx -1, fu_cycle_start 1816, fu_cycle_end 1817
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 66] [r4: 67] [r5: 68] [r6: 69] [r7: 96] 


ll cycle 1823
iq: { t1_14 }
rs: ADD0: 12 [ 65 1 ] fu_idx 0, fu_cycle_start 1822, fu_cycle_end 1823
rs: ADD1: 13 [ 66 1 ] fu_idx -1, fu_cycle_start 1817, fu_cycle_end 1818
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 67] [r5: 68] [r6: 69] [r7: 96] 

cdb_completion tag 0 val 66

ll cycle 1824
iq: { t1_15 }
rs: ADD1: 13 [ 66 1 ] fu_idx 1, fu_cycle_start 1823, fu_cycle_end 1824
rs: ADD2: 14 [ 67 1 ] fu_idx -1, fu_cycle_start 1818, fu_cycle_end 1819
thread 0: [r0: 0] [r1: 1] [r2: 66] [r3: ADD1] [r4: ADD2] [r5: 68] [r6: 69] [r7: 96] 

cdb_completion tag 1 val 67

ll cycle 1825
iq: { t1_16 }
rs: ADD0: 15 [ 68 1 ] fu_idx -1, fu_cycle_start 1822, fu_cycle_end 1823
rs: ADD2: 14 [ 67 1 ] fu_idx 2, fu_cycle_start 1824, fu_cycle_end 1825
thread 0: [r0: 0] [r1: 1] [r2: 66] [r3: 67] [r4: ADD2] [r5: ADD0] [r6: 69] [r7: 96] 

cdb_completion tag 2 val 68

ll cycle 1826
iq: { t1_17 }
rs: ADD0: 15 [ 68 1 ] fu_idx 0, fu_cycle_start 1825, fu_cycle_end 1826
rs: ADD1: 16 [ 69 1 ] fu_idx -1, fu_cycle_start 1823, fu_cycle_end 1824
thread 0: [r0: 0] [r1: 1] [r2: 66] [r3: 67] [r4: 68] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 69

ll cycle 1827
iq: { }
rs: ADD1: 16 [ 69 1 ] fu_idx 1, fu_cycle_start 1826, fu_cycle_end 1827
rs: ADD2: 17 [ 66 96 ] fu_idx -1, fu_cycle_start 1824, fu_cycle_end 1825
thread 0: [r0: 0] [r1: 1] [r2: 66] [r3: 67] [r4: 68] [r5: 69] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 70

ll cycle 1828
iq: { }
rs: ADD2: 17 [ 66 96 ] fu_idx 2, fu_cycle_start 1827, fu_cycle_end 1828
thread 0: [r0: 0] [r1: 1] [r2: 66] [r3: 67] [r4: 68] [r5: 69] [r6: 70] [r7: 96] 


ll cycle 1829
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 66] [r3: 67] [r4: 68] [r5: 69] [r6: 70] [r7: 96] 


ll cycle 1830
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 66] [r3: 67] [r4: 68] [r5: 69] [r6: 70] [r7: 96] 


ll cycle 1831
iq: { t1_13 }
rs: ADD0: 12 [ 66 1 ] fu_idx -1, fu_cycle_start 1825, fu_cycle_end 1826
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 67] [r4: 68] [r5: 69] [r6: 70] [r7: 96] 


ll cycle 1832
iq: { t1_14 }
rs: ADD0: 12 [ 66 1 ] fu_idx 0, fu_cycle_start 1831, fu_cycle_end 1832
rs: ADD1: 13 [ 67 1 ] fu_idx -1, fu_cycle_start 1826, fu_cycle_end 1827
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 68] [r5: 69] [r6: 70] [r7: 96] 

cdb_completion tag 0 val 67

ll cycle 1833
iq: { t1_15 }
rs: ADD1: 13 [ 67 1 ] fu_idx 1, fu_cycle_start 1832, fu_cycle_end 1833
rs: ADD2: 14 [ 68 1 ] fu_idx -1, fu_cycle_start 1827, fu_cycle_end 1828
thread 0: [r0: 0] [r1: 1] [r2: 67] [r3: ADD1] [r4: ADD2] [r5: 69] [r6: 70] [r7: 96] 

cdb_completion tag 1 val 68

ll cycle 1834
iq: { t1_16 }
rs: ADD0: 15 [ 69 1 ] fu_idx -1, fu_cycle_start 1831, fu_cycle_end 1832
rs: ADD2: 14 [ 68 1 ] fu_idx 2, fu_cycle_start 1833, fu_cycle_end 1834
thread 0: [r0: 0] [r1: 1] [r2: 67] [r3: 68] [r4: ADD2] [r5: ADD0] [r6: 70] [r7: 96] 

cdb_completion tag 2 val 69

ll cycle 1835
iq: { t1_17 }
rs: ADD0: 15 [ 69 1 ] fu_idx 0, fu_cycle_start 1834, fu_cycle_end 1835
rs: ADD1: 16 [ 70 1 ] fu_idx -1, fu_cycle_start 1832, fu_cycle_end 1833
thread 0: [r0: 0] [r1: 1] [r2: 67] [r3: 68] [r4: 69] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 70

ll cycle 1836
iq: { }
rs: ADD1: 16 [ 70 1 ] fu_idx 1, fu_cycle_start 1835, fu_cycle_end 1836
rs: ADD2: 17 [ 67 96 ] fu_idx -1, fu_cycle_start 1833, fu_cycle_end 1834
thread 0: [r0: 0] [r1: 1] [r2: 67] [r3: 68] [r4: 69] [r5: 70] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 71

ll cycle 1837
iq: { }
rs: ADD2: 17 [ 67 96 ] fu_idx 2, fu_cycle_start 1836, fu_cycle_end 1837
thread 0: [r0: 0] [r1: 1] [r2: 67] [r3: 68] [r4: 69] [r5: 70] [r6: 71] [r7: 96] 


ll cycle 1838
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 67] [r3: 68] [r4: 69] [r5: 70] [r6: 71] [r7: 96] 


ll cycle 1839
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 67] [r3: 68] [r4: 69] [r5: 70] [r6: 71] [r7: 96] 


ll cycle 1840
iq: { t1_13 }
rs: ADD0: 12 [ 67 1 ] fu_idx -1, fu_cycle_start 1834, fu_cycle_end 1835
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 68] [r4: 69] [r5: 70] [r6: 71] [r7: 96] 


ll cycle 1841
iq: { t1_14 }
rs: ADD0: 12 [ 67 1 ] fu_idx 0, fu_cycle_start 1840, fu_cycle_end 1841
rs: ADD1: 13 [ 68 1 ] fu_idx -1, fu_cycle_start 1835, fu_cycle_end 1836
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 69] [r5: 70] [r6: 71] [r7: 96] 

cdb_completion tag 0 val 68

ll cycle 1842
iq: { t1_15 }
rs: ADD1: 13 [ 68 1 ] fu_idx 1, fu_cycle_start 1841, fu_cycle_end 1842
rs: ADD2: 14 [ 69 1 ] fu_idx -1, fu_cycle_start 1836, fu_cycle_end 1837
thread 0: [r0: 0] [r1: 1] [r2: 68] [r3: ADD1] [r4: ADD2] [r5: 70] [r6: 71] [r7: 96] 

cdb_completion tag 1 val 69

ll cycle 1843
iq: { t1_16 }
rs: ADD0: 15 [ 70 1 ] fu_idx -1, fu_cycle_start 1840, fu_cycle_end 1841
rs: ADD2: 14 [ 69 1 ] fu_idx 2, fu_cycle_start 1842, fu_cycle_end 1843
thread 0: [r0: 0] [r1: 1] [r2: 68] [r3: 69] [r4: ADD2] [r5: ADD0] [r6: 71] [r7: 96] 

cdb_completion tag 2 val 70

ll cycle 1844
iq: { t1_17 }
rs: ADD0: 15 [ 70 1 ] fu_idx 0, fu_cycle_start 1843, fu_cycle_end 1844
rs: ADD1: 16 [ 71 1 ] fu_idx -1, fu_cycle_start 1841, fu_cycle_end 1842
thread 0: [r0: 0] [r1: 1] [r2: 68] [r3: 69] [r4: 70] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 71

ll cycle 1845
iq: { }
rs: ADD1: 16 [ 71 1 ] fu_idx 1, fu_cycle_start 1844, fu_cycle_end 1845
rs: ADD2: 17 [ 68 96 ] fu_idx -1, fu_cycle_start 1842, fu_cycle_end 1843
thread 0: [r0: 0] [r1: 1] [r2: 68] [r3: 69] [r4: 70] [r5: 71] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 72

ll cycle 1846
iq: { }
rs: ADD2: 17 [ 68 96 ] fu_idx 2, fu_cycle_start 1845, fu_cycle_end 1846
thread 0: [r0: 0] [r1: 1] [r2: 68] [r3: 69] [r4: 70] [r5: 71] [r6: 72] [r7: 96] 


ll cycle 1847
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 68] [r3: 69] [r4: 70] [r5: 71] [r6: 72] [r7: 96] 


ll cycle 1848
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 68] [r3: 69] [r4: 70] [r5: 71] [r6: 72] [r7: 96] 


ll cycle 1849
iq: { t1_13 }
rs: ADD0: 12 [ 68 1 ] fu_idx -1, fu_cycle_start 1843, fu_cycle_end 1844
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 69] [r4: 70] [r5: 71] [r6: 72] [r7: 96] 


ll cycle 1850
iq: { t1_14 }
rs: ADD0: 12 [ 68 1 ] fu_idx 0, fu_cycle_start 1849, fu_cycle_end 1850
rs: ADD1: 13 [ 69 1 ] fu_idx -1, fu_cycle_start 1844, fu_cycle_end 1845
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 70] [r5: 71] [r6: 72] [r7: 96] 

cdb_completion tag 0 val 69

ll cycle 1851
iq: { t1_15 }
rs: ADD1: 13 [ 69 1 ] fu_idx 1, fu_cycle_start 1850, fu_cycle_end 1851
rs: ADD2: 14 [ 70 1 ] fu_idx -1, fu_cycle_start 1845, fu_cycle_end 1846
thread 0: [r0: 0] [r1: 1] [r2: 69] [r3: ADD1] [r4: ADD2] [r5: 71] [r6: 72] [r7: 96] 

cdb_completion tag 1 val 70

ll cycle 1852
iq: { t1_16 }
rs: ADD0: 15 [ 71 1 ] fu_idx -1, fu_cycle_start 1849, fu_cycle_end 1850
rs: ADD2: 14 [ 70 1 ] fu_idx 2, fu_cycle_start 1851, fu_cycle_end 1852
thread 0: [r0: 0] [r1: 1] [r2: 69] [r3: 70] [r4: ADD2] [r5: ADD0] [r6: 72] [r7: 96] 

cdb_completion tag 2 val 71

ll cycle 1853
iq: { t1_17 }
rs: ADD0: 15 [ 71 1 ] fu_idx 0, fu_cycle_start 1852, fu_cycle_end 1853
rs: ADD1: 16 [ 72 1 ] fu_idx -1, fu_cycle_start 1850, fu_cycle_end 1851
thread 0: [r0: 0] [r1: 1] [r2: 69] [r3: 70] [r4: 71] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 72

ll cycle 1854
iq: { }
rs: ADD1: 16 [ 72 1 ] fu_idx 1, fu_cycle_start 1853, fu_cycle_end 1854
rs: ADD2: 17 [ 69 96 ] fu_idx -1, fu_cycle_start 1851, fu_cycle_end 1852
thread 0: [r0: 0] [r1: 1] [r2: 69] [r3: 70] [r4: 71] [r5: 72] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 73

ll cycle 1855
iq: { }
rs: ADD2: 17 [ 69 96 ] fu_idx 2, fu_cycle_start 1854, fu_cycle_end 1855
thread 0: [r0: 0] [r1: 1] [r2: 69] [r3: 70] [r4: 71] [r5: 72] [r6: 73] [r7: 96] 


ll cycle 1856
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 69] [r3: 70] [r4: 71] [r5: 72] [r6: 73] [r7: 96] 


ll cycle 1857
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 69] [r3: 70] [r4: 71] [r5: 72] [r6: 73] [r7: 96] 


ll cycle 1858
iq: { t1_13 }
rs: ADD0: 12 [ 69 1 ] fu_idx -1, fu_cycle_start 1852, fu_cycle_end 1853
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 70] [r4: 71] [r5: 72] [r6: 73] [r7: 96] 


ll cycle 1859
iq: { t1_14 }
rs: ADD0: 12 [ 69 1 ] fu_idx 0, fu_cycle_start 1858, fu_cycle_end 1859
rs: ADD1: 13 [ 70 1 ] fu_idx -1, fu_cycle_start 1853, fu_cycle_end 1854
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 71] [r5: 72] [r6: 73] [r7: 96] 

cdb_completion tag 0 val 70

ll cycle 1860
iq: { t1_15 }
rs: ADD1: 13 [ 70 1 ] fu_idx 1, fu_cycle_start 1859, fu_cycle_end 1860
rs: ADD2: 14 [ 71 1 ] fu_idx -1, fu_cycle_start 1854, fu_cycle_end 1855
thread 0: [r0: 0] [r1: 1] [r2: 70] [r3: ADD1] [r4: ADD2] [r5: 72] [r6: 73] [r7: 96] 

cdb_completion tag 1 val 71

ll cycle 1861
iq: { t1_16 }
rs: ADD0: 15 [ 72 1 ] fu_idx -1, fu_cycle_start 1858, fu_cycle_end 1859
rs: ADD2: 14 [ 71 1 ] fu_idx 2, fu_cycle_start 1860, fu_cycle_end 1861
thread 0: [r0: 0] [r1: 1] [r2: 70] [r3: 71] [r4: ADD2] [r5: ADD0] [r6: 73] [r7: 96] 

cdb_completion tag 2 val 72

ll cycle 1862
iq: { t1_17 }
rs: ADD0: 15 [ 72 1 ] fu_idx 0, fu_cycle_start 1861, fu_cycle_end 1862
rs: ADD1: 16 [ 73 1 ] fu_idx -1, fu_cycle_start 1859, fu_cycle_end 1860
thread 0: [r0: 0] [r1: 1] [r2: 70] [r3: 71] [r4: 72] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 73

ll cycle 1863
iq: { }
rs: ADD1: 16 [ 73 1 ] fu_idx 1, fu_cycle_start 1862, fu_cycle_end 1863
rs: ADD2: 17 [ 70 96 ] fu_idx -1, fu_cycle_start 1860, fu_cycle_end 1861
thread 0: [r0: 0] [r1: 1] [r2: 70] [r3: 71] [r4: 72] [r5: 73] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 74

ll cycle 1864
iq: { }
rs: ADD2: 17 [ 70 96 ] fu_idx 2, fu_cycle_start 1863, fu_cycle_end 1864
thread 0: [r0: 0] [r1: 1] [r2: 70] [r3: 71] [r4: 72] [r5: 73] [r6: 74] [r7: 96] 


ll cycle 1865
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 70] [r3: 71] [r4: 72] [r5: 73] [r6: 74] [r7: 96] 


ll cycle 1866
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 70] [r3: 71] [r4: 72] [r5: 73] [r6: 74] [r7: 96] 


ll cycle 1867
iq: { t1_13 }
rs: ADD0: 12 [ 70 1 ] fu_idx -1, fu_cycle_start 1861, fu_cycle_end 1862
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 71] [r4: 72] [r5: 73] [r6: 74] [r7: 96] 


ll cycle 1868
iq: { t1_14 }
rs: ADD0: 12 [ 70 1 ] fu_idx 0, fu_cycle_start 1867, fu_cycle_end 1868
rs: ADD1: 13 [ 71 1 ] fu_idx -1, fu_cycle_start 1862, fu_cycle_end 1863
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 72] [r5: 73] [r6: 74] [r7: 96] 

cdb_completion tag 0 val 71

ll cycle 1869
iq: { t1_15 }
rs: ADD1: 13 [ 71 1 ] fu_idx 1, fu_cycle_start 1868, fu_cycle_end 1869
rs: ADD2: 14 [ 72 1 ] fu_idx -1, fu_cycle_start 1863, fu_cycle_end 1864
thread 0: [r0: 0] [r1: 1] [r2: 71] [r3: ADD1] [r4: ADD2] [r5: 73] [r6: 74] [r7: 96] 

cdb_completion tag 1 val 72

ll cycle 1870
iq: { t1_16 }
rs: ADD0: 15 [ 73 1 ] fu_idx -1, fu_cycle_start 1867, fu_cycle_end 1868
rs: ADD2: 14 [ 72 1 ] fu_idx 2, fu_cycle_start 1869, fu_cycle_end 1870
thread 0: [r0: 0] [r1: 1] [r2: 71] [r3: 72] [r4: ADD2] [r5: ADD0] [r6: 74] [r7: 96] 

cdb_completion tag 2 val 73

ll cycle 1871
iq: { t1_17 }
rs: ADD0: 15 [ 73 1 ] fu_idx 0, fu_cycle_start 1870, fu_cycle_end 1871
rs: ADD1: 16 [ 74 1 ] fu_idx -1, fu_cycle_start 1868, fu_cycle_end 1869
thread 0: [r0: 0] [r1: 1] [r2: 71] [r3: 72] [r4: 73] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 74

ll cycle 1872
iq: { }
rs: ADD1: 16 [ 74 1 ] fu_idx 1, fu_cycle_start 1871, fu_cycle_end 1872
rs: ADD2: 17 [ 71 96 ] fu_idx -1, fu_cycle_start 1869, fu_cycle_end 1870
thread 0: [r0: 0] [r1: 1] [r2: 71] [r3: 72] [r4: 73] [r5: 74] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 75

ll cycle 1873
iq: { }
rs: ADD2: 17 [ 71 96 ] fu_idx 2, fu_cycle_start 1872, fu_cycle_end 1873
thread 0: [r0: 0] [r1: 1] [r2: 71] [r3: 72] [r4: 73] [r5: 74] [r6: 75] [r7: 96] 


ll cycle 1874
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 71] [r3: 72] [r4: 73] [r5: 74] [r6: 75] [r7: 96] 


ll cycle 1875
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 71] [r3: 72] [r4: 73] [r5: 74] [r6: 75] [r7: 96] 


ll cycle 1876
iq: { t1_13 }
rs: ADD0: 12 [ 71 1 ] fu_idx -1, fu_cycle_start 1870, fu_cycle_end 1871
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 72] [r4: 73] [r5: 74] [r6: 75] [r7: 96] 


ll cycle 1877
iq: { t1_14 }
rs: ADD0: 12 [ 71 1 ] fu_idx 0, fu_cycle_start 1876, fu_cycle_end 1877
rs: ADD1: 13 [ 72 1 ] fu_idx -1, fu_cycle_start 1871, fu_cycle_end 1872
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 73] [r5: 74] [r6: 75] [r7: 96] 

cdb_completion tag 0 val 72

ll cycle 1878
iq: { t1_15 }
rs: ADD1: 13 [ 72 1 ] fu_idx 1, fu_cycle_start 1877, fu_cycle_end 1878
rs: ADD2: 14 [ 73 1 ] fu_idx -1, fu_cycle_start 1872, fu_cycle_end 1873
thread 0: [r0: 0] [r1: 1] [r2: 72] [r3: ADD1] [r4: ADD2] [r5: 74] [r6: 75] [r7: 96] 

cdb_completion tag 1 val 73

ll cycle 1879
iq: { t1_16 }
rs: ADD0: 15 [ 74 1 ] fu_idx -1, fu_cycle_start 1876, fu_cycle_end 1877
rs: ADD2: 14 [ 73 1 ] fu_idx 2, fu_cycle_start 1878, fu_cycle_end 1879
thread 0: [r0: 0] [r1: 1] [r2: 72] [r3: 73] [r4: ADD2] [r5: ADD0] [r6: 75] [r7: 96] 

cdb_completion tag 2 val 74

ll cycle 1880
iq: { t1_17 }
rs: ADD0: 15 [ 74 1 ] fu_idx 0, fu_cycle_start 1879, fu_cycle_end 1880
rs: ADD1: 16 [ 75 1 ] fu_idx -1, fu_cycle_start 1877, fu_cycle_end 1878
thread 0: [r0: 0] [r1: 1] [r2: 72] [r3: 73] [r4: 74] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 75

ll cycle 1881
iq: { }
rs: ADD1: 16 [ 75 1 ] fu_idx 1, fu_cycle_start 1880, fu_cycle_end 1881
rs: ADD2: 17 [ 72 96 ] fu_idx -1, fu_cycle_start 1878, fu_cycle_end 1879
thread 0: [r0: 0] [r1: 1] [r2: 72] [r3: 73] [r4: 74] [r5: 75] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 76

ll cycle 1882
iq: { }
rs: ADD2: 17 [ 72 96 ] fu_idx 2, fu_cycle_start 1881, fu_cycle_end 1882
thread 0: [r0: 0] [r1: 1] [r2: 72] [r3: 73] [r4: 74] [r5: 75] [r6: 76] [r7: 96] 


ll cycle 1883
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 72] [r3: 73] [r4: 74] [r5: 75] [r6: 76] [r7: 96] 


ll cycle 1884
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 72] [r3: 73] [r4: 74] [r5: 75] [r6: 76] [r7: 96] 


ll cycle 1885
iq: { t1_13 }
rs: ADD0: 12 [ 72 1 ] fu_idx -1, fu_cycle_start 1879, fu_cycle_end 1880
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 73] [r4: 74] [r5: 75] [r6: 76] [r7: 96] 


ll cycle 1886
iq: { t1_14 }
rs: ADD0: 12 [ 72 1 ] fu_idx 0, fu_cycle_start 1885, fu_cycle_end 1886
rs: ADD1: 13 [ 73 1 ] fu_idx -1, fu_cycle_start 1880, fu_cycle_end 1881
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 74] [r5: 75] [r6: 76] [r7: 96] 

cdb_completion tag 0 val 73

ll cycle 1887
iq: { t1_15 }
rs: ADD1: 13 [ 73 1 ] fu_idx 1, fu_cycle_start 1886, fu_cycle_end 1887
rs: ADD2: 14 [ 74 1 ] fu_idx -1, fu_cycle_start 1881, fu_cycle_end 1882
thread 0: [r0: 0] [r1: 1] [r2: 73] [r3: ADD1] [r4: ADD2] [r5: 75] [r6: 76] [r7: 96] 

cdb_completion tag 1 val 74

ll cycle 1888
iq: { t1_16 }
rs: ADD0: 15 [ 75 1 ] fu_idx -1, fu_cycle_start 1885, fu_cycle_end 1886
rs: ADD2: 14 [ 74 1 ] fu_idx 2, fu_cycle_start 1887, fu_cycle_end 1888
thread 0: [r0: 0] [r1: 1] [r2: 73] [r3: 74] [r4: ADD2] [r5: ADD0] [r6: 76] [r7: 96] 

cdb_completion tag 2 val 75

ll cycle 1889
iq: { t1_17 }
rs: ADD0: 15 [ 75 1 ] fu_idx 0, fu_cycle_start 1888, fu_cycle_end 1889
rs: ADD1: 16 [ 76 1 ] fu_idx -1, fu_cycle_start 1886, fu_cycle_end 1887
thread 0: [r0: 0] [r1: 1] [r2: 73] [r3: 74] [r4: 75] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 76

ll cycle 1890
iq: { }
rs: ADD1: 16 [ 76 1 ] fu_idx 1, fu_cycle_start 1889, fu_cycle_end 1890
rs: ADD2: 17 [ 73 96 ] fu_idx -1, fu_cycle_start 1887, fu_cycle_end 1888
thread 0: [r0: 0] [r1: 1] [r2: 73] [r3: 74] [r4: 75] [r5: 76] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 77

ll cycle 1891
iq: { }
rs: ADD2: 17 [ 73 96 ] fu_idx 2, fu_cycle_start 1890, fu_cycle_end 1891
thread 0: [r0: 0] [r1: 1] [r2: 73] [r3: 74] [r4: 75] [r5: 76] [r6: 77] [r7: 96] 


ll cycle 1892
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 73] [r3: 74] [r4: 75] [r5: 76] [r6: 77] [r7: 96] 


ll cycle 1893
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 73] [r3: 74] [r4: 75] [r5: 76] [r6: 77] [r7: 96] 


ll cycle 1894
iq: { t1_13 }
rs: ADD0: 12 [ 73 1 ] fu_idx -1, fu_cycle_start 1888, fu_cycle_end 1889
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 74] [r4: 75] [r5: 76] [r6: 77] [r7: 96] 


ll cycle 1895
iq: { t1_14 }
rs: ADD0: 12 [ 73 1 ] fu_idx 0, fu_cycle_start 1894, fu_cycle_end 1895
rs: ADD1: 13 [ 74 1 ] fu_idx -1, fu_cycle_start 1889, fu_cycle_end 1890
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 75] [r5: 76] [r6: 77] [r7: 96] 

cdb_completion tag 0 val 74

ll cycle 1896
iq: { t1_15 }
rs: ADD1: 13 [ 74 1 ] fu_idx 1, fu_cycle_start 1895, fu_cycle_end 1896
rs: ADD2: 14 [ 75 1 ] fu_idx -1, fu_cycle_start 1890, fu_cycle_end 1891
thread 0: [r0: 0] [r1: 1] [r2: 74] [r3: ADD1] [r4: ADD2] [r5: 76] [r6: 77] [r7: 96] 

cdb_completion tag 1 val 75

ll cycle 1897
iq: { t1_16 }
rs: ADD0: 15 [ 76 1 ] fu_idx -1, fu_cycle_start 1894, fu_cycle_end 1895
rs: ADD2: 14 [ 75 1 ] fu_idx 2, fu_cycle_start 1896, fu_cycle_end 1897
thread 0: [r0: 0] [r1: 1] [r2: 74] [r3: 75] [r4: ADD2] [r5: ADD0] [r6: 77] [r7: 96] 

cdb_completion tag 2 val 76

ll cycle 1898
iq: { t1_17 }
rs: ADD0: 15 [ 76 1 ] fu_idx 0, fu_cycle_start 1897, fu_cycle_end 1898
rs: ADD1: 16 [ 77 1 ] fu_idx -1, fu_cycle_start 1895, fu_cycle_end 1896
thread 0: [r0: 0] [r1: 1] [r2: 74] [r3: 75] [r4: 76] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 77

ll cycle 1899
iq: { }
rs: ADD1: 16 [ 77 1 ] fu_idx 1, fu_cycle_start 1898, fu_cycle_end 1899
rs: ADD2: 17 [ 74 96 ] fu_idx -1, fu_cycle_start 1896, fu_cycle_end 1897
thread 0: [r0: 0] [r1: 1] [r2: 74] [r3: 75] [r4: 76] [r5: 77] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 78

ll cycle 1900
iq: { }
rs: ADD2: 17 [ 74 96 ] fu_idx 2, fu_cycle_start 1899, fu_cycle_end 1900
thread 0: [r0: 0] [r1: 1] [r2: 74] [r3: 75] [r4: 76] [r5: 77] [r6: 78] [r7: 96] 


ll cycle 1901
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 74] [r3: 75] [r4: 76] [r5: 77] [r6: 78] [r7: 96] 


ll cycle 1902
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 74] [r3: 75] [r4: 76] [r5: 77] [r6: 78] [r7: 96] 


ll cycle 1903
iq: { t1_13 }
rs: ADD0: 12 [ 74 1 ] fu_idx -1, fu_cycle_start 1897, fu_cycle_end 1898
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 75] [r4: 76] [r5: 77] [r6: 78] [r7: 96] 


ll cycle 1904
iq: { t1_14 }
rs: ADD0: 12 [ 74 1 ] fu_idx 0, fu_cycle_start 1903, fu_cycle_end 1904
rs: ADD1: 13 [ 75 1 ] fu_idx -1, fu_cycle_start 1898, fu_cycle_end 1899
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 76] [r5: 77] [r6: 78] [r7: 96] 

cdb_completion tag 0 val 75

ll cycle 1905
iq: { t1_15 }
rs: ADD1: 13 [ 75 1 ] fu_idx 1, fu_cycle_start 1904, fu_cycle_end 1905
rs: ADD2: 14 [ 76 1 ] fu_idx -1, fu_cycle_start 1899, fu_cycle_end 1900
thread 0: [r0: 0] [r1: 1] [r2: 75] [r3: ADD1] [r4: ADD2] [r5: 77] [r6: 78] [r7: 96] 

cdb_completion tag 1 val 76

ll cycle 1906
iq: { t1_16 }
rs: ADD0: 15 [ 77 1 ] fu_idx -1, fu_cycle_start 1903, fu_cycle_end 1904
rs: ADD2: 14 [ 76 1 ] fu_idx 2, fu_cycle_start 1905, fu_cycle_end 1906
thread 0: [r0: 0] [r1: 1] [r2: 75] [r3: 76] [r4: ADD2] [r5: ADD0] [r6: 78] [r7: 96] 

cdb_completion tag 2 val 77

ll cycle 1907
iq: { t1_17 }
rs: ADD0: 15 [ 77 1 ] fu_idx 0, fu_cycle_start 1906, fu_cycle_end 1907
rs: ADD1: 16 [ 78 1 ] fu_idx -1, fu_cycle_start 1904, fu_cycle_end 1905
thread 0: [r0: 0] [r1: 1] [r2: 75] [r3: 76] [r4: 77] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 78

ll cycle 1908
iq: { }
rs: ADD1: 16 [ 78 1 ] fu_idx 1, fu_cycle_start 1907, fu_cycle_end 1908
rs: ADD2: 17 [ 75 96 ] fu_idx -1, fu_cycle_start 1905, fu_cycle_end 1906
thread 0: [r0: 0] [r1: 1] [r2: 75] [r3: 76] [r4: 77] [r5: 78] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 79

ll cycle 1909
iq: { }
rs: ADD2: 17 [ 75 96 ] fu_idx 2, fu_cycle_start 1908, fu_cycle_end 1909
thread 0: [r0: 0] [r1: 1] [r2: 75] [r3: 76] [r4: 77] [r5: 78] [r6: 79] [r7: 96] 


ll cycle 1910
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 75] [r3: 76] [r4: 77] [r5: 78] [r6: 79] [r7: 96] 


ll cycle 1911
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 75] [r3: 76] [r4: 77] [r5: 78] [r6: 79] [r7: 96] 


ll cycle 1912
iq: { t1_13 }
rs: ADD0: 12 [ 75 1 ] fu_idx -1, fu_cycle_start 1906, fu_cycle_end 1907
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 76] [r4: 77] [r5: 78] [r6: 79] [r7: 96] 


ll cycle 1913
iq: { t1_14 }
rs: ADD0: 12 [ 75 1 ] fu_idx 0, fu_cycle_start 1912, fu_cycle_end 1913
rs: ADD1: 13 [ 76 1 ] fu_idx -1, fu_cycle_start 1907, fu_cycle_end 1908
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 77] [r5: 78] [r6: 79] [r7: 96] 

cdb_completion tag 0 val 76

ll cycle 1914
iq: { t1_15 }
rs: ADD1: 13 [ 76 1 ] fu_idx 1, fu_cycle_start 1913, fu_cycle_end 1914
rs: ADD2: 14 [ 77 1 ] fu_idx -1, fu_cycle_start 1908, fu_cycle_end 1909
thread 0: [r0: 0] [r1: 1] [r2: 76] [r3: ADD1] [r4: ADD2] [r5: 78] [r6: 79] [r7: 96] 

cdb_completion tag 1 val 77

ll cycle 1915
iq: { t1_16 }
rs: ADD0: 15 [ 78 1 ] fu_idx -1, fu_cycle_start 1912, fu_cycle_end 1913
rs: ADD2: 14 [ 77 1 ] fu_idx 2, fu_cycle_start 1914, fu_cycle_end 1915
thread 0: [r0: 0] [r1: 1] [r2: 76] [r3: 77] [r4: ADD2] [r5: ADD0] [r6: 79] [r7: 96] 

cdb_completion tag 2 val 78

ll cycle 1916
iq: { t1_17 }
rs: ADD0: 15 [ 78 1 ] fu_idx 0, fu_cycle_start 1915, fu_cycle_end 1916
rs: ADD1: 16 [ 79 1 ] fu_idx -1, fu_cycle_start 1913, fu_cycle_end 1914
thread 0: [r0: 0] [r1: 1] [r2: 76] [r3: 77] [r4: 78] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 79

ll cycle 1917
iq: { }
rs: ADD1: 16 [ 79 1 ] fu_idx 1, fu_cycle_start 1916, fu_cycle_end 1917
rs: ADD2: 17 [ 76 96 ] fu_idx -1, fu_cycle_start 1914, fu_cycle_end 1915
thread 0: [r0: 0] [r1: 1] [r2: 76] [r3: 77] [r4: 78] [r5: 79] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 80

ll cycle 1918
iq: { }
rs: ADD2: 17 [ 76 96 ] fu_idx 2, fu_cycle_start 1917, fu_cycle_end 1918
thread 0: [r0: 0] [r1: 1] [r2: 76] [r3: 77] [r4: 78] [r5: 79] [r6: 80] [r7: 96] 


ll cycle 1919
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 76] [r3: 77] [r4: 78] [r5: 79] [r6: 80] [r7: 96] 


ll cycle 1920
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 76] [r3: 77] [r4: 78] [r5: 79] [r6: 80] [r7: 96] 


ll cycle 1921
iq: { t1_13 }
rs: ADD0: 12 [ 76 1 ] fu_idx -1, fu_cycle_start 1915, fu_cycle_end 1916
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 77] [r4: 78] [r5: 79] [r6: 80] [r7: 96] 


ll cycle 1922
iq: { t1_14 }
rs: ADD0: 12 [ 76 1 ] fu_idx 0, fu_cycle_start 1921, fu_cycle_end 1922
rs: ADD1: 13 [ 77 1 ] fu_idx -1, fu_cycle_start 1916, fu_cycle_end 1917
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 78] [r5: 79] [r6: 80] [r7: 96] 

cdb_completion tag 0 val 77

ll cycle 1923
iq: { t1_15 }
rs: ADD1: 13 [ 77 1 ] fu_idx 1, fu_cycle_start 1922, fu_cycle_end 1923
rs: ADD2: 14 [ 78 1 ] fu_idx -1, fu_cycle_start 1917, fu_cycle_end 1918
thread 0: [r0: 0] [r1: 1] [r2: 77] [r3: ADD1] [r4: ADD2] [r5: 79] [r6: 80] [r7: 96] 

cdb_completion tag 1 val 78

ll cycle 1924
iq: { t1_16 }
rs: ADD0: 15 [ 79 1 ] fu_idx -1, fu_cycle_start 1921, fu_cycle_end 1922
rs: ADD2: 14 [ 78 1 ] fu_idx 2, fu_cycle_start 1923, fu_cycle_end 1924
thread 0: [r0: 0] [r1: 1] [r2: 77] [r3: 78] [r4: ADD2] [r5: ADD0] [r6: 80] [r7: 96] 

cdb_completion tag 2 val 79

ll cycle 1925
iq: { t1_17 }
rs: ADD0: 15 [ 79 1 ] fu_idx 0, fu_cycle_start 1924, fu_cycle_end 1925
rs: ADD1: 16 [ 80 1 ] fu_idx -1, fu_cycle_start 1922, fu_cycle_end 1923
thread 0: [r0: 0] [r1: 1] [r2: 77] [r3: 78] [r4: 79] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 80

ll cycle 1926
iq: { }
rs: ADD1: 16 [ 80 1 ] fu_idx 1, fu_cycle_start 1925, fu_cycle_end 1926
rs: ADD2: 17 [ 77 96 ] fu_idx -1, fu_cycle_start 1923, fu_cycle_end 1924
thread 0: [r0: 0] [r1: 1] [r2: 77] [r3: 78] [r4: 79] [r5: 80] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 81

ll cycle 1927
iq: { }
rs: ADD2: 17 [ 77 96 ] fu_idx 2, fu_cycle_start 1926, fu_cycle_end 1927
thread 0: [r0: 0] [r1: 1] [r2: 77] [r3: 78] [r4: 79] [r5: 80] [r6: 81] [r7: 96] 


ll cycle 1928
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 77] [r3: 78] [r4: 79] [r5: 80] [r6: 81] [r7: 96] 


ll cycle 1929
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 77] [r3: 78] [r4: 79] [r5: 80] [r6: 81] [r7: 96] 


ll cycle 1930
iq: { t1_13 }
rs: ADD0: 12 [ 77 1 ] fu_idx -1, fu_cycle_start 1924, fu_cycle_end 1925
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 78] [r4: 79] [r5: 80] [r6: 81] [r7: 96] 


ll cycle 1931
iq: { t1_14 }
rs: ADD0: 12 [ 77 1 ] fu_idx 0, fu_cycle_start 1930, fu_cycle_end 1931
rs: ADD1: 13 [ 78 1 ] fu_idx -1, fu_cycle_start 1925, fu_cycle_end 1926
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 79] [r5: 80] [r6: 81] [r7: 96] 

cdb_completion tag 0 val 78

ll cycle 1932
iq: { t1_15 }
rs: ADD1: 13 [ 78 1 ] fu_idx 1, fu_cycle_start 1931, fu_cycle_end 1932
rs: ADD2: 14 [ 79 1 ] fu_idx -1, fu_cycle_start 1926, fu_cycle_end 1927
thread 0: [r0: 0] [r1: 1] [r2: 78] [r3: ADD1] [r4: ADD2] [r5: 80] [r6: 81] [r7: 96] 

cdb_completion tag 1 val 79

ll cycle 1933
iq: { t1_16 }
rs: ADD0: 15 [ 80 1 ] fu_idx -1, fu_cycle_start 1930, fu_cycle_end 1931
rs: ADD2: 14 [ 79 1 ] fu_idx 2, fu_cycle_start 1932, fu_cycle_end 1933
thread 0: [r0: 0] [r1: 1] [r2: 78] [r3: 79] [r4: ADD2] [r5: ADD0] [r6: 81] [r7: 96] 

cdb_completion tag 2 val 80

ll cycle 1934
iq: { t1_17 }
rs: ADD0: 15 [ 80 1 ] fu_idx 0, fu_cycle_start 1933, fu_cycle_end 1934
rs: ADD1: 16 [ 81 1 ] fu_idx -1, fu_cycle_start 1931, fu_cycle_end 1932
thread 0: [r0: 0] [r1: 1] [r2: 78] [r3: 79] [r4: 80] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 81

ll cycle 1935
iq: { }
rs: ADD1: 16 [ 81 1 ] fu_idx 1, fu_cycle_start 1934, fu_cycle_end 1935
rs: ADD2: 17 [ 78 96 ] fu_idx -1, fu_cycle_start 1932, fu_cycle_end 1933
thread 0: [r0: 0] [r1: 1] [r2: 78] [r3: 79] [r4: 80] [r5: 81] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 82

ll cycle 1936
iq: { }
rs: ADD2: 17 [ 78 96 ] fu_idx 2, fu_cycle_start 1935, fu_cycle_end 1936
thread 0: [r0: 0] [r1: 1] [r2: 78] [r3: 79] [r4: 80] [r5: 81] [r6: 82] [r7: 96] 


ll cycle 1937
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 78] [r3: 79] [r4: 80] [r5: 81] [r6: 82] [r7: 96] 


ll cycle 1938
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 78] [r3: 79] [r4: 80] [r5: 81] [r6: 82] [r7: 96] 


ll cycle 1939
iq: { t1_13 }
rs: ADD0: 12 [ 78 1 ] fu_idx -1, fu_cycle_start 1933, fu_cycle_end 1934
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 79] [r4: 80] [r5: 81] [r6: 82] [r7: 96] 


ll cycle 1940
iq: { t1_14 }
rs: ADD0: 12 [ 78 1 ] fu_idx 0, fu_cycle_start 1939, fu_cycle_end 1940
rs: ADD1: 13 [ 79 1 ] fu_idx -1, fu_cycle_start 1934, fu_cycle_end 1935
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 80] [r5: 81] [r6: 82] [r7: 96] 

cdb_completion tag 0 val 79

ll cycle 1941
iq: { t1_15 }
rs: ADD1: 13 [ 79 1 ] fu_idx 1, fu_cycle_start 1940, fu_cycle_end 1941
rs: ADD2: 14 [ 80 1 ] fu_idx -1, fu_cycle_start 1935, fu_cycle_end 1936
thread 0: [r0: 0] [r1: 1] [r2: 79] [r3: ADD1] [r4: ADD2] [r5: 81] [r6: 82] [r7: 96] 

cdb_completion tag 1 val 80

ll cycle 1942
iq: { t1_16 }
rs: ADD0: 15 [ 81 1 ] fu_idx -1, fu_cycle_start 1939, fu_cycle_end 1940
rs: ADD2: 14 [ 80 1 ] fu_idx 2, fu_cycle_start 1941, fu_cycle_end 1942
thread 0: [r0: 0] [r1: 1] [r2: 79] [r3: 80] [r4: ADD2] [r5: ADD0] [r6: 82] [r7: 96] 

cdb_completion tag 2 val 81

ll cycle 1943
iq: { t1_17 }
rs: ADD0: 15 [ 81 1 ] fu_idx 0, fu_cycle_start 1942, fu_cycle_end 1943
rs: ADD1: 16 [ 82 1 ] fu_idx -1, fu_cycle_start 1940, fu_cycle_end 1941
thread 0: [r0: 0] [r1: 1] [r2: 79] [r3: 80] [r4: 81] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 82

ll cycle 1944
iq: { }
rs: ADD1: 16 [ 82 1 ] fu_idx 1, fu_cycle_start 1943, fu_cycle_end 1944
rs: ADD2: 17 [ 79 96 ] fu_idx -1, fu_cycle_start 1941, fu_cycle_end 1942
thread 0: [r0: 0] [r1: 1] [r2: 79] [r3: 80] [r4: 81] [r5: 82] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 83

ll cycle 1945
iq: { }
rs: ADD2: 17 [ 79 96 ] fu_idx 2, fu_cycle_start 1944, fu_cycle_end 1945
thread 0: [r0: 0] [r1: 1] [r2: 79] [r3: 80] [r4: 81] [r5: 82] [r6: 83] [r7: 96] 


ll cycle 1946
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 79] [r3: 80] [r4: 81] [r5: 82] [r6: 83] [r7: 96] 


ll cycle 1947
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 79] [r3: 80] [r4: 81] [r5: 82] [r6: 83] [r7: 96] 


ll cycle 1948
iq: { t1_13 }
rs: ADD0: 12 [ 79 1 ] fu_idx -1, fu_cycle_start 1942, fu_cycle_end 1943
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 80] [r4: 81] [r5: 82] [r6: 83] [r7: 96] 


ll cycle 1949
iq: { t1_14 }
rs: ADD0: 12 [ 79 1 ] fu_idx 0, fu_cycle_start 1948, fu_cycle_end 1949
rs: ADD1: 13 [ 80 1 ] fu_idx -1, fu_cycle_start 1943, fu_cycle_end 1944
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 81] [r5: 82] [r6: 83] [r7: 96] 

cdb_completion tag 0 val 80

ll cycle 1950
iq: { t1_15 }
rs: ADD1: 13 [ 80 1 ] fu_idx 1, fu_cycle_start 1949, fu_cycle_end 1950
rs: ADD2: 14 [ 81 1 ] fu_idx -1, fu_cycle_start 1944, fu_cycle_end 1945
thread 0: [r0: 0] [r1: 1] [r2: 80] [r3: ADD1] [r4: ADD2] [r5: 82] [r6: 83] [r7: 96] 

cdb_completion tag 1 val 81

ll cycle 1951
iq: { t1_16 }
rs: ADD0: 15 [ 82 1 ] fu_idx -1, fu_cycle_start 1948, fu_cycle_end 1949
rs: ADD2: 14 [ 81 1 ] fu_idx 2, fu_cycle_start 1950, fu_cycle_end 1951
thread 0: [r0: 0] [r1: 1] [r2: 80] [r3: 81] [r4: ADD2] [r5: ADD0] [r6: 83] [r7: 96] 

cdb_completion tag 2 val 82

ll cycle 1952
iq: { t1_17 }
rs: ADD0: 15 [ 82 1 ] fu_idx 0, fu_cycle_start 1951, fu_cycle_end 1952
rs: ADD1: 16 [ 83 1 ] fu_idx -1, fu_cycle_start 1949, fu_cycle_end 1950
thread 0: [r0: 0] [r1: 1] [r2: 80] [r3: 81] [r4: 82] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 83

ll cycle 1953
iq: { }
rs: ADD1: 16 [ 83 1 ] fu_idx 1, fu_cycle_start 1952, fu_cycle_end 1953
rs: ADD2: 17 [ 80 96 ] fu_idx -1, fu_cycle_start 1950, fu_cycle_end 1951
thread 0: [r0: 0] [r1: 1] [r2: 80] [r3: 81] [r4: 82] [r5: 83] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 84

ll cycle 1954
iq: { }
rs: ADD2: 17 [ 80 96 ] fu_idx 2, fu_cycle_start 1953, fu_cycle_end 1954
thread 0: [r0: 0] [r1: 1] [r2: 80] [r3: 81] [r4: 82] [r5: 83] [r6: 84] [r7: 96] 


ll cycle 1955
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 80] [r3: 81] [r4: 82] [r5: 83] [r6: 84] [r7: 96] 


ll cycle 1956
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 80] [r3: 81] [r4: 82] [r5: 83] [r6: 84] [r7: 96] 


ll cycle 1957
iq: { t1_13 }
rs: ADD0: 12 [ 80 1 ] fu_idx -1, fu_cycle_start 1951, fu_cycle_end 1952
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 81] [r4: 82] [r5: 83] [r6: 84] [r7: 96] 


ll cycle 1958
iq: { t1_14 }
rs: ADD0: 12 [ 80 1 ] fu_idx 0, fu_cycle_start 1957, fu_cycle_end 1958
rs: ADD1: 13 [ 81 1 ] fu_idx -1, fu_cycle_start 1952, fu_cycle_end 1953
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 82] [r5: 83] [r6: 84] [r7: 96] 

cdb_completion tag 0 val 81

ll cycle 1959
iq: { t1_15 }
rs: ADD1: 13 [ 81 1 ] fu_idx 1, fu_cycle_start 1958, fu_cycle_end 1959
rs: ADD2: 14 [ 82 1 ] fu_idx -1, fu_cycle_start 1953, fu_cycle_end 1954
thread 0: [r0: 0] [r1: 1] [r2: 81] [r3: ADD1] [r4: ADD2] [r5: 83] [r6: 84] [r7: 96] 

cdb_completion tag 1 val 82

ll cycle 1960
iq: { t1_16 }
rs: ADD0: 15 [ 83 1 ] fu_idx -1, fu_cycle_start 1957, fu_cycle_end 1958
rs: ADD2: 14 [ 82 1 ] fu_idx 2, fu_cycle_start 1959, fu_cycle_end 1960
thread 0: [r0: 0] [r1: 1] [r2: 81] [r3: 82] [r4: ADD2] [r5: ADD0] [r6: 84] [r7: 96] 

cdb_completion tag 2 val 83

ll cycle 1961
iq: { t1_17 }
rs: ADD0: 15 [ 83 1 ] fu_idx 0, fu_cycle_start 1960, fu_cycle_end 1961
rs: ADD1: 16 [ 84 1 ] fu_idx -1, fu_cycle_start 1958, fu_cycle_end 1959
thread 0: [r0: 0] [r1: 1] [r2: 81] [r3: 82] [r4: 83] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 84

ll cycle 1962
iq: { }
rs: ADD1: 16 [ 84 1 ] fu_idx 1, fu_cycle_start 1961, fu_cycle_end 1962
rs: ADD2: 17 [ 81 96 ] fu_idx -1, fu_cycle_start 1959, fu_cycle_end 1960
thread 0: [r0: 0] [r1: 1] [r2: 81] [r3: 82] [r4: 83] [r5: 84] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 85

ll cycle 1963
iq: { }
rs: ADD2: 17 [ 81 96 ] fu_idx 2, fu_cycle_start 1962, fu_cycle_end 1963
thread 0: [r0: 0] [r1: 1] [r2: 81] [r3: 82] [r4: 83] [r5: 84] [r6: 85] [r7: 96] 


ll cycle 1964
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 81] [r3: 82] [r4: 83] [r5: 84] [r6: 85] [r7: 96] 


ll cycle 1965
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 81] [r3: 82] [r4: 83] [r5: 84] [r6: 85] [r7: 96] 


ll cycle 1966
iq: { t1_13 }
rs: ADD0: 12 [ 81 1 ] fu_idx -1, fu_cycle_start 1960, fu_cycle_end 1961
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 82] [r4: 83] [r5: 84] [r6: 85] [r7: 96] 


ll cycle 1967
iq: { t1_14 }
rs: ADD0: 12 [ 81 1 ] fu_idx 0, fu_cycle_start 1966, fu_cycle_end 1967
rs: ADD1: 13 [ 82 1 ] fu_idx -1, fu_cycle_start 1961, fu_cycle_end 1962
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 83] [r5: 84] [r6: 85] [r7: 96] 

cdb_completion tag 0 val 82

ll cycle 1968
iq: { t1_15 }
rs: ADD1: 13 [ 82 1 ] fu_idx 1, fu_cycle_start 1967, fu_cycle_end 1968
rs: ADD2: 14 [ 83 1 ] fu_idx -1, fu_cycle_start 1962, fu_cycle_end 1963
thread 0: [r0: 0] [r1: 1] [r2: 82] [r3: ADD1] [r4: ADD2] [r5: 84] [r6: 85] [r7: 96] 

cdb_completion tag 1 val 83

ll cycle 1969
iq: { t1_16 }
rs: ADD0: 15 [ 84 1 ] fu_idx -1, fu_cycle_start 1966, fu_cycle_end 1967
rs: ADD2: 14 [ 83 1 ] fu_idx 2, fu_cycle_start 1968, fu_cycle_end 1969
thread 0: [r0: 0] [r1: 1] [r2: 82] [r3: 83] [r4: ADD2] [r5: ADD0] [r6: 85] [r7: 96] 

cdb_completion tag 2 val 84

ll cycle 1970
iq: { t1_17 }
rs: ADD0: 15 [ 84 1 ] fu_idx 0, fu_cycle_start 1969, fu_cycle_end 1970
rs: ADD1: 16 [ 85 1 ] fu_idx -1, fu_cycle_start 1967, fu_cycle_end 1968
thread 0: [r0: 0] [r1: 1] [r2: 82] [r3: 83] [r4: 84] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 85

ll cycle 1971
iq: { }
rs: ADD1: 16 [ 85 1 ] fu_idx 1, fu_cycle_start 1970, fu_cycle_end 1971
rs: ADD2: 17 [ 82 96 ] fu_idx -1, fu_cycle_start 1968, fu_cycle_end 1969
thread 0: [r0: 0] [r1: 1] [r2: 82] [r3: 83] [r4: 84] [r5: 85] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 86

ll cycle 1972
iq: { }
rs: ADD2: 17 [ 82 96 ] fu_idx 2, fu_cycle_start 1971, fu_cycle_end 1972
thread 0: [r0: 0] [r1: 1] [r2: 82] [r3: 83] [r4: 84] [r5: 85] [r6: 86] [r7: 96] 


ll cycle 1973
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 82] [r3: 83] [r4: 84] [r5: 85] [r6: 86] [r7: 96] 


ll cycle 1974
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 82] [r3: 83] [r4: 84] [r5: 85] [r6: 86] [r7: 96] 


ll cycle 1975
iq: { t1_13 }
rs: ADD0: 12 [ 82 1 ] fu_idx -1, fu_cycle_start 1969, fu_cycle_end 1970
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 83] [r4: 84] [r5: 85] [r6: 86] [r7: 96] 


ll cycle 1976
iq: { t1_14 }
rs: ADD0: 12 [ 82 1 ] fu_idx 0, fu_cycle_start 1975, fu_cycle_end 1976
rs: ADD1: 13 [ 83 1 ] fu_idx -1, fu_cycle_start 1970, fu_cycle_end 1971
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 84] [r5: 85] [r6: 86] [r7: 96] 

cdb_completion tag 0 val 83

ll cycle 1977
iq: { t1_15 }
rs: ADD1: 13 [ 83 1 ] fu_idx 1, fu_cycle_start 1976, fu_cycle_end 1977
rs: ADD2: 14 [ 84 1 ] fu_idx -1, fu_cycle_start 1971, fu_cycle_end 1972
thread 0: [r0: 0] [r1: 1] [r2: 83] [r3: ADD1] [r4: ADD2] [r5: 85] [r6: 86] [r7: 96] 

cdb_completion tag 1 val 84

ll cycle 1978
iq: { t1_16 }
rs: ADD0: 15 [ 85 1 ] fu_idx -1, fu_cycle_start 1975, fu_cycle_end 1976
rs: ADD2: 14 [ 84 1 ] fu_idx 2, fu_cycle_start 1977, fu_cycle_end 1978
thread 0: [r0: 0] [r1: 1] [r2: 83] [r3: 84] [r4: ADD2] [r5: ADD0] [r6: 86] [r7: 96] 

cdb_completion tag 2 val 85

ll cycle 1979
iq: { t1_17 }
rs: ADD0: 15 [ 85 1 ] fu_idx 0, fu_cycle_start 1978, fu_cycle_end 1979
rs: ADD1: 16 [ 86 1 ] fu_idx -1, fu_cycle_start 1976, fu_cycle_end 1977
thread 0: [r0: 0] [r1: 1] [r2: 83] [r3: 84] [r4: 85] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 86

ll cycle 1980
iq: { }
rs: ADD1: 16 [ 86 1 ] fu_idx 1, fu_cycle_start 1979, fu_cycle_end 1980
rs: ADD2: 17 [ 83 96 ] fu_idx -1, fu_cycle_start 1977, fu_cycle_end 1978
thread 0: [r0: 0] [r1: 1] [r2: 83] [r3: 84] [r4: 85] [r5: 86] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 87

ll cycle 1981
iq: { }
rs: ADD2: 17 [ 83 96 ] fu_idx 2, fu_cycle_start 1980, fu_cycle_end 1981
thread 0: [r0: 0] [r1: 1] [r2: 83] [r3: 84] [r4: 85] [r5: 86] [r6: 87] [r7: 96] 


ll cycle 1982
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 83] [r3: 84] [r4: 85] [r5: 86] [r6: 87] [r7: 96] 


ll cycle 1983
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 83] [r3: 84] [r4: 85] [r5: 86] [r6: 87] [r7: 96] 


ll cycle 1984
iq: { t1_13 }
rs: ADD0: 12 [ 83 1 ] fu_idx -1, fu_cycle_start 1978, fu_cycle_end 1979
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 84] [r4: 85] [r5: 86] [r6: 87] [r7: 96] 


ll cycle 1985
iq: { t1_14 }
rs: ADD0: 12 [ 83 1 ] fu_idx 0, fu_cycle_start 1984, fu_cycle_end 1985
rs: ADD1: 13 [ 84 1 ] fu_idx -1, fu_cycle_start 1979, fu_cycle_end 1980
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 85] [r5: 86] [r6: 87] [r7: 96] 

cdb_completion tag 0 val 84

ll cycle 1986
iq: { t1_15 }
rs: ADD1: 13 [ 84 1 ] fu_idx 1, fu_cycle_start 1985, fu_cycle_end 1986
rs: ADD2: 14 [ 85 1 ] fu_idx -1, fu_cycle_start 1980, fu_cycle_end 1981
thread 0: [r0: 0] [r1: 1] [r2: 84] [r3: ADD1] [r4: ADD2] [r5: 86] [r6: 87] [r7: 96] 

cdb_completion tag 1 val 85

ll cycle 1987
iq: { t1_16 }
rs: ADD0: 15 [ 86 1 ] fu_idx -1, fu_cycle_start 1984, fu_cycle_end 1985
rs: ADD2: 14 [ 85 1 ] fu_idx 2, fu_cycle_start 1986, fu_cycle_end 1987
thread 0: [r0: 0] [r1: 1] [r2: 84] [r3: 85] [r4: ADD2] [r5: ADD0] [r6: 87] [r7: 96] 

cdb_completion tag 2 val 86

ll cycle 1988
iq: { t1_17 }
rs: ADD0: 15 [ 86 1 ] fu_idx 0, fu_cycle_start 1987, fu_cycle_end 1988
rs: ADD1: 16 [ 87 1 ] fu_idx -1, fu_cycle_start 1985, fu_cycle_end 1986
thread 0: [r0: 0] [r1: 1] [r2: 84] [r3: 85] [r4: 86] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 87

ll cycle 1989
iq: { }
rs: ADD1: 16 [ 87 1 ] fu_idx 1, fu_cycle_start 1988, fu_cycle_end 1989
rs: ADD2: 17 [ 84 96 ] fu_idx -1, fu_cycle_start 1986, fu_cycle_end 1987
thread 0: [r0: 0] [r1: 1] [r2: 84] [r3: 85] [r4: 86] [r5: 87] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 88

ll cycle 1990
iq: { }
rs: ADD2: 17 [ 84 96 ] fu_idx 2, fu_cycle_start 1989, fu_cycle_end 1990
thread 0: [r0: 0] [r1: 1] [r2: 84] [r3: 85] [r4: 86] [r5: 87] [r6: 88] [r7: 96] 


ll cycle 1991
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 84] [r3: 85] [r4: 86] [r5: 87] [r6: 88] [r7: 96] 


ll cycle 1992
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 84] [r3: 85] [r4: 86] [r5: 87] [r6: 88] [r7: 96] 


ll cycle 1993
iq: { t1_13 }
rs: ADD0: 12 [ 84 1 ] fu_idx -1, fu_cycle_start 1987, fu_cycle_end 1988
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 85] [r4: 86] [r5: 87] [r6: 88] [r7: 96] 


ll cycle 1994
iq: { t1_14 }
rs: ADD0: 12 [ 84 1 ] fu_idx 0, fu_cycle_start 1993, fu_cycle_end 1994
rs: ADD1: 13 [ 85 1 ] fu_idx -1, fu_cycle_start 1988, fu_cycle_end 1989
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 86] [r5: 87] [r6: 88] [r7: 96] 

cdb_completion tag 0 val 85

ll cycle 1995
iq: { t1_15 }
rs: ADD1: 13 [ 85 1 ] fu_idx 1, fu_cycle_start 1994, fu_cycle_end 1995
rs: ADD2: 14 [ 86 1 ] fu_idx -1, fu_cycle_start 1989, fu_cycle_end 1990
thread 0: [r0: 0] [r1: 1] [r2: 85] [r3: ADD1] [r4: ADD2] [r5: 87] [r6: 88] [r7: 96] 

cdb_completion tag 1 val 86

ll cycle 1996
iq: { t1_16 }
rs: ADD0: 15 [ 87 1 ] fu_idx -1, fu_cycle_start 1993, fu_cycle_end 1994
rs: ADD2: 14 [ 86 1 ] fu_idx 2, fu_cycle_start 1995, fu_cycle_end 1996
thread 0: [r0: 0] [r1: 1] [r2: 85] [r3: 86] [r4: ADD2] [r5: ADD0] [r6: 88] [r7: 96] 

cdb_completion tag 2 val 87

ll cycle 1997
iq: { t1_17 }
rs: ADD0: 15 [ 87 1 ] fu_idx 0, fu_cycle_start 1996, fu_cycle_end 1997
rs: ADD1: 16 [ 88 1 ] fu_idx -1, fu_cycle_start 1994, fu_cycle_end 1995
thread 0: [r0: 0] [r1: 1] [r2: 85] [r3: 86] [r4: 87] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 88

ll cycle 1998
iq: { }
rs: ADD1: 16 [ 88 1 ] fu_idx 1, fu_cycle_start 1997, fu_cycle_end 1998
rs: ADD2: 17 [ 85 96 ] fu_idx -1, fu_cycle_start 1995, fu_cycle_end 1996
thread 0: [r0: 0] [r1: 1] [r2: 85] [r3: 86] [r4: 87] [r5: 88] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 89

ll cycle 1999
iq: { }
rs: ADD2: 17 [ 85 96 ] fu_idx 2, fu_cycle_start 1998, fu_cycle_end 1999
thread 0: [r0: 0] [r1: 1] [r2: 85] [r3: 86] [r4: 87] [r5: 88] [r6: 89] [r7: 96] 


ll cycle 2000
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 85] [r3: 86] [r4: 87] [r5: 88] [r6: 89] [r7: 96] 


ll cycle 2001
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 85] [r3: 86] [r4: 87] [r5: 88] [r6: 89] [r7: 96] 


ll cycle 2002
iq: { t1_13 }
rs: ADD0: 12 [ 85 1 ] fu_idx -1, fu_cycle_start 1996, fu_cycle_end 1997
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 86] [r4: 87] [r5: 88] [r6: 89] [r7: 96] 


ll cycle 2003
iq: { t1_14 }
rs: ADD0: 12 [ 85 1 ] fu_idx 0, fu_cycle_start 2002, fu_cycle_end 2003
rs: ADD1: 13 [ 86 1 ] fu_idx -1, fu_cycle_start 1997, fu_cycle_end 1998
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 87] [r5: 88] [r6: 89] [r7: 96] 

cdb_completion tag 0 val 86

ll cycle 2004
iq: { t1_15 }
rs: ADD1: 13 [ 86 1 ] fu_idx 1, fu_cycle_start 2003, fu_cycle_end 2004
rs: ADD2: 14 [ 87 1 ] fu_idx -1, fu_cycle_start 1998, fu_cycle_end 1999
thread 0: [r0: 0] [r1: 1] [r2: 86] [r3: ADD1] [r4: ADD2] [r5: 88] [r6: 89] [r7: 96] 

cdb_completion tag 1 val 87

ll cycle 2005
iq: { t1_16 }
rs: ADD0: 15 [ 88 1 ] fu_idx -1, fu_cycle_start 2002, fu_cycle_end 2003
rs: ADD2: 14 [ 87 1 ] fu_idx 2, fu_cycle_start 2004, fu_cycle_end 2005
thread 0: [r0: 0] [r1: 1] [r2: 86] [r3: 87] [r4: ADD2] [r5: ADD0] [r6: 89] [r7: 96] 

cdb_completion tag 2 val 88

ll cycle 2006
iq: { t1_17 }
rs: ADD0: 15 [ 88 1 ] fu_idx 0, fu_cycle_start 2005, fu_cycle_end 2006
rs: ADD1: 16 [ 89 1 ] fu_idx -1, fu_cycle_start 2003, fu_cycle_end 2004
thread 0: [r0: 0] [r1: 1] [r2: 86] [r3: 87] [r4: 88] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 89

ll cycle 2007
iq: { }
rs: ADD1: 16 [ 89 1 ] fu_idx 1, fu_cycle_start 2006, fu_cycle_end 2007
rs: ADD2: 17 [ 86 96 ] fu_idx -1, fu_cycle_start 2004, fu_cycle_end 2005
thread 0: [r0: 0] [r1: 1] [r2: 86] [r3: 87] [r4: 88] [r5: 89] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 90

ll cycle 2008
iq: { }
rs: ADD2: 17 [ 86 96 ] fu_idx 2, fu_cycle_start 2007, fu_cycle_end 2008
thread 0: [r0: 0] [r1: 1] [r2: 86] [r3: 87] [r4: 88] [r5: 89] [r6: 90] [r7: 96] 


ll cycle 2009
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 86] [r3: 87] [r4: 88] [r5: 89] [r6: 90] [r7: 96] 


ll cycle 2010
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 86] [r3: 87] [r4: 88] [r5: 89] [r6: 90] [r7: 96] 


ll cycle 2011
iq: { t1_13 }
rs: ADD0: 12 [ 86 1 ] fu_idx -1, fu_cycle_start 2005, fu_cycle_end 2006
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 87] [r4: 88] [r5: 89] [r6: 90] [r7: 96] 


ll cycle 2012
iq: { t1_14 }
rs: ADD0: 12 [ 86 1 ] fu_idx 0, fu_cycle_start 2011, fu_cycle_end 2012
rs: ADD1: 13 [ 87 1 ] fu_idx -1, fu_cycle_start 2006, fu_cycle_end 2007
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 88] [r5: 89] [r6: 90] [r7: 96] 

cdb_completion tag 0 val 87

ll cycle 2013
iq: { t1_15 }
rs: ADD1: 13 [ 87 1 ] fu_idx 1, fu_cycle_start 2012, fu_cycle_end 2013
rs: ADD2: 14 [ 88 1 ] fu_idx -1, fu_cycle_start 2007, fu_cycle_end 2008
thread 0: [r0: 0] [r1: 1] [r2: 87] [r3: ADD1] [r4: ADD2] [r5: 89] [r6: 90] [r7: 96] 

cdb_completion tag 1 val 88

ll cycle 2014
iq: { t1_16 }
rs: ADD0: 15 [ 89 1 ] fu_idx -1, fu_cycle_start 2011, fu_cycle_end 2012
rs: ADD2: 14 [ 88 1 ] fu_idx 2, fu_cycle_start 2013, fu_cycle_end 2014
thread 0: [r0: 0] [r1: 1] [r2: 87] [r3: 88] [r4: ADD2] [r5: ADD0] [r6: 90] [r7: 96] 

cdb_completion tag 2 val 89

ll cycle 2015
iq: { t1_17 }
rs: ADD0: 15 [ 89 1 ] fu_idx 0, fu_cycle_start 2014, fu_cycle_end 2015
rs: ADD1: 16 [ 90 1 ] fu_idx -1, fu_cycle_start 2012, fu_cycle_end 2013
thread 0: [r0: 0] [r1: 1] [r2: 87] [r3: 88] [r4: 89] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 90

ll cycle 2016
iq: { }
rs: ADD1: 16 [ 90 1 ] fu_idx 1, fu_cycle_start 2015, fu_cycle_end 2016
rs: ADD2: 17 [ 87 96 ] fu_idx -1, fu_cycle_start 2013, fu_cycle_end 2014
thread 0: [r0: 0] [r1: 1] [r2: 87] [r3: 88] [r4: 89] [r5: 90] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 91

ll cycle 2017
iq: { }
rs: ADD2: 17 [ 87 96 ] fu_idx 2, fu_cycle_start 2016, fu_cycle_end 2017
thread 0: [r0: 0] [r1: 1] [r2: 87] [r3: 88] [r4: 89] [r5: 90] [r6: 91] [r7: 96] 


ll cycle 2018
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 87] [r3: 88] [r4: 89] [r5: 90] [r6: 91] [r7: 96] 


ll cycle 2019
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 87] [r3: 88] [r4: 89] [r5: 90] [r6: 91] [r7: 96] 


ll cycle 2020
iq: { t1_13 }
rs: ADD0: 12 [ 87 1 ] fu_idx -1, fu_cycle_start 2014, fu_cycle_end 2015
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 88] [r4: 89] [r5: 90] [r6: 91] [r7: 96] 


ll cycle 2021
iq: { t1_14 }
rs: ADD0: 12 [ 87 1 ] fu_idx 0, fu_cycle_start 2020, fu_cycle_end 2021
rs: ADD1: 13 [ 88 1 ] fu_idx -1, fu_cycle_start 2015, fu_cycle_end 2016
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 89] [r5: 90] [r6: 91] [r7: 96] 

cdb_completion tag 0 val 88

ll cycle 2022
iq: { t1_15 }
rs: ADD1: 13 [ 88 1 ] fu_idx 1, fu_cycle_start 2021, fu_cycle_end 2022
rs: ADD2: 14 [ 89 1 ] fu_idx -1, fu_cycle_start 2016, fu_cycle_end 2017
thread 0: [r0: 0] [r1: 1] [r2: 88] [r3: ADD1] [r4: ADD2] [r5: 90] [r6: 91] [r7: 96] 

cdb_completion tag 1 val 89

ll cycle 2023
iq: { t1_16 }
rs: ADD0: 15 [ 90 1 ] fu_idx -1, fu_cycle_start 2020, fu_cycle_end 2021
rs: ADD2: 14 [ 89 1 ] fu_idx 2, fu_cycle_start 2022, fu_cycle_end 2023
thread 0: [r0: 0] [r1: 1] [r2: 88] [r3: 89] [r4: ADD2] [r5: ADD0] [r6: 91] [r7: 96] 

cdb_completion tag 2 val 90

ll cycle 2024
iq: { t1_17 }
rs: ADD0: 15 [ 90 1 ] fu_idx 0, fu_cycle_start 2023, fu_cycle_end 2024
rs: ADD1: 16 [ 91 1 ] fu_idx -1, fu_cycle_start 2021, fu_cycle_end 2022
thread 0: [r0: 0] [r1: 1] [r2: 88] [r3: 89] [r4: 90] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 91

ll cycle 2025
iq: { }
rs: ADD1: 16 [ 91 1 ] fu_idx 1, fu_cycle_start 2024, fu_cycle_end 2025
rs: ADD2: 17 [ 88 96 ] fu_idx -1, fu_cycle_start 2022, fu_cycle_end 2023
thread 0: [r0: 0] [r1: 1] [r2: 88] [r3: 89] [r4: 90] [r5: 91] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 92

ll cycle 2026
iq: { }
rs: ADD2: 17 [ 88 96 ] fu_idx 2, fu_cycle_start 2025, fu_cycle_end 2026
thread 0: [r0: 0] [r1: 1] [r2: 88] [r3: 89] [r4: 90] [r5: 91] [r6: 92] [r7: 96] 


ll cycle 2027
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 88] [r3: 89] [r4: 90] [r5: 91] [r6: 92] [r7: 96] 


ll cycle 2028
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 88] [r3: 89] [r4: 90] [r5: 91] [r6: 92] [r7: 96] 


ll cycle 2029
iq: { t1_13 }
rs: ADD0: 12 [ 88 1 ] fu_idx -1, fu_cycle_start 2023, fu_cycle_end 2024
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 89] [r4: 90] [r5: 91] [r6: 92] [r7: 96] 


ll cycle 2030
iq: { t1_14 }
rs: ADD0: 12 [ 88 1 ] fu_idx 0, fu_cycle_start 2029, fu_cycle_end 2030
rs: ADD1: 13 [ 89 1 ] fu_idx -1, fu_cycle_start 2024, fu_cycle_end 2025
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 90] [r5: 91] [r6: 92] [r7: 96] 

cdb_completion tag 0 val 89

ll cycle 2031
iq: { t1_15 }
rs: ADD1: 13 [ 89 1 ] fu_idx 1, fu_cycle_start 2030, fu_cycle_end 2031
rs: ADD2: 14 [ 90 1 ] fu_idx -1, fu_cycle_start 2025, fu_cycle_end 2026
thread 0: [r0: 0] [r1: 1] [r2: 89] [r3: ADD1] [r4: ADD2] [r5: 91] [r6: 92] [r7: 96] 

cdb_completion tag 1 val 90

ll cycle 2032
iq: { t1_16 }
rs: ADD0: 15 [ 91 1 ] fu_idx -1, fu_cycle_start 2029, fu_cycle_end 2030
rs: ADD2: 14 [ 90 1 ] fu_idx 2, fu_cycle_start 2031, fu_cycle_end 2032
thread 0: [r0: 0] [r1: 1] [r2: 89] [r3: 90] [r4: ADD2] [r5: ADD0] [r6: 92] [r7: 96] 

cdb_completion tag 2 val 91

ll cycle 2033
iq: { t1_17 }
rs: ADD0: 15 [ 91 1 ] fu_idx 0, fu_cycle_start 2032, fu_cycle_end 2033
rs: ADD1: 16 [ 92 1 ] fu_idx -1, fu_cycle_start 2030, fu_cycle_end 2031
thread 0: [r0: 0] [r1: 1] [r2: 89] [r3: 90] [r4: 91] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 92

ll cycle 2034
iq: { }
rs: ADD1: 16 [ 92 1 ] fu_idx 1, fu_cycle_start 2033, fu_cycle_end 2034
rs: ADD2: 17 [ 89 96 ] fu_idx -1, fu_cycle_start 2031, fu_cycle_end 2032
thread 0: [r0: 0] [r1: 1] [r2: 89] [r3: 90] [r4: 91] [r5: 92] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 93

ll cycle 2035
iq: { }
rs: ADD2: 17 [ 89 96 ] fu_idx 2, fu_cycle_start 2034, fu_cycle_end 2035
thread 0: [r0: 0] [r1: 1] [r2: 89] [r3: 90] [r4: 91] [r5: 92] [r6: 93] [r7: 96] 


ll cycle 2036
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 89] [r3: 90] [r4: 91] [r5: 92] [r6: 93] [r7: 96] 


ll cycle 2037
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 89] [r3: 90] [r4: 91] [r5: 92] [r6: 93] [r7: 96] 


ll cycle 2038
iq: { t1_13 }
rs: ADD0: 12 [ 89 1 ] fu_idx -1, fu_cycle_start 2032, fu_cycle_end 2033
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 90] [r4: 91] [r5: 92] [r6: 93] [r7: 96] 


ll cycle 2039
iq: { t1_14 }
rs: ADD0: 12 [ 89 1 ] fu_idx 0, fu_cycle_start 2038, fu_cycle_end 2039
rs: ADD1: 13 [ 90 1 ] fu_idx -1, fu_cycle_start 2033, fu_cycle_end 2034
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 91] [r5: 92] [r6: 93] [r7: 96] 

cdb_completion tag 0 val 90

ll cycle 2040
iq: { t1_15 }
rs: ADD1: 13 [ 90 1 ] fu_idx 1, fu_cycle_start 2039, fu_cycle_end 2040
rs: ADD2: 14 [ 91 1 ] fu_idx -1, fu_cycle_start 2034, fu_cycle_end 2035
thread 0: [r0: 0] [r1: 1] [r2: 90] [r3: ADD1] [r4: ADD2] [r5: 92] [r6: 93] [r7: 96] 

cdb_completion tag 1 val 91

ll cycle 2041
iq: { t1_16 }
rs: ADD0: 15 [ 92 1 ] fu_idx -1, fu_cycle_start 2038, fu_cycle_end 2039
rs: ADD2: 14 [ 91 1 ] fu_idx 2, fu_cycle_start 2040, fu_cycle_end 2041
thread 0: [r0: 0] [r1: 1] [r2: 90] [r3: 91] [r4: ADD2] [r5: ADD0] [r6: 93] [r7: 96] 

cdb_completion tag 2 val 92

ll cycle 2042
iq: { t1_17 }
rs: ADD0: 15 [ 92 1 ] fu_idx 0, fu_cycle_start 2041, fu_cycle_end 2042
rs: ADD1: 16 [ 93 1 ] fu_idx -1, fu_cycle_start 2039, fu_cycle_end 2040
thread 0: [r0: 0] [r1: 1] [r2: 90] [r3: 91] [r4: 92] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 93

ll cycle 2043
iq: { }
rs: ADD1: 16 [ 93 1 ] fu_idx 1, fu_cycle_start 2042, fu_cycle_end 2043
rs: ADD2: 17 [ 90 96 ] fu_idx -1, fu_cycle_start 2040, fu_cycle_end 2041
thread 0: [r0: 0] [r1: 1] [r2: 90] [r3: 91] [r4: 92] [r5: 93] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 94

ll cycle 2044
iq: { }
rs: ADD2: 17 [ 90 96 ] fu_idx 2, fu_cycle_start 2043, fu_cycle_end 2044
thread 0: [r0: 0] [r1: 1] [r2: 90] [r3: 91] [r4: 92] [r5: 93] [r6: 94] [r7: 96] 


ll cycle 2045
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 90] [r3: 91] [r4: 92] [r5: 93] [r6: 94] [r7: 96] 


ll cycle 2046
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 90] [r3: 91] [r4: 92] [r5: 93] [r6: 94] [r7: 96] 


ll cycle 2047
iq: { t1_13 }
rs: ADD0: 12 [ 90 1 ] fu_idx -1, fu_cycle_start 2041, fu_cycle_end 2042
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 91] [r4: 92] [r5: 93] [r6: 94] [r7: 96] 


ll cycle 2048
iq: { t1_14 }
rs: ADD0: 12 [ 90 1 ] fu_idx 0, fu_cycle_start 2047, fu_cycle_end 2048
rs: ADD1: 13 [ 91 1 ] fu_idx -1, fu_cycle_start 2042, fu_cycle_end 2043
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 92] [r5: 93] [r6: 94] [r7: 96] 

cdb_completion tag 0 val 91

ll cycle 2049
iq: { t1_15 }
rs: ADD1: 13 [ 91 1 ] fu_idx 1, fu_cycle_start 2048, fu_cycle_end 2049
rs: ADD2: 14 [ 92 1 ] fu_idx -1, fu_cycle_start 2043, fu_cycle_end 2044
thread 0: [r0: 0] [r1: 1] [r2: 91] [r3: ADD1] [r4: ADD2] [r5: 93] [r6: 94] [r7: 96] 

cdb_completion tag 1 val 92

ll cycle 2050
iq: { t1_16 }
rs: ADD0: 15 [ 93 1 ] fu_idx -1, fu_cycle_start 2047, fu_cycle_end 2048
rs: ADD2: 14 [ 92 1 ] fu_idx 2, fu_cycle_start 2049, fu_cycle_end 2050
thread 0: [r0: 0] [r1: 1] [r2: 91] [r3: 92] [r4: ADD2] [r5: ADD0] [r6: 94] [r7: 96] 

cdb_completion tag 2 val 93

ll cycle 2051
iq: { t1_17 }
rs: ADD0: 15 [ 93 1 ] fu_idx 0, fu_cycle_start 2050, fu_cycle_end 2051
rs: ADD1: 16 [ 94 1 ] fu_idx -1, fu_cycle_start 2048, fu_cycle_end 2049
thread 0: [r0: 0] [r1: 1] [r2: 91] [r3: 92] [r4: 93] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 94

ll cycle 2052
iq: { }
rs: ADD1: 16 [ 94 1 ] fu_idx 1, fu_cycle_start 2051, fu_cycle_end 2052
rs: ADD2: 17 [ 91 96 ] fu_idx -1, fu_cycle_start 2049, fu_cycle_end 2050
thread 0: [r0: 0] [r1: 1] [r2: 91] [r3: 92] [r4: 93] [r5: 94] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 95

ll cycle 2053
iq: { }
rs: ADD2: 17 [ 91 96 ] fu_idx 2, fu_cycle_start 2052, fu_cycle_end 2053
thread 0: [r0: 0] [r1: 1] [r2: 91] [r3: 92] [r4: 93] [r5: 94] [r6: 95] [r7: 96] 


ll cycle 2054
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 91] [r3: 92] [r4: 93] [r5: 94] [r6: 95] [r7: 96] 


ll cycle 2055
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 91] [r3: 92] [r4: 93] [r5: 94] [r6: 95] [r7: 96] 


ll cycle 2056
iq: { t1_13 }
rs: ADD0: 12 [ 91 1 ] fu_idx -1, fu_cycle_start 2050, fu_cycle_end 2051
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 92] [r4: 93] [r5: 94] [r6: 95] [r7: 96] 


ll cycle 2057
iq: { t1_14 }
rs: ADD0: 12 [ 91 1 ] fu_idx 0, fu_cycle_start 2056, fu_cycle_end 2057
rs: ADD1: 13 [ 92 1 ] fu_idx -1, fu_cycle_start 2051, fu_cycle_end 2052
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 93] [r5: 94] [r6: 95] [r7: 96] 

cdb_completion tag 0 val 92

ll cycle 2058
iq: { t1_15 }
rs: ADD1: 13 [ 92 1 ] fu_idx 1, fu_cycle_start 2057, fu_cycle_end 2058
rs: ADD2: 14 [ 93 1 ] fu_idx -1, fu_cycle_start 2052, fu_cycle_end 2053
thread 0: [r0: 0] [r1: 1] [r2: 92] [r3: ADD1] [r4: ADD2] [r5: 94] [r6: 95] [r7: 96] 

cdb_completion tag 1 val 93

ll cycle 2059
iq: { t1_16 }
rs: ADD0: 15 [ 94 1 ] fu_idx -1, fu_cycle_start 2056, fu_cycle_end 2057
rs: ADD2: 14 [ 93 1 ] fu_idx 2, fu_cycle_start 2058, fu_cycle_end 2059
thread 0: [r0: 0] [r1: 1] [r2: 92] [r3: 93] [r4: ADD2] [r5: ADD0] [r6: 95] [r7: 96] 

cdb_completion tag 2 val 94

ll cycle 2060
iq: { t1_17 }
rs: ADD0: 15 [ 94 1 ] fu_idx 0, fu_cycle_start 2059, fu_cycle_end 2060
rs: ADD1: 16 [ 95 1 ] fu_idx -1, fu_cycle_start 2057, fu_cycle_end 2058
thread 0: [r0: 0] [r1: 1] [r2: 92] [r3: 93] [r4: 94] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 95

ll cycle 2061
iq: { }
rs: ADD1: 16 [ 95 1 ] fu_idx 1, fu_cycle_start 2060, fu_cycle_end 2061
rs: ADD2: 17 [ 92 96 ] fu_idx -1, fu_cycle_start 2058, fu_cycle_end 2059
thread 0: [r0: 0] [r1: 1] [r2: 92] [r3: 93] [r4: 94] [r5: 95] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 96

ll cycle 2062
iq: { }
rs: ADD2: 17 [ 92 96 ] fu_idx 2, fu_cycle_start 2061, fu_cycle_end 2062
thread 0: [r0: 0] [r1: 1] [r2: 92] [r3: 93] [r4: 94] [r5: 95] [r6: 96] [r7: 96] 


ll cycle 2063
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 92] [r3: 93] [r4: 94] [r5: 95] [r6: 96] [r7: 96] 


ll cycle 2064
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 92] [r3: 93] [r4: 94] [r5: 95] [r6: 96] [r7: 96] 


ll cycle 2065
iq: { t1_13 }
rs: ADD0: 12 [ 92 1 ] fu_idx -1, fu_cycle_start 2059, fu_cycle_end 2060
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 93] [r4: 94] [r5: 95] [r6: 96] [r7: 96] 


ll cycle 2066
iq: { t1_14 }
rs: ADD0: 12 [ 92 1 ] fu_idx 0, fu_cycle_start 2065, fu_cycle_end 2066
rs: ADD1: 13 [ 93 1 ] fu_idx -1, fu_cycle_start 2060, fu_cycle_end 2061
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 94] [r5: 95] [r6: 96] [r7: 96] 

cdb_completion tag 0 val 93

ll cycle 2067
iq: { t1_15 }
rs: ADD1: 13 [ 93 1 ] fu_idx 1, fu_cycle_start 2066, fu_cycle_end 2067
rs: ADD2: 14 [ 94 1 ] fu_idx -1, fu_cycle_start 2061, fu_cycle_end 2062
thread 0: [r0: 0] [r1: 1] [r2: 93] [r3: ADD1] [r4: ADD2] [r5: 95] [r6: 96] [r7: 96] 

cdb_completion tag 1 val 94

ll cycle 2068
iq: { t1_16 }
rs: ADD0: 15 [ 95 1 ] fu_idx -1, fu_cycle_start 2065, fu_cycle_end 2066
rs: ADD2: 14 [ 94 1 ] fu_idx 2, fu_cycle_start 2067, fu_cycle_end 2068
thread 0: [r0: 0] [r1: 1] [r2: 93] [r3: 94] [r4: ADD2] [r5: ADD0] [r6: 96] [r7: 96] 

cdb_completion tag 2 val 95

ll cycle 2069
iq: { t1_17 }
rs: ADD0: 15 [ 95 1 ] fu_idx 0, fu_cycle_start 2068, fu_cycle_end 2069
rs: ADD1: 16 [ 96 1 ] fu_idx -1, fu_cycle_start 2066, fu_cycle_end 2067
thread 0: [r0: 0] [r1: 1] [r2: 93] [r3: 94] [r4: 95] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 96

ll cycle 2070
iq: { }
rs: ADD1: 16 [ 96 1 ] fu_idx 1, fu_cycle_start 2069, fu_cycle_end 2070
rs: ADD2: 17 [ 93 96 ] fu_idx -1, fu_cycle_start 2067, fu_cycle_end 2068
thread 0: [r0: 0] [r1: 1] [r2: 93] [r3: 94] [r4: 95] [r5: 96] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 97

ll cycle 2071
iq: { }
rs: ADD2: 17 [ 93 96 ] fu_idx 2, fu_cycle_start 2070, fu_cycle_end 2071
thread 0: [r0: 0] [r1: 1] [r2: 93] [r3: 94] [r4: 95] [r5: 96] [r6: 97] [r7: 96] 


ll cycle 2072
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 93] [r3: 94] [r4: 95] [r5: 96] [r6: 97] [r7: 96] 


ll cycle 2073
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 93] [r3: 94] [r4: 95] [r5: 96] [r6: 97] [r7: 96] 


ll cycle 2074
iq: { t1_13 }
rs: ADD0: 12 [ 93 1 ] fu_idx -1, fu_cycle_start 2068, fu_cycle_end 2069
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 94] [r4: 95] [r5: 96] [r6: 97] [r7: 96] 


ll cycle 2075
iq: { t1_14 }
rs: ADD0: 12 [ 93 1 ] fu_idx 0, fu_cycle_start 2074, fu_cycle_end 2075
rs: ADD1: 13 [ 94 1 ] fu_idx -1, fu_cycle_start 2069, fu_cycle_end 2070
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 95] [r5: 96] [r6: 97] [r7: 96] 

cdb_completion tag 0 val 94

ll cycle 2076
iq: { t1_15 }
rs: ADD1: 13 [ 94 1 ] fu_idx 1, fu_cycle_start 2075, fu_cycle_end 2076
rs: ADD2: 14 [ 95 1 ] fu_idx -1, fu_cycle_start 2070, fu_cycle_end 2071
thread 0: [r0: 0] [r1: 1] [r2: 94] [r3: ADD1] [r4: ADD2] [r5: 96] [r6: 97] [r7: 96] 

cdb_completion tag 1 val 95

ll cycle 2077
iq: { t1_16 }
rs: ADD0: 15 [ 96 1 ] fu_idx -1, fu_cycle_start 2074, fu_cycle_end 2075
rs: ADD2: 14 [ 95 1 ] fu_idx 2, fu_cycle_start 2076, fu_cycle_end 2077
thread 0: [r0: 0] [r1: 1] [r2: 94] [r3: 95] [r4: ADD2] [r5: ADD0] [r6: 97] [r7: 96] 

cdb_completion tag 2 val 96

ll cycle 2078
iq: { t1_17 }
rs: ADD0: 15 [ 96 1 ] fu_idx 0, fu_cycle_start 2077, fu_cycle_end 2078
rs: ADD1: 16 [ 97 1 ] fu_idx -1, fu_cycle_start 2075, fu_cycle_end 2076
thread 0: [r0: 0] [r1: 1] [r2: 94] [r3: 95] [r4: 96] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 97

ll cycle 2079
iq: { }
rs: ADD1: 16 [ 97 1 ] fu_idx 1, fu_cycle_start 2078, fu_cycle_end 2079
rs: ADD2: 17 [ 94 96 ] fu_idx -1, fu_cycle_start 2076, fu_cycle_end 2077
thread 0: [r0: 0] [r1: 1] [r2: 94] [r3: 95] [r4: 96] [r5: 97] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 98

ll cycle 2080
iq: { }
rs: ADD2: 17 [ 94 96 ] fu_idx 2, fu_cycle_start 2079, fu_cycle_end 2080
thread 0: [r0: 0] [r1: 1] [r2: 94] [r3: 95] [r4: 96] [r5: 97] [r6: 98] [r7: 96] 


ll cycle 2081
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 94] [r3: 95] [r4: 96] [r5: 97] [r6: 98] [r7: 96] 


ll cycle 2082
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 94] [r3: 95] [r4: 96] [r5: 97] [r6: 98] [r7: 96] 


ll cycle 2083
iq: { t1_13 }
rs: ADD0: 12 [ 94 1 ] fu_idx -1, fu_cycle_start 2077, fu_cycle_end 2078
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 95] [r4: 96] [r5: 97] [r6: 98] [r7: 96] 


ll cycle 2084
iq: { t1_14 }
rs: ADD0: 12 [ 94 1 ] fu_idx 0, fu_cycle_start 2083, fu_cycle_end 2084
rs: ADD1: 13 [ 95 1 ] fu_idx -1, fu_cycle_start 2078, fu_cycle_end 2079
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 96] [r5: 97] [r6: 98] [r7: 96] 

cdb_completion tag 0 val 95

ll cycle 2085
iq: { t1_15 }
rs: ADD1: 13 [ 95 1 ] fu_idx 1, fu_cycle_start 2084, fu_cycle_end 2085
rs: ADD2: 14 [ 96 1 ] fu_idx -1, fu_cycle_start 2079, fu_cycle_end 2080
thread 0: [r0: 0] [r1: 1] [r2: 95] [r3: ADD1] [r4: ADD2] [r5: 97] [r6: 98] [r7: 96] 

cdb_completion tag 1 val 96

ll cycle 2086
iq: { t1_16 }
rs: ADD0: 15 [ 97 1 ] fu_idx -1, fu_cycle_start 2083, fu_cycle_end 2084
rs: ADD2: 14 [ 96 1 ] fu_idx 2, fu_cycle_start 2085, fu_cycle_end 2086
thread 0: [r0: 0] [r1: 1] [r2: 95] [r3: 96] [r4: ADD2] [r5: ADD0] [r6: 98] [r7: 96] 

cdb_completion tag 2 val 97

ll cycle 2087
iq: { t1_17 }
rs: ADD0: 15 [ 97 1 ] fu_idx 0, fu_cycle_start 2086, fu_cycle_end 2087
rs: ADD1: 16 [ 98 1 ] fu_idx -1, fu_cycle_start 2084, fu_cycle_end 2085
thread 0: [r0: 0] [r1: 1] [r2: 95] [r3: 96] [r4: 97] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 98

ll cycle 2088
iq: { }
rs: ADD1: 16 [ 98 1 ] fu_idx 1, fu_cycle_start 2087, fu_cycle_end 2088
rs: ADD2: 17 [ 95 96 ] fu_idx -1, fu_cycle_start 2085, fu_cycle_end 2086
thread 0: [r0: 0] [r1: 1] [r2: 95] [r3: 96] [r4: 97] [r5: 98] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 99

ll cycle 2089
iq: { }
rs: ADD2: 17 [ 95 96 ] fu_idx 2, fu_cycle_start 2088, fu_cycle_end 2089
thread 0: [r0: 0] [r1: 1] [r2: 95] [r3: 96] [r4: 97] [r5: 98] [r6: 99] [r7: 96] 


ll cycle 2090
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 95] [r3: 96] [r4: 97] [r5: 98] [r6: 99] [r7: 96] 


ll cycle 2091
iq: { t1_12 }
thread 0: [r0: 0] [r1: 1] [r2: 95] [r3: 96] [r4: 97] [r5: 98] [r6: 99] [r7: 96] 


ll cycle 2092
iq: { t1_13 }
rs: ADD0: 12 [ 95 1 ] fu_idx -1, fu_cycle_start 2086, fu_cycle_end 2087
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: 96] [r4: 97] [r5: 98] [r6: 99] [r7: 96] 


ll cycle 2093
iq: { t1_14 }
rs: ADD0: 12 [ 95 1 ] fu_idx 0, fu_cycle_start 2092, fu_cycle_end 2093
rs: ADD1: 13 [ 96 1 ] fu_idx -1, fu_cycle_start 2087, fu_cycle_end 2088
thread 0: [r0: 0] [r1: 1] [r2: ADD0] [r3: ADD1] [r4: 97] [r5: 98] [r6: 99] [r7: 96] 

cdb_completion tag 0 val 96

ll cycle 2094
iq: { t1_15 }
rs: ADD1: 13 [ 96 1 ] fu_idx 1, fu_cycle_start 2093, fu_cycle_end 2094
rs: ADD2: 14 [ 97 1 ] fu_idx -1, fu_cycle_start 2088, fu_cycle_end 2089
thread 0: [r0: 0] [r1: 1] [r2: 96] [r3: ADD1] [r4: ADD2] [r5: 98] [r6: 99] [r7: 96] 

cdb_completion tag 1 val 97

ll cycle 2095
iq: { t1_16 }
rs: ADD0: 15 [ 98 1 ] fu_idx -1, fu_cycle_start 2092, fu_cycle_end 2093
rs: ADD2: 14 [ 97 1 ] fu_idx 2, fu_cycle_start 2094, fu_cycle_end 2095
thread 0: [r0: 0] [r1: 1] [r2: 96] [r3: 97] [r4: ADD2] [r5: ADD0] [r6: 99] [r7: 96] 

cdb_completion tag 2 val 98

ll cycle 2096
iq: { t1_17 }
rs: ADD0: 15 [ 98 1 ] fu_idx 0, fu_cycle_start 2095, fu_cycle_end 2096
rs: ADD1: 16 [ 99 1 ] fu_idx -1, fu_cycle_start 2093, fu_cycle_end 2094
thread 0: [r0: 0] [r1: 1] [r2: 96] [r3: 97] [r4: 98] [r5: ADD0] [r6: ADD1] [r7: 96] 

cdb_completion tag 0 val 99

ll cycle 2097
iq: { }
rs: ADD1: 16 [ 99 1 ] fu_idx 1, fu_cycle_start 2096, fu_cycle_end 2097
rs: ADD2: 17 [ 96 96 ] fu_idx -1, fu_cycle_start 2094, fu_cycle_end 2095
thread 0: [r0: 0] [r1: 1] [r2: 96] [r3: 97] [r4: 98] [r5: 99] [r6: ADD1] [r7: 96] 

cdb_completion tag 1 val 100

ll cycle 2098
iq: { }
rs: ADD2: 17 [ 96 96 ] fu_idx 2, fu_cycle_start 2097, fu_cycle_end 2098
thread 0: [r0: 0] [r1: 1] [r2: 96] [r3: 97] [r4: 98] [r5: 99] [r6: 100] [r7: 96] 


ll cycle 2099
iq: { }
thread 0: [r0: 0] [r1: 1] [r2: 96] [r3: 97] [r4: 98] [r5: 99] [r6: 100] [r7: 96] 


ll cycle 2100
iq: { t1_18 }
thread 0: [r0: 0] [r1: 1] [r2: 96] [r3: 97] [r4: 98] [r5: 99] [r6: 100] [r7: 96] 

issue: second halt detected, stopping fetch
