Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (lin64) Build 1494164 Fri Feb 26 04:18:54 MST 2016
| Date         : Mon Oct 31 17:06:02 2016
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BD_wrapper_timing_summary_routed.rpt -rpx BD_wrapper_timing_summary_routed.rpx
| Design       : BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.491        0.000                      0                25233        0.034        0.000                      0                25233        3.000        0.000                       0                  8468  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
GCLK                                   {0.000 5.000}      10.000          100.000         
  clk_out1_BD_clk_wiz_0                {0.000 10.000}     20.000          50.000          
  clkfbout_BD_clk_wiz_0                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         10.572        0.000                      0                  592        0.115        0.000                      0                  592       15.686        0.000                       0                   681  
BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE        9.519        0.000                      0                   80        0.267        0.000                      0                   80       16.166        0.000                       0                    73  
GCLK                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_BD_clk_wiz_0                      1.491        0.000                      0                23538        0.034        0.000                      0                23538        8.750        0.000                       0                  7710  
  clkfbout_BD_clk_wiz_0                                                                                                                                                                  7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.634        0.000                      0                    1        0.666        0.000                      0                    1  
**async_default**                      clk_out1_BD_clk_wiz_0                  clk_out1_BD_clk_wiz_0                       10.377        0.000                      0                 1022        0.881        0.000                      0                 1022  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       10.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.777ns  (logic 0.707ns (12.239%)  route 5.070ns (87.761%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 37.002 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.924    26.242    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y19         LUT4 (Prop_lut4_I3_O)        0.124    26.366 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.340    26.707    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1_n_0
    SLICE_X45Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.480    37.002    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.359    37.361    
                         clock uncertainty           -0.035    37.325    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)       -0.047    37.278    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                 10.572    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.439ns  (logic 0.707ns (12.998%)  route 4.732ns (87.002%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 37.003 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.927    26.245    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.124    26.369 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    26.369    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1_n_0
    SLICE_X46Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.481    37.003    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.359    37.362    
                         clock uncertainty           -0.035    37.326    
    SLICE_X46Y18         FDCE (Setup_fdce_C_D)        0.077    37.403    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.403    
                         arrival time                         -26.369    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.139ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.285ns  (logic 0.707ns (13.377%)  route 4.578ns (86.623%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 37.002 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.773    26.091    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.124    26.215 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    26.215    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1_n_0
    SLICE_X47Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.480    37.002    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.359    37.361    
                         clock uncertainty           -0.035    37.325    
    SLICE_X47Y19         FDCE (Setup_fdce_C_D)        0.029    37.354    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                         -26.215    
  -------------------------------------------------------------------
                         slack                                 11.139    

Slack (MET) :             11.157ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.313ns  (logic 0.735ns (13.833%)  route 4.578ns (86.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 37.002 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.773    26.091    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.152    26.243 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    26.243    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1_n_0
    SLICE_X47Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.480    37.002    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.359    37.361    
                         clock uncertainty           -0.035    37.325    
    SLICE_X47Y19         FDCE (Setup_fdce_C_D)        0.075    37.400    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                         -26.243    
  -------------------------------------------------------------------
                         slack                                 11.157    

Slack (MET) :             11.250ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.227ns  (logic 0.707ns (13.525%)  route 4.520ns (86.475%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 37.003 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.715    26.033    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.124    26.157 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    26.157    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1_n_0
    SLICE_X46Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.481    37.003    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.359    37.362    
                         clock uncertainty           -0.035    37.326    
    SLICE_X46Y18         FDCE (Setup_fdce_C_D)        0.081    37.407    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -26.157    
  -------------------------------------------------------------------
                         slack                                 11.250    

Slack (MET) :             11.391ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.035ns  (logic 0.707ns (14.041%)  route 4.328ns (85.959%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 37.002 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.523    25.841    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124    25.965 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    25.965    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1_n_0
    SLICE_X45Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.480    37.002    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.359    37.361    
                         clock uncertainty           -0.035    37.325    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.031    37.356    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.356    
                         arrival time                         -25.965    
  -------------------------------------------------------------------
                         slack                                 11.391    

Slack (MET) :             11.440ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.030ns  (logic 0.702ns (13.955%)  route 4.328ns (86.045%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 37.002 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.523    25.841    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.119    25.960 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    25.960    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1_n_0
    SLICE_X45Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.480    37.002    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.359    37.361    
                         clock uncertainty           -0.035    37.325    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.075    37.400    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                         -25.960    
  -------------------------------------------------------------------
                         slack                                 11.440    

Slack (MET) :             11.464ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.959ns  (logic 0.707ns (14.256%)  route 4.252ns (85.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 37.001 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.447    25.765    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    25.889 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    25.889    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1_n_0
    SLICE_X48Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.479    37.001    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y19         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.359    37.360    
                         clock uncertainty           -0.035    37.324    
    SLICE_X48Y19         FDCE (Setup_fdce_C_D)        0.029    37.353    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.353    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                 11.464    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.863ns  (logic 0.707ns (14.540%)  route 4.156ns (85.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 36.990 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.351    25.668    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124    25.792 r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    25.792    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1_n_0
    SLICE_X53Y19         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.468    36.990    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y19         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.460    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X53Y19         FDCE (Setup_fdce_C_D)        0.031    37.445    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.445    
                         arrival time                         -25.792    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.851ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.662ns  (logic 0.707ns (15.165%)  route 3.955ns (84.835%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 36.990 - 33.333 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 20.930 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.432    19.099    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    19.200 f  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.730    20.930    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X70Y44         FDRE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.459    21.389 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           0.805    22.194    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X69Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=34, routed)          3.150    25.468    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.124    25.592 r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    25.592    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1_n_0
    SLICE_X53Y19         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.097    35.430    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.521 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         1.468    36.990    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y19         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.460    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X53Y19         FDCE (Setup_fdce_C_D)        0.029    37.443    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.443    
                         arrival time                         -25.592    
  -------------------------------------------------------------------
                         slack                                 11.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.083%)  route 0.251ns (62.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.563     1.661    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y49         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.148     1.809 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.251     2.060    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[5]
    SLICE_X33Y50         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.828     2.073    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y50         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.147     1.926    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.019     1.945    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.603     1.701    BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X95Y30         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDCE (Prop_fdce_C_Q)         0.141     1.842 r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.898    BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[26]
    SLICE_X95Y30         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.871     2.116    BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X95Y30         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.415     1.701    
    SLICE_X95Y30         FDPE (Hold_fdpe_C_D)         0.075     1.776    BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.604     1.702    BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X96Y31         FDPE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.866 r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.101     1.967    BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X94Y31         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.872     2.117    BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X94Y31         SRL16E                                       r  BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.401     1.716    
    SLICE_X94Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.831    BD_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.955%)  route 0.319ns (66.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.563     1.661    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y49         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.319     2.144    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[15]
    SLICE_X35Y56         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.827     2.072    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y56         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/C
                         clock pessimism             -0.147     1.925    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.070     1.995    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.586     1.684    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y9          FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDCE (Prop_fdce_C_Q)         0.141     1.825 r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.125     1.950    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[19]
    SLICE_X87Y8          FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.855     2.100    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X87Y8          FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.380     1.720    
    SLICE_X87Y8          FDCE (Hold_fdce_C_D)         0.070     1.790    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.994%)  route 0.333ns (67.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.560     1.658    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y56         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDCE (Prop_fdce_C_Q)         0.164     1.822 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.333     2.155    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[6]
    SLICE_X33Y49         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.829     2.074    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y49         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.147     1.927    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.066     1.993    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.557     1.655    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y57         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141     1.796 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.110     1.906    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[8]
    SLICE_X37Y57         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.825     2.070    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y57         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.399     1.671    
    SLICE_X37Y57         FDCE (Hold_fdce_C_D)         0.070     1.741    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.579     1.677    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Dbg_Clk
    SLICE_X64Y60         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.113     1.931    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X64Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.849     2.094    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/C
                         clock pessimism             -0.400     1.694    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.070     1.764    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.586     1.684    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X87Y11         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.113     1.938    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[7]
    SLICE_X88Y11         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.854     2.099    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y11         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.399     1.700    
    SLICE_X88Y11         FDCE (Hold_fdce_C_D)         0.070     1.770    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.897%)  route 0.116ns (45.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.072     1.072    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.586     1.684    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X87Y11         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.116     1.941    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[8]
    SLICE_X88Y11         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.216     1.216    BD_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.245 r  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=680, routed)         0.854     2.099    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y11         FDCE                                         r  BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.399     1.700    
    SLICE_X88Y11         FDCE (Hold_fdce_C_D)         0.072     1.772    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BD_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X73Y47   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X104Y63  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X73Y48   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X99Y63   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X106Y56  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X106Y56  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X100Y55  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X99Y58   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X90Y62   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y21   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y21   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y10   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y10   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y14   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y15   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y17   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y19   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y54   BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y55   BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y45   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y47   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X82Y47   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.519ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.789ns  (logic 0.998ns (14.699%)  route 5.791ns (85.301%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 37.007 - 33.333 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 20.830 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.729    20.830    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.524    21.354 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=9, routed)           1.879    23.233    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_0_[0]
    SLICE_X66Y27         LUT4 (Prop_lut4_I0_O)        0.146    23.379 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=5, routed)           0.984    24.363    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.328    24.691 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           2.928    27.620    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y27         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.561    37.007    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y27         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.336    37.343    
                         clock uncertainty           -0.035    37.308    
    SLICE_X22Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.139    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.139    
                         arrival time                         -27.620    
  -------------------------------------------------------------------
                         slack                                  9.519    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.752ns  (logic 0.998ns (14.780%)  route 5.754ns (85.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 20.830 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.729    20.830    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.524    21.354 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=9, routed)           1.879    23.233    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_0_[0]
    SLICE_X66Y27         LUT4 (Prop_lut4_I0_O)        0.146    23.379 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=5, routed)           0.984    24.363    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.328    24.691 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           2.891    27.583    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y17         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.567    37.013    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y17         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.336    37.349    
                         clock uncertainty           -0.035    37.314    
    SLICE_X22Y17         FDCE (Setup_fdce_C_CE)      -0.169    37.145    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.145    
                         arrival time                         -27.583    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.563ns  (logic 0.998ns (15.206%)  route 5.565ns (84.794%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 20.830 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.729    20.830    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.524    21.354 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=9, routed)           1.879    23.233    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_0_[0]
    SLICE_X66Y27         LUT4 (Prop_lut4_I0_O)        0.146    23.379 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=5, routed)           0.984    24.363    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.328    24.691 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           2.702    27.393    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y17         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.567    37.013    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y17         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.336    37.349    
                         clock uncertainty           -0.035    37.314    
    SLICE_X23Y17         FDCE (Setup_fdce_C_CE)      -0.205    37.109    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                         -27.393    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.114ns  (logic 1.061ns (17.353%)  route 5.053ns (82.647%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 36.924 - 33.333 ) 
    Source Clock Delay      (SCD):    4.166ns = ( 20.832 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.731    20.832    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDCE (Prop_fdce_C_Q)         0.459    21.291 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=16, routed)          1.336    22.628    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.152    22.780 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_3[5]_INST_0/O
                         net (fo=8, routed)           1.208    23.988    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X66Y46         LUT4 (Prop_lut4_I0_O)        0.326    24.314 f  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.493    24.807    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X66Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.931 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           2.015    26.946    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X45Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.479    36.924    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X45Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.322    37.246    
                         clock uncertainty           -0.035    37.211    
    SLICE_X45Y59         FDCE (Setup_fdce_C_CE)      -0.205    37.006    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -26.946    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.114ns  (logic 1.061ns (17.353%)  route 5.053ns (82.647%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 36.924 - 33.333 ) 
    Source Clock Delay      (SCD):    4.166ns = ( 20.832 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.731    20.832    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDCE (Prop_fdce_C_Q)         0.459    21.291 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=16, routed)          1.336    22.628    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.152    22.780 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_3[5]_INST_0/O
                         net (fo=8, routed)           1.208    23.988    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X66Y46         LUT4 (Prop_lut4_I0_O)        0.326    24.314 f  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.493    24.807    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X66Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.931 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           2.015    26.946    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X45Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.479    36.924    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X45Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.322    37.246    
                         clock uncertainty           -0.035    37.211    
    SLICE_X45Y59         FDCE (Setup_fdce_C_CE)      -0.205    37.006    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -26.946    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.076ns  (logic 1.061ns (17.463%)  route 5.015ns (82.537%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.925 - 33.333 ) 
    Source Clock Delay      (SCD):    4.166ns = ( 20.832 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.731    20.832    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDCE (Prop_fdce_C_Q)         0.459    21.291 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=16, routed)          1.336    22.628    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.152    22.780 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_3[5]_INST_0/O
                         net (fo=8, routed)           1.208    23.988    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X66Y46         LUT4 (Prop_lut4_I0_O)        0.326    24.314 f  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.493    24.807    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X66Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.931 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.977    26.908    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.480    36.925    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.322    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X40Y59         FDCE (Setup_fdce_C_CE)      -0.205    37.007    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                         -26.908    
  -------------------------------------------------------------------
                         slack                                 10.099    

Slack (MET) :             10.249ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.925ns  (logic 1.061ns (17.908%)  route 4.864ns (82.092%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 36.924 - 33.333 ) 
    Source Clock Delay      (SCD):    4.166ns = ( 20.832 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.731    20.832    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDCE (Prop_fdce_C_Q)         0.459    21.291 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=16, routed)          1.336    22.628    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.152    22.780 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_3[5]_INST_0/O
                         net (fo=8, routed)           1.208    23.988    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X66Y46         LUT4 (Prop_lut4_I0_O)        0.326    24.314 f  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.493    24.807    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X66Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.931 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.826    26.757    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.479    36.924    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y59         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.322    37.246    
                         clock uncertainty           -0.035    37.211    
    SLICE_X44Y59         FDCE (Setup_fdce_C_CE)      -0.205    37.006    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -26.757    
  -------------------------------------------------------------------
                         slack                                 10.249    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.013ns  (logic 0.998ns (16.597%)  route 5.015ns (83.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 37.005 - 33.333 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 20.830 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.729    20.830    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.524    21.354 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=9, routed)           1.879    23.233    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_0_[0]
    SLICE_X66Y27         LUT4 (Prop_lut4_I0_O)        0.146    23.379 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=5, routed)           0.984    24.363    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.328    24.691 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           2.152    26.844    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.559    37.005    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.336    37.341    
                         clock uncertainty           -0.035    37.306    
    SLICE_X24Y18         FDCE (Setup_fdce_C_CE)      -0.205    37.101    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                         -26.844    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.013ns  (logic 0.998ns (16.597%)  route 5.015ns (83.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 37.005 - 33.333 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 20.830 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.729    20.830    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.524    21.354 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=9, routed)           1.879    23.233    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_0_[0]
    SLICE_X66Y27         LUT4 (Prop_lut4_I0_O)        0.146    23.379 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=5, routed)           0.984    24.363    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.328    24.691 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           2.152    26.844    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.559    37.005    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y18         FDCE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.336    37.341    
                         clock uncertainty           -0.035    37.306    
    SLICE_X24Y18         FDCE (Setup_fdce_C_CE)      -0.205    37.101    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                         -26.844    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.299ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.876ns  (logic 1.061ns (18.058%)  route 4.815ns (81.942%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.925 - 33.333 ) 
    Source Clock Delay      (SCD):    4.166ns = ( 20.832 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.731    20.832    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDCE (Prop_fdce_C_Q)         0.459    21.291 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=16, routed)          1.336    22.628    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.152    22.780 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_3[5]_INST_0/O
                         net (fo=8, routed)           1.208    23.988    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X66Y46         LUT4 (Prop_lut4_I0_O)        0.326    24.314 f  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.493    24.807    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X66Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.931 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.777    26.708    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X45Y57         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.480    36.925    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X45Y57         FDCE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.322    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X45Y57         FDCE (Setup_fdce_C_CE)      -0.205    37.007    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                         -26.708    
  -------------------------------------------------------------------
                         slack                                 10.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047     1.047    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.073 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.657    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDCE (Prop_fdce_C_Q)         0.141     1.798 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.173     1.971    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X68Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.016 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.016    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X68Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179     1.179    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.208 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.852     2.060    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.402     1.657    
    SLICE_X68Y44         FDCE (Hold_fdce_C_D)         0.092     1.749    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047     1.047    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.073 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.657    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDCE (Prop_fdce_C_Q)         0.141     1.798 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=5, routed)           0.185     1.983    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X68Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.028 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.028    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_0
    SLICE_X68Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179     1.179    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.208 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.852     2.060    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.402     1.657    
    SLICE_X68Y44         FDCE (Hold_fdce_C_D)         0.092     1.749    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047     1.047    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.073 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.658    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X74Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y44         FDCE (Prop_fdce_C_Q)         0.141     1.799 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.984    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X74Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.029 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.029    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_0
    SLICE_X74Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179     1.179    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.208 r  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.061    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X74Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.402     1.658    
    SLICE_X74Y44         FDCE (Hold_fdce_C_D)         0.091     1.749    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.388%)  route 0.364ns (65.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 18.727 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.198    18.669    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X71Y45         LUT5 (Prop_lut5_I1_O)        0.045    18.714 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.853    18.727    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.386    18.341    
    SLICE_X72Y44         FDCE (Hold_fdce_C_CE)       -0.032    18.309    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.309    
                         arrival time                          18.880    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.388%)  route 0.364ns (65.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 18.727 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.198    18.669    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X71Y45         LUT5 (Prop_lut5_I1_O)        0.045    18.714 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.853    18.727    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.386    18.341    
    SLICE_X72Y44         FDCE (Hold_fdce_C_CE)       -0.032    18.309    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.309    
                         arrival time                          18.880    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.388%)  route 0.364ns (65.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 18.727 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.198    18.669    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X71Y45         LUT5 (Prop_lut5_I1_O)        0.045    18.714 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.853    18.727    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.386    18.341    
    SLICE_X72Y44         FDCE (Hold_fdce_C_CE)       -0.032    18.309    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.309    
                         arrival time                          18.880    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.388%)  route 0.364ns (65.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 18.727 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.198    18.669    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X71Y45         LUT5 (Prop_lut5_I1_O)        0.045    18.714 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.853    18.727    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.386    18.341    
    SLICE_X72Y44         FDCE (Hold_fdce_C_CE)       -0.032    18.309    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.309    
                         arrival time                          18.880    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.388%)  route 0.364ns (65.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 18.727 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.198    18.669    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X71Y45         LUT5 (Prop_lut5_I1_O)        0.045    18.714 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.880    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.853    18.727    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.386    18.341    
    SLICE_X72Y44         FDCE (Hold_fdce_C_CE)       -0.032    18.309    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.309    
                         arrival time                          18.880    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.502%)  route 0.397ns (67.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 18.726 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.198    18.669    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X71Y45         LUT5 (Prop_lut5_I1_O)        0.045    18.714 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.199    18.912    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X69Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.852    18.726    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.368    18.358    
    SLICE_X69Y44         FDCE (Hold_fdce_C_CE)       -0.032    18.326    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.326    
                         arrival time                          18.912    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.502%)  route 0.397ns (67.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 18.726 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.198    18.669    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X71Y45         LUT5 (Prop_lut5_I1_O)        0.045    18.714 r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.199    18.912    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X69Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.852    18.726    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y44         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.368    18.358    
    SLICE_X69Y44         FDCE (Hold_fdce_C_CE)       -0.032    18.326    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.326    
                         arrival time                          18.912    
  -------------------------------------------------------------------
                         slack                                  0.587    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X80Y61   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X80Y61   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y60  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X90Y60   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X104Y59  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X104Y59  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X92Y60   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X81Y60   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y59  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X80Y61   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X80Y61   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X90Y60   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y60   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X81Y60   BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y59  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X104Y60  BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X75Y12   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X75Y12   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X70Y45   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X78Y9    BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X78Y10   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X77Y10   BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X68Y44   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X74Y44   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X71Y44   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X71Y44   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X71Y44   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X71Y44   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X71Y44   BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BD_clk_wiz_0
  To Clock:  clk_out1_BD_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.435ns  (logic 4.161ns (22.571%)  route 14.274ns (77.429%))
  Logic Levels:           23  (LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.786    -0.826    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X93Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/Q
                         net (fo=9, routed)           1.157     0.788    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[33]
    SLICE_X98Y30         LUT2 (Prop_lut2_I1_O)        0.148     0.936 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0/O
                         net (fo=25, routed)          0.620     1.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0_n_0
    SLICE_X94Y30         LUT6 (Prop_lut6_I2_O)        0.328     1.883 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_5__2/O
                         net (fo=15, routed)          0.666     2.550    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/port_wants_to[2][0]_51[0]
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0/O
                         net (fo=3, routed)           0.610     3.283    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0_n_0
    SLICE_X98Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.407 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=1, routed)           0.582     3.989    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X97Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.113 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1/O
                         net (fo=2, routed)           0.673     4.786    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1_n_0
    SLICE_X96Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.910 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18/O
                         net (fo=7, routed)           0.645     5.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18_n_0
    SLICE_X98Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.679 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0/O
                         net (fo=1, routed)           0.819     6.498    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0_n_0
    SLICE_X98Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.622 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0/O
                         net (fo=7, routed)           0.542     7.164    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0_n_0
    SLICE_X99Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.288 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5/O
                         net (fo=2, routed)           0.582     7.870    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5_n_0
    SLICE_X97Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0/O
                         net (fo=7, routed)           0.863     8.857    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0_n_0
    SLICE_X98Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.981 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1/O
                         net (fo=1, routed)           0.495     9.477    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.601 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_1__2/O
                         net (fo=3, routed)           0.712    10.312    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/D[0]
    SLICE_X96Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.436 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_6__2/O
                         net (fo=5, routed)           0.607    11.043    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[37]_2
    SLICE_X95Y25         LUT5 (Prop_lut5_I1_O)        0.124    11.167 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0/O
                         net (fo=12, routed)          0.559    11.726    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0_n_0
    SLICE_X95Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.850 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1/O
                         net (fo=2, routed)           0.708    12.558    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1_n_0
    SLICE_X97Y23         LUT4 (Prop_lut4_I2_O)        0.150    12.708 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7__1/O
                         net (fo=2, routed)           0.169    12.877    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7__1_n_0
    SLICE_X97Y23         LUT4 (Prop_lut4_I0_O)        0.326    13.203 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_16__0/O
                         net (fo=16, routed)          0.643    13.846    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_16__0_n_0
    SLICE_X95Y25         LUT2 (Prop_lut2_I1_O)        0.118    13.964 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19__0/O
                         net (fo=2, routed)           0.452    14.416    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19__0_n_0
    SLICE_X95Y25         LUT3 (Prop_lut3_I1_O)        0.326    14.742 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13/O
                         net (fo=1, routed)           0.733    15.475    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13_n_0
    SLICE_X99Y24         LUT5 (Prop_lut5_I3_O)        0.124    15.599 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_10__0/O
                         net (fo=1, routed)           0.451    16.050    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_10__0_n_0
    SLICE_X99Y24         LUT2 (Prop_lut2_I1_O)        0.117    16.167 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__2/O
                         net (fo=2, routed)           0.503    16.670    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__2_n_0
    SLICE_X98Y24         LUT4 (Prop_lut4_I2_O)        0.332    17.002 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_5__0/O
                         net (fo=1, routed)           0.484    17.486    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_5__0_n_0
    SLICE_X96Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.610 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_1__1/O
                         net (fo=1, routed)           0.000    17.610    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_69
    SLICE_X96Y25         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.604    18.531    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X96Y25         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/C
                         clock pessimism              0.577    19.107    
                         clock uncertainty           -0.084    19.024    
    SLICE_X96Y25         FDSE (Setup_fdse_C_D)        0.077    19.101    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.805ns  (logic 4.037ns (22.674%)  route 13.768ns (77.326%))
  Logic Levels:           22  (LUT2=3 LUT3=4 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.786    -0.826    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X93Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/Q
                         net (fo=9, routed)           1.157     0.788    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[33]
    SLICE_X98Y30         LUT2 (Prop_lut2_I1_O)        0.148     0.936 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0/O
                         net (fo=25, routed)          0.620     1.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0_n_0
    SLICE_X94Y30         LUT6 (Prop_lut6_I2_O)        0.328     1.883 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_5__2/O
                         net (fo=15, routed)          0.666     2.550    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/port_wants_to[2][0]_51[0]
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.674 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0/O
                         net (fo=3, routed)           0.610     3.283    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0_n_0
    SLICE_X98Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.407 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=1, routed)           0.582     3.989    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X97Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.113 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1/O
                         net (fo=2, routed)           0.673     4.786    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1_n_0
    SLICE_X96Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.910 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18/O
                         net (fo=7, routed)           0.645     5.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18_n_0
    SLICE_X98Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.679 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0/O
                         net (fo=1, routed)           0.819     6.498    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0_n_0
    SLICE_X98Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.622 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0/O
                         net (fo=7, routed)           0.542     7.164    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0_n_0
    SLICE_X99Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.288 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5/O
                         net (fo=2, routed)           0.582     7.870    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5_n_0
    SLICE_X97Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.994 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0/O
                         net (fo=7, routed)           0.863     8.857    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0_n_0
    SLICE_X98Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.981 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1/O
                         net (fo=1, routed)           0.495     9.477    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.601 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_1__2/O
                         net (fo=3, routed)           0.712    10.312    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/D[0]
    SLICE_X96Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.436 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_6__2/O
                         net (fo=5, routed)           0.607    11.043    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[37]_2
    SLICE_X95Y25         LUT5 (Prop_lut5_I1_O)        0.124    11.167 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0/O
                         net (fo=12, routed)          0.559    11.726    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0_n_0
    SLICE_X95Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.850 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1/O
                         net (fo=2, routed)           0.708    12.558    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1_n_0
    SLICE_X97Y23         LUT4 (Prop_lut4_I2_O)        0.150    12.708 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7__1/O
                         net (fo=2, routed)           0.169    12.877    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7__1_n_0
    SLICE_X97Y23         LUT4 (Prop_lut4_I0_O)        0.326    13.203 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_16__0/O
                         net (fo=16, routed)          0.643    13.846    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_16__0_n_0
    SLICE_X95Y25         LUT2 (Prop_lut2_I1_O)        0.118    13.964 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19__0/O
                         net (fo=2, routed)           0.452    14.416    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19__0_n_0
    SLICE_X95Y25         LUT3 (Prop_lut3_I1_O)        0.326    14.742 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13/O
                         net (fo=1, routed)           0.733    15.475    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_13_n_0
    SLICE_X99Y24         LUT5 (Prop_lut5_I3_O)        0.124    15.599 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_10__0/O
                         net (fo=1, routed)           0.451    16.050    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_10__0_n_0
    SLICE_X99Y24         LUT2 (Prop_lut2_I1_O)        0.117    16.167 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__2/O
                         net (fo=2, routed)           0.480    16.647    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__2_n_0
    SLICE_X99Y25         LUT6 (Prop_lut6_I3_O)        0.332    16.979 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_1__0/O
                         net (fo=1, routed)           0.000    16.979    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_70
    SLICE_X99Y25         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.605    18.532    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X99Y25         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/C
                         clock pessimism              0.577    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X99Y25         FDSE (Setup_fdse_C_D)        0.029    19.054    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -16.979    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.265ns  (logic 3.615ns (20.938%)  route 13.650ns (79.062%))
  Logic Levels:           22  (LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.786    -0.826    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X93Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/Q
                         net (fo=9, routed)           1.157     0.788    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[33]
    SLICE_X98Y30         LUT2 (Prop_lut2_I1_O)        0.148     0.936 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0/O
                         net (fo=25, routed)          0.620     1.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0_n_0
    SLICE_X94Y30         LUT6 (Prop_lut6_I2_O)        0.328     1.883 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_5__2/O
                         net (fo=15, routed)          0.666     2.550    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/port_wants_to[2][0]_51[0]
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0/O
                         net (fo=3, routed)           0.610     3.283    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0_n_0
    SLICE_X98Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.407 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=1, routed)           0.582     3.989    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X97Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.113 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1/O
                         net (fo=2, routed)           0.673     4.786    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1_n_0
    SLICE_X96Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.910 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18/O
                         net (fo=7, routed)           0.645     5.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18_n_0
    SLICE_X98Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.679 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0/O
                         net (fo=1, routed)           0.819     6.498    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0_n_0
    SLICE_X98Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.622 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0/O
                         net (fo=7, routed)           0.542     7.164    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0_n_0
    SLICE_X99Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.288 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5/O
                         net (fo=2, routed)           0.582     7.870    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5_n_0
    SLICE_X97Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0/O
                         net (fo=7, routed)           0.863     8.857    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0_n_0
    SLICE_X98Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.981 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1/O
                         net (fo=1, routed)           0.495     9.477    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.601 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_1__2/O
                         net (fo=3, routed)           0.712    10.312    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/D[0]
    SLICE_X96Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.436 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_6__2/O
                         net (fo=5, routed)           0.607    11.043    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[37]_2
    SLICE_X95Y25         LUT5 (Prop_lut5_I1_O)        0.124    11.167 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0/O
                         net (fo=12, routed)          0.559    11.726    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0_n_0
    SLICE_X95Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.850 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1/O
                         net (fo=2, routed)           0.708    12.558    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1_n_0
    SLICE_X97Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.682 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_30__0/O
                         net (fo=1, routed)           0.638    13.320    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_30__0_n_0
    SLICE_X96Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.444 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_23__0/O
                         net (fo=1, routed)           0.171    13.615    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_23__0_n_0
    SLICE_X96Y23         LUT3 (Prop_lut3_I1_O)        0.124    13.739 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_15__0/O
                         net (fo=4, routed)           0.509    14.248    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_15__0_n_0
    SLICE_X99Y23         LUT2 (Prop_lut2_I0_O)        0.124    14.372 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_17/O
                         net (fo=2, routed)           0.416    14.788    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_17_n_0
    SLICE_X99Y23         LUT2 (Prop_lut2_I0_O)        0.119    14.907 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_6__0/O
                         net (fo=4, routed)           0.624    15.532    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_6__0_n_0
    SLICE_X98Y24         LUT4 (Prop_lut4_I2_O)        0.332    15.864 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_4__1/O
                         net (fo=1, routed)           0.452    16.316    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_4__1_n_0
    SLICE_X98Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.440 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_1__1/O
                         net (fo=1, routed)           0.000    16.440    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_74
    SLICE_X98Y24         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.605    18.532    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X98Y24         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/C
                         clock pessimism              0.577    19.108    
                         clock uncertainty           -0.084    19.025    
    SLICE_X98Y24         FDSE (Setup_fdse_C_D)        0.077    19.102    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                         -16.440    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.553ns  (logic 3.795ns (22.927%)  route 12.758ns (77.073%))
  Logic Levels:           20  (LUT2=4 LUT3=4 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.786    -0.826    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X93Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/Q
                         net (fo=9, routed)           1.157     0.788    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[33]
    SLICE_X98Y30         LUT2 (Prop_lut2_I1_O)        0.148     0.936 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0/O
                         net (fo=25, routed)          0.620     1.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0_n_0
    SLICE_X94Y30         LUT6 (Prop_lut6_I2_O)        0.328     1.883 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_5__2/O
                         net (fo=15, routed)          0.666     2.550    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/port_wants_to[2][0]_51[0]
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0/O
                         net (fo=3, routed)           0.610     3.283    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0_n_0
    SLICE_X98Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.407 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=1, routed)           0.582     3.989    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X97Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.113 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1/O
                         net (fo=2, routed)           0.673     4.786    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1_n_0
    SLICE_X96Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.910 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18/O
                         net (fo=7, routed)           0.645     5.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18_n_0
    SLICE_X98Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.679 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0/O
                         net (fo=1, routed)           0.819     6.498    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0_n_0
    SLICE_X98Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.622 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0/O
                         net (fo=7, routed)           0.542     7.164    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0_n_0
    SLICE_X99Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.288 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5/O
                         net (fo=2, routed)           0.582     7.870    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5_n_0
    SLICE_X97Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0/O
                         net (fo=7, routed)           0.863     8.857    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0_n_0
    SLICE_X98Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.981 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1/O
                         net (fo=1, routed)           0.495     9.477    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.601 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_1__2/O
                         net (fo=3, routed)           0.712    10.312    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/D[0]
    SLICE_X96Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.436 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_6__2/O
                         net (fo=5, routed)           0.607    11.043    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[37]_2
    SLICE_X95Y25         LUT5 (Prop_lut5_I1_O)        0.124    11.167 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0/O
                         net (fo=12, routed)          0.400    11.568    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0_n_0
    SLICE_X94Y25         LUT4 (Prop_lut4_I0_O)        0.124    11.692 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_3/O
                         net (fo=4, routed)           0.407    12.098    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_3_n_0
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.120    12.218 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_33/O
                         net (fo=1, routed)           0.600    12.819    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_33_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.320    13.139 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_29/O
                         net (fo=3, routed)           0.614    13.752    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_29_n_0
    SLICE_X99Y24         LUT3 (Prop_lut3_I1_O)        0.331    14.083 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_6/O
                         net (fo=1, routed)           0.730    14.813    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_6_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.153    14.966 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4/O
                         net (fo=2, routed)           0.434    15.400    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_4_n_0
    SLICE_X97Y25         LUT3 (Prop_lut3_I2_O)        0.327    15.727 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[6][0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.727    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_0
    SLICE_X97Y25         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.604    18.531    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X97Y25         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]/C
                         clock pessimism              0.577    19.107    
                         clock uncertainty           -0.084    19.024    
    SLICE_X97Y25         FDSE (Setup_fdse_C_D)        0.029    19.053    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[6][0]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.186ns  (logic 3.360ns (20.758%)  route 12.826ns (79.241%))
  Logic Levels:           20  (LUT2=1 LUT3=6 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.786    -0.826    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/clk
    SLICE_X93Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[33]/Q
                         net (fo=9, routed)           1.157     0.788    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/Q[33]
    SLICE_X98Y30         LUT2 (Prop_lut2_I1_O)        0.148     0.936 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0/O
                         net (fo=25, routed)          0.620     1.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_11__0_n_0
    SLICE_X94Y30         LUT6 (Prop_lut6_I2_O)        0.328     1.883 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_5__2/O
                         net (fo=15, routed)          0.666     2.550    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/port_wants_to[2][0]_51[0]
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.674 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0/O
                         net (fo=3, routed)           0.610     3.283    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_44__0_n_0
    SLICE_X98Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.407 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18/O
                         net (fo=1, routed)           0.582     3.989    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_18_n_0
    SLICE_X97Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.113 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1/O
                         net (fo=2, routed)           0.673     4.786    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_13__1_n_0
    SLICE_X96Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.910 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18/O
                         net (fo=7, routed)           0.645     5.555    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_18_n_0
    SLICE_X98Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.679 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0/O
                         net (fo=1, routed)           0.819     6.498    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_19__0_n_0
    SLICE_X98Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.622 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0/O
                         net (fo=7, routed)           0.542     7.164    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_9__0_n_0
    SLICE_X99Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.288 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5/O
                         net (fo=2, routed)           0.582     7.870    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_5_n_0
    SLICE_X97Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.994 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0/O
                         net (fo=7, routed)           0.863     8.857    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_12__0_n_0
    SLICE_X98Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.981 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1/O
                         net (fo=1, routed)           0.495     9.477    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_3__1_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.601 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[3][2]_i_1__2/O
                         net (fo=3, routed)           0.712    10.312    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/D[0]
    SLICE_X96Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.436 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[2].dir/next_switch_matrix[0][0]_i_6__2/O
                         net (fo=5, routed)           0.607    11.043    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[37]_2
    SLICE_X95Y25         LUT5 (Prop_lut5_I1_O)        0.124    11.167 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0/O
                         net (fo=12, routed)          0.559    11.726    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_8__0_n_0
    SLICE_X95Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.850 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1/O
                         net (fo=2, routed)           0.708    12.558    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_12__1_n_0
    SLICE_X97Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.682 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_30__0/O
                         net (fo=1, routed)           0.638    13.320    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_30__0_n_0
    SLICE_X96Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.444 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_23__0/O
                         net (fo=1, routed)           0.171    13.615    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_23__0_n_0
    SLICE_X96Y23         LUT3 (Prop_lut3_I1_O)        0.124    13.739 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_15__0/O
                         net (fo=4, routed)           0.630    14.369    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_15__0_n_0
    SLICE_X98Y23         LUT3 (Prop_lut3_I1_O)        0.116    14.485 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_3__0/O
                         net (fo=1, routed)           0.547    15.033    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_3__0_n_0
    SLICE_X95Y24         LUT3 (Prop_lut3_I1_O)        0.328    15.361 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.361    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir_n_68
    SLICE_X95Y24         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.604    18.531    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/clk
    SLICE_X95Y24         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]/C
                         clock pessimism              0.577    19.107    
                         clock uncertainty           -0.084    19.024    
    SLICE_X95Y24         FDSE (Setup_fdse_C_D)        0.029    19.053    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[2][0]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 3.441ns (25.143%)  route 10.245ns (74.857%))
  Logic Levels:           15  (LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.725    -0.887    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/clk
    SLICE_X87Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/Q
                         net (fo=23, routed)          1.730     1.299    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/Q[37]
    SLICE_X63Y34         LUT5 (Prop_lut5_I1_O)        0.152     1.451 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__0/O
                         net (fo=10, routed)          1.081     2.532    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/port_wants_to[3][0]_17[2]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.326     2.858 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/next_switch_matrix[0][2]_i_6__2/O
                         net (fo=6, routed)           0.621     3.479    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]_1
    SLICE_X62Y33         LUT4 (Prop_lut4_I2_O)        0.117     3.596 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_3/O
                         net (fo=7, routed)           0.483     4.079    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_3_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.348     4.427 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_36/O
                         net (fo=3, routed)           0.444     4.871    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_36_n_0
    SLICE_X65Y34         LUT4 (Prop_lut4_I1_O)        0.150     5.021 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_10__0/O
                         net (fo=6, routed)           0.596     5.617    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_10__0_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.937 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_10__0/O
                         net (fo=3, routed)           0.697     6.634    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_10__0_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.326     6.960 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_5/O
                         net (fo=2, routed)           0.759     7.719    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_5_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.843 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_2__0/O
                         net (fo=6, routed)           0.751     8.594    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix_reg[1][2]_0[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.718 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][0]_i_4__0/O
                         net (fo=4, routed)           0.608     9.325    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[55]_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.150     9.475 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_8__0/O
                         net (fo=4, routed)           0.481     9.956    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_8__0_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I1_O)        0.326    10.282 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19/O
                         net (fo=3, routed)           0.432    10.715    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.839 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_10/O
                         net (fo=1, routed)           0.547    11.386    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_10_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.510 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__0/O
                         net (fo=1, routed)           0.433    11.943    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124    12.067 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_2/O
                         net (fo=1, routed)           0.582    12.649    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_2_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.150    12.799 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.799    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir_n_0
    SLICE_X62Y32         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.545    18.472    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/clk
    SLICE_X62Y32         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]/C
                         clock pessimism              0.577    19.048    
                         clock uncertainty           -0.084    18.965    
    SLICE_X62Y32         FDSE (Setup_fdse_C_D)        0.118    19.083    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[5][0]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -12.799    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.245ns  (logic 3.583ns (27.051%)  route 9.662ns (72.949%))
  Logic Levels:           18  (LUT2=2 LUT3=4 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.724    -0.888    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/clk
    SLICE_X86Y30         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.410 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=9, routed)           1.163     0.753    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X87Y30         LUT5 (Prop_lut5_I3_O)        0.323     1.076 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_2__1/O
                         net (fo=10, routed)          0.713     1.789    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]
    SLICE_X85Y30         LUT4 (Prop_lut4_I0_O)        0.332     2.121 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_4__1/O
                         net (fo=5, routed)           0.599     2.720    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[0].dir/port_wants_to[2][0]_33[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.844 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[0].dir/next_switch_matrix[1][2]_i_6__1/O
                         net (fo=2, routed)           0.633     3.477    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[55]_4
    SLICE_X87Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.601 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_5__0/O
                         net (fo=4, routed)           0.488     4.089    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_5__0_n_0
    SLICE_X87Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.213 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_12__0/O
                         net (fo=2, routed)           0.594     4.807    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_12__0_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_3__0/O
                         net (fo=4, routed)           0.318     5.249    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_3__0_n_0
    SLICE_X86Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.373 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_10__0/O
                         net (fo=2, routed)           0.314     5.687    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_10__0_n_0
    SLICE_X86Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__1/O
                         net (fo=2, routed)           0.324     6.135    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__1_n_0
    SLICE_X86Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.259 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_4/O
                         net (fo=1, routed)           0.598     6.857    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_4_n_0
    SLICE_X86Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_1__1/O
                         net (fo=4, routed)           0.340     7.321    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[2][2]
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.445 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][0]_i_6__0/O
                         net (fo=1, routed)           0.158     7.604    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][0]_i_6__0_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.728 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][0]_i_2__1/O
                         net (fo=5, routed)           0.759     8.486    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/G0.mem_reg[36]_0
    SLICE_X82Y26         LUT3 (Prop_lut3_I0_O)        0.150     8.636 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_5__1/O
                         net (fo=2, routed)           0.468     9.104    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_5__1_n_0
    SLICE_X82Y26         LUT2 (Prop_lut2_I0_O)        0.357     9.461 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_14/O
                         net (fo=1, routed)           0.673    10.135    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_14_n_0
    SLICE_X82Y26         LUT3 (Prop_lut3_I2_O)        0.331    10.466 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11__0/O
                         net (fo=2, routed)           0.615    11.080    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11__0_n_0
    SLICE_X81Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.204 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__1/O
                         net (fo=3, routed)           0.454    11.658    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__1_n_0
    SLICE_X82Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.782 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_2__0/O
                         net (fo=1, routed)           0.452    12.234    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_2__0_n_0
    SLICE_X82Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.358 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.358    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir_n_0
    SLICE_X82Y27         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.545    18.472    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/clk
    SLICE_X82Y27         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]/C
                         clock pessimism              0.577    19.048    
                         clock uncertainty           -0.084    18.965    
    SLICE_X82Y27         FDSE (Setup_fdse_C_D)        0.077    19.042    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[2][0]
  -------------------------------------------------------------------
                         required time                         19.042    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.222ns  (logic 3.317ns (25.088%)  route 9.905ns (74.912%))
  Logic Levels:           14  (LUT4=6 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.725    -0.887    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/clk
    SLICE_X87Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/Q
                         net (fo=23, routed)          1.730     1.299    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/Q[37]
    SLICE_X63Y34         LUT5 (Prop_lut5_I1_O)        0.152     1.451 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__0/O
                         net (fo=10, routed)          1.081     2.532    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/port_wants_to[3][0]_17[2]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.326     2.858 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/next_switch_matrix[0][2]_i_6__2/O
                         net (fo=6, routed)           0.621     3.479    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]_1
    SLICE_X62Y33         LUT4 (Prop_lut4_I2_O)        0.117     3.596 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_3/O
                         net (fo=7, routed)           0.483     4.079    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_3_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.348     4.427 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_36/O
                         net (fo=3, routed)           0.444     4.871    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_36_n_0
    SLICE_X65Y34         LUT4 (Prop_lut4_I1_O)        0.150     5.021 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_10__0/O
                         net (fo=6, routed)           0.596     5.617    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_10__0_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.937 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_10__0/O
                         net (fo=3, routed)           0.697     6.634    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_10__0_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.326     6.960 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_5/O
                         net (fo=2, routed)           0.759     7.719    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_5_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.843 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_2__0/O
                         net (fo=6, routed)           0.751     8.594    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix_reg[1][2]_0[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.718 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][0]_i_4__0/O
                         net (fo=4, routed)           0.608     9.325    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[55]_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.150     9.475 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_8__0/O
                         net (fo=4, routed)           0.481     9.956    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_8__0_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I1_O)        0.326    10.282 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19/O
                         net (fo=3, routed)           0.451    10.733    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_19_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.857 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_3__0/O
                         net (fo=1, routed)           0.433    11.290    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_3__0_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.414 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_2__0/O
                         net (fo=1, routed)           0.771    12.185    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_2__0_n_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I3_O)        0.150    12.335 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.335    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir_n_13
    SLICE_X63Y33         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.546    18.473    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/clk
    SLICE_X63Y33         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]/C
                         clock pessimism              0.577    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X63Y33         FDSE (Setup_fdse_C_D)        0.075    19.041    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[3][0]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[5][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.932ns  (logic 3.583ns (27.707%)  route 9.349ns (72.293%))
  Logic Levels:           18  (LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.724    -0.888    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/clk
    SLICE_X86Y30         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[35]/Q
                         net (fo=9, routed)           1.163     0.753    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/Q[35]
    SLICE_X87Y30         LUT5 (Prop_lut5_I3_O)        0.323     1.076 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_2__1/O
                         net (fo=10, routed)          0.713     1.789    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[4][2]
    SLICE_X85Y30         LUT4 (Prop_lut4_I0_O)        0.332     2.121 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_4__1/O
                         net (fo=5, routed)           0.599     2.720    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[0].dir/port_wants_to[2][0]_33[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.844 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[0].dir/next_switch_matrix[1][2]_i_6__1/O
                         net (fo=2, routed)           0.633     3.477    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/G0.mem_reg[55]_4
    SLICE_X87Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.601 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_5__0/O
                         net (fo=4, routed)           0.488     4.089    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][2]_i_5__0_n_0
    SLICE_X87Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.213 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_12__0/O
                         net (fo=2, routed)           0.594     4.807    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_12__0_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.931 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_3__0/O
                         net (fo=4, routed)           0.318     5.249    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[5][2]_i_3__0_n_0
    SLICE_X86Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.373 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_10__0/O
                         net (fo=2, routed)           0.314     5.687    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_10__0_n_0
    SLICE_X86Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.811 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__1/O
                         net (fo=2, routed)           0.324     6.135    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[0][2]_i_7__1_n_0
    SLICE_X86Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.259 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_4/O
                         net (fo=1, routed)           0.598     6.857    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_4_n_0
    SLICE_X86Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[2][2]_i_1__1/O
                         net (fo=4, routed)           0.340     7.321    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix_reg[2][2]
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][0]_i_6__0/O
                         net (fo=1, routed)           0.158     7.604    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][0]_i_6__0_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.728 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[2].dir/next_switch_matrix[1][0]_i_2__1/O
                         net (fo=5, routed)           0.759     8.486    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/G0.mem_reg[36]_0
    SLICE_X82Y26         LUT3 (Prop_lut3_I0_O)        0.150     8.636 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_5__1/O
                         net (fo=2, routed)           0.468     9.104    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[0][0]_i_5__1_n_0
    SLICE_X82Y26         LUT2 (Prop_lut2_I0_O)        0.357     9.461 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_14/O
                         net (fo=1, routed)           0.673    10.135    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_14_n_0
    SLICE_X82Y26         LUT3 (Prop_lut3_I2_O)        0.331    10.466 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11__0/O
                         net (fo=2, routed)           0.615    11.080    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_11__0_n_0
    SLICE_X81Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.204 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__1/O
                         net (fo=3, routed)           0.177    11.381    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_5__1_n_0
    SLICE_X81Y27         LUT4 (Prop_lut4_I3_O)        0.124    11.505 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_3/O
                         net (fo=2, routed)           0.415    11.920    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_3_n_0
    SLICE_X81Y27         LUT5 (Prop_lut5_I1_O)        0.124    12.044 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/next_switch_matrix[5][0]_i_1/O
                         net (fo=1, routed)           0.000    12.044    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir_n_63
    SLICE_X81Y27         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.545    18.472    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/clk
    SLICE_X81Y27         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[5][0]/C
                         clock pessimism              0.577    19.048    
                         clock uncertainty           -0.084    18.965    
    SLICE_X81Y27         FDSE (Setup_fdse_C_D)        0.029    18.994    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[5][0]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 3.415ns (26.644%)  route 9.402ns (73.356%))
  Logic Levels:           15  (LUT3=1 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.725    -0.887    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/clk
    SLICE_X87Y31         FDRE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]/Q
                         net (fo=23, routed)          1.730     1.299    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/Q[37]
    SLICE_X63Y34         LUT5 (Prop_lut5_I1_O)        0.152     1.451 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[0][2]_i_3__0/O
                         net (fo=10, routed)          1.081     2.532    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/port_wants_to[3][0]_17[2]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.326     2.858 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[1].dir/next_switch_matrix[0][2]_i_6__2/O
                         net (fo=6, routed)           0.621     3.479    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/G0.mem_reg[37]_1
    SLICE_X62Y33         LUT4 (Prop_lut4_I2_O)        0.117     3.596 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_3/O
                         net (fo=7, routed)           0.483     4.079    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_3_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.348     4.427 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_36/O
                         net (fo=3, routed)           0.444     4.871    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_36_n_0
    SLICE_X65Y34         LUT4 (Prop_lut4_I1_O)        0.150     5.021 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_10__0/O
                         net (fo=6, routed)           0.596     5.617    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[3][2]_i_10__0_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.937 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_10__0/O
                         net (fo=3, routed)           0.729     6.666    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[1][2]_i_10__0_n_0
    SLICE_X64Y36         LUT4 (Prop_lut4_I1_O)        0.352     7.018 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_7/O
                         net (fo=1, routed)           0.582     7.600    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_7_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I5_O)        0.326     7.926 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[3].dir/next_switch_matrix[5][2]_i_2__0/O
                         net (fo=3, routed)           0.473     8.399    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/G0.mem_reg[35]_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.523 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_2/O
                         net (fo=6, routed)           0.656     9.179    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[2][0]_i_2_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_16/O
                         net (fo=9, routed)           0.641     9.943    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_16_n_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.067 f  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_13__0/O
                         net (fo=1, routed)           0.340    10.407    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_13__0_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.531 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7__0/O
                         net (fo=2, routed)           0.323    10.854    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[3][0]_i_7__0_n_0
    SLICE_X61Y33         LUT4 (Prop_lut4_I1_O)        0.124    10.978 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_15/O
                         net (fo=1, routed)           0.154    11.132    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_15_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.256 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_3__0/O
                         net (fo=2, routed)           0.550    11.807    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_3__0_n_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.931 r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/next_switch_matrix[1][0]_i_1/O
                         net (fo=1, routed)           0.000    11.931    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir_n_10
    SLICE_X63Y33         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.546    18.473    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/clk
    SLICE_X63Y33         FDSE                                         r  BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]/C
                         clock pessimism              0.577    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X63Y33         FDSE (Setup_fdse_C_D)        0.029    18.995    BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[1][0]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  7.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.526%)  route 0.216ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.544    -0.635    BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y26         FDRE                                         r  BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.216    -0.278    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[3]
    SLICE_X46Y26         FDRE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.812    -0.873    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X46Y26         FDRE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]/C
                         clock pessimism              0.502    -0.371    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.059    -0.312    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/command_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.309%)  route 0.237ns (62.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.547    -0.632    BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X45Y25         FDRE                                         r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/Q
                         net (fo=2, routed)           0.237    -0.254    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_WDATA[4]
    SLICE_X53Y25         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/command_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.807    -0.878    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X53Y25         FDCE                                         r  BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/command_reg_reg[4]/C
                         clock pessimism              0.502    -0.376    
    SLICE_X53Y25         FDCE (Hold_fdce_C_D)         0.070    -0.306    BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/command_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.560    -0.619    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X41Y46         FDSE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[16]/Q
                         net (fo=4, routed)           0.113    -0.365    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S72_in
    SLICE_X42Y45         SRL16E                                       r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.827    -0.858    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y45         SRL16E                                       r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X42Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.420    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.576    -0.603    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X54Y36         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.332    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/Q[4]
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.885    -0.799    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/S_AXI_ACLK
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155    -0.390    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.576    -0.603    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X54Y35         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[8]/Q
                         net (fo=1, routed)           0.107    -0.332    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/Q[8]
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.885    -0.799    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/S_AXI_ACLK
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.390    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.576    -0.603    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X54Y35         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[9]/Q
                         net (fo=1, routed)           0.107    -0.332    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/Q[9]
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.885    -0.799    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/S_AXI_ACLK
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.390    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.576    -0.603    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X54Y36         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.108    -0.331    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/Q[6]
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.885    -0.799    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/S_AXI_ACLK
    RAMB18_X3Y14         RAMB18E1                                     r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155    -0.390    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.237%)  route 0.225ns (54.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.558    -0.621    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X47Y55         FDRE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_reg[0]/Q
                         net (fo=2, routed)           0.225    -0.254    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_pc_brk
    SLICE_X51Y58         LUT5 (Prop_lut5_I1_O)        0.045    -0.209 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit[0]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.821    -0.864    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y58         FDRE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_reg[0]/C
                         clock pessimism              0.502    -0.362    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.092    -0.270    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.227ns (51.139%)  route 0.217ns (48.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.547    -0.632    BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y23         FDRE                                         r  BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.504 r  BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/Q
                         net (fo=3, routed)           0.217    -0.287    BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/Q[0]
    SLICE_X50Y20         LUT5 (Prop_lut5_I2_O)        0.099    -0.188 r  BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.812    -0.873    BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X50Y20         FDRE                                         r  BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.502    -0.371    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.120    -0.251    BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.224%)  route 0.248ns (63.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.559    -0.620    BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y46         FDRE                                         r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=1, routed)           0.248    -0.230    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[4]
    SLICE_X51Y44         FDRE                                         r  BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.823    -0.862    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y44         FDRE                                         r  BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.066    -0.294    BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BD_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y12     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/HW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y12     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/HW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y11     BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y11     BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y13     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/LW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y13     BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/LW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y9      BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y9      BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y10     BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/HW/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y10     BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.send_buffer/HW/RAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y54     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y48     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y48     BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BD_clk_wiz_0
  To Clock:  clkfbout_BD_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BD_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    BD_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.634ns  (required time - arrival time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.201ns  (logic 0.583ns (26.493%)  route 1.618ns (73.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 53.668 - 50.000 ) 
    Source Clock Delay      (SCD):    4.166ns = ( 20.832 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.731    20.832    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.459    21.291 f  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.876    22.168    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X71Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.292 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.741    23.033    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X70Y45         FDCE                                         f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    52.021    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.112 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          1.555    53.668    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.437    54.104    
                         clock uncertainty           -0.035    54.069    
    SLICE_X70Y45         FDCE (Recov_fdce_C_CLR)     -0.402    53.667    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.667    
                         arrival time                         -23.033    
  -------------------------------------------------------------------
                         slack                                 30.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.614ns  (logic 0.191ns (31.123%)  route 0.423ns (68.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 18.726 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 18.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.586    18.325    BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDCE (Prop_fdce_C_Q)         0.146    18.471 r  BD_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.173    18.643    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X71Y45         LUT5 (Prop_lut5_I4_O)        0.045    18.688 f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.250    18.939    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X70Y45         FDCE                                         f  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    BD_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  BD_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=72, routed)          0.852    18.726    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y45         FDCE                                         r  BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.368    18.358    
    SLICE_X70Y45         FDCE (Remov_fdce_C_CLR)     -0.085    18.273    BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.273    
                         arrival time                          18.939    
  -------------------------------------------------------------------
                         slack                                  0.666    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_BD_clk_wiz_0
  To Clock:  clk_out1_BD_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.580ns (6.451%)  route 8.410ns (93.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.895     8.111    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X51Y34         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.473    18.400    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X51Y34         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][0]/C
                         clock pessimism              0.577    18.976    
                         clock uncertainty           -0.084    18.893    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.405    18.488    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][0]
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][1]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.580ns (6.451%)  route 8.410ns (93.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.895     8.111    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X51Y34         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.473    18.400    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X51Y34         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][1]/C
                         clock pessimism              0.577    18.976    
                         clock uncertainty           -0.084    18.893    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.405    18.488    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[5][1]
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][1]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.580ns (6.451%)  route 8.410ns (93.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.895     8.111    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X51Y34         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.473    18.400    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X51Y34         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][1]/C
                         clock pessimism              0.577    18.976    
                         clock uncertainty           -0.084    18.893    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.405    18.488    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][1]
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[7][1]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.580ns (6.451%)  route 8.410ns (93.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.895     8.111    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X51Y34         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.473    18.400    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X51Y34         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[7][1]/C
                         clock pessimism              0.577    18.976    
                         clock uncertainty           -0.084    18.893    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.405    18.488    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[7][1]
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.580ns (6.451%)  route 8.410ns (93.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.895     8.111    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X50Y34         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.473    18.400    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X50Y34         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[4][0]/C
                         clock pessimism              0.577    18.976    
                         clock uncertainty           -0.084    18.893    
    SLICE_X50Y34         FDCE (Recov_fdce_C_CLR)     -0.319    18.574    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[4][0]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 10.463    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][0]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.580ns (6.451%)  route 8.410ns (93.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.895     8.111    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X50Y34         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.473    18.400    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X50Y34         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][0]/C
                         clock pessimism              0.577    18.976    
                         clock uncertainty           -0.084    18.893    
    SLICE_X50Y34         FDCE (Recov_fdce_C_CLR)     -0.319    18.574    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[6][0]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 10.463    

Slack (MET) :             10.530ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 0.580ns (6.562%)  route 8.259ns (93.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.744     7.959    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X53Y35         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.474    18.401    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X53Y35         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[0]/C
                         clock pessimism              0.577    18.977    
                         clock uncertainty           -0.084    18.894    
    SLICE_X53Y35         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                 10.530    

Slack (MET) :             10.530ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 0.580ns (6.562%)  route 8.259ns (93.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.744     7.959    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X53Y35         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.474    18.401    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X53Y35         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[1]/C
                         clock pessimism              0.577    18.977    
                         clock uncertainty           -0.084    18.894    
    SLICE_X53Y35         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                 10.530    

Slack (MET) :             10.613ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.580ns (6.560%)  route 8.262ns (93.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.747     7.962    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X50Y35         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.474    18.401    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X50Y35         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][0]/C
                         clock pessimism              0.577    18.977    
                         clock uncertainty           -0.084    18.894    
    SLICE_X50Y35         FDCE (Recov_fdce_C_CLR)     -0.319    18.575    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][0]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                 10.613    

Slack (MET) :             10.613ns  (required time - arrival time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][1]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_BD_clk_wiz_0 rise@20.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.580ns (6.560%)  route 8.262ns (93.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.732    -0.880    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          4.515     4.091    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=253, routed)         3.747     7.962    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X50Y35         FDCE                                         f  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK (IN)
                         net (fo=0)                   0.000    20.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        1.474    18.401    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X50Y35         FDCE                                         r  BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][1]/C
                         clock pessimism              0.577    18.977    
                         clock uncertainty           -0.084    18.894    
    SLICE_X50Y35         FDCE (Recov_fdce_C_CLR)     -0.319    18.575    BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_status_reg[3][1]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                 10.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/synchronize_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.497%)  route 0.641ns (77.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.129     0.232    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X89Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/synchronize_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X89Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/synchronize_flag_reg/C
                         clock pessimism              0.273    -0.557    
    SLICE_X89Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/synchronize_flag_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/old_slave_read_reg/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.497%)  route 0.641ns (77.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.129     0.232    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/Reset
    SLICE_X89Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/old_slave_read_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X89Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/old_slave_read_reg/C
                         clock pessimism              0.273    -0.557    
    SLICE_X89Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/old_slave_read_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[14]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[15]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[16]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[17]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[18]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[20]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[21]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0 rise@0.000ns - clk_out1_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.379%)  route 0.645ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.584    -0.595    BD_i/sys_rst/U0/slowest_sync_clk
    SLICE_X84Y37         FDRE                                         r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  BD_i/sys_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=76, routed)          0.512     0.059    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ARESETN
    SLICE_X89Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.104 f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_1/O
                         net (fo=369, routed)         0.133     0.236    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]
    SLICE_X88Y41         FDCE                                         f  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    BD_i/clk_wiz/inst/clk_in1_BD_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    BD_i/clk_wiz/inst/clk_out1_BD_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7708, routed)        0.855    -0.830    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/S_AXI_ACLK
    SLICE_X88Y41         FDCE                                         r  BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[26]/C
                         clock pessimism              0.273    -0.557    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.885    





