[*]
[*] GTKWave Analyzer v3.3.100 (w)1999-2019 BSI
[*] Wed Oct 16 17:42:09 2024
[*]
[dumpfile] "\\wsl$\Ubuntu-20.04\home\xiaoyu\workspace\MipsCpu\tests\sw.vcd"
[savefile] "\\wsl$\Ubuntu-20.04\home\xiaoyu\workspace\MipsCpu\tests\rtlsim_cfg.gtkw"
[timestart] 27
[size] 1920 1057
[pos] -1 -1
*-1.921998 22 10 12 14 16 18 30 26 64 60 62 52 54 50 56 58 72 74 76 78 80 82 84 86 88 34 28
[treeopen] TOP.
[treeopen] TOP.Top.
[treeopen] TOP.Top.u_pipe.
[sst_width] 209
[signals_width] 262
[sst_expanded] 1
[sst_vpaned_height] 314
@800200
-top
@28
TOP.clk
TOP.reset
@22
TOP.debug_wb_pc[31:0]
TOP.debug_wb_rf_waddr[4:0]
TOP.debug_wb_rf_wdata[31:0]
TOP.debug_wb_rf_we[3:0]
TOP.Top.conf_addr[31:0]
@28
TOP.Top.conf_en
@22
TOP.Top.conf_rdata[31:0]
TOP.Top.conf_wdata[31:0]
TOP.Top.conf_wen[3:0]
TOP.Top.led[15:0]
TOP.Top.smg[11:0]
@1000200
-top
@800200
-if_stage
@28
TOP.Top.u_pipe.u_if.fs_valid
@22
TOP.Top.u_pipe.u_if.fs_pc[31:0]
TOP.Top.u_pipe.u_if.fs_inst[31:0]
@c00022
TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
@28
(0)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(1)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(2)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(3)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(4)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(5)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(6)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(7)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(8)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(9)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(10)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(11)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(12)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(13)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(14)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(15)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(16)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(17)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(18)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(19)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(20)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(21)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(22)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(23)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(24)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(25)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(26)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(27)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(28)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(29)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(30)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
(31)TOP.Top.u_pipe.u_if.inst_sram_addr[31:0]
@1401200
-group_end
@28
TOP.Top.u_pipe.u_if.inst_sram_en
@22
TOP.Top.u_pipe.u_if.seq_pc[31:0]
TOP.Top.u_pipe.u_if.next_pc[31:0]
@28
TOP.Top.u_pipe.u_if.fs_to_ds_valid
TOP.Top.u_pipe.u_if.fs_ready_go
TOP.Top.u_pipe.u_if.fs_allowin
@1000200
-if_stage
@800200
-id_stage
@28
TOP.Top.u_pipe.u_id.ds_valid
@22
TOP.Top.u_pipe.u_id.ds_pc[31:0]
TOP.Top.u_pipe.u_id.ds_inst[31:0]
@28
TOP.Top.u_pipe.u_id.ds_allowin
TOP.Top.u_pipe.u_id.ds_to_es_valid
@22
TOP.Top.u_pipe.u_id.alu_op[11:0]
@28
TOP.Top.u_pipe.u_id.br_taken
@22
TOP.Top.u_pipe.u_id.br_target[31:0]
@28
TOP.Top.u_pipe.u_id.dst_is_r31
TOP.Top.u_pipe.u_id.dst_is_rt
TOP.Top.u_pipe.u_id.inst_addu
TOP.Top.u_pipe.u_id.inst_addiu
TOP.Top.u_pipe.u_id.inst_lw
TOP.Top.u_pipe.u_id.inst_sw
@22
TOP.Top.u_pipe.u_id.rs_addr[4:0]
@28
TOP.Top.u_pipe.u_id.es_fwd_rs_match
TOP.Top.u_pipe.u_id.ms_fwd_rs_match
TOP.Top.u_pipe.u_id.ws_fwd_rs_match
@22
TOP.Top.u_pipe.u_id.rs_data[31:0]
TOP.Top.u_pipe.u_id.rt_addr[4:0]
@28
TOP.Top.u_pipe.u_id.es_fwd_rt_match
TOP.Top.u_pipe.u_id.ms_fwd_rt_match
TOP.Top.u_pipe.u_id.ws_fwd_rt_match
@22
TOP.Top.u_pipe.u_id.rt_data[31:0]
@28
TOP.Top.u_pipe.u_id.rf_we
@22
TOP.Top.u_pipe.u_id.rf_waddr[4:0]
@1000200
-id_stage
@800200
-ex_stage
@28
TOP.Top.u_pipe.u_ex.es_valid
@22
TOP.Top.u_pipe.u_ex.es_pc[31:0]
@28
TOP.Top.u_pipe.u_ex.es_allowin
@22
TOP.Top.u_pipe.u_ex.es_alu_op[11:0]
TOP.Top.u_pipe.u_ex.es_alu_src1[31:0]
@28
TOP.Top.u_pipe.u_ex.es_src1_is_sa
TOP.Top.u_pipe.u_ex.es_src1_is_pc
@22
TOP.Top.u_pipe.u_ex.es_rs_data[31:0]
TOP.Top.u_pipe.u_ex.es_alu_src2[31:0]
@28
TOP.Top.u_pipe.u_ex.es_src2_is_imm
@c00022
TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
@28
(0)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(1)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(2)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(3)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(4)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(5)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(6)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(7)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(8)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(9)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(10)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(11)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(12)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(13)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(14)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(15)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(16)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(17)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(18)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(19)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(20)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(21)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(22)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(23)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(24)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(25)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(26)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(27)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(28)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(29)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(30)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
(31)TOP.Top.u_pipe.u_ex.es_alu_result[31:0]
@1401200
-group_end
@c00022
TOP.Top.u_pipe.u_ex.es_imm[15:0]
@28
(0)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(1)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(2)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(3)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(4)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(5)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(6)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(7)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(8)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(9)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(10)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(11)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(12)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(13)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(14)TOP.Top.u_pipe.u_ex.es_imm[15:0]
(15)TOP.Top.u_pipe.u_ex.es_imm[15:0]
@1401200
-group_end
@28
TOP.Top.u_pipe.u_ex.cpu_data_en
@22
TOP.Top.u_pipe.u_ex.cpu_data_addr[31:0]
TOP.Top.u_pipe.u_ex.cpu_data_wdata[31:0]
TOP.Top.u_pipe.u_ex.cpu_data_wen[3:0]
@1000200
-ex_stage
@800200
-mem_stage
@28
TOP.Top.u_pipe.u_mem.ms_valid
@22
TOP.Top.u_pipe.u_mem.ms_pc[31:0]
@28
TOP.Top.u_pipe.u_mem.ms_allowin
TOP.Top.u_pipe.u_mem.ms_to_ws_valid
TOP.Top.u_pipe.u_mem.ms_load_op
TOP.Top.u_pipe.u_mem.ms_ready_go
@22
TOP.Top.u_pipe.u_mem.cpu_data_rdata[31:0]
@1000200
-mem_stage
@800200
-wb_stage
@29
TOP.Top.u_pipe.u_wb.ws_valid
@22
TOP.Top.u_pipe.u_wb.ws_pc[31:0]
TOP.Top.u_pipe.u_wb.ws_rf_waddr[4:0]
TOP.Top.u_pipe.u_wb.ws_rf_wdata[31:0]
@28
TOP.Top.u_pipe.u_wb.ws_rf_we
@1000200
-wb_stage
@800200
-bridge_1x2
@28
TOP.Top.u_bridge_1x2.conf_en
@22
TOP.Top.u_bridge_1x2.conf_addr[31:0]
TOP.Top.u_bridge_1x2.conf_rdata[31:0]
TOP.Top.u_bridge_1x2.conf_wdata[31:0]
TOP.Top.u_bridge_1x2.conf_wen[3:0]
@28
TOP.Top.u_bridge_1x2.sel_conf
TOP.Top.u_bridge_1x2.sel_sram
@1000200
-bridge_1x2
@800200
-confreg
@28
TOP.Top.u_confreg.conf_en
@22
TOP.Top.u_confreg.conf_addr[31:0]
TOP.Top.u_confreg.conf_rdata[31:0]
TOP.Top.u_confreg.conf_wdata[31:0]
@28
TOP.Top.u_confreg.conf_we
TOP.Top.u_confreg.write_led
TOP.Top.u_confreg.write_seg
@1000200
-confreg
@800200
-data_sram
@28
TOP.Top.u_data_sram.ena
@22
TOP.Top.u_data_sram.addra[11:0]
TOP.Top.u_data_sram.douta[31:0]
@28
TOP.Top.u_data_sram.wea
@22
TOP.Top.u_data_sram.dina[31:0]
@1000200
-data_sram
@800200
-regfile
@22
TOP.Top.u_pipe.u_regfile.raddr1[4:0]
TOP.Top.u_pipe.u_regfile.rdata1[31:0]
TOP.Top.u_pipe.u_regfile.raddr2[4:0]
TOP.Top.u_pipe.u_regfile.rdata2[31:0]
TOP.Top.u_pipe.u_regfile.rf_waddr[4:0]
TOP.Top.u_pipe.u_regfile.rf_wdata[31:0]
@28
TOP.Top.u_pipe.u_regfile.rf_we
@1000200
-regfile
[pattern_trace] 1
[pattern_trace] 0
