dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
DATA_MEM_1.v,verilog,xil_defaultlib,../../../../_lab5.srcs/sources_1/ip/DATA_MEM_1/sim/DATA_MEM_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
