createClock clock1 10 tau_clk 
inputDelay 2 pmem_d_14
inputDelay 2 io_di_7
inputDelay 2 dmem_di_0
inputDelay 2 dmem_di_2
inputDelay 2 pmem_d_0
inputDelay 2 pmem_d_10
inputDelay 2 io_di_2
inputDelay 2 io_di_3
inputDelay 2 pmem_d_2
inputDelay 2 pmem_d_11
inputDelay 2 dmem_di_7
inputDelay 2 dmem_di_6
inputDelay 2 pmem_d_15
inputDelay 2 io_di_5
inputDelay 2 io_di_1
inputDelay 2 rst
inputDelay 2 pmem_d_13
inputDelay 2 pmem_d_9
inputDelay 2 io_di_4
inputDelay 2 pmem_d_8
inputDelay 2 io_di_0
inputDelay 2 dmem_di_5
inputDelay 2 pmem_d_3
inputDelay 2 dmem_di_4
inputDelay 2 pmem_d_4
inputDelay 2 pmem_d_5
inputDelay 2 pmem_d_6
inputDelay 2 dmem_di_3
inputDelay 2 dmem_di_1
inputDelay 2 io_di_6
inputDelay 2 pmem_d_12
inputDelay 2 pmem_d_1
inputDelay 2 pmem_d_7
outputDelay 4 dmem_do_3
outputDelay 4 dmem_a_4
outputDelay 4 io_do_1
outputDelay 4 dmem_a_9
outputDelay 4 pmem_a_9
outputDelay 4 dmem_a_10
outputDelay 4 io_we
outputDelay 4 dmem_a_6
outputDelay 4 pmem_ce
outputDelay 4 io_do_3
outputDelay 4 dmem_do_0
outputDelay 4 io_do_6
outputDelay 4 pmem_a_0
outputDelay 4 pmem_a_10
outputDelay 4 dmem_a_11
outputDelay 4 dmem_do_6
outputDelay 4 dmem_a_5
outputDelay 4 pmem_a_7
outputDelay 4 pmem_a_8
outputDelay 4 io_do_5
outputDelay 4 dmem_a_3
outputDelay 4 dmem_a_0
outputDelay 4 io_do_4
outputDelay 4 dmem_do_4
outputDelay 4 pmem_a_4
outputDelay 4 pmem_a_3
outputDelay 4 io_a_0
outputDelay 4 dmem_do_1
outputDelay 4 io_re
outputDelay 4 dmem_a_7
outputDelay 4 dmem_a_12
outputDelay 4 dmem_ce
outputDelay 4 dmem_do_2
outputDelay 4 pmem_a_1
outputDelay 4 dmem_do_5
outputDelay 4 io_do_2
outputDelay 4 io_do_7
outputDelay 4 io_a_1
outputDelay 4 io_do_0
outputDelay 4 io_a_4
outputDelay 4 pmem_a_2
outputDelay 4 pmem_a_5
outputDelay 4 dmem_we
outputDelay 4 io_a_3
outputDelay 4 dmem_a_8
outputDelay 4 dmem_do_7
outputDelay 4 dmem_a_2
outputDelay 4 io_a_5
outputDelay 4 io_a_2
outputDelay 4 pmem_a_6
outputDelay 4 dmem_a_1
