/**
 * X2X_BUFFER IP
 * Created by Tien Tran
 */

#include "X2X_FIFO.h"
#include "X2X_FIFO.cpp"
#include "AXI_Interconnection.h"

#ifndef _X2X_BUFFER_H
#define _X2X_BUFFER_H

class X2X_BUFFER : public sc_module
{
private:
    unsigned int mFIFO_AW_DIWTH;
    unsigned int mFIFO_W_DIWTH;
    unsigned int mFIFO_AR_DIWTH;

    X2X_FIFO<PRAM_AW_WIDTH> mFIFO_AW;
    X2X_FIFO<PRAM_WRITE_WIDTH> mFIFO_W;
    X2X_FIFO<PRAM_AREAD_WIDTH> mFIFO_AR;

    // Method
    void mFIFOAWPush_Method();
    void mFIFOWPush_Method();
    void mFIFOARPush_Method();

    // signal
    sc_signal<bool, SC_UNCHECKED_WRITERS> mFIFO_AW_Push_Signal;
    sc_signal<bool, SC_UNCHECKED_WRITERS> mFIFO_AR_Push_Signal;
    sc_signal<bool, SC_UNCHECKED_WRITERS> mFIFO_W_Push_Signal;

public:
    X2X_BUFFER(sc_module_name mName);
    X2X_BUFFER(){};
    ~X2X_BUFFER();
    // global port
    sc_in<bool> ACLK;    // AXI bus clock.
    sc_in<bool> ARESETN; // AXI active-Low reset
    sc_in<bool> AwPop;
    sc_in<bool> WPop;
    sc_in<bool> ArPop;
    sc_out<bool> AwFull;
    sc_in<bool> WFull;
    sc_out<bool> ARFull;
    //*****************************
    //********Slave side signal****
    //*****************************
    // AXI Write Address Channel Signals (AW)
    sc_in<bool> S_AXI_AWID[C_S_AXI_ID_WIDTH];       // AXI address Write ID.
    sc_in<bool> S_AXI_AWADDR[C_S_AXI_ADDR_WIDTH];   // AXI Write address.
    sc_in<bool> S_AXI_AWLEN[PRAM_AXI_AxLEN];        // AXI address Write burst length.
    sc_in<bool> S_AXI_AWSIZE[PRAM_AXI_AxSIZE];      // AXI address Write burst size.
    sc_in<bool> S_AXI_AWBURST[PRAM_AXI_AxBURST];    // AXI address Write burst type.
    sc_in<bool> S_AXI_AWLOCK;                       // AXI Write address lock signal.
    sc_in<bool> S_AXI_AWCACHE[PRAM_AXI_AxCACHE];    // AXI Write address cache control signal.
    sc_in<bool> S_AXI_AWPROT[PRAM_AXI_AxPROT];      // AXI Write address protection signal.
    sc_in<bool> S_AXI_AWREGION[PRAM_AXI_AxREGION];  // Channel address region index
    sc_in<bool> S_AXI_AWQOS[PRAM_AXI_AxQOS];        // Channel Quality of Service (QoS).
    sc_in<bool> S_AXI_AWUSER[C_S_AXI_AWUSER_WIDTH]; // User-defined AW Channel signals.
    sc_in<bool> S_AXI_AWVALID;                      // AXI Write address valid.
    sc_out<bool> S_AXI_AWREADY;                     // AXI Write address ready.
    // AXI Write Data Channel Signals (W)
    sc_in<bool> S_AXI_WID[C_S_AXI_ID_WIDTH];         // AXI3 Write ID.
    sc_in<bool> S_AXI_WDATA[C_S_AXI_DATA_WIDTH];     // AXI Write data.
    sc_in<bool> S_AXI_WSTRB[C_S_AXI_DATA_WIDTH / 8]; // AXI Write data strobes.
    sc_in<bool> S_AXI_WLAST;                         // AXI Write data last signal. Indicates the last transfer in a Writeburst.
    sc_in<bool> S_AXI_WUSER[C_S_AXI_WUSER_WIDTH];    // User-defined W Channel signals.
    sc_in<bool> S_AXI_WVALID;                        // AXI Write data valid.
    sc_out<bool> S_AXI_WREADY;                       // AXI Write data ready.
    // AXI Write Response Channel Signals (B)
    sc_out<bool> S_AXI_BID[C_S_AXI_ID_WIDTH]; // AXI Write response ID.
    sc_out<bool> S_AXI_BRESP[PRAM_AXI_RRESP]; // AXI Write response code.
    sc_out<bool> S_AXI_BUSER;                 // User-defined B channel signals.
    sc_out<bool> S_AXI_BVALID;                // AXI Write response valid.
    sc_in<bool> S_AXI_BREADY;
    // AXI Read Address Channel Signals (AR)
    sc_in<bool> S_AXI_ARID[C_S_AXI_ID_WIDTH];       // AXI address Read ID.
    sc_in<bool> S_AXI_ARADDR[C_S_AXI_ADDR_WIDTH];   // AXI Read address.
    sc_in<bool> S_AXI_ARLEN[PRAM_AXI_AxLEN];        // AXI address Read burst length.
    sc_in<bool> S_AXI_ARSIZE[PRAM_AXI_AxSIZE];      // AXI address Read burst size.
    sc_in<bool> S_AXI_ARBURST[PRAM_AXI_AxBURST];    // AXI address Read burst type.
    sc_in<bool> S_AXI_ARCACHE[PRAM_AXI_AxCACHE];    // AXI Read address cache control signal.
    sc_in<bool> S_AXI_ARPROT[PRAM_AXI_AxPROT];      // AXI Read address protection signal.
    sc_in<bool> S_AXI_ARREGION[PRAM_AXI_AxREGION];  // Channel address region index.
    sc_in<bool> S_AXI_ARQOS[PRAM_AXI_AxQOS];        // Channel Quality of Service.
    sc_in<bool> S_AXI_ARUSER[C_S_AXI_ARUSER_WIDTH]; // User-defined AR Channel signals.
    sc_in<bool> S_AXI_ARLOCK;                       // AXI Read address lock signal.
    sc_in<bool> S_AXI_ARVALID;                      // AXI Read address valid.
    sc_out<bool> S_AXI_ARREADY;                     // AXI Read address ready.
    // AXI Read Data Channel Signals (R)
    sc_out<bool> S_AXI_RID[C_S_AXI_ID_WIDTH];      // AXI Read data response ID.
    sc_out<bool> S_AXI_RDATA[C_S_AXI_DATA_WIDTH];  // AXI Read data.
    sc_out<bool> S_AXI_RRESP[PRAM_AXI_RRESP];      // AXI Read response code.
    sc_out<bool> S_AXI_RLAST;                      // AXI Read data last signal.
    sc_out<bool> S_AXI_RUSER[C_S_AXI_RUSER_WIDTH]; // User-defined R Channel signals.
    sc_out<bool> S_AXI_RVALID;                     // AXI Read valid.
    sc_in<bool> S_AXI_RREADY;                      // Read ready.
    // output signal
    //*****************************
    //********Master side signal***
    //*****************************
    // AXI Write Address Channel Signals (AW)
    sc_out<bool> M_AXI_AWID[C_S_AXI_ID_WIDTH];       // AXI address Write ID.
    sc_out<bool> M_AXI_AWADDR[C_S_AXI_ADDR_WIDTH];   // AXI Write address.
    sc_out<bool> M_AXI_AWLEN[PRAM_AXI_AxLEN];        // AXI address Write burst length.
    sc_out<bool> M_AXI_AWSIZE[PRAM_AXI_AxSIZE];      // AXI address Write burst size.
    sc_out<bool> M_AXI_AWBURST[PRAM_AXI_AxBURST];    // AXI address Write burst type.
    sc_out<bool> M_AXI_AWLOCK;                       // AXI Write address lock signal.
    sc_out<bool> M_AXI_AWCACHE[PRAM_AXI_AxCACHE];    // AXI Write address cache control signal.
    sc_out<bool> M_AXI_AWPROT[PRAM_AXI_AxPROT];      // AXI Write address protection signal.
    sc_out<bool> M_AXI_AWREGION[PRAM_AXI_AxREGION];  // Channel address region index
    sc_out<bool> M_AXI_AWQOS[PRAM_AXI_AxQOS];        // Channel Quality of Service (QoS).
    sc_out<bool> M_AXI_AWUSER[C_S_AXI_AWUSER_WIDTH]; // User-defined AW Channel signals.
    sc_out<bool> M_AXI_AWVALID;                      // AXI Write address valid.

    // AXI Write Data Channel Signals (W)
    sc_out<bool> M_AXI_WID[C_S_AXI_ID_WIDTH];         // AXI3 Write ID.
    sc_out<bool> M_AXI_WDATA[C_S_AXI_DATA_WIDTH];     // AXI Write data.
    sc_out<bool> M_AXI_WSTRB[C_S_AXI_DATA_WIDTH / 8]; // AXI Write data strobes.
    sc_out<bool> M_AXI_WLAST;                         // AXI Write data last signal. Indicates the last transfer in a Writeburst.
    sc_out<bool> M_AXI_WUSER[C_S_AXI_WUSER_WIDTH];    // User-defined W Channel signals.
    sc_out<bool> M_AXI_WVALID;                        // AXI Write data valid.
    // sc_in<bool>       M_AXI_WREADY;                       // AXI Write data ready.
    //  AXI Write Response Channel Signals (B)
    sc_in<bool> M_AXI_BID[C_S_AXI_ID_WIDTH]; // AXI Write response ID.
    sc_in<bool> M_AXI_BRESP[PRAM_AXI_RRESP]; // AXI Write response code.
    sc_in<bool> M_AXI_BUSER;                 // User-defined B channel signals.
    sc_in<bool> M_AXI_BVALID;                // AXI Write response valid.
    sc_out<bool> M_AXI_BREADY;               // Write response ready.
    // AXI Read Address Channel Signals (AR)
    sc_out<bool> M_AXI_ARID[C_S_AXI_ID_WIDTH];       // AXI address Read ID.
    sc_out<bool> M_AXI_ARADDR[C_S_AXI_ADDR_WIDTH];   // AXI Read address.
    sc_out<bool> M_AXI_ARLEN[PRAM_AXI_AxLEN];        // AXI address Read burst length.
    sc_out<bool> M_AXI_ARSIZE[PRAM_AXI_AxSIZE];      // AXI address Read burst size.
    sc_out<bool> M_AXI_ARBURST[PRAM_AXI_AxBURST];    // AXI address Read burst type.
    sc_out<bool> M_AXI_ARLOCK;                       // AXI Read address lock signal.
    sc_out<bool> M_AXI_ARCACHE[PRAM_AXI_AxCACHE];    // AXI Read address cache control signal.
    sc_out<bool> M_AXI_ARPROT[PRAM_AXI_AxPROT];      // AXI Read address protection signal.
    sc_out<bool> M_AXI_ARREGION[PRAM_AXI_AxREGION];  // Channel address region index.
    sc_out<bool> M_AXI_ARQOS[PRAM_AXI_AxQOS];        // Channel Quality of Service.
    sc_out<bool> M_AXI_ARUSER[C_S_AXI_ARUSER_WIDTH]; // User-defined AR Channel signals.
    sc_out<bool> M_AXI_ARVALID;                      // AXI Read address valid.
    // sc_in<bool>       M_AXI_ARREADY;                      // AXI Read address ready.
    //  AXI Read Data channel Signals (R)
    sc_in<bool> M_AXI_RID[C_S_AXI_ID_WIDTH];      // AXI Read data response ID.
    sc_in<bool> M_AXI_RDATA[C_S_AXI_DATA_WIDTH];  // AXI Read data.
    sc_in<bool> M_AXI_RRESP[PRAM_AXI_RRESP];      // AXI Read response code.
    sc_in<bool> M_AXI_RLAST;                      // AXI Read data last signal.
    sc_in<bool> M_AXI_RUSER[C_S_AXI_RUSER_WIDTH]; // User-defined R Channel signals.
    sc_in<bool> M_AXI_RVALID;                     // AXI Read valid.
    sc_out<bool> M_AXI_RREADY;                    // AXI Read ready.
};

#endif //_X2X_BUFFER_H