# DESIGN AND SIMULATE THE LOGIC DIAGRAM USING VERILOG NOR GATES

# THEORY
## NOR GATES
The NOR gate is a digital logic gate that implements logical NOR - it behaves according to the
truth table to the right. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one
or both input is HIGH (1), a LOW output (0) results. NOR is the result of the negation of the OR
operator. It can also in some senses be seen as the inverse of an AND gate. NOR is a functionally
complete operationâ€”NOR gates can be combined to generate any other logical function. It shares
this property with the NAND gate. By contrast, the OR operator is monotonic as it can only change
LOW to HIGH but not vice versa.


![283743174-bb540f11-7a1e-4c20-b1dd-6b83d0caa875](https://github.com/nivetharajaa/Simulation-project--Digital-Electronics/assets/120543388/dac23ed4-ff17-4d3f-bc6c-1377ac27ae26)

# LOGIC DIAGRAM

![283743130-b81a4dc9-7d7f-41a4-9a0a-80da1cd5ba70](https://github.com/nivetharajaa/Simulation-project--Digital-Electronics/assets/120543388/2c91cdb0-451c-4319-9a1e-0b8c95c3d930)

F`= XY` + X`Z + YZ`

F= X`Y`Z` + XYZ

F=F``
# NETLIST DIAGRAM

![283743228-34895684-20c0-4a39-aed4-8e4e1bdb602d](https://github.com/nivetharajaa/Simulation-project--Digital-Electronics/assets/120543388/ea909305-6f04-407e-a27b-c215dae72806)

# TIMING DIAGRAM

![283743290-92136c24-3e82-4675-868e-76c1456f6446](https://github.com/nivetharajaa/Simulation-project--Digital-Electronics/assets/120543388/edfd116e-2a05-427a-a27b-0fe4d75ca77b)

# PROGRAM

![283743384-59629b1b-4441-4af5-825c-2ab8d18612e8](https://github.com/nivetharajaa/Simulation-project--Digital-Electronics/assets/120543388/6bad9d05-cda6-4310-b850-d8543fe659cf)

