#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-full64' '+vcs+vcdpluson' '-timescale=1ns/1ps' '-debug_access+r+w+nomemcbk' '-debug_region+cell' '+vpi' 'testbench.sv' 'design.sv' '-l' 'apb_to_uart.log' '-debug_acc+all' '-lca' '-R' '-ntb_opts' 'uvm-1.2' '+UVM_TESTNAME=apb_write_test'  -static_dbgen_only -daidir=$1 2>&1
