
BurnerGuineaPig.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e3c  08003fb8  08003fb8  00013fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004df4  08004df4  000200c8  2**0
                  CONTENTS
  4 .ARM          00000008  08004df4  08004df4  00014df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004dfc  08004dfc  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dfc  08004dfc  00014dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e00  08004e00  00014e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08004e04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  200000c8  08004ecc  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  08004ecc  000201e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8d2  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e0b  00000000  00000000  0002a9ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000928  00000000  00000000  0002c7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000828  00000000  00000000  0002d100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175a5  00000000  00000000  0002d928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b18f  00000000  00000000  00044ecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eaf9  00000000  00000000  0005005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000deb55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000271c  00000000  00000000  000deba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000c8 	.word	0x200000c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003fa0 	.word	0x08003fa0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000cc 	.word	0x200000cc
 80001dc:	08003fa0 	.word	0x08003fa0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800058e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000592:	2b00      	cmp	r3, #0
 8000594:	db0b      	blt.n	80005ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000596:	79fb      	ldrb	r3, [r7, #7]
 8000598:	f003 021f 	and.w	r2, r3, #31
 800059c:	4907      	ldr	r1, [pc, #28]	; (80005bc <__NVIC_EnableIRQ+0x38>)
 800059e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005a2:	095b      	lsrs	r3, r3, #5
 80005a4:	2001      	movs	r0, #1
 80005a6:	fa00 f202 	lsl.w	r2, r0, r2
 80005aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005ae:	bf00      	nop
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	e000e100 	.word	0xe000e100

080005c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	6039      	str	r1, [r7, #0]
 80005ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db0a      	blt.n	80005ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	b2da      	uxtb	r2, r3
 80005d8:	490c      	ldr	r1, [pc, #48]	; (800060c <__NVIC_SetPriority+0x4c>)
 80005da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005de:	0112      	lsls	r2, r2, #4
 80005e0:	b2d2      	uxtb	r2, r2
 80005e2:	440b      	add	r3, r1
 80005e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005e8:	e00a      	b.n	8000600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	4908      	ldr	r1, [pc, #32]	; (8000610 <__NVIC_SetPriority+0x50>)
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	f003 030f 	and.w	r3, r3, #15
 80005f6:	3b04      	subs	r3, #4
 80005f8:	0112      	lsls	r2, r2, #4
 80005fa:	b2d2      	uxtb	r2, r2
 80005fc:	440b      	add	r3, r1
 80005fe:	761a      	strb	r2, [r3, #24]
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000e100 	.word	0xe000e100
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <OneSecondTimerSetting>:
 volatile uint32_t TimeLowLevelBuff = 10;
 volatile uint8_t ControllerError = 0;
 volatile uint16_t PSCFrequencyTimer = 839;
 volatile uint16_t ARRFrequencyTimer = 9999;
void OneSecondTimerSetting()
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;	//разрешить тактирование таймера 2
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <OneSecondTimerSetting+0x50>)
 800061a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800061c:	4a11      	ldr	r2, [pc, #68]	; (8000664 <OneSecondTimerSetting+0x50>)
 800061e:	f043 0302 	orr.w	r3, r3, #2
 8000622:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->SMCR &= ~ TIM_SMCR_SMS;			//внутреннее тактирование таймера
 8000624:	4b10      	ldr	r3, [pc, #64]	; (8000668 <OneSecondTimerSetting+0x54>)
 8000626:	689b      	ldr	r3, [r3, #8]
 8000628:	4a0f      	ldr	r2, [pc, #60]	; (8000668 <OneSecondTimerSetting+0x54>)
 800062a:	f023 0307 	bic.w	r3, r3, #7
 800062e:	6093      	str	r3, [r2, #8]
	//TIM3 -> CR1 = TIM_CR1_CEN;				//Устанавливаем режим работы таймера and start.
	TIM3->PSC = 8399;//8399
 8000630:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <OneSecondTimerSetting+0x54>)
 8000632:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000636:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 9999;//9999
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <OneSecondTimerSetting+0x54>)
 800063a:	f242 720f 	movw	r2, #9999	; 0x270f
 800063e:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->DIER |= TIM_DIER_UIE;				//Разрешаем прерыванияв регистре разрешения таймера
 8000640:	4b09      	ldr	r3, [pc, #36]	; (8000668 <OneSecondTimerSetting+0x54>)
 8000642:	68db      	ldr	r3, [r3, #12]
 8000644:	4a08      	ldr	r2, [pc, #32]	; (8000668 <OneSecondTimerSetting+0x54>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ (TIM3_IRQn);			//Разрешаем прерыванияв регистре контроллера прерываний
 800064c:	201d      	movs	r0, #29
 800064e:	f7ff ff99 	bl	8000584 <__NVIC_EnableIRQ>
	StopOneSecondTimer();
 8000652:	f000 f82b 	bl	80006ac <StopOneSecondTimer>
	NVIC_SetPriority(TIM3_IRQn, 1);
 8000656:	2101      	movs	r1, #1
 8000658:	201d      	movs	r0, #29
 800065a:	f7ff ffb1 	bl	80005c0 <__NVIC_SetPriority>
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800
 8000668:	40000400 	.word	0x40000400

0800066c <SettingHeatingTime>:
void SettingHeatingTime(uint32_t NewTime)//секундный обратный отсчет
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	countdownHeatingTime = NewTime;
 8000674:	4a04      	ldr	r2, [pc, #16]	; (8000688 <SettingHeatingTime+0x1c>)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	6013      	str	r3, [r2, #0]
}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	200000e8 	.word	0x200000e8

0800068c <StartOneSecondTimer>:
void StartOneSecondTimer()
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
	TIM3 -> CR1 |= TIM_CR1_CEN;
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <StartOneSecondTimer+0x1c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <StartOneSecondTimer+0x1c>)
 8000696:	f043 0301 	orr.w	r3, r3, #1
 800069a:	6013      	str	r3, [r2, #0]
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40000400 	.word	0x40000400

080006ac <StopOneSecondTimer>:
void StopOneSecondTimer()
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
	TIM3 -> CR1 &= ~(TIM_CR1_CEN);
 80006b0:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <StopOneSecondTimer+0x1c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a04      	ldr	r2, [pc, #16]	; (80006c8 <StopOneSecondTimer+0x1c>)
 80006b6:	f023 0301 	bic.w	r3, r3, #1
 80006ba:	6013      	str	r3, [r2, #0]
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40000400 	.word	0x40000400

080006cc <FrequencyTimerSetting>:
void FrequencyTimerSetting()
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
	RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;	//разрешить тактирование таймера 2
 80006d0:	4b18      	ldr	r3, [pc, #96]	; (8000734 <FrequencyTimerSetting+0x68>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d4:	4a17      	ldr	r2, [pc, #92]	; (8000734 <FrequencyTimerSetting+0x68>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->SMCR &= ~ TIM_SMCR_SMS;			//внутреннее тактирование таймера
 80006dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006e0:	689b      	ldr	r3, [r3, #8]
 80006e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006e6:	f023 0307 	bic.w	r3, r3, #7
 80006ea:	6093      	str	r3, [r2, #8]
	//TIM2 -> CR1 = TIM_CR1_CEN;				//Устанавливаем режим работы таймера and start.
	TIM2->PSC = 839;//8399  84000000/840 = 100000
 80006ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f0:	f240 3247 	movw	r2, #839	; 0x347
 80006f4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 9999;//9999
 80006f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006fa:	f242 720f 	movw	r2, #9999	; 0x270f
 80006fe:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->DIER |= TIM_DIER_UIE;				//Разрешаем прерыванияв регистре разрешения таймера
 8000700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000704:	68db      	ldr	r3, [r3, #12]
 8000706:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800070a:	f043 0301 	orr.w	r3, r3, #1
 800070e:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ (TIM2_IRQn);			//Разрешаем прерыванияв регистре контроллера прерываний
 8000710:	201c      	movs	r0, #28
 8000712:	f7ff ff37 	bl	8000584 <__NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 2);
 8000716:	2102      	movs	r1, #2
 8000718:	201c      	movs	r0, #28
 800071a:	f7ff ff51 	bl	80005c0 <__NVIC_SetPriority>
	TIM2 -> CR1 &= ~(TIM_CR1_CEN);
 800071e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000728:	f023 0301 	bic.w	r3, r3, #1
 800072c:	6013      	str	r3, [r2, #0]
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800

08000738 <StartSignalForHeating>:
//сделать микросекундный и секундный таймер

void StartSignalForHeating()
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
	TIM2 -> CR1 |= TIM_CR1_CEN;
 800073c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000746:	f043 0301 	orr.w	r3, r3, #1
 800074a:	6013      	str	r3, [r2, #0]
	IndicationStartHeating();
 800074c:	f001 fc09 	bl	8001f62 <IndicationStartHeating>
}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}

08000754 <StopSignalForHeating>:
void StopSignalForHeating()
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
	TIM2 -> CR1 &= ~(TIM_CR1_CEN);
 8000758:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000762:	f023 0301 	bic.w	r3, r3, #1
 8000766:	6013      	str	r3, [r2, #0]
	GPIOD->ODR &= ~(0b1<<12);//потушить светодиод
 8000768:	4b06      	ldr	r3, [pc, #24]	; (8000784 <StopSignalForHeating+0x30>)
 800076a:	695b      	ldr	r3, [r3, #20]
 800076c:	4a05      	ldr	r2, [pc, #20]	; (8000784 <StopSignalForHeating+0x30>)
 800076e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000772:	6153      	str	r3, [r2, #20]
	IndicationStopHeating();
 8000774:	f001 fc00 	bl	8001f78 <IndicationStopHeating>
	numberCommand = Stop_Heating;
 8000778:	4b03      	ldr	r3, [pc, #12]	; (8000788 <StopSignalForHeating+0x34>)
 800077a:	2201      	movs	r2, #1
 800077c:	601a      	str	r2, [r3, #0]
	//+gpio v 0
}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40020c00 	.word	0x40020c00
 8000788:	20000164 	.word	0x20000164

0800078c <UpTemperature>:

void UpTemperature()
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
	if(TimeHighLevel>9999)
 8000790:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <UpTemperature+0x6c>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f242 720f 	movw	r2, #9999	; 0x270f
 8000798:	4293      	cmp	r3, r2
 800079a:	d90d      	bls.n	80007b8 <UpTemperature+0x2c>
	{
		if(TimeLowLevel==0)
 800079c:	4b17      	ldr	r3, [pc, #92]	; (80007fc <UpTemperature+0x70>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d103      	bne.n	80007ac <UpTemperature+0x20>
		{
			ControllerError = ErrorTemperatureOverflow;
 80007a4:	4b16      	ldr	r3, [pc, #88]	; (8000800 <UpTemperature+0x74>)
 80007a6:	2201      	movs	r2, #1
 80007a8:	701a      	strb	r2, [r3, #0]
 80007aa:	e017      	b.n	80007dc <UpTemperature+0x50>
		}
		else
		{
			TimeLowLevel--;
 80007ac:	4b13      	ldr	r3, [pc, #76]	; (80007fc <UpTemperature+0x70>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	3b01      	subs	r3, #1
 80007b2:	4a12      	ldr	r2, [pc, #72]	; (80007fc <UpTemperature+0x70>)
 80007b4:	6013      	str	r3, [r2, #0]
 80007b6:	e011      	b.n	80007dc <UpTemperature+0x50>
		}
	}
	else
	{
		TimeHighLevel++;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <UpTemperature+0x6c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	3301      	adds	r3, #1
 80007be:	4a0e      	ldr	r2, [pc, #56]	; (80007f8 <UpTemperature+0x6c>)
 80007c0:	6013      	str	r3, [r2, #0]
		if(TimeLowLevel==0)
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <UpTemperature+0x70>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d103      	bne.n	80007d2 <UpTemperature+0x46>
		{
			ControllerError = ErrorTemperatureOverflow;
 80007ca:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <UpTemperature+0x74>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	701a      	strb	r2, [r3, #0]
 80007d0:	e004      	b.n	80007dc <UpTemperature+0x50>
		}
		else
		{
			TimeLowLevel--;
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <UpTemperature+0x70>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	3b01      	subs	r3, #1
 80007d8:	4a08      	ldr	r2, [pc, #32]	; (80007fc <UpTemperature+0x70>)
 80007da:	6013      	str	r3, [r2, #0]
		}
	}
	TimeHighLevelBuff = TimeHighLevel;
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <UpTemperature+0x6c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a08      	ldr	r2, [pc, #32]	; (8000804 <UpTemperature+0x78>)
 80007e2:	6013      	str	r3, [r2, #0]
	TimeLowLevelBuff = TimeLowLevel;
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <UpTemperature+0x70>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a07      	ldr	r2, [pc, #28]	; (8000808 <UpTemperature+0x7c>)
 80007ea:	6013      	str	r3, [r2, #0]
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000004 	.word	0x20000004
 8000800:	200000ec 	.word	0x200000ec
 8000804:	20000008 	.word	0x20000008
 8000808:	2000000c 	.word	0x2000000c

0800080c <DownTemperature>:
void DownTemperature()//TimeHighLevel
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
		if(TimeLowLevel>9999)
 8000810:	4b19      	ldr	r3, [pc, #100]	; (8000878 <DownTemperature+0x6c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f242 720f 	movw	r2, #9999	; 0x270f
 8000818:	4293      	cmp	r3, r2
 800081a:	d90d      	bls.n	8000838 <DownTemperature+0x2c>
		{
			if(TimeHighLevel==0)
 800081c:	4b17      	ldr	r3, [pc, #92]	; (800087c <DownTemperature+0x70>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d103      	bne.n	800082c <DownTemperature+0x20>
			{
				ControllerError = ErrorTemperatureOverflow;
 8000824:	4b16      	ldr	r3, [pc, #88]	; (8000880 <DownTemperature+0x74>)
 8000826:	2201      	movs	r2, #1
 8000828:	701a      	strb	r2, [r3, #0]
 800082a:	e017      	b.n	800085c <DownTemperature+0x50>
			}
			else
			{
				TimeHighLevel--;
 800082c:	4b13      	ldr	r3, [pc, #76]	; (800087c <DownTemperature+0x70>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	3b01      	subs	r3, #1
 8000832:	4a12      	ldr	r2, [pc, #72]	; (800087c <DownTemperature+0x70>)
 8000834:	6013      	str	r3, [r2, #0]
 8000836:	e011      	b.n	800085c <DownTemperature+0x50>
			}
		}
		else
		{
			TimeLowLevel++;
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <DownTemperature+0x6c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	3301      	adds	r3, #1
 800083e:	4a0e      	ldr	r2, [pc, #56]	; (8000878 <DownTemperature+0x6c>)
 8000840:	6013      	str	r3, [r2, #0]
			if(TimeHighLevel==0)
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <DownTemperature+0x70>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d103      	bne.n	8000852 <DownTemperature+0x46>
			{
				ControllerError = ErrorTemperatureOverflow;
 800084a:	4b0d      	ldr	r3, [pc, #52]	; (8000880 <DownTemperature+0x74>)
 800084c:	2201      	movs	r2, #1
 800084e:	701a      	strb	r2, [r3, #0]
 8000850:	e004      	b.n	800085c <DownTemperature+0x50>
			}
			else
			{
				TimeHighLevel--;
 8000852:	4b0a      	ldr	r3, [pc, #40]	; (800087c <DownTemperature+0x70>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	3b01      	subs	r3, #1
 8000858:	4a08      	ldr	r2, [pc, #32]	; (800087c <DownTemperature+0x70>)
 800085a:	6013      	str	r3, [r2, #0]
			}
		}
		TimeHighLevelBuff = TimeHighLevel;
 800085c:	4b07      	ldr	r3, [pc, #28]	; (800087c <DownTemperature+0x70>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a08      	ldr	r2, [pc, #32]	; (8000884 <DownTemperature+0x78>)
 8000862:	6013      	str	r3, [r2, #0]
		TimeLowLevelBuff = TimeLowLevel;
 8000864:	4b04      	ldr	r3, [pc, #16]	; (8000878 <DownTemperature+0x6c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a07      	ldr	r2, [pc, #28]	; (8000888 <DownTemperature+0x7c>)
 800086a:	6013      	str	r3, [r2, #0]
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	20000004 	.word	0x20000004
 800087c:	20000000 	.word	0x20000000
 8000880:	200000ec 	.word	0x200000ec
 8000884:	20000008 	.word	0x20000008
 8000888:	2000000c 	.word	0x2000000c

0800088c <AutoFrequencySetting>:
void AutoFrequencySetting(uint8_t TemperatureIsCorrect)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
	if(TemperatureIsCorrect == TemperatureIsHigher)
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	2b02      	cmp	r3, #2
 800089a:	d102      	bne.n	80008a2 <AutoFrequencySetting+0x16>
	{
		DownTemperature();
 800089c:	f7ff ffb6 	bl	800080c <DownTemperature>
	}
	else
	{
		UpTemperature();
	}
}
 80008a0:	e001      	b.n	80008a6 <AutoFrequencySetting+0x1a>
		UpTemperature();
 80008a2:	f7ff ff73 	bl	800078c <UpTemperature>
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <configGPIO>:


void configGPIO()
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
	GPIOA->LCKR&= ~(0b1100);
 80008b4:	4b46      	ldr	r3, [pc, #280]	; (80009d0 <configGPIO+0x120>)
 80008b6:	69db      	ldr	r3, [r3, #28]
 80008b8:	4a45      	ldr	r2, [pc, #276]	; (80009d0 <configGPIO+0x120>)
 80008ba:	f023 030c 	bic.w	r3, r3, #12
 80008be:	61d3      	str	r3, [r2, #28]
	GPIOA->MODER &=	~(0b11110000);
 80008c0:	4b43      	ldr	r3, [pc, #268]	; (80009d0 <configGPIO+0x120>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a42      	ldr	r2, [pc, #264]	; (80009d0 <configGPIO+0x120>)
 80008c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80008ca:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(0b11110000);
 80008cc:	4b40      	ldr	r3, [pc, #256]	; (80009d0 <configGPIO+0x120>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	4a3f      	ldr	r2, [pc, #252]	; (80009d0 <configGPIO+0x120>)
 80008d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80008d6:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(0b1100);
 80008d8:	4b3d      	ldr	r3, [pc, #244]	; (80009d0 <configGPIO+0x120>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	4a3c      	ldr	r2, [pc, #240]	; (80009d0 <configGPIO+0x120>)
 80008de:	f023 030c 	bic.w	r3, r3, #12
 80008e2:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(0b11110000);
 80008e4:	4b3a      	ldr	r3, [pc, #232]	; (80009d0 <configGPIO+0x120>)
 80008e6:	689b      	ldr	r3, [r3, #8]
 80008e8:	4a39      	ldr	r2, [pc, #228]	; (80009d0 <configGPIO+0x120>)
 80008ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80008ee:	6093      	str	r3, [r2, #8]
	////////////////////////////////////////////////////

	RCC->AHB1ENR |= (1000);
 80008f0:	4b38      	ldr	r3, [pc, #224]	; (80009d4 <configGPIO+0x124>)
 80008f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f4:	4a37      	ldr	r2, [pc, #220]	; (80009d4 <configGPIO+0x124>)
 80008f6:	f443 737a 	orr.w	r3, r3, #1000	; 0x3e8
 80008fa:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER &=	~(0b11);
 80008fc:	4b34      	ldr	r3, [pc, #208]	; (80009d0 <configGPIO+0x120>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a33      	ldr	r2, [pc, #204]	; (80009d0 <configGPIO+0x120>)
 8000902:	f023 0303 	bic.w	r3, r3, #3
 8000906:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 0b00;
 8000908:	4b31      	ldr	r3, [pc, #196]	; (80009d0 <configGPIO+0x120>)
 800090a:	4a31      	ldr	r2, [pc, #196]	; (80009d0 <configGPIO+0x120>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(0b11);
 8000910:	4b2f      	ldr	r3, [pc, #188]	; (80009d0 <configGPIO+0x120>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	4a2e      	ldr	r2, [pc, #184]	; (80009d0 <configGPIO+0x120>)
 8000916:	f023 0303 	bic.w	r3, r3, #3
 800091a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0b01;
 800091c:	4b2c      	ldr	r3, [pc, #176]	; (80009d0 <configGPIO+0x120>)
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	4a2b      	ldr	r2, [pc, #172]	; (80009d0 <configGPIO+0x120>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	60d3      	str	r3, [r2, #12]

	GPIOD->MODER &= ~(0b11 << 24);
 8000928:	4b2b      	ldr	r3, [pc, #172]	; (80009d8 <configGPIO+0x128>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a2a      	ldr	r2, [pc, #168]	; (80009d8 <configGPIO+0x128>)
 800092e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000932:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= 0b01<<24;
 8000934:	4b28      	ldr	r3, [pc, #160]	; (80009d8 <configGPIO+0x128>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a27      	ldr	r2, [pc, #156]	; (80009d8 <configGPIO+0x128>)
 800093a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800093e:	6013      	str	r3, [r2, #0]
	//GPIOD->MODER |= GPIO_MODER_MODER12_0;
	GPIOD->OTYPER &= ~(0b1<<12);//GPIO_OTYPER_OT_12;
 8000940:	4b25      	ldr	r3, [pc, #148]	; (80009d8 <configGPIO+0x128>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	4a24      	ldr	r2, [pc, #144]	; (80009d8 <configGPIO+0x128>)
 8000946:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800094a:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= 0b1<<12;//GPIO_OSPEEDER_OSPEEDR12;
 800094c:	4b22      	ldr	r3, [pc, #136]	; (80009d8 <configGPIO+0x128>)
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	4a21      	ldr	r2, [pc, #132]	; (80009d8 <configGPIO+0x128>)
 8000952:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000956:	6093      	str	r3, [r2, #8]

	GPIOD->MODER |= GPIO_MODER_MODER13_0;
 8000958:	4b1f      	ldr	r3, [pc, #124]	; (80009d8 <configGPIO+0x128>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a1e      	ldr	r2, [pc, #120]	; (80009d8 <configGPIO+0x128>)
 800095e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000962:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER &= ~GPIO_OTYPER_OT_13;
 8000964:	4b1c      	ldr	r3, [pc, #112]	; (80009d8 <configGPIO+0x128>)
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	4a1b      	ldr	r2, [pc, #108]	; (80009d8 <configGPIO+0x128>)
 800096a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800096e:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13;
 8000970:	4b19      	ldr	r3, [pc, #100]	; (80009d8 <configGPIO+0x128>)
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	4a18      	ldr	r2, [pc, #96]	; (80009d8 <configGPIO+0x128>)
 8000976:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 800097a:	6093      	str	r3, [r2, #8]

	GPIOD->MODER |= GPIO_MODER_MODER14_0;
 800097c:	4b16      	ldr	r3, [pc, #88]	; (80009d8 <configGPIO+0x128>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a15      	ldr	r2, [pc, #84]	; (80009d8 <configGPIO+0x128>)
 8000982:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000986:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER &= ~GPIO_OTYPER_OT_14;
 8000988:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <configGPIO+0x128>)
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	4a12      	ldr	r2, [pc, #72]	; (80009d8 <configGPIO+0x128>)
 800098e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000992:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR14;
 8000994:	4b10      	ldr	r3, [pc, #64]	; (80009d8 <configGPIO+0x128>)
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	4a0f      	ldr	r2, [pc, #60]	; (80009d8 <configGPIO+0x128>)
 800099a:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 800099e:	6093      	str	r3, [r2, #8]

	GPIOD->MODER |= GPIO_MODER_MODER15_0;
 80009a0:	4b0d      	ldr	r3, [pc, #52]	; (80009d8 <configGPIO+0x128>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a0c      	ldr	r2, [pc, #48]	; (80009d8 <configGPIO+0x128>)
 80009a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80009aa:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER &= ~GPIO_OTYPER_OT_15;
 80009ac:	4b0a      	ldr	r3, [pc, #40]	; (80009d8 <configGPIO+0x128>)
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	4a09      	ldr	r2, [pc, #36]	; (80009d8 <configGPIO+0x128>)
 80009b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009b6:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR15;
 80009b8:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <configGPIO+0x128>)
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	4a06      	ldr	r2, [pc, #24]	; (80009d8 <configGPIO+0x128>)
 80009be:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80009c2:	6093      	str	r3, [r2, #8]
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	40020000 	.word	0x40020000
 80009d4:	40023800 	.word	0x40023800
 80009d8:	40020c00 	.word	0x40020c00

080009dc <__NVIC_EnableIRQ>:
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	db0b      	blt.n	8000a06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	f003 021f 	and.w	r2, r3, #31
 80009f4:	4907      	ldr	r1, [pc, #28]	; (8000a14 <__NVIC_EnableIRQ+0x38>)
 80009f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fa:	095b      	lsrs	r3, r3, #5
 80009fc:	2001      	movs	r0, #1
 80009fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	e000e100 	.word	0xe000e100

08000a18 <__NVIC_SetPriority>:
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	6039      	str	r1, [r7, #0]
 8000a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	db0a      	blt.n	8000a42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	b2da      	uxtb	r2, r3
 8000a30:	490c      	ldr	r1, [pc, #48]	; (8000a64 <__NVIC_SetPriority+0x4c>)
 8000a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a36:	0112      	lsls	r2, r2, #4
 8000a38:	b2d2      	uxtb	r2, r2
 8000a3a:	440b      	add	r3, r1
 8000a3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000a40:	e00a      	b.n	8000a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4908      	ldr	r1, [pc, #32]	; (8000a68 <__NVIC_SetPriority+0x50>)
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	f003 030f 	and.w	r3, r3, #15
 8000a4e:	3b04      	subs	r3, #4
 8000a50:	0112      	lsls	r2, r2, #4
 8000a52:	b2d2      	uxtb	r2, r2
 8000a54:	440b      	add	r3, r1
 8000a56:	761a      	strb	r2, [r3, #24]
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	e000e100 	.word	0xe000e100
 8000a68:	e000ed00 	.word	0xe000ed00

08000a6c <USARTADD>:
int TIM2PSC = 0;
uint32_t TimeFromBuffer = 0;
volatile uint16_t TemperatureFromBuffer = 0;

void USARTADD()
{//Включаем тактирование UART1. Он подключен к шине APB1
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= 0b1<<17; // включаем тактирование UART1
 8000a70:	4b47      	ldr	r3, [pc, #284]	; (8000b90 <USARTADD+0x124>)
 8000a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a74:	4a46      	ldr	r2, [pc, #280]	; (8000b90 <USARTADD+0x124>)
 8000a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a7a:	6413      	str	r3, [r2, #64]	; 0x40
	//UART1 использует выводы: PA2 (для сигнала TX) и PA3 (сигнал RX). Надо задать конфигурацию для них.
	RCC->AHB1ENR |= 0b1;// разрешаем тактирование порта GPIOA
 8000a7c:	4b44      	ldr	r3, [pc, #272]	; (8000b90 <USARTADD+0x124>)
 8000a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a80:	4a43      	ldr	r2, [pc, #268]	; (8000b90 <USARTADD+0x124>)
 8000a82:	f043 0301 	orr.w	r3, r3, #1
 8000a86:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER &=	~(0b11110000);
 8000a88:	4b42      	ldr	r3, [pc, #264]	; (8000b94 <USARTADD+0x128>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a41      	ldr	r2, [pc, #260]	; (8000b94 <USARTADD+0x128>)
 8000a8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a92:	6013      	str	r3, [r2, #0]

	GPIOA->MODER |= 0b100000;//PA2
 8000a94:	4b3f      	ldr	r3, [pc, #252]	; (8000b94 <USARTADD+0x128>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a3e      	ldr	r2, [pc, #248]	; (8000b94 <USARTADD+0x128>)
 8000a9a:	f043 0320 	orr.w	r3, r3, #32
 8000a9e:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(0b100);
 8000aa0:	4b3c      	ldr	r3, [pc, #240]	; (8000b94 <USARTADD+0x128>)
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	4a3b      	ldr	r2, [pc, #236]	; (8000b94 <USARTADD+0x128>)
 8000aa6:	f023 0304 	bic.w	r3, r3, #4
 8000aaa:	6053      	str	r3, [r2, #4]
	//GPIOA->OTYPER |= 0b100;
	//GPIOA->OTYPER |= 0b100;
	GPIOA->PUPDR &= ~(0b110000);
 8000aac:	4b39      	ldr	r3, [pc, #228]	; (8000b94 <USARTADD+0x128>)
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	4a38      	ldr	r2, [pc, #224]	; (8000b94 <USARTADD+0x128>)
 8000ab2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000ab6:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0b010000;
 8000ab8:	4b36      	ldr	r3, [pc, #216]	; (8000b94 <USARTADD+0x128>)
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	4a35      	ldr	r2, [pc, #212]	; (8000b94 <USARTADD+0x128>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	60d3      	str	r3, [r2, #12]
	GPIOA->AFR[0] &= ~(0b111100000000);
 8000ac4:	4b33      	ldr	r3, [pc, #204]	; (8000b94 <USARTADD+0x128>)
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4a32      	ldr	r2, [pc, #200]	; (8000b94 <USARTADD+0x128>)
 8000aca:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000ace:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 0b011100000000;
 8000ad0:	4b30      	ldr	r3, [pc, #192]	; (8000b94 <USARTADD+0x128>)
 8000ad2:	6a1b      	ldr	r3, [r3, #32]
 8000ad4:	4a2f      	ldr	r2, [pc, #188]	; (8000b94 <USARTADD+0x128>)
 8000ad6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000ada:	6213      	str	r3, [r2, #32]
	GPIOA->OSPEEDR |= 0b110000;
 8000adc:	4b2d      	ldr	r3, [pc, #180]	; (8000b94 <USARTADD+0x128>)
 8000ade:	689b      	ldr	r3, [r3, #8]
 8000ae0:	4a2c      	ldr	r2, [pc, #176]	; (8000b94 <USARTADD+0x128>)
 8000ae2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000ae6:	6093      	str	r3, [r2, #8]

	GPIOA->MODER |= 0b10000000;//PA3
 8000ae8:	4b2a      	ldr	r3, [pc, #168]	; (8000b94 <USARTADD+0x128>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a29      	ldr	r2, [pc, #164]	; (8000b94 <USARTADD+0x128>)
 8000aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000af2:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(0b1000);
 8000af4:	4b27      	ldr	r3, [pc, #156]	; (8000b94 <USARTADD+0x128>)
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	4a26      	ldr	r2, [pc, #152]	; (8000b94 <USARTADD+0x128>)
 8000afa:	f023 0308 	bic.w	r3, r3, #8
 8000afe:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR &= ~(0b11000000);
 8000b00:	4b24      	ldr	r3, [pc, #144]	; (8000b94 <USARTADD+0x128>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	4a23      	ldr	r2, [pc, #140]	; (8000b94 <USARTADD+0x128>)
 8000b06:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000b0a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0b01000000;//PU//  mb PD?
 8000b0c:	4b21      	ldr	r3, [pc, #132]	; (8000b94 <USARTADD+0x128>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	4a20      	ldr	r2, [pc, #128]	; (8000b94 <USARTADD+0x128>)
 8000b12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b16:	60d3      	str	r3, [r2, #12]
	GPIOA->AFR[0] &= ~(0b1111000000000000);
 8000b18:	4b1e      	ldr	r3, [pc, #120]	; (8000b94 <USARTADD+0x128>)
 8000b1a:	6a1b      	ldr	r3, [r3, #32]
 8000b1c:	4a1d      	ldr	r2, [pc, #116]	; (8000b94 <USARTADD+0x128>)
 8000b1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000b22:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 0b0111000000000000;
 8000b24:	4b1b      	ldr	r3, [pc, #108]	; (8000b94 <USARTADD+0x128>)
 8000b26:	6a1b      	ldr	r3, [r3, #32]
 8000b28:	4a1a      	ldr	r2, [pc, #104]	; (8000b94 <USARTADD+0x128>)
 8000b2a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000b2e:	6213      	str	r3, [r2, #32]
	GPIOA->OSPEEDR |= 0b11000000;
 8000b30:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <USARTADD+0x128>)
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	4a17      	ldr	r2, [pc, #92]	; (8000b94 <USARTADD+0x128>)
 8000b36:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000b3a:	6093      	str	r3, [r2, #8]
	//GPIOA->BSRR |= 0b1 << 19;
	//GPIOA->ODR//proverit bez

	//sam usart
	USART2->CR1 = USART_CR1_UE;
 8000b3c:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <USARTADD+0x12c>)
 8000b3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b42:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= 0b1000;//разрешение отправки сообщений
 8000b44:	4b14      	ldr	r3, [pc, #80]	; (8000b98 <USARTADD+0x12c>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	4a13      	ldr	r2, [pc, #76]	; (8000b98 <USARTADD+0x12c>)
 8000b4a:	f043 0308 	orr.w	r3, r3, #8
 8000b4e:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= 0b100;//разрешение принятия сообщений
 8000b50:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <USARTADD+0x12c>)
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	4a10      	ldr	r2, [pc, #64]	; (8000b98 <USARTADD+0x12c>)
 8000b56:	f043 0304 	orr.w	r3, r3, #4
 8000b5a:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= 0b100000;//разрешение прерываний
 8000b5c:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <USARTADD+0x12c>)
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	4a0d      	ldr	r2, [pc, #52]	; (8000b98 <USARTADD+0x12c>)
 8000b62:	f043 0320 	orr.w	r3, r3, #32
 8000b66:	60d3      	str	r3, [r2, #12]
	USART2->BRR = 4375;//9600 bod скорость передачи берется или из тебляци или расчитывается по формуле
 8000b68:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <USARTADD+0x12c>)
 8000b6a:	f241 1217 	movw	r2, #4375	; 0x1117
 8000b6e:	609a      	str	r2, [r3, #8]
	USART2->CR2 = 0;
 8000b70:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <USARTADD+0x12c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	611a      	str	r2, [r3, #16]
	USART2->CR3 = 0;
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <USARTADD+0x12c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	615a      	str	r2, [r3, #20]
	//USART2->
	NVIC_EnableIRQ (USART2_IRQn);//разрешение прерыwаний усарт
 8000b7c:	2026      	movs	r0, #38	; 0x26
 8000b7e:	f7ff ff2d 	bl	80009dc <__NVIC_EnableIRQ>
	NVIC_SetPriority(USART2_IRQn, 0);
 8000b82:	2100      	movs	r1, #0
 8000b84:	2026      	movs	r0, #38	; 0x26
 8000b86:	f7ff ff47 	bl	8000a18 <__NVIC_SetPriority>
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40020000 	.word	0x40020000
 8000b98:	40004400 	.word	0x40004400

08000b9c <PreparCommandToSentComputer>:
void PreparCommandToSentComputer()
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	; 0x28
 8000ba0:	af00      	add	r7, sp, #0
	char experimentNumberMusForSend[4] = {'0','0','0','0'};
 8000ba2:	f04f 3330 	mov.w	r3, #808464432	; 0x30303030
 8000ba6:	623b      	str	r3, [r7, #32]
	sprintf(experimentNumberMusForSend,"%04u",experimentNumber);
 8000ba8:	4b61      	ldr	r3, [pc, #388]	; (8000d30 <PreparCommandToSentComputer+0x194>)
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	461a      	mov	r2, r3
 8000bb0:	f107 0320 	add.w	r3, r7, #32
 8000bb4:	495f      	ldr	r1, [pc, #380]	; (8000d34 <PreparCommandToSentComputer+0x198>)
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f002 fd84 	bl	80036c4 <siprintf>
	char timeMusForSend[5] = {'0','0','0','0','0'};
 8000bbc:	4a5e      	ldr	r2, [pc, #376]	; (8000d38 <PreparCommandToSentComputer+0x19c>)
 8000bbe:	f107 0318 	add.w	r3, r7, #24
 8000bc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bc6:	6018      	str	r0, [r3, #0]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	7019      	strb	r1, [r3, #0]
	sprintf(timeMusForSend,"%05u",countdownHeatingTime);
 8000bcc:	4b5b      	ldr	r3, [pc, #364]	; (8000d3c <PreparCommandToSentComputer+0x1a0>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	f107 0318 	add.w	r3, r7, #24
 8000bd4:	495a      	ldr	r1, [pc, #360]	; (8000d40 <PreparCommandToSentComputer+0x1a4>)
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f002 fd74 	bl	80036c4 <siprintf>
	char tempMusForSend[3] = {'0','0','0'};
 8000bdc:	4a59      	ldr	r2, [pc, #356]	; (8000d44 <PreparCommandToSentComputer+0x1a8>)
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	4611      	mov	r1, r2
 8000be6:	8019      	strh	r1, [r3, #0]
 8000be8:	3302      	adds	r3, #2
 8000bea:	0c12      	lsrs	r2, r2, #16
 8000bec:	701a      	strb	r2, [r3, #0]
	uint16_t TemperatureForPC = SensorTemperature;
 8000bee:	4b56      	ldr	r3, [pc, #344]	; (8000d48 <PreparCommandToSentComputer+0x1ac>)
 8000bf0:	edd3 7a00 	vldr	s15, [r3]
 8000bf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bf8:	ee17 3a90 	vmov	r3, s15
 8000bfc:	84fb      	strh	r3, [r7, #38]	; 0x26
	sprintf(tempMusForSend,"%03u",TemperatureForPC);
 8000bfe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4951      	ldr	r1, [pc, #324]	; (8000d4c <PreparCommandToSentComputer+0x1b0>)
 8000c06:	4618      	mov	r0, r3
 8000c08:	f002 fd5c 	bl	80036c4 <siprintf>
	char PSCmusForSend[5] = {'0','0','0','0','0'};
 8000c0c:	4a4a      	ldr	r2, [pc, #296]	; (8000d38 <PreparCommandToSentComputer+0x19c>)
 8000c0e:	f107 030c 	add.w	r3, r7, #12
 8000c12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c16:	6018      	str	r0, [r3, #0]
 8000c18:	3304      	adds	r3, #4
 8000c1a:	7019      	strb	r1, [r3, #0]
	sprintf(PSCmusForSend,"%05u",PSCFrequencyTimer);
 8000c1c:	4b4c      	ldr	r3, [pc, #304]	; (8000d50 <PreparCommandToSentComputer+0x1b4>)
 8000c1e:	881b      	ldrh	r3, [r3, #0]
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	461a      	mov	r2, r3
 8000c24:	f107 030c 	add.w	r3, r7, #12
 8000c28:	4945      	ldr	r1, [pc, #276]	; (8000d40 <PreparCommandToSentComputer+0x1a4>)
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f002 fd4a 	bl	80036c4 <siprintf>
	char ARRmusForSend[5] = {'0','0','0','0','0'};
 8000c30:	4a41      	ldr	r2, [pc, #260]	; (8000d38 <PreparCommandToSentComputer+0x19c>)
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c38:	6018      	str	r0, [r3, #0]
 8000c3a:	3304      	adds	r3, #4
 8000c3c:	7019      	strb	r1, [r3, #0]
	sprintf(ARRmusForSend,"%05u",ARRFrequencyTimer);
 8000c3e:	4b45      	ldr	r3, [pc, #276]	; (8000d54 <PreparCommandToSentComputer+0x1b8>)
 8000c40:	881b      	ldrh	r3, [r3, #0]
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	461a      	mov	r2, r3
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	493d      	ldr	r1, [pc, #244]	; (8000d40 <PreparCommandToSentComputer+0x1a4>)
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f002 fd3a 	bl	80036c4 <siprintf>
	IntstringForSendToPC[0] = '8';
 8000c50:	4b41      	ldr	r3, [pc, #260]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000c52:	2238      	movs	r2, #56	; 0x38
 8000c54:	701a      	strb	r2, [r3, #0]
	IntstringForSendToPC[1]= numberCommand/10 + '0';//nomberCommand
 8000c56:	4b41      	ldr	r3, [pc, #260]	; (8000d5c <PreparCommandToSentComputer+0x1c0>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a41      	ldr	r2, [pc, #260]	; (8000d60 <PreparCommandToSentComputer+0x1c4>)
 8000c5c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c60:	1092      	asrs	r2, r2, #2
 8000c62:	17db      	asrs	r3, r3, #31
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	3330      	adds	r3, #48	; 0x30
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	4b3a      	ldr	r3, [pc, #232]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000c6e:	705a      	strb	r2, [r3, #1]
	IntstringForSendToPC[2]= numberCommand%10 + '0';
 8000c70:	4b3a      	ldr	r3, [pc, #232]	; (8000d5c <PreparCommandToSentComputer+0x1c0>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4b3a      	ldr	r3, [pc, #232]	; (8000d60 <PreparCommandToSentComputer+0x1c4>)
 8000c76:	fb83 1302 	smull	r1, r3, r3, r2
 8000c7a:	1099      	asrs	r1, r3, #2
 8000c7c:	17d3      	asrs	r3, r2, #31
 8000c7e:	1ac9      	subs	r1, r1, r3
 8000c80:	460b      	mov	r3, r1
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	440b      	add	r3, r1
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	1ad1      	subs	r1, r2, r3
 8000c8a:	b2cb      	uxtb	r3, r1
 8000c8c:	3330      	adds	r3, #48	; 0x30
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	4b31      	ldr	r3, [pc, #196]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000c92:	709a      	strb	r2, [r3, #2]
	IntstringForSendToPC[3]=experimentNumberMusForSend[0];
 8000c94:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000c98:	4b2f      	ldr	r3, [pc, #188]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000c9a:	70da      	strb	r2, [r3, #3]
	IntstringForSendToPC[4]=experimentNumberMusForSend[1];
 8000c9c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8000ca0:	4b2d      	ldr	r3, [pc, #180]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000ca2:	711a      	strb	r2, [r3, #4]
	IntstringForSendToPC[5]=experimentNumberMusForSend[2];
 8000ca4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000ca8:	4b2b      	ldr	r3, [pc, #172]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000caa:	715a      	strb	r2, [r3, #5]
	IntstringForSendToPC[6]=experimentNumberMusForSend[3];
 8000cac:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000cb0:	4b29      	ldr	r3, [pc, #164]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cb2:	719a      	strb	r2, [r3, #6]
	IntstringForSendToPC[7]= PSCmusForSend[0];
 8000cb4:	7b3a      	ldrb	r2, [r7, #12]
 8000cb6:	4b28      	ldr	r3, [pc, #160]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cb8:	71da      	strb	r2, [r3, #7]
	IntstringForSendToPC[8]= PSCmusForSend[1];
 8000cba:	7b7a      	ldrb	r2, [r7, #13]
 8000cbc:	4b26      	ldr	r3, [pc, #152]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cbe:	721a      	strb	r2, [r3, #8]
	IntstringForSendToPC[9]= PSCmusForSend[2];
 8000cc0:	7bba      	ldrb	r2, [r7, #14]
 8000cc2:	4b25      	ldr	r3, [pc, #148]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cc4:	725a      	strb	r2, [r3, #9]
	IntstringForSendToPC[10]=PSCmusForSend[3];
 8000cc6:	7bfa      	ldrb	r2, [r7, #15]
 8000cc8:	4b23      	ldr	r3, [pc, #140]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cca:	729a      	strb	r2, [r3, #10]
	IntstringForSendToPC[11]=PSCmusForSend[4];
 8000ccc:	7c3a      	ldrb	r2, [r7, #16]
 8000cce:	4b22      	ldr	r3, [pc, #136]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cd0:	72da      	strb	r2, [r3, #11]
	IntstringForSendToPC[12]=ARRmusForSend[0];
 8000cd2:	793a      	ldrb	r2, [r7, #4]
 8000cd4:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cd6:	731a      	strb	r2, [r3, #12]
	IntstringForSendToPC[13]=ARRmusForSend[1];
 8000cd8:	797a      	ldrb	r2, [r7, #5]
 8000cda:	4b1f      	ldr	r3, [pc, #124]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cdc:	735a      	strb	r2, [r3, #13]
	IntstringForSendToPC[14]=ARRmusForSend[2];
 8000cde:	79ba      	ldrb	r2, [r7, #6]
 8000ce0:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000ce2:	739a      	strb	r2, [r3, #14]
    IntstringForSendToPC[15]=ARRmusForSend[3];
 8000ce4:	79fa      	ldrb	r2, [r7, #7]
 8000ce6:	4b1c      	ldr	r3, [pc, #112]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000ce8:	73da      	strb	r2, [r3, #15]
    IntstringForSendToPC[16]=ARRmusForSend[4];
 8000cea:	7a3a      	ldrb	r2, [r7, #8]
 8000cec:	4b1a      	ldr	r3, [pc, #104]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cee:	741a      	strb	r2, [r3, #16]
	//PSCFrequencyTimer; PSC|7|8|9|10|11|
	//ARRFrequencyTimer; ARR12|13|14|15|16
    IntstringForSendToPC[17]=tempMusForSend[0];
 8000cf0:	7d3a      	ldrb	r2, [r7, #20]
 8000cf2:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cf4:	745a      	strb	r2, [r3, #17]
    IntstringForSendToPC[18]=tempMusForSend[1];
 8000cf6:	7d7a      	ldrb	r2, [r7, #21]
 8000cf8:	4b17      	ldr	r3, [pc, #92]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000cfa:	749a      	strb	r2, [r3, #18]
    IntstringForSendToPC[19]=tempMusForSend[2];
 8000cfc:	7dba      	ldrb	r2, [r7, #22]
 8000cfe:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000d00:	74da      	strb	r2, [r3, #19]
    IntstringForSendToPC[26]=timeMusForSend[0];
 8000d02:	7e3a      	ldrb	r2, [r7, #24]
 8000d04:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000d06:	769a      	strb	r2, [r3, #26]
	IntstringForSendToPC[27]=timeMusForSend[1];
 8000d08:	7e7a      	ldrb	r2, [r7, #25]
 8000d0a:	4b13      	ldr	r3, [pc, #76]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000d0c:	76da      	strb	r2, [r3, #27]
	IntstringForSendToPC[28]=timeMusForSend[2];
 8000d0e:	7eba      	ldrb	r2, [r7, #26]
 8000d10:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000d12:	771a      	strb	r2, [r3, #28]
	IntstringForSendToPC[29]=timeMusForSend[3];
 8000d14:	7efa      	ldrb	r2, [r7, #27]
 8000d16:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000d18:	775a      	strb	r2, [r3, #29]
	IntstringForSendToPC[30]=timeMusForSend[4];
 8000d1a:	7f3a      	ldrb	r2, [r7, #28]
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000d1e:	779a      	strb	r2, [r3, #30]
    IntstringForSendToPC[31] = '8';
 8000d20:	4b0d      	ldr	r3, [pc, #52]	; (8000d58 <PreparCommandToSentComputer+0x1bc>)
 8000d22:	2238      	movs	r2, #56	; 0x38
 8000d24:	77da      	strb	r2, [r3, #31]
}
 8000d26:	bf00      	nop
 8000d28:	3728      	adds	r7, #40	; 0x28
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	200000f8 	.word	0x200000f8
 8000d34:	08003fb8 	.word	0x08003fb8
 8000d38:	08003fd0 	.word	0x08003fd0
 8000d3c:	200000e8 	.word	0x200000e8
 8000d40:	08003fc0 	.word	0x08003fc0
 8000d44:	08003fd8 	.word	0x08003fd8
 8000d48:	20000038 	.word	0x20000038
 8000d4c:	08003fc8 	.word	0x08003fc8
 8000d50:	20000010 	.word	0x20000010
 8000d54:	20000012 	.word	0x20000012
 8000d58:	20000014 	.word	0x20000014
 8000d5c:	20000164 	.word	0x20000164
 8000d60:	66666667 	.word	0x66666667

08000d64 <SendDataToComputer>:

void SendDataToComputer()
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
	int i = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	607b      	str	r3, [r7, #4]
	for(i=0;i<32;i++)
 8000d6e:	2300      	movs	r3, #0
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	e019      	b.n	8000da8 <SendDataToComputer+0x44>
	{
		StringForSendToPC[i] = IntstringForSendToPC[i];
 8000d74:	4a11      	ldr	r2, [pc, #68]	; (8000dbc <SendDataToComputer+0x58>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	7819      	ldrb	r1, [r3, #0]
 8000d7c:	4a10      	ldr	r2, [pc, #64]	; (8000dc0 <SendDataToComputer+0x5c>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	460a      	mov	r2, r1
 8000d84:	701a      	strb	r2, [r3, #0]
		while((USART2->SR & USART_SR_TXE) == 0)
 8000d86:	bf00      	nop
 8000d88:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <SendDataToComputer+0x60>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d0f9      	beq.n	8000d88 <SendDataToComputer+0x24>
		{}
		USART2->DR = StringForSendToPC[i];
 8000d94:	4a0a      	ldr	r2, [pc, #40]	; (8000dc0 <SendDataToComputer+0x5c>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4b09      	ldr	r3, [pc, #36]	; (8000dc4 <SendDataToComputer+0x60>)
 8000da0:	605a      	str	r2, [r3, #4]
	for(i=0;i<32;i++)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	3301      	adds	r3, #1
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b1f      	cmp	r3, #31
 8000dac:	dde2      	ble.n	8000d74 <SendDataToComputer+0x10>

	}
}
 8000dae:	bf00      	nop
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	20000014 	.word	0x20000014
 8000dc0:	20000140 	.word	0x20000140
 8000dc4:	40004400 	.word	0x40004400

08000dc8 <ReadStringofDate>:
void ReadStringofDate()		//функция копирования данных в буффер
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
	uint8_t count;
	for(count = 0; count< LenghtTXString; count++)
 8000dce:	2300      	movs	r3, #0
 8000dd0:	71fb      	strb	r3, [r7, #7]
 8000dd2:	e008      	b.n	8000de6 <ReadStringofDate+0x1e>
	{
		buffStringWithCommand[count]=stringWithCommand[count];
 8000dd4:	79fa      	ldrb	r2, [r7, #7]
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	4908      	ldr	r1, [pc, #32]	; (8000dfc <ReadStringofDate+0x34>)
 8000dda:	5c89      	ldrb	r1, [r1, r2]
 8000ddc:	4a08      	ldr	r2, [pc, #32]	; (8000e00 <ReadStringofDate+0x38>)
 8000dde:	54d1      	strb	r1, [r2, r3]
	for(count = 0; count< LenghtTXString; count++)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	3301      	adds	r3, #1
 8000de4:	71fb      	strb	r3, [r7, #7]
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	2b1f      	cmp	r3, #31
 8000dea:	d9f3      	bls.n	8000dd4 <ReadStringofDate+0xc>
	}
}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	200000fc 	.word	0x200000fc
 8000e00:	2000011c 	.word	0x2000011c

08000e04 <getTXString>:
void getTXString(uint8_t BuffForByte)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
	if(counterTXGetByte < LenghtTXString-1)
 8000e0e:	4b17      	ldr	r3, [pc, #92]	; (8000e6c <getTXString+0x68>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b1e      	cmp	r3, #30
 8000e14:	d806      	bhi.n	8000e24 <getTXString+0x20>
	{
		stringWithCommand[counterTXGetByte] = BuffForByte;
 8000e16:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <getTXString+0x68>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4a14      	ldr	r2, [pc, #80]	; (8000e70 <getTXString+0x6c>)
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	5453      	strb	r3, [r2, r1]
 8000e22:	e018      	b.n	8000e56 <getTXString+0x52>
	}
	else if(counterTXGetByte < LenghtTXString)
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <getTXString+0x68>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b1f      	cmp	r3, #31
 8000e2a:	d80b      	bhi.n	8000e44 <getTXString+0x40>
	{
		stringWithCommand[counterTXGetByte] = BuffForByte;
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <getTXString+0x68>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	4619      	mov	r1, r3
 8000e32:	4a0f      	ldr	r2, [pc, #60]	; (8000e70 <getTXString+0x6c>)
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	5453      	strb	r3, [r2, r1]
		flugOfEndCommand = 1;//флаг конца команды
 8000e38:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <getTXString+0x70>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]
		ReadStringofDate();
 8000e3e:	f7ff ffc3 	bl	8000dc8 <ReadStringofDate>
 8000e42:	e008      	b.n	8000e56 <getTXString+0x52>
	}
	else
	{
		counterTXGetByte = 0;
 8000e44:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <getTXString+0x68>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	701a      	strb	r2, [r3, #0]
		stringWithCommand[counterTXGetByte] = BuffForByte;
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <getTXString+0x68>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4a07      	ldr	r2, [pc, #28]	; (8000e70 <getTXString+0x6c>)
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	5453      	strb	r3, [r2, r1]
	}
	counterTXGetByte++;
 8000e56:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <getTXString+0x68>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	4b03      	ldr	r3, [pc, #12]	; (8000e6c <getTXString+0x68>)
 8000e60:	701a      	strb	r2, [r3, #0]
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	2000013c 	.word	0x2000013c
 8000e70:	200000fc 	.word	0x200000fc
 8000e74:	200000fa 	.word	0x200000fa

08000e78 <ReadComandFromBuffer>:
void ReadComandFromBuffer()//функция определения команды из буффера
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
	if((buffStringWithCommand[0] - '0') == FlagStartCommand  && (buffStringWithCommand[31] - '0') == FlagEndCommand)
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <ReadComandFromBuffer+0x5c>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b38      	cmp	r3, #56	; 0x38
 8000e82:	d11b      	bne.n	8000ebc <ReadComandFromBuffer+0x44>
 8000e84:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <ReadComandFromBuffer+0x5c>)
 8000e86:	7fdb      	ldrb	r3, [r3, #31]
 8000e88:	2b38      	cmp	r3, #56	; 0x38
 8000e8a:	d117      	bne.n	8000ebc <ReadComandFromBuffer+0x44>
	{
		numberCommand = (buffStringWithCommand[1] - '0') * 10;
 8000e8c:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <ReadComandFromBuffer+0x5c>)
 8000e8e:	785b      	ldrb	r3, [r3, #1]
 8000e90:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000e94:	4613      	mov	r3, r2
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	4413      	add	r3, r2
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ed8 <ReadComandFromBuffer+0x60>)
 8000ea0:	601a      	str	r2, [r3, #0]
		numberCommand += (buffStringWithCommand[2] - '0');
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <ReadComandFromBuffer+0x5c>)
 8000ea4:	789b      	ldrb	r3, [r3, #2]
 8000ea6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000eaa:	4b0b      	ldr	r3, [pc, #44]	; (8000ed8 <ReadComandFromBuffer+0x60>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	4a09      	ldr	r2, [pc, #36]	; (8000ed8 <ReadComandFromBuffer+0x60>)
 8000eb2:	6013      	str	r3, [r2, #0]
		commandCheckFlag = CommandIdentified;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <ReadComandFromBuffer+0x64>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
 8000eba:	e006      	b.n	8000eca <ReadComandFromBuffer+0x52>
	}
	else
	{
		commandCheckFlag = CommandNotIdentified;
 8000ebc:	4b07      	ldr	r3, [pc, #28]	; (8000edc <ReadComandFromBuffer+0x64>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	701a      	strb	r2, [r3, #0]
		counterTXGetByte = 0;//обнуление счетчика байт если начальный и конечный байт команд не соответствуют
 8000ec2:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <ReadComandFromBuffer+0x68>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	701a      	strb	r2, [r3, #0]
	}
}
 8000ec8:	bf00      	nop
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	2000011c 	.word	0x2000011c
 8000ed8:	20000164 	.word	0x20000164
 8000edc:	200000fb 	.word	0x200000fb
 8000ee0:	2000013c 	.word	0x2000013c

08000ee4 <ReadExperimentNumber>:
void ReadExperimentNumber()
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	experimentNumber =   (buffStringWithCommand[3] - '0') * 1000;
 8000ee8:	4b21      	ldr	r3, [pc, #132]	; (8000f70 <ReadExperimentNumber+0x8c>)
 8000eea:	78db      	ldrb	r3, [r3, #3]
 8000eec:	3b30      	subs	r3, #48	; 0x30
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	0152      	lsls	r2, r2, #5
 8000ef4:	1ad2      	subs	r2, r2, r3
 8000ef6:	0092      	lsls	r2, r2, #2
 8000ef8:	4413      	add	r3, r2
 8000efa:	00db      	lsls	r3, r3, #3
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	4b1d      	ldr	r3, [pc, #116]	; (8000f74 <ReadExperimentNumber+0x90>)
 8000f00:	801a      	strh	r2, [r3, #0]
	experimentNumber +=  (buffStringWithCommand[4] - '0') * 100;
 8000f02:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <ReadExperimentNumber+0x8c>)
 8000f04:	791b      	ldrb	r3, [r3, #4]
 8000f06:	3b30      	subs	r3, #48	; 0x30
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	0092      	lsls	r2, r2, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	461a      	mov	r2, r3
 8000f12:	0091      	lsls	r1, r2, #2
 8000f14:	461a      	mov	r2, r3
 8000f16:	460b      	mov	r3, r1
 8000f18:	4413      	add	r3, r2
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <ReadExperimentNumber+0x90>)
 8000f20:	881b      	ldrh	r3, [r3, #0]
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	4413      	add	r3, r2
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	4b12      	ldr	r3, [pc, #72]	; (8000f74 <ReadExperimentNumber+0x90>)
 8000f2a:	801a      	strh	r2, [r3, #0]
	experimentNumber +=  (buffStringWithCommand[5] - '0') * 10;
 8000f2c:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <ReadExperimentNumber+0x8c>)
 8000f2e:	795b      	ldrb	r3, [r3, #5]
 8000f30:	3b30      	subs	r3, #48	; 0x30
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	461a      	mov	r2, r3
 8000f36:	0092      	lsls	r2, r2, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	b29a      	uxth	r2, r3
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	; (8000f74 <ReadExperimentNumber+0x90>)
 8000f40:	881b      	ldrh	r3, [r3, #0]
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	4413      	add	r3, r2
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <ReadExperimentNumber+0x90>)
 8000f4a:	801a      	strh	r2, [r3, #0]
	experimentNumber +=  (buffStringWithCommand[6] - '0');
 8000f4c:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <ReadExperimentNumber+0x8c>)
 8000f4e:	799b      	ldrb	r3, [r3, #6]
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <ReadExperimentNumber+0x90>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	4413      	add	r3, r2
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	3b30      	subs	r3, #48	; 0x30
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <ReadExperimentNumber+0x90>)
 8000f62:	801a      	strh	r2, [r3, #0]
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	2000011c 	.word	0x2000011c
 8000f74:	200000f8 	.word	0x200000f8

08000f78 <ReadTimeFromBuffer>:
	TIM2ARR += (buffStringWithCommand[14] - '0') * 100;
	TIM2ARR += (buffStringWithCommand[15] - '0') * 10;
	TIM2ARR += (buffStringWithCommand[16] - '0');
}
void ReadTimeFromBuffer()
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
	TimeFromBuffer = (buffStringWithCommand[24] - '0') * 1000000;
 8000f7c:	4b2b      	ldr	r3, [pc, #172]	; (800102c <ReadTimeFromBuffer+0xb4>)
 8000f7e:	7e1b      	ldrb	r3, [r3, #24]
 8000f80:	3b30      	subs	r3, #48	; 0x30
 8000f82:	4a2b      	ldr	r2, [pc, #172]	; (8001030 <ReadTimeFromBuffer+0xb8>)
 8000f84:	fb02 f303 	mul.w	r3, r2, r3
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b2a      	ldr	r3, [pc, #168]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000f8c:	601a      	str	r2, [r3, #0]
	TimeFromBuffer += (buffStringWithCommand[25] - '0') * 100000;
 8000f8e:	4b27      	ldr	r3, [pc, #156]	; (800102c <ReadTimeFromBuffer+0xb4>)
 8000f90:	7e5b      	ldrb	r3, [r3, #25]
 8000f92:	3b30      	subs	r3, #48	; 0x30
 8000f94:	4a28      	ldr	r2, [pc, #160]	; (8001038 <ReadTimeFromBuffer+0xc0>)
 8000f96:	fb02 f303 	mul.w	r3, r2, r3
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4b25      	ldr	r3, [pc, #148]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a24      	ldr	r2, [pc, #144]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000fa4:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[26] - '0') * 10000;
 8000fa6:	4b21      	ldr	r3, [pc, #132]	; (800102c <ReadTimeFromBuffer+0xb4>)
 8000fa8:	7e9b      	ldrb	r3, [r3, #26]
 8000faa:	3b30      	subs	r3, #48	; 0x30
 8000fac:	f242 7210 	movw	r2, #10000	; 0x2710
 8000fb0:	fb02 f303 	mul.w	r3, r2, r3
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b1f      	ldr	r3, [pc, #124]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4413      	add	r3, r2
 8000fbc:	4a1d      	ldr	r2, [pc, #116]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000fbe:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[27] - '0') * 1000;
 8000fc0:	4b1a      	ldr	r3, [pc, #104]	; (800102c <ReadTimeFromBuffer+0xb4>)
 8000fc2:	7edb      	ldrb	r3, [r3, #27]
 8000fc4:	3b30      	subs	r3, #48	; 0x30
 8000fc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fca:	fb02 f303 	mul.w	r3, r2, r3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b18      	ldr	r3, [pc, #96]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4a17      	ldr	r2, [pc, #92]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000fd8:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[28] - '0') * 100;
 8000fda:	4b14      	ldr	r3, [pc, #80]	; (800102c <ReadTimeFromBuffer+0xb4>)
 8000fdc:	7f1b      	ldrb	r3, [r3, #28]
 8000fde:	3b30      	subs	r3, #48	; 0x30
 8000fe0:	2264      	movs	r2, #100	; 0x64
 8000fe2:	fb02 f303 	mul.w	r3, r2, r3
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4413      	add	r3, r2
 8000fee:	4a11      	ldr	r2, [pc, #68]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8000ff0:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[29] - '0') * 10;
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <ReadTimeFromBuffer+0xb4>)
 8000ff4:	7f5b      	ldrb	r3, [r3, #29]
 8000ff6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	4413      	add	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	461a      	mov	r2, r3
 8001004:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4413      	add	r3, r2
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 800100c:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[30] - '0');
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <ReadTimeFromBuffer+0xb4>)
 8001010:	7f9b      	ldrb	r3, [r3, #30]
 8001012:	461a      	mov	r2, r3
 8001014:	4b07      	ldr	r3, [pc, #28]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4413      	add	r3, r2
 800101a:	3b30      	subs	r3, #48	; 0x30
 800101c:	4a05      	ldr	r2, [pc, #20]	; (8001034 <ReadTimeFromBuffer+0xbc>)
 800101e:	6013      	str	r3, [r2, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	2000011c 	.word	0x2000011c
 8001030:	000f4240 	.word	0x000f4240
 8001034:	20000168 	.word	0x20000168
 8001038:	000186a0 	.word	0x000186a0

0800103c <ReadTemperatureFromBuffer>:
void ReadTemperatureFromBuffer()
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
	TemperatureFromBuffer = (buffStringWithCommand[17] - '0') * 100;
 8001040:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <ReadTemperatureFromBuffer+0x68>)
 8001042:	7c5b      	ldrb	r3, [r3, #17]
 8001044:	3b30      	subs	r3, #48	; 0x30
 8001046:	b29b      	uxth	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	0092      	lsls	r2, r2, #2
 800104c:	4413      	add	r3, r2
 800104e:	461a      	mov	r2, r3
 8001050:	0091      	lsls	r1, r2, #2
 8001052:	461a      	mov	r2, r3
 8001054:	460b      	mov	r3, r1
 8001056:	4413      	add	r3, r2
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	b29a      	uxth	r2, r3
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <ReadTemperatureFromBuffer+0x6c>)
 800105e:	801a      	strh	r2, [r3, #0]
	TemperatureFromBuffer += (buffStringWithCommand[18] - '0') * 10;
 8001060:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <ReadTemperatureFromBuffer+0x68>)
 8001062:	7c9b      	ldrb	r3, [r3, #18]
 8001064:	3b30      	subs	r3, #48	; 0x30
 8001066:	b29b      	uxth	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	0092      	lsls	r2, r2, #2
 800106c:	4413      	add	r3, r2
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <ReadTemperatureFromBuffer+0x6c>)
 8001074:	881b      	ldrh	r3, [r3, #0]
 8001076:	b29b      	uxth	r3, r3
 8001078:	4413      	add	r3, r2
 800107a:	b29a      	uxth	r2, r3
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <ReadTemperatureFromBuffer+0x6c>)
 800107e:	801a      	strh	r2, [r3, #0]
	TemperatureFromBuffer += (buffStringWithCommand[19] - '0');
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <ReadTemperatureFromBuffer+0x68>)
 8001082:	7cdb      	ldrb	r3, [r3, #19]
 8001084:	b29a      	uxth	r2, r3
 8001086:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <ReadTemperatureFromBuffer+0x6c>)
 8001088:	881b      	ldrh	r3, [r3, #0]
 800108a:	b29b      	uxth	r3, r3
 800108c:	4413      	add	r3, r2
 800108e:	b29b      	uxth	r3, r3
 8001090:	3b30      	subs	r3, #48	; 0x30
 8001092:	b29a      	uxth	r2, r3
 8001094:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <ReadTemperatureFromBuffer+0x6c>)
 8001096:	801a      	strh	r2, [r3, #0]
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	2000011c 	.word	0x2000011c
 80010a8:	2000016c 	.word	0x2000016c

080010ac <TemperatureComparison>:
void TemperatureComparison(uint8_t WithTimerOrNot)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
	if(TemperatureFromBuffer == SensorTemperature)
 80010b6:	4b20      	ldr	r3, [pc, #128]	; (8001138 <TemperatureComparison+0x8c>)
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	ee07 3a90 	vmov	s15, r3
 80010c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010c4:	4b1d      	ldr	r3, [pc, #116]	; (800113c <TemperatureComparison+0x90>)
 80010c6:	edd3 7a00 	vldr	s15, [r3]
 80010ca:	eeb4 7a67 	vcmp.f32	s14, s15
 80010ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d2:	d111      	bne.n	80010f8 <TemperatureComparison+0x4c>
	{
		if(indicateFirstInput == 1)
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <TemperatureComparison+0x94>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d109      	bne.n	80010f0 <TemperatureComparison+0x44>
		{
		if(WithTimerOrNot == WithTimer)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d101      	bne.n	80010e6 <TemperatureComparison+0x3a>
		{
			StartOneSecondTimer();//после того как температура будет нужной
 80010e2:	f7ff fad3 	bl	800068c <StartOneSecondTimer>
		}
		IndicationStartExperiment();
 80010e6:	f000 ff31 	bl	8001f4c <IndicationStartExperiment>
		indicateFirstInput=0;
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <TemperatureComparison+0x94>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
		//добавить индикацию для пользователе  оповещение о начале экспеимента
		}

		flugOfEndCommand = 0;
 80010f0:	4b14      	ldr	r3, [pc, #80]	; (8001144 <TemperatureComparison+0x98>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	701a      	strb	r2, [r3, #0]
		{
			TemperatureIsCorrect = TemperatureIsLower;
		}
		AutoFrequencySetting(TemperatureIsCorrect);
	}
}
 80010f6:	e01b      	b.n	8001130 <TemperatureComparison+0x84>
		if(TemperatureFromBuffer<SensorTemperature)
 80010f8:	4b0f      	ldr	r3, [pc, #60]	; (8001138 <TemperatureComparison+0x8c>)
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001106:	4b0d      	ldr	r3, [pc, #52]	; (800113c <TemperatureComparison+0x90>)
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001114:	d503      	bpl.n	800111e <TemperatureComparison+0x72>
			TemperatureIsCorrect = TemperatureIsHigher;
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <TemperatureComparison+0x9c>)
 8001118:	2202      	movs	r2, #2
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	e002      	b.n	8001124 <TemperatureComparison+0x78>
			TemperatureIsCorrect = TemperatureIsLower;
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <TemperatureComparison+0x9c>)
 8001120:	2203      	movs	r2, #3
 8001122:	701a      	strb	r2, [r3, #0]
		AutoFrequencySetting(TemperatureIsCorrect);
 8001124:	4b08      	ldr	r3, [pc, #32]	; (8001148 <TemperatureComparison+0x9c>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	b2db      	uxtb	r3, r3
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fbae 	bl	800088c <AutoFrequencySetting>
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	2000016c 	.word	0x2000016c
 800113c:	20000038 	.word	0x20000038
 8001140:	20000160 	.word	0x20000160
 8001144:	200000fa 	.word	0x200000fa
 8001148:	20000034 	.word	0x20000034

0800114c <HeatingWithTimer>:
void HeatingWithTimer()
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	ReadExperimentNumber();
 8001150:	f7ff fec8 	bl	8000ee4 <ReadExperimentNumber>
	//ReadPSCandARRFromBuffer();
	ReadTimeFromBuffer();
 8001154:	f7ff ff10 	bl	8000f78 <ReadTimeFromBuffer>
	ReadTemperatureFromBuffer();
 8001158:	f7ff ff70 	bl	800103c <ReadTemperatureFromBuffer>
	SettingHeatingTime(TimeFromBuffer);
 800115c:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <HeatingWithTimer+0x3c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fa83 	bl	800066c <SettingHeatingTime>
	StartSignalForHeating();////////////исправить нужно чтобы таймер включался как только будет нужная температура
 8001166:	f7ff fae7 	bl	8000738 <StartSignalForHeating>
	TemperatureComparison(WithTimer);
 800116a:	2001      	movs	r0, #1
 800116c:	f7ff ff9e 	bl	80010ac <TemperatureComparison>
	numberCommand=Temperature_Comparison_WithTimer;
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <HeatingWithTimer+0x40>)
 8001172:	2204      	movs	r2, #4
 8001174:	601a      	str	r2, [r3, #0]
	indicateFirstInput=1;
 8001176:	4b06      	ldr	r3, [pc, #24]	; (8001190 <HeatingWithTimer+0x44>)
 8001178:	2201      	movs	r2, #1
 800117a:	701a      	strb	r2, [r3, #0]
	PreparCommandToSentComputer();
 800117c:	f7ff fd0e 	bl	8000b9c <PreparCommandToSentComputer>
	SendDataToComputer();
 8001180:	f7ff fdf0 	bl	8000d64 <SendDataToComputer>
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000168 	.word	0x20000168
 800118c:	20000164 	.word	0x20000164
 8001190:	20000160 	.word	0x20000160

08001194 <WaitingForCommands>:
void WaitingForCommands()
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
	if(numberCommand != 0)	//проверка пришла ли команды
 8001198:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <WaitingForCommands+0x20>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d004      	beq.n	80011aa <WaitingForCommands+0x16>
	{
		state_Control_Device = numberCommand;//если пришла то вызываем соответствующую функцию
 80011a0:	4b04      	ldr	r3, [pc, #16]	; (80011b4 <WaitingForCommands+0x20>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <WaitingForCommands+0x24>)
 80011a8:	701a      	strb	r2, [r3, #0]
	}
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	20000164 	.word	0x20000164
 80011b8:	200000ed 	.word	0x200000ed

080011bc <HeatingWithoutTimer>:

void HeatingWithoutTimer()
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
		ReadExperimentNumber();
 80011c0:	f7ff fe90 	bl	8000ee4 <ReadExperimentNumber>
		ReadTemperatureFromBuffer();
 80011c4:	f7ff ff3a 	bl	800103c <ReadTemperatureFromBuffer>
		StartSignalForHeating();
 80011c8:	f7ff fab6 	bl	8000738 <StartSignalForHeating>
		TemperatureComparison(WithoutTimer);
 80011cc:	2002      	movs	r0, #2
 80011ce:	f7ff ff6d 	bl	80010ac <TemperatureComparison>
		numberCommand=Temperature_Comparison_WithoutTimer;
 80011d2:	4b06      	ldr	r3, [pc, #24]	; (80011ec <HeatingWithoutTimer+0x30>)
 80011d4:	2205      	movs	r2, #5
 80011d6:	601a      	str	r2, [r3, #0]
		indicateFirstInput = 1;
 80011d8:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <HeatingWithoutTimer+0x34>)
 80011da:	2201      	movs	r2, #1
 80011dc:	701a      	strb	r2, [r3, #0]
		PreparCommandToSentComputer();
 80011de:	f7ff fcdd 	bl	8000b9c <PreparCommandToSentComputer>
		SendDataToComputer();
 80011e2:	f7ff fdbf 	bl	8000d64 <SendDataToComputer>
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000164 	.word	0x20000164
 80011f0:	20000160 	.word	0x20000160

080011f4 <StopHeating>:

void StopHeating()
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0

	StopSignalForHeating();
 80011f8:	f7ff faac 	bl	8000754 <StopSignalForHeating>
	numberCommand = Stop_Heating;
 80011fc:	4b05      	ldr	r3, [pc, #20]	; (8001214 <StopHeating+0x20>)
 80011fe:	2201      	movs	r2, #1
 8001200:	601a      	str	r2, [r3, #0]
	PreparCommandToSentComputer();
 8001202:	f7ff fccb 	bl	8000b9c <PreparCommandToSentComputer>
	SendDataToComputer();
 8001206:	f7ff fdad 	bl	8000d64 <SendDataToComputer>
	numberCommand = Waiting_For_Commands;
 800120a:	4b02      	ldr	r3, [pc, #8]	; (8001214 <StopHeating+0x20>)
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000164 	.word	0x20000164

08001218 <CommandControl>:

//void SettingTemperature настройка температуры с передачей параметра коефициента

void CommandControl()
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	switch(numberCommand)
 800121c:	4b15      	ldr	r3, [pc, #84]	; (8001274 <CommandControl+0x5c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b05      	cmp	r3, #5
 8001222:	d823      	bhi.n	800126c <CommandControl+0x54>
 8001224:	a201      	add	r2, pc, #4	; (adr r2, 800122c <CommandControl+0x14>)
 8001226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800122a:	bf00      	nop
 800122c:	08001245 	.word	0x08001245
 8001230:	0800124b 	.word	0x0800124b
 8001234:	08001251 	.word	0x08001251
 8001238:	08001257 	.word	0x08001257
 800123c:	0800125d 	.word	0x0800125d
 8001240:	08001265 	.word	0x08001265
	{
	case Waiting_For_Commands:					WaitingForCommands();				break;
 8001244:	f7ff ffa6 	bl	8001194 <WaitingForCommands>
 8001248:	e011      	b.n	800126e <CommandControl+0x56>
	case Stop_Heating: 							StopHeating(); 						break;
 800124a:	f7ff ffd3 	bl	80011f4 <StopHeating>
 800124e:	e00e      	b.n	800126e <CommandControl+0x56>
	case Heating_without_timer: 				HeatingWithoutTimer();				break;
 8001250:	f7ff ffb4 	bl	80011bc <HeatingWithoutTimer>
 8001254:	e00b      	b.n	800126e <CommandControl+0x56>
	case Heating_with_timer:					HeatingWithTimer();					break;
 8001256:	f7ff ff79 	bl	800114c <HeatingWithTimer>
 800125a:	e008      	b.n	800126e <CommandControl+0x56>
	case Temperature_Comparison_WithTimer:		TemperatureComparison(WithTimer);	break;
 800125c:	2001      	movs	r0, #1
 800125e:	f7ff ff25 	bl	80010ac <TemperatureComparison>
 8001262:	e004      	b.n	800126e <CommandControl+0x56>
	case Temperature_Comparison_WithoutTimer: 	TemperatureComparison(WithoutTimer);break;
 8001264:	2002      	movs	r0, #2
 8001266:	f7ff ff21 	bl	80010ac <TemperatureComparison>
 800126a:	e000      	b.n	800126e <CommandControl+0x56>
	default: break;
 800126c:	bf00      	nop
	}
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000164 	.word	0x20000164

08001278 <main>:
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_SPI1_Init(void);

int main(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  HAL_Init();
 800127c:	f001 f822 	bl	80022c4 <HAL_Init>

  SystemClock_Config();
 8001280:	f000 f82c 	bl	80012dc <SystemClock_Config>

  MX_GPIO_Init();
 8001284:	f000 f8ca 	bl	800141c <MX_GPIO_Init>
  configGPIO();
 8001288:	f7ff fb12 	bl	80008b0 <configGPIO>
 // MX_TIM2_Init();
  MX_SPI1_Init();
 800128c:	f000 f890 	bl	80013b0 <MX_SPI1_Init>
  OneSecondTimerSetting();
 8001290:	f7ff f9c0 	bl	8000614 <OneSecondTimerSetting>
  FrequencyTimerSetting();
 8001294:	f7ff fa1a 	bl	80006cc <FrequencyTimerSetting>

  ST7735_Init();
 8001298:	f000 fb10 	bl	80018bc <ST7735_Init>

  ST7735_FillScreen(ST7735_BLUE);
 800129c:	201f      	movs	r0, #31
 800129e:	f000 fc73 	bl	8001b88 <ST7735_FillScreen>

  USARTADD();
 80012a2:	f7ff fbe3 	bl	8000a6c <USARTADD>
  {
	  //
	  //TemperatureReading();
	  //
	 // ReadComandFromBuffer();
	  if(flugOfEndCommand == 1)
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <main+0x5c>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d10d      	bne.n	80012cc <main+0x54>
	  {
		  ViewParam(stringWithReceivedData[0]);
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <main+0x60>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 f93a 	bl	8001530 <ViewParam>
		  ReadComandFromBuffer();
 80012bc:	f7ff fddc 	bl	8000e78 <ReadComandFromBuffer>
		  CommandControl();//вункция выполнения команды
 80012c0:	f7ff ffaa 	bl	8001218 <CommandControl>
		  flugOfEndCommand = 0;
 80012c4:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <main+0x5c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
 80012ca:	e7ec      	b.n	80012a6 <main+0x2e>
	  }
	  else
	  {
		  CommandControl();
 80012cc:	f7ff ffa4 	bl	8001218 <CommandControl>
	  if(flugOfEndCommand == 1)
 80012d0:	e7e9      	b.n	80012a6 <main+0x2e>
 80012d2:	bf00      	nop
 80012d4:	200000fa 	.word	0x200000fa
 80012d8:	200000f0 	.word	0x200000f0

080012dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	; 0x50
 80012e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e2:	f107 0320 	add.w	r3, r7, #32
 80012e6:	2230      	movs	r2, #48	; 0x30
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f002 f9e2 	bl	80036b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <SystemClock_Config+0xcc>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001308:	4a27      	ldr	r2, [pc, #156]	; (80013a8 <SystemClock_Config+0xcc>)
 800130a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800130e:	6413      	str	r3, [r2, #64]	; 0x40
 8001310:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <SystemClock_Config+0xcc>)
 8001312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001318:	60bb      	str	r3, [r7, #8]
 800131a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800131c:	2300      	movs	r3, #0
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	4b22      	ldr	r3, [pc, #136]	; (80013ac <SystemClock_Config+0xd0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001328:	4a20      	ldr	r2, [pc, #128]	; (80013ac <SystemClock_Config+0xd0>)
 800132a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <SystemClock_Config+0xd0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001340:	2301      	movs	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001344:	2310      	movs	r3, #16
 8001346:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001348:	2302      	movs	r3, #2
 800134a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800134c:	2300      	movs	r3, #0
 800134e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001350:	2308      	movs	r3, #8
 8001352:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001354:	2354      	movs	r3, #84	; 0x54
 8001356:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001358:	2302      	movs	r3, #2
 800135a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800135c:	2304      	movs	r3, #4
 800135e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001360:	f107 0320 	add.w	r3, r7, #32
 8001364:	4618      	mov	r0, r3
 8001366:	f001 fac7 	bl	80028f8 <HAL_RCC_OscConfig>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001370:	f000 f8d8 	bl	8001524 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001374:	230f      	movs	r3, #15
 8001376:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001378:	2302      	movs	r3, #2
 800137a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001380:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001384:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	2102      	movs	r1, #2
 8001390:	4618      	mov	r0, r3
 8001392:	f001 fd29 	bl	8002de8 <HAL_RCC_ClockConfig>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800139c:	f000 f8c2 	bl	8001524 <Error_Handler>
  }
}
 80013a0:	bf00      	nop
 80013a2:	3750      	adds	r7, #80	; 0x50
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40007000 	.word	0x40007000

080013b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013b4:	4b17      	ldr	r3, [pc, #92]	; (8001414 <MX_SPI1_Init+0x64>)
 80013b6:	4a18      	ldr	r2, [pc, #96]	; (8001418 <MX_SPI1_Init+0x68>)
 80013b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013ba:	4b16      	ldr	r3, [pc, #88]	; (8001414 <MX_SPI1_Init+0x64>)
 80013bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013c2:	4b14      	ldr	r3, [pc, #80]	; (8001414 <MX_SPI1_Init+0x64>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <MX_SPI1_Init+0x64>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ce:	4b11      	ldr	r3, [pc, #68]	; (8001414 <MX_SPI1_Init+0x64>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <MX_SPI1_Init+0x64>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <MX_SPI1_Init+0x64>)
 80013dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013e2:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <MX_SPI1_Init+0x64>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <MX_SPI1_Init+0x64>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ee:	4b09      	ldr	r3, [pc, #36]	; (8001414 <MX_SPI1_Init+0x64>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013f4:	4b07      	ldr	r3, [pc, #28]	; (8001414 <MX_SPI1_Init+0x64>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013fa:	4b06      	ldr	r3, [pc, #24]	; (8001414 <MX_SPI1_Init+0x64>)
 80013fc:	220a      	movs	r2, #10
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001400:	4804      	ldr	r0, [pc, #16]	; (8001414 <MX_SPI1_Init+0x64>)
 8001402:	f001 fe9d 	bl	8003140 <HAL_SPI_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800140c:	f000 f88a 	bl	8001524 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000170 	.word	0x20000170
 8001418:	40013000 	.word	0x40013000

0800141c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]
 8001430:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	60bb      	str	r3, [r7, #8]
 8001436:	4b37      	ldr	r3, [pc, #220]	; (8001514 <MX_GPIO_Init+0xf8>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	4a36      	ldr	r2, [pc, #216]	; (8001514 <MX_GPIO_Init+0xf8>)
 800143c:	f043 0304 	orr.w	r3, r3, #4
 8001440:	6313      	str	r3, [r2, #48]	; 0x30
 8001442:	4b34      	ldr	r3, [pc, #208]	; (8001514 <MX_GPIO_Init+0xf8>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	f003 0304 	and.w	r3, r3, #4
 800144a:	60bb      	str	r3, [r7, #8]
 800144c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	4b30      	ldr	r3, [pc, #192]	; (8001514 <MX_GPIO_Init+0xf8>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	4a2f      	ldr	r2, [pc, #188]	; (8001514 <MX_GPIO_Init+0xf8>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6313      	str	r3, [r2, #48]	; 0x30
 800145e:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <MX_GPIO_Init+0xf8>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	603b      	str	r3, [r7, #0]
 800146e:	4b29      	ldr	r3, [pc, #164]	; (8001514 <MX_GPIO_Init+0xf8>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	4a28      	ldr	r2, [pc, #160]	; (8001514 <MX_GPIO_Init+0xf8>)
 8001474:	f043 0308 	orr.w	r3, r3, #8
 8001478:	6313      	str	r3, [r2, #48]	; 0x30
 800147a:	4b26      	ldr	r3, [pc, #152]	; (8001514 <MX_GPIO_Init+0xf8>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	603b      	str	r3, [r7, #0]
 8001484:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RS_Pin|A0_Pin|CS_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2107      	movs	r1, #7
 800148a:	4823      	ldr	r0, [pc, #140]	; (8001518 <MX_GPIO_Init+0xfc>)
 800148c:	f001 fa1a 	bl	80028c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001496:	4821      	ldr	r0, [pc, #132]	; (800151c <MX_GPIO_Init+0x100>)
 8001498:	f001 fa14 	bl	80028c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RS_Pin A0_Pin CS_Pin */
  GPIO_InitStruct.Pin = RS_Pin|A0_Pin|CS_Pin;
 800149c:	2307      	movs	r3, #7
 800149e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	4619      	mov	r1, r3
 80014b2:	4819      	ldr	r0, [pc, #100]	; (8001518 <MX_GPIO_Init+0xfc>)
 80014b4:	f001 f882 	bl	80025bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014b8:	2301      	movs	r3, #1
 80014ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014bc:	2300      	movs	r3, #0
 80014be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c4:	f107 030c 	add.w	r3, r7, #12
 80014c8:	4619      	mov	r1, r3
 80014ca:	4815      	ldr	r0, [pc, #84]	; (8001520 <MX_GPIO_Init+0x104>)
 80014cc:	f001 f876 	bl	80025bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80014d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d6:	2301      	movs	r3, #1
 80014d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014de:	2302      	movs	r3, #2
 80014e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014e2:	f107 030c 	add.w	r3, r7, #12
 80014e6:	4619      	mov	r1, r3
 80014e8:	480c      	ldr	r0, [pc, #48]	; (800151c <MX_GPIO_Init+0x100>)
 80014ea:	f001 f867 	bl	80025bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f4:	2301      	movs	r3, #1
 80014f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001500:	f107 030c 	add.w	r3, r7, #12
 8001504:	4619      	mov	r1, r3
 8001506:	4805      	ldr	r0, [pc, #20]	; (800151c <MX_GPIO_Init+0x100>)
 8001508:	f001 f858 	bl	80025bc <HAL_GPIO_Init>

}
 800150c:	bf00      	nop
 800150e:	3720      	adds	r7, #32
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40023800 	.word	0x40023800
 8001518:	40020800 	.word	0x40020800
 800151c:	40020c00 	.word	0x40020c00
 8001520:	40020000 	.word	0x40020000

08001524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001528:	b672      	cpsid	i
}
 800152a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800152c:	e7fe      	b.n	800152c <Error_Handler+0x8>
	...

08001530 <ViewParam>:
char buffTemp[] = {'0','0','0','(','`','C',')'};
uint16_t timerValue=0;


void ViewParam(volatile char experimentTime)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08a      	sub	sp, #40	; 0x28
 8001534:	af04      	add	r7, sp, #16
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
	char mau[10];
	mau[0] = experimentTime;
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	733b      	strb	r3, [r7, #12]
	 //sprintf(mau, "%d",experimentTime);
	 ST7735_DrawString(10,10,hello,sizeof hello,Font_11x18,ST7735_BLACK,ST7735_BLUE);
 8001540:	231f      	movs	r3, #31
 8001542:	9303      	str	r3, [sp, #12]
 8001544:	2300      	movs	r3, #0
 8001546:	9302      	str	r3, [sp, #8]
 8001548:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <ViewParam+0x78>)
 800154a:	466b      	mov	r3, sp
 800154c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001550:	e883 0003 	stmia.w	r3, {r0, r1}
 8001554:	2308      	movs	r3, #8
 8001556:	4a15      	ldr	r2, [pc, #84]	; (80015ac <ViewParam+0x7c>)
 8001558:	210a      	movs	r1, #10
 800155a:	200a      	movs	r0, #10
 800155c:	f000 fa18 	bl	8001990 <ST7735_DrawString>
	 ST7735_DrawString(10,30,buffTemp,sizeof buffTemp,Font_11x18,ST7735_BLACK,ST7735_BLUE);
 8001560:	231f      	movs	r3, #31
 8001562:	9303      	str	r3, [sp, #12]
 8001564:	2300      	movs	r3, #0
 8001566:	9302      	str	r3, [sp, #8]
 8001568:	4a0f      	ldr	r2, [pc, #60]	; (80015a8 <ViewParam+0x78>)
 800156a:	466b      	mov	r3, sp
 800156c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001570:	e883 0003 	stmia.w	r3, {r0, r1}
 8001574:	2307      	movs	r3, #7
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <ViewParam+0x80>)
 8001578:	211e      	movs	r1, #30
 800157a:	200a      	movs	r0, #10
 800157c:	f000 fa08 	bl	8001990 <ST7735_DrawString>
	 ST7735_DrawString(10,50,mau,1,Font_11x18,ST7735_BLACK,ST7735_BLUE);
 8001580:	f107 020c 	add.w	r2, r7, #12
 8001584:	231f      	movs	r3, #31
 8001586:	9303      	str	r3, [sp, #12]
 8001588:	2300      	movs	r3, #0
 800158a:	9302      	str	r3, [sp, #8]
 800158c:	4906      	ldr	r1, [pc, #24]	; (80015a8 <ViewParam+0x78>)
 800158e:	466b      	mov	r3, sp
 8001590:	c903      	ldmia	r1, {r0, r1}
 8001592:	e883 0003 	stmia.w	r3, {r0, r1}
 8001596:	2301      	movs	r3, #1
 8001598:	2132      	movs	r1, #50	; 0x32
 800159a:	200a      	movs	r0, #10
 800159c:	f000 f9f8 	bl	8001990 <ST7735_DrawString>
}
 80015a0:	bf00      	nop
 80015a2:	3718      	adds	r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	2000003c 	.word	0x2000003c
 80015ac:	20000048 	.word	0x20000048
 80015b0:	20000050 	.word	0x20000050

080015b4 <ST7735_GPIO_Init>:
static void ST7735_WriteData(uint8_t* buff, size_t buff_size);
static void ST7735_ExecuteCommandList(const uint8_t *addr);
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1);
static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor);
static void ST7735_GPIO_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	4b10      	ldr	r3, [pc, #64]	; (8001610 <ST7735_GPIO_Init+0x5c>)
 80015ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d0:	4a0f      	ldr	r2, [pc, #60]	; (8001610 <ST7735_GPIO_Init+0x5c>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6313      	str	r3, [r2, #48]	; 0x30
 80015d8:	4b0d      	ldr	r3, [pc, #52]	; (8001610 <ST7735_GPIO_Init+0x5c>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	603b      	str	r3, [r7, #0]
 80015e2:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin, GPIO_PIN_RESET);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2107      	movs	r1, #7
 80015e8:	480a      	ldr	r0, [pc, #40]	; (8001614 <ST7735_GPIO_Init+0x60>)
 80015ea:	f001 f96b 	bl	80028c4 <HAL_GPIO_WritePin>
//
	/*Configure GPIO pins : ST7735_RES_Pin ST7735_DC_Pin ST7735_CS_Pin ST7735_BL_Pin */
	GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin;
 80015ee:	2307      	movs	r3, #7
 80015f0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4619      	mov	r1, r3
 8001602:	4804      	ldr	r0, [pc, #16]	; (8001614 <ST7735_GPIO_Init+0x60>)
 8001604:	f000 ffda 	bl	80025bc <HAL_GPIO_Init>
}
 8001608:	bf00      	nop
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40023800 	.word	0x40023800
 8001614:	40020000 	.word	0x40020000

08001618 <ST7735_Reset>:

static void ST7735_Reset()
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
	TFT_RES_L();
 800161c:	2200      	movs	r2, #0
 800161e:	2101      	movs	r1, #1
 8001620:	4806      	ldr	r0, [pc, #24]	; (800163c <ST7735_Reset+0x24>)
 8001622:	f001 f94f 	bl	80028c4 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001626:	2014      	movs	r0, #20
 8001628:	f000 febe 	bl	80023a8 <HAL_Delay>
	TFT_RES_H();
 800162c:	2201      	movs	r2, #1
 800162e:	2101      	movs	r1, #1
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <ST7735_Reset+0x24>)
 8001632:	f001 f947 	bl	80028c4 <HAL_GPIO_WritePin>
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40020800 	.word	0x40020800

08001640 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
	TFT_DC_C();
 800164a:	2200      	movs	r2, #0
 800164c:	2102      	movs	r1, #2
 800164e:	4807      	ldr	r0, [pc, #28]	; (800166c <ST7735_WriteCommand+0x2c>)
 8001650:	f001 f938 	bl	80028c4 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, &cmd, sizeof(cmd));
	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001654:	1df9      	adds	r1, r7, #7
 8001656:	f04f 33ff 	mov.w	r3, #4294967295
 800165a:	2201      	movs	r2, #1
 800165c:	4804      	ldr	r0, [pc, #16]	; (8001670 <ST7735_WriteCommand+0x30>)
 800165e:	f001 fdf8 	bl	8003252 <HAL_SPI_Transmit>
#endif
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40020800 	.word	0x40020800
 8001670:	20000170 	.word	0x20000170

08001674 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
	TFT_DC_D();
 800167e:	2201      	movs	r2, #1
 8001680:	2102      	movs	r1, #2
 8001682:	4807      	ldr	r0, [pc, #28]	; (80016a0 <ST7735_WriteData+0x2c>)
 8001684:	f001 f91e 	bl	80028c4 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
	while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	b29a      	uxth	r2, r3
 800168c:	f04f 33ff 	mov.w	r3, #4294967295
 8001690:	6879      	ldr	r1, [r7, #4]
 8001692:	4804      	ldr	r0, [pc, #16]	; (80016a4 <ST7735_WriteData+0x30>)
 8001694:	f001 fddd 	bl	8003252 <HAL_SPI_Transmit>
#endif
}
 8001698:	bf00      	nop
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40020800 	.word	0x40020800
 80016a4:	20000170 	.word	0x20000170

080016a8 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	607a      	str	r2, [r7, #4]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	73fb      	strb	r3, [r7, #15]
    while(numCommands--)
 80016ba:	e034      	b.n	8001726 <ST7735_ExecuteCommandList+0x7e>
    {
    	uint8_t cmd = *addr++;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	607a      	str	r2, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80016c6:	7afb      	ldrb	r3, [r7, #11]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ffb9 	bl	8001640 <ST7735_WriteCommand>

        numArgs = *addr++;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	1c5a      	adds	r2, r3, #1
 80016d2:	607a      	str	r2, [r7, #4]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80016d8:	7abb      	ldrb	r3, [r7, #10]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016e0:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80016e2:	7abb      	ldrb	r3, [r7, #10]
 80016e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016e8:	72bb      	strb	r3, [r7, #10]
        if(numArgs)
 80016ea:	7abb      	ldrb	r3, [r7, #10]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d008      	beq.n	8001702 <ST7735_ExecuteCommandList+0x5a>
        {
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80016f0:	7abb      	ldrb	r3, [r7, #10]
 80016f2:	4619      	mov	r1, r3
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff ffbd 	bl	8001674 <ST7735_WriteData>
            addr += numArgs;
 80016fa:	7abb      	ldrb	r3, [r7, #10]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	607b      	str	r3, [r7, #4]
        }

        if(ms)
 8001702:	89bb      	ldrh	r3, [r7, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d00e      	beq.n	8001726 <ST7735_ExecuteCommandList+0x7e>
        {
            ms = *addr++;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	1c5a      	adds	r2, r3, #1
 800170c:	607a      	str	r2, [r7, #4]
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001712:	89bb      	ldrh	r3, [r7, #12]
 8001714:	2bff      	cmp	r3, #255	; 0xff
 8001716:	d102      	bne.n	800171e <ST7735_ExecuteCommandList+0x76>
 8001718:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800171c:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800171e:	89bb      	ldrh	r3, [r7, #12]
 8001720:	4618      	mov	r0, r3
 8001722:	f000 fe41 	bl	80023a8 <HAL_Delay>
    while(numCommands--)
 8001726:	7bfb      	ldrb	r3, [r7, #15]
 8001728:	1e5a      	subs	r2, r3, #1
 800172a:	73fa      	strb	r2, [r7, #15]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1c5      	bne.n	80016bc <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001730:	bf00      	nop
 8001732:	bf00      	nop
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800173c:	b590      	push	{r4, r7, lr}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	4604      	mov	r4, r0
 8001744:	4608      	mov	r0, r1
 8001746:	4611      	mov	r1, r2
 8001748:	461a      	mov	r2, r3
 800174a:	4623      	mov	r3, r4
 800174c:	71fb      	strb	r3, [r7, #7]
 800174e:	4603      	mov	r3, r0
 8001750:	71bb      	strb	r3, [r7, #6]
 8001752:	460b      	mov	r3, r1
 8001754:	717b      	strb	r3, [r7, #5]
 8001756:	4613      	mov	r3, r2
 8001758:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800175a:	202a      	movs	r0, #42	; 0x2a
 800175c:	f7ff ff70 	bl	8001640 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8001760:	2300      	movs	r3, #0
 8001762:	733b      	strb	r3, [r7, #12]
 8001764:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <ST7735_SetAddressWindow+0x88>)
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	4413      	add	r3, r2
 800176c:	b2db      	uxtb	r3, r3
 800176e:	737b      	strb	r3, [r7, #13]
 8001770:	2300      	movs	r3, #0
 8001772:	73bb      	strb	r3, [r7, #14]
 8001774:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <ST7735_SetAddressWindow+0x88>)
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	797b      	ldrb	r3, [r7, #5]
 800177a:	4413      	add	r3, r2
 800177c:	b2db      	uxtb	r3, r3
 800177e:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001780:	f107 030c 	add.w	r3, r7, #12
 8001784:	2104      	movs	r1, #4
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff ff74 	bl	8001674 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800178c:	202b      	movs	r0, #43	; 0x2b
 800178e:	f7ff ff57 	bl	8001640 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8001792:	4b0d      	ldr	r3, [pc, #52]	; (80017c8 <ST7735_SetAddressWindow+0x8c>)
 8001794:	781a      	ldrb	r2, [r3, #0]
 8001796:	79bb      	ldrb	r3, [r7, #6]
 8001798:	4413      	add	r3, r2
 800179a:	b2db      	uxtb	r3, r3
 800179c:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 800179e:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <ST7735_SetAddressWindow+0x8c>)
 80017a0:	781a      	ldrb	r2, [r3, #0]
 80017a2:	793b      	ldrb	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	2104      	movs	r1, #4
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff ff5f 	bl	8001674 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80017b6:	202c      	movs	r0, #44	; 0x2c
 80017b8:	f7ff ff42 	bl	8001640 <ST7735_WriteCommand>
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd90      	pop	{r4, r7, pc}
 80017c4:	200001c8 	.word	0x200001c8
 80017c8:	200001c9 	.word	0x200001c9

080017cc <ST7735_WriteChar>:


static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80017cc:	b082      	sub	sp, #8
 80017ce:	b590      	push	{r4, r7, lr}
 80017d0:	b089      	sub	sp, #36	; 0x24
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	637b      	str	r3, [r7, #52]	; 0x34
 80017d6:	4603      	mov	r3, r0
 80017d8:	80fb      	strh	r3, [r7, #6]
 80017da:	460b      	mov	r3, r1
 80017dc:	80bb      	strh	r3, [r7, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80017e2:	88fb      	ldrh	r3, [r7, #6]
 80017e4:	b2d8      	uxtb	r0, r3
 80017e6:	88bb      	ldrh	r3, [r7, #4]
 80017e8:	b2d9      	uxtb	r1, r3
 80017ea:	88fb      	ldrh	r3, [r7, #6]
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80017f2:	4413      	add	r3, r2
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	3b01      	subs	r3, #1
 80017f8:	b2dc      	uxtb	r4, r3
 80017fa:	88bb      	ldrh	r3, [r7, #4]
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001802:	4413      	add	r3, r2
 8001804:	b2db      	uxtb	r3, r3
 8001806:	3b01      	subs	r3, #1
 8001808:	b2db      	uxtb	r3, r3
 800180a:	4622      	mov	r2, r4
 800180c:	f7ff ff96 	bl	800173c <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++)
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]
 8001814:	e043      	b.n	800189e <ST7735_WriteChar+0xd2>
    {
        b = font.data[(ch-32) * font.height + i];
 8001816:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001818:	78fb      	ldrb	r3, [r7, #3]
 800181a:	3b20      	subs	r3, #32
 800181c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8001820:	fb01 f303 	mul.w	r3, r1, r3
 8001824:	4619      	mov	r1, r3
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	440b      	add	r3, r1
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4413      	add	r3, r2
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	617b      	str	r3, [r7, #20]

        for(j = 0; j < font.width; j++)
 8001832:	2300      	movs	r3, #0
 8001834:	61bb      	str	r3, [r7, #24]
 8001836:	e029      	b.n	800188c <ST7735_WriteChar+0xc0>
        {
            if((b << j) & 0x8000)
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d00e      	beq.n	8001866 <ST7735_WriteChar+0x9a>
            {
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001848:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800184a:	0a1b      	lsrs	r3, r3, #8
 800184c:	b29b      	uxth	r3, r3
 800184e:	b2db      	uxtb	r3, r3
 8001850:	743b      	strb	r3, [r7, #16]
 8001852:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001854:	b2db      	uxtb	r3, r3
 8001856:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001858:	f107 0310 	add.w	r3, r7, #16
 800185c:	2102      	movs	r1, #2
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff ff08 	bl	8001674 <ST7735_WriteData>
 8001864:	e00f      	b.n	8001886 <ST7735_WriteChar+0xba>
            }
            else
            {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };//
 8001866:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800186a:	0a1b      	lsrs	r3, r3, #8
 800186c:	b29b      	uxth	r3, r3
 800186e:	b2db      	uxtb	r3, r3
 8001870:	733b      	strb	r3, [r7, #12]
 8001872:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001876:	b2db      	uxtb	r3, r3
 8001878:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	2102      	movs	r1, #2
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fef7 	bl	8001674 <ST7735_WriteData>
        for(j = 0; j < font.width; j++)
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	3301      	adds	r3, #1
 800188a:	61bb      	str	r3, [r7, #24]
 800188c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001890:	461a      	mov	r2, r3
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	4293      	cmp	r3, r2
 8001896:	d3cf      	bcc.n	8001838 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++)
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	3301      	adds	r3, #1
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80018a2:	461a      	mov	r2, r3
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d3b5      	bcc.n	8001816 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 80018aa:	bf00      	nop
 80018ac:	bf00      	nop
 80018ae:	3724      	adds	r7, #36	; 0x24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80018b6:	b002      	add	sp, #8
 80018b8:	4770      	bx	lr
	...

080018bc <ST7735_Init>:

void ST7735_Init()
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	ST7735_GPIO_Init();
 80018c0:	f7ff fe78 	bl	80015b4 <ST7735_GPIO_Init>
	TFT_CS_L();
 80018c4:	2200      	movs	r2, #0
 80018c6:	2104      	movs	r1, #4
 80018c8:	480a      	ldr	r0, [pc, #40]	; (80018f4 <ST7735_Init+0x38>)
 80018ca:	f000 fffb 	bl	80028c4 <HAL_GPIO_WritePin>
    ST7735_Reset();
 80018ce:	f7ff fea3 	bl	8001618 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80018d2:	4809      	ldr	r0, [pc, #36]	; (80018f8 <ST7735_Init+0x3c>)
 80018d4:	f7ff fee8 	bl	80016a8 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80018d8:	4808      	ldr	r0, [pc, #32]	; (80018fc <ST7735_Init+0x40>)
 80018da:	f7ff fee5 	bl	80016a8 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 80018de:	4808      	ldr	r0, [pc, #32]	; (8001900 <ST7735_Init+0x44>)
 80018e0:	f7ff fee2 	bl	80016a8 <ST7735_ExecuteCommandList>
    TFT_CS_H();
 80018e4:	2201      	movs	r2, #1
 80018e6:	2104      	movs	r1, #4
 80018e8:	4802      	ldr	r0, [pc, #8]	; (80018f4 <ST7735_Init+0x38>)
 80018ea:	f000 ffeb 	bl	80028c4 <HAL_GPIO_WritePin>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40020800 	.word	0x40020800
 80018f8:	08004d38 	.word	0x08004d38
 80018fc:	08004d74 	.word	0x08004d74
 8001900:	08004d84 	.word	0x08004d84

08001904 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	80fb      	strh	r3, [r7, #6]
 800190e:	460b      	mov	r3, r1
 8001910:	80bb      	strh	r3, [r7, #4]
 8001912:	4613      	mov	r3, r2
 8001914:	807b      	strh	r3, [r7, #2]
    if((x >= _height) || (y >= _width))
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	4a1a      	ldr	r2, [pc, #104]	; (8001984 <ST7735_DrawPixel+0x80>)
 800191a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800191e:	4293      	cmp	r3, r2
 8001920:	da2c      	bge.n	800197c <ST7735_DrawPixel+0x78>
 8001922:	88bb      	ldrh	r3, [r7, #4]
 8001924:	4a18      	ldr	r2, [pc, #96]	; (8001988 <ST7735_DrawPixel+0x84>)
 8001926:	f9b2 2000 	ldrsh.w	r2, [r2]
 800192a:	4293      	cmp	r3, r2
 800192c:	da26      	bge.n	800197c <ST7735_DrawPixel+0x78>
        return;

    TFT_CS_L();
 800192e:	2200      	movs	r2, #0
 8001930:	2104      	movs	r1, #4
 8001932:	4816      	ldr	r0, [pc, #88]	; (800198c <ST7735_DrawPixel+0x88>)
 8001934:	f000 ffc6 	bl	80028c4 <HAL_GPIO_WritePin>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	b2d8      	uxtb	r0, r3
 800193c:	88bb      	ldrh	r3, [r7, #4]
 800193e:	b2d9      	uxtb	r1, r3
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	3301      	adds	r3, #1
 8001946:	b2da      	uxtb	r2, r3
 8001948:	88bb      	ldrh	r3, [r7, #4]
 800194a:	b2db      	uxtb	r3, r3
 800194c:	3301      	adds	r3, #1
 800194e:	b2db      	uxtb	r3, r3
 8001950:	f7ff fef4 	bl	800173c <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8001954:	887b      	ldrh	r3, [r7, #2]
 8001956:	0a1b      	lsrs	r3, r3, #8
 8001958:	b29b      	uxth	r3, r3
 800195a:	b2db      	uxtb	r3, r3
 800195c:	733b      	strb	r3, [r7, #12]
 800195e:	887b      	ldrh	r3, [r7, #2]
 8001960:	b2db      	uxtb	r3, r3
 8001962:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8001964:	f107 030c 	add.w	r3, r7, #12
 8001968:	2102      	movs	r1, #2
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff fe82 	bl	8001674 <ST7735_WriteData>

    TFT_CS_H();
 8001970:	2201      	movs	r2, #1
 8001972:	2104      	movs	r1, #4
 8001974:	4805      	ldr	r0, [pc, #20]	; (800198c <ST7735_DrawPixel+0x88>)
 8001976:	f000 ffa5 	bl	80028c4 <HAL_GPIO_WritePin>
 800197a:	e000      	b.n	800197e <ST7735_DrawPixel+0x7a>
        return;
 800197c:	bf00      	nop
}
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000044 	.word	0x20000044
 8001988:	20000046 	.word	0x20000046
 800198c:	40020800 	.word	0x40020800

08001990 <ST7735_DrawString>:


void ST7735_DrawString(uint16_t x, uint16_t y,const char *str,uint16_t lengthString, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b088      	sub	sp, #32
 8001994:	af04      	add	r7, sp, #16
 8001996:	60ba      	str	r2, [r7, #8]
 8001998:	461a      	mov	r2, r3
 800199a:	4603      	mov	r3, r0
 800199c:	81fb      	strh	r3, [r7, #14]
 800199e:	460b      	mov	r3, r1
 80019a0:	81bb      	strh	r3, [r7, #12]
 80019a2:	4613      	mov	r3, r2
 80019a4:	80fb      	strh	r3, [r7, #6]

	TFT_CS_L();
 80019a6:	2200      	movs	r2, #0
 80019a8:	2104      	movs	r1, #4
 80019aa:	482d      	ldr	r0, [pc, #180]	; (8001a60 <ST7735_DrawString+0xd0>)
 80019ac:	f000 ff8a 	bl	80028c4 <HAL_GPIO_WritePin>

    while(*str&&(lengthString>0))
 80019b0:	e043      	b.n	8001a3a <ST7735_DrawString+0xaa>
    { lengthString--;
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	80fb      	strh	r3, [r7, #6]
        if(x + font.width >= _width)
 80019b8:	89fb      	ldrh	r3, [r7, #14]
 80019ba:	7e3a      	ldrb	r2, [r7, #24]
 80019bc:	4413      	add	r3, r2
 80019be:	4a29      	ldr	r2, [pc, #164]	; (8001a64 <ST7735_DrawString+0xd4>)
 80019c0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019c4:	4293      	cmp	r3, r2
 80019c6:	db16      	blt.n	80019f6 <ST7735_DrawString+0x66>
        {
            x = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	81fb      	strh	r3, [r7, #14]
            y += font.height;
 80019cc:	7e7b      	ldrb	r3, [r7, #25]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	89bb      	ldrh	r3, [r7, #12]
 80019d2:	4413      	add	r3, r2
 80019d4:	81bb      	strh	r3, [r7, #12]
            if(y + font.height >= _height)
 80019d6:	89bb      	ldrh	r3, [r7, #12]
 80019d8:	7e7a      	ldrb	r2, [r7, #25]
 80019da:	4413      	add	r3, r2
 80019dc:	4a22      	ldr	r2, [pc, #136]	; (8001a68 <ST7735_DrawString+0xd8>)
 80019de:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019e2:	4293      	cmp	r3, r2
 80019e4:	da31      	bge.n	8001a4a <ST7735_DrawString+0xba>
            {
                break;
            }

            if(*str == ' ')
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b20      	cmp	r3, #32
 80019ec:	d103      	bne.n	80019f6 <ST7735_DrawString+0x66>
            {
                // skip spaces in the beginning of the new line
                str++;
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	3301      	adds	r3, #1
 80019f2:	60bb      	str	r3, [r7, #8]
                continue;
 80019f4:	e021      	b.n	8001a3a <ST7735_DrawString+0xaa>
            }
        }
        if(*str == ' ')
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b20      	cmp	r3, #32
 80019fc:	d108      	bne.n	8001a10 <ST7735_DrawString+0x80>
		{
        	x += font.width;
 80019fe:	7e3b      	ldrb	r3, [r7, #24]
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	89fb      	ldrh	r3, [r7, #14]
 8001a04:	4413      	add	r3, r2
 8001a06:	81fb      	strh	r3, [r7, #14]
			// skip spaces in the beginning of the new line
			str++;
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]
			continue;
 8001a0e:	e014      	b.n	8001a3a <ST7735_DrawString+0xaa>
		}
        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	781a      	ldrb	r2, [r3, #0]
 8001a14:	89b9      	ldrh	r1, [r7, #12]
 8001a16:	89f8      	ldrh	r0, [r7, #14]
 8001a18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a1a:	9302      	str	r3, [sp, #8]
 8001a1c:	8c3b      	ldrh	r3, [r7, #32]
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	f7ff fed1 	bl	80017cc <ST7735_WriteChar>
        x += font.width;
 8001a2a:	7e3b      	ldrb	r3, [r7, #24]
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	89fb      	ldrh	r3, [r7, #14]
 8001a30:	4413      	add	r3, r2
 8001a32:	81fb      	strh	r3, [r7, #14]
        str++;
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	3301      	adds	r3, #1
 8001a38:	60bb      	str	r3, [r7, #8]
    while(*str&&(lengthString>0))
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d004      	beq.n	8001a4c <ST7735_DrawString+0xbc>
 8001a42:	88fb      	ldrh	r3, [r7, #6]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1b4      	bne.n	80019b2 <ST7735_DrawString+0x22>
 8001a48:	e000      	b.n	8001a4c <ST7735_DrawString+0xbc>
                break;
 8001a4a:	bf00      	nop

    }
    TFT_CS_H();
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	2104      	movs	r1, #4
 8001a50:	4803      	ldr	r0, [pc, #12]	; (8001a60 <ST7735_DrawString+0xd0>)
 8001a52:	f000 ff37 	bl	80028c4 <HAL_GPIO_WritePin>
}
 8001a56:	bf00      	nop
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40020800 	.word	0x40020800
 8001a64:	20000046 	.word	0x20000046
 8001a68:	20000044 	.word	0x20000044

08001a6c <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001a6c:	b590      	push	{r4, r7, lr}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4604      	mov	r4, r0
 8001a74:	4608      	mov	r0, r1
 8001a76:	4611      	mov	r1, r2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4623      	mov	r3, r4
 8001a7c:	80fb      	strh	r3, [r7, #6]
 8001a7e:	4603      	mov	r3, r0
 8001a80:	80bb      	strh	r3, [r7, #4]
 8001a82:	460b      	mov	r3, r1
 8001a84:	807b      	strh	r3, [r7, #2]
 8001a86:	4613      	mov	r3, r2
 8001a88:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= _width) || (y >= _height)) return;
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
 8001a8c:	4a3a      	ldr	r2, [pc, #232]	; (8001b78 <ST7735_FillRectangle+0x10c>)
 8001a8e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a92:	4293      	cmp	r3, r2
 8001a94:	da6c      	bge.n	8001b70 <ST7735_FillRectangle+0x104>
 8001a96:	88bb      	ldrh	r3, [r7, #4]
 8001a98:	4a38      	ldr	r2, [pc, #224]	; (8001b7c <ST7735_FillRectangle+0x110>)
 8001a9a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	da66      	bge.n	8001b70 <ST7735_FillRectangle+0x104>
    if((x + w - 1) >= _width) w = _width - x;
 8001aa2:	88fa      	ldrh	r2, [r7, #6]
 8001aa4:	887b      	ldrh	r3, [r7, #2]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	4a33      	ldr	r2, [pc, #204]	; (8001b78 <ST7735_FillRectangle+0x10c>)
 8001aaa:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	dd06      	ble.n	8001ac0 <ST7735_FillRectangle+0x54>
 8001ab2:	4b31      	ldr	r3, [pc, #196]	; (8001b78 <ST7735_FillRectangle+0x10c>)
 8001ab4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8001ac0:	88ba      	ldrh	r2, [r7, #4]
 8001ac2:	883b      	ldrh	r3, [r7, #0]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	4a2d      	ldr	r2, [pc, #180]	; (8001b7c <ST7735_FillRectangle+0x110>)
 8001ac8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001acc:	4293      	cmp	r3, r2
 8001ace:	dd06      	ble.n	8001ade <ST7735_FillRectangle+0x72>
 8001ad0:	4b2a      	ldr	r3, [pc, #168]	; (8001b7c <ST7735_FillRectangle+0x110>)
 8001ad2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	88bb      	ldrh	r3, [r7, #4]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	803b      	strh	r3, [r7, #0]

    TFT_CS_L();
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2104      	movs	r1, #4
 8001ae2:	4827      	ldr	r0, [pc, #156]	; (8001b80 <ST7735_FillRectangle+0x114>)
 8001ae4:	f000 feee 	bl	80028c4 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	b2d8      	uxtb	r0, r3
 8001aec:	88bb      	ldrh	r3, [r7, #4]
 8001aee:	b2d9      	uxtb	r1, r3
 8001af0:	88fb      	ldrh	r3, [r7, #6]
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	887b      	ldrh	r3, [r7, #2]
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	4413      	add	r3, r2
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	3b01      	subs	r3, #1
 8001afe:	b2dc      	uxtb	r4, r3
 8001b00:	88bb      	ldrh	r3, [r7, #4]
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	883b      	ldrh	r3, [r7, #0]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	4413      	add	r3, r2
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	4622      	mov	r2, r4
 8001b12:	f7ff fe13 	bl	800173c <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001b16:	8c3b      	ldrh	r3, [r7, #32]
 8001b18:	0a1b      	lsrs	r3, r3, #8
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	733b      	strb	r3, [r7, #12]
 8001b20:	8c3b      	ldrh	r3, [r7, #32]
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	737b      	strb	r3, [r7, #13]
    TFT_DC_D();
 8001b26:	2201      	movs	r2, #1
 8001b28:	2102      	movs	r1, #2
 8001b2a:	4815      	ldr	r0, [pc, #84]	; (8001b80 <ST7735_FillRectangle+0x114>)
 8001b2c:	f000 feca 	bl	80028c4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8001b30:	883b      	ldrh	r3, [r7, #0]
 8001b32:	80bb      	strh	r3, [r7, #4]
 8001b34:	e013      	b.n	8001b5e <ST7735_FillRectangle+0xf2>
    {
        for(x = w; x > 0; x--)
 8001b36:	887b      	ldrh	r3, [r7, #2]
 8001b38:	80fb      	strh	r3, [r7, #6]
 8001b3a:	e00a      	b.n	8001b52 <ST7735_FillRectangle+0xe6>
        {
#ifdef USE_SPI_DMA
        	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, data, sizeof(data));
        	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
        	HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001b3c:	f107 010c 	add.w	r1, r7, #12
 8001b40:	f04f 33ff 	mov.w	r3, #4294967295
 8001b44:	2202      	movs	r2, #2
 8001b46:	480f      	ldr	r0, [pc, #60]	; (8001b84 <ST7735_FillRectangle+0x118>)
 8001b48:	f001 fb83 	bl	8003252 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--)
 8001b4c:	88fb      	ldrh	r3, [r7, #6]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	80fb      	strh	r3, [r7, #6]
 8001b52:	88fb      	ldrh	r3, [r7, #6]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1f1      	bne.n	8001b3c <ST7735_FillRectangle+0xd0>
    for(y = h; y > 0; y--)
 8001b58:	88bb      	ldrh	r3, [r7, #4]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	80bb      	strh	r3, [r7, #4]
 8001b5e:	88bb      	ldrh	r3, [r7, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1e8      	bne.n	8001b36 <ST7735_FillRectangle+0xca>
#endif
        }
    }
    TFT_CS_H();
 8001b64:	2201      	movs	r2, #1
 8001b66:	2104      	movs	r1, #4
 8001b68:	4805      	ldr	r0, [pc, #20]	; (8001b80 <ST7735_FillRectangle+0x114>)
 8001b6a:	f000 feab 	bl	80028c4 <HAL_GPIO_WritePin>
 8001b6e:	e000      	b.n	8001b72 <ST7735_FillRectangle+0x106>
    if((x >= _width) || (y >= _height)) return;
 8001b70:	bf00      	nop
}
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd90      	pop	{r4, r7, pc}
 8001b78:	20000046 	.word	0x20000046
 8001b7c:	20000044 	.word	0x20000044
 8001b80:	40020800 	.word	0x40020800
 8001b84:	20000170 	.word	0x20000170

08001b88 <ST7735_FillScreen>:


void ST7735_FillScreen(uint16_t color)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af02      	add	r7, sp, #8
 8001b8e:	4603      	mov	r3, r0
 8001b90:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, _width, _height, color);
 8001b92:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <ST7735_FillScreen+0x30>)
 8001b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <ST7735_FillScreen+0x34>)
 8001b9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ba0:	b299      	uxth	r1, r3
 8001ba2:	88fb      	ldrh	r3, [r7, #6]
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff ff5e 	bl	8001a6c <ST7735_FillRectangle>
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000046 	.word	0x20000046
 8001bbc:	20000044 	.word	0x20000044

08001bc0 <ST7735_FillCircle>:
/***************************************************************************************
** Function name:           fillCircle
** Description:             draw a filled circle
***************************************************************************************/
void ST7735_FillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8001bc0:	b590      	push	{r4, r7, lr}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af02      	add	r7, sp, #8
 8001bc6:	4604      	mov	r4, r0
 8001bc8:	4608      	mov	r0, r1
 8001bca:	4611      	mov	r1, r2
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4623      	mov	r3, r4
 8001bd0:	80fb      	strh	r3, [r7, #6]
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	80bb      	strh	r3, [r7, #4]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	807b      	strh	r3, [r7, #2]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	803b      	strh	r3, [r7, #0]
	ST7735_DrawFastVLine(x0, y0 - r, r + r + 1, color);
 8001bde:	88ba      	ldrh	r2, [r7, #4]
 8001be0:	887b      	ldrh	r3, [r7, #2]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	b219      	sxth	r1, r3
 8001be8:	887b      	ldrh	r3, [r7, #2]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	3301      	adds	r3, #1
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	b21a      	sxth	r2, r3
 8001bf4:	883b      	ldrh	r3, [r7, #0]
 8001bf6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bfa:	f000 f95d 	bl	8001eb8 <ST7735_DrawFastVLine>
	ST7735_FillCircleHelper(x0, y0, r, 3, 0, color);
 8001bfe:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001c02:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c06:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001c0a:	883b      	ldrh	r3, [r7, #0]
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	2303      	movs	r3, #3
 8001c14:	f000 f804 	bl	8001c20 <ST7735_FillCircleHelper>
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd90      	pop	{r4, r7, pc}

08001c20 <ST7735_FillCircleHelper>:
** Function name:           fillCircleHelper
** Description:             Support function for filled circle drawing
***************************************************************************************/
// Used to do circles and roundrects
void ST7735_FillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 8001c20:	b590      	push	{r4, r7, lr}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4604      	mov	r4, r0
 8001c28:	4608      	mov	r0, r1
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	4623      	mov	r3, r4
 8001c30:	80fb      	strh	r3, [r7, #6]
 8001c32:	4603      	mov	r3, r0
 8001c34:	80bb      	strh	r3, [r7, #4]
 8001c36:	460b      	mov	r3, r1
 8001c38:	807b      	strh	r3, [r7, #2]
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	707b      	strb	r3, [r7, #1]
  int16_t f     = 1 - r;
 8001c3e:	887b      	ldrh	r3, [r7, #2]
 8001c40:	f1c3 0301 	rsb	r3, r3, #1
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	81fb      	strh	r3, [r7, #14]
  int16_t ddF_x = 1;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	81bb      	strh	r3, [r7, #12]
  int16_t ddF_y = -r - r;
 8001c4c:	887b      	ldrh	r3, [r7, #2]
 8001c4e:	425b      	negs	r3, r3
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	887b      	ldrh	r3, [r7, #2]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	817b      	strh	r3, [r7, #10]
  int16_t x     = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	813b      	strh	r3, [r7, #8]

  delta++;
 8001c5e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	3301      	adds	r3, #1
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	843b      	strh	r3, [r7, #32]
  while (x < r)
 8001c6a:	e07b      	b.n	8001d64 <ST7735_FillCircleHelper+0x144>
  {
    if (f >= 0)
 8001c6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	db0e      	blt.n	8001c92 <ST7735_FillCircleHelper+0x72>
    {
      r--;
 8001c74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	807b      	strh	r3, [r7, #2]
      ddF_y += 2;
 8001c80:	897b      	ldrh	r3, [r7, #10]
 8001c82:	3302      	adds	r3, #2
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	817b      	strh	r3, [r7, #10]
      f     += ddF_y;
 8001c88:	89fa      	ldrh	r2, [r7, #14]
 8001c8a:	897b      	ldrh	r3, [r7, #10]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	81fb      	strh	r3, [r7, #14]
    }
    x++;
 8001c92:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	3301      	adds	r3, #1
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	813b      	strh	r3, [r7, #8]
    ddF_x += 2;
 8001c9e:	89bb      	ldrh	r3, [r7, #12]
 8001ca0:	3302      	adds	r3, #2
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	81bb      	strh	r3, [r7, #12]
    f     += ddF_x;
 8001ca6:	89fa      	ldrh	r2, [r7, #14]
 8001ca8:	89bb      	ldrh	r3, [r7, #12]
 8001caa:	4413      	add	r3, r2
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	81fb      	strh	r3, [r7, #14]

    if (cornername & 0x1)
 8001cb0:	787b      	ldrb	r3, [r7, #1]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d027      	beq.n	8001d0a <ST7735_FillCircleHelper+0xea>
    {
    	ST7735_DrawFastVLine(x0 + x, y0 - r, r + r + delta, color);
 8001cba:	88fa      	ldrh	r2, [r7, #6]
 8001cbc:	893b      	ldrh	r3, [r7, #8]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	b218      	sxth	r0, r3
 8001cc4:	88ba      	ldrh	r2, [r7, #4]
 8001cc6:	887b      	ldrh	r3, [r7, #2]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	b219      	sxth	r1, r3
 8001cce:	887b      	ldrh	r3, [r7, #2]
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	8c3b      	ldrh	r3, [r7, #32]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	b21a      	sxth	r2, r3
 8001cdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cde:	f000 f8eb 	bl	8001eb8 <ST7735_DrawFastVLine>
    	ST7735_DrawFastVLine(x0 + r, y0 - x, x + x + delta, color);
 8001ce2:	88fa      	ldrh	r2, [r7, #6]
 8001ce4:	887b      	ldrh	r3, [r7, #2]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	b218      	sxth	r0, r3
 8001cec:	88ba      	ldrh	r2, [r7, #4]
 8001cee:	893b      	ldrh	r3, [r7, #8]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	b219      	sxth	r1, r3
 8001cf6:	893b      	ldrh	r3, [r7, #8]
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	8c3b      	ldrh	r3, [r7, #32]
 8001cfe:	4413      	add	r3, r2
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	b21a      	sxth	r2, r3
 8001d04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d06:	f000 f8d7 	bl	8001eb8 <ST7735_DrawFastVLine>
    }
    if (cornername & 0x2)
 8001d0a:	787b      	ldrb	r3, [r7, #1]
 8001d0c:	f003 0302 	and.w	r3, r3, #2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d027      	beq.n	8001d64 <ST7735_FillCircleHelper+0x144>
    {
    	ST7735_DrawFastVLine(x0 - x, y0 - r, r + r + delta, color);
 8001d14:	88fa      	ldrh	r2, [r7, #6]
 8001d16:	893b      	ldrh	r3, [r7, #8]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	b218      	sxth	r0, r3
 8001d1e:	88ba      	ldrh	r2, [r7, #4]
 8001d20:	887b      	ldrh	r3, [r7, #2]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	b219      	sxth	r1, r3
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	8c3b      	ldrh	r3, [r7, #32]
 8001d30:	4413      	add	r3, r2
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	b21a      	sxth	r2, r3
 8001d36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d38:	f000 f8be 	bl	8001eb8 <ST7735_DrawFastVLine>
    	ST7735_DrawFastVLine(x0 - r, y0 - x, x + x + delta, color);
 8001d3c:	88fa      	ldrh	r2, [r7, #6]
 8001d3e:	887b      	ldrh	r3, [r7, #2]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	b218      	sxth	r0, r3
 8001d46:	88ba      	ldrh	r2, [r7, #4]
 8001d48:	893b      	ldrh	r3, [r7, #8]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	b219      	sxth	r1, r3
 8001d50:	893b      	ldrh	r3, [r7, #8]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	8c3b      	ldrh	r3, [r7, #32]
 8001d58:	4413      	add	r3, r2
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	b21a      	sxth	r2, r3
 8001d5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d60:	f000 f8aa 	bl	8001eb8 <ST7735_DrawFastVLine>
  while (x < r)
 8001d64:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001d68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	f6ff af7d 	blt.w	8001c6c <ST7735_FillCircleHelper+0x4c>
    }
  }
}
 8001d72:	bf00      	nop
 8001d74:	bf00      	nop
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd90      	pop	{r4, r7, pc}

08001d7c <ST7735_DrawLine>:
** Description:             draw a line between 2 arbitrary points
***************************************************************************************/

// Slower but more compact line drawing function
void ST7735_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8001d7c:	b590      	push	{r4, r7, lr}
 8001d7e:	b089      	sub	sp, #36	; 0x24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4604      	mov	r4, r0
 8001d84:	4608      	mov	r0, r1
 8001d86:	4611      	mov	r1, r2
 8001d88:	461a      	mov	r2, r3
 8001d8a:	4623      	mov	r3, r4
 8001d8c:	80fb      	strh	r3, [r7, #6]
 8001d8e:	4603      	mov	r3, r0
 8001d90:	80bb      	strh	r3, [r7, #4]
 8001d92:	460b      	mov	r3, r1
 8001d94:	807b      	strh	r3, [r7, #2]
 8001d96:	4613      	mov	r3, r2
 8001d98:	803b      	strh	r3, [r7, #0]
	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8001d9a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001d9e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001da8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001dac:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001db0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db4:	1acb      	subs	r3, r1, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	bfb8      	it	lt
 8001dba:	425b      	neglt	r3, r3
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	bfcc      	ite	gt
 8001dc0:	2301      	movgt	r3, #1
 8001dc2:	2300      	movle	r3, #0
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	837b      	strh	r3, [r7, #26]
	if (steep)
 8001dc8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00b      	beq.n	8001de8 <ST7735_DrawLine+0x6c>
	{
		SWAP_INT16_T(x0, y0);
 8001dd0:	88fb      	ldrh	r3, [r7, #6]
 8001dd2:	833b      	strh	r3, [r7, #24]
 8001dd4:	88bb      	ldrh	r3, [r7, #4]
 8001dd6:	80fb      	strh	r3, [r7, #6]
 8001dd8:	8b3b      	ldrh	r3, [r7, #24]
 8001dda:	80bb      	strh	r3, [r7, #4]
		SWAP_INT16_T(x1, y1);
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	82fb      	strh	r3, [r7, #22]
 8001de0:	883b      	ldrh	r3, [r7, #0]
 8001de2:	807b      	strh	r3, [r7, #2]
 8001de4:	8afb      	ldrh	r3, [r7, #22]
 8001de6:	803b      	strh	r3, [r7, #0]
	}

	if (x0 > x1)
 8001de8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001dec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	dd0b      	ble.n	8001e0c <ST7735_DrawLine+0x90>
	{
		SWAP_INT16_T(x0, x1);
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	82bb      	strh	r3, [r7, #20]
 8001df8:	887b      	ldrh	r3, [r7, #2]
 8001dfa:	80fb      	strh	r3, [r7, #6]
 8001dfc:	8abb      	ldrh	r3, [r7, #20]
 8001dfe:	807b      	strh	r3, [r7, #2]
		SWAP_INT16_T(y0, y1);
 8001e00:	88bb      	ldrh	r3, [r7, #4]
 8001e02:	827b      	strh	r3, [r7, #18]
 8001e04:	883b      	ldrh	r3, [r7, #0]
 8001e06:	80bb      	strh	r3, [r7, #4]
 8001e08:	8a7b      	ldrh	r3, [r7, #18]
 8001e0a:	803b      	strh	r3, [r7, #0]
	}

	int16_t dx, dy;
	dx = x1 - x0;
 8001e0c:	887a      	ldrh	r2, [r7, #2]
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	823b      	strh	r3, [r7, #16]
	dy = abs(y1 - y0);
 8001e16:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001e1a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	bfb8      	it	lt
 8001e24:	425b      	neglt	r3, r3
 8001e26:	81fb      	strh	r3, [r7, #14]

	int16_t err = dx / 2;
 8001e28:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001e2c:	0fda      	lsrs	r2, r3, #31
 8001e2e:	4413      	add	r3, r2
 8001e30:	105b      	asrs	r3, r3, #1
 8001e32:	83fb      	strh	r3, [r7, #30]
	int16_t ystep;

	if (y0 < y1)
 8001e34:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001e38:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	da02      	bge.n	8001e46 <ST7735_DrawLine+0xca>
	{
		ystep = 1;
 8001e40:	2301      	movs	r3, #1
 8001e42:	83bb      	strh	r3, [r7, #28]
 8001e44:	e02d      	b.n	8001ea2 <ST7735_DrawLine+0x126>
	}
	else
	{
		ystep = -1;
 8001e46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e4a:	83bb      	strh	r3, [r7, #28]
	}

	for (; x0<=x1; x0++)
 8001e4c:	e029      	b.n	8001ea2 <ST7735_DrawLine+0x126>
	{
		if (steep)
 8001e4e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d006      	beq.n	8001e64 <ST7735_DrawLine+0xe8>
		{
			ST7735_DrawPixel(y0, x0, color);
 8001e56:	88bb      	ldrh	r3, [r7, #4]
 8001e58:	88f9      	ldrh	r1, [r7, #6]
 8001e5a:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff fd51 	bl	8001904 <ST7735_DrawPixel>
 8001e62:	e005      	b.n	8001e70 <ST7735_DrawLine+0xf4>
		}
		else
		{
			ST7735_DrawPixel(x0, y0, color);
 8001e64:	88fb      	ldrh	r3, [r7, #6]
 8001e66:	88b9      	ldrh	r1, [r7, #4]
 8001e68:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff fd4a 	bl	8001904 <ST7735_DrawPixel>
		}
		err -= dy;
 8001e70:	8bfa      	ldrh	r2, [r7, #30]
 8001e72:	89fb      	ldrh	r3, [r7, #14]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	83fb      	strh	r3, [r7, #30]
		if (err < 0)
 8001e7a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	da09      	bge.n	8001e96 <ST7735_DrawLine+0x11a>
		{
			y0 += ystep;
 8001e82:	88ba      	ldrh	r2, [r7, #4]
 8001e84:	8bbb      	ldrh	r3, [r7, #28]
 8001e86:	4413      	add	r3, r2
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	80bb      	strh	r3, [r7, #4]
			err += dx;
 8001e8c:	8bfa      	ldrh	r2, [r7, #30]
 8001e8e:	8a3b      	ldrh	r3, [r7, #16]
 8001e90:	4413      	add	r3, r2
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	83fb      	strh	r3, [r7, #30]
	for (; x0<=x1; x0++)
 8001e96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	80fb      	strh	r3, [r7, #6]
 8001ea2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ea6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	ddcf      	ble.n	8001e4e <ST7735_DrawLine+0xd2>
		}
	}
}
 8001eae:	bf00      	nop
 8001eb0:	bf00      	nop
 8001eb2:	3724      	adds	r7, #36	; 0x24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd90      	pop	{r4, r7, pc}

08001eb8 <ST7735_DrawFastVLine>:
/***************************************************************************************
** Function name:           drawFastVLine
** Description:             draw a vertical line
***************************************************************************************/
void ST7735_DrawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8001eb8:	b590      	push	{r4, r7, lr}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af02      	add	r7, sp, #8
 8001ebe:	4604      	mov	r4, r0
 8001ec0:	4608      	mov	r0, r1
 8001ec2:	4611      	mov	r1, r2
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4623      	mov	r3, r4
 8001ec8:	80fb      	strh	r3, [r7, #6]
 8001eca:	4603      	mov	r3, r0
 8001ecc:	80bb      	strh	r3, [r7, #4]
 8001ece:	460b      	mov	r3, r1
 8001ed0:	807b      	strh	r3, [r7, #2]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	803b      	strh	r3, [r7, #0]
  // Rudimentary clipping
  if ((x >= _width) || (y >= _height)) return;
 8001ed6:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <ST7735_DrawFastVLine+0x8c>)
 8001ed8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001edc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	da2b      	bge.n	8001f3c <ST7735_DrawFastVLine+0x84>
 8001ee4:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <ST7735_DrawFastVLine+0x90>)
 8001ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eea:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	da24      	bge.n	8001f3c <ST7735_DrawFastVLine+0x84>
  if ((y + h - 1) >= _height) h = _height - y;
 8001ef2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001ef6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001efa:	4413      	add	r3, r2
 8001efc:	4a12      	ldr	r2, [pc, #72]	; (8001f48 <ST7735_DrawFastVLine+0x90>)
 8001efe:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f02:	4293      	cmp	r3, r2
 8001f04:	dd07      	ble.n	8001f16 <ST7735_DrawFastVLine+0x5e>
 8001f06:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <ST7735_DrawFastVLine+0x90>)
 8001f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	88bb      	ldrh	r3, [r7, #4]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	807b      	strh	r3, [r7, #2]

  ST7735_DrawLine(x, y, x, y + h - 1, color);
 8001f16:	88ba      	ldrh	r2, [r7, #4]
 8001f18:	887b      	ldrh	r3, [r7, #2]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	b21c      	sxth	r4, r3
 8001f24:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001f28:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001f2c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001f30:	883b      	ldrh	r3, [r7, #0]
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	4623      	mov	r3, r4
 8001f36:	f7ff ff21 	bl	8001d7c <ST7735_DrawLine>
 8001f3a:	e000      	b.n	8001f3e <ST7735_DrawFastVLine+0x86>
  if ((x >= _width) || (y >= _height)) return;
 8001f3c:	bf00      	nop
}
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd90      	pop	{r4, r7, pc}
 8001f44:	20000046 	.word	0x20000046
 8001f48:	20000044 	.word	0x20000044

08001f4c <IndicationStartExperiment>:
{
	return _width;
}

void IndicationStartExperiment()//Blue круг
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	ST7735_FillCircle(70,70,10,ST7735_CYAN);
 8001f50:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001f54:	220a      	movs	r2, #10
 8001f56:	2146      	movs	r1, #70	; 0x46
 8001f58:	2046      	movs	r0, #70	; 0x46
 8001f5a:	f7ff fe31 	bl	8001bc0 <ST7735_FillCircle>
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <IndicationStartHeating>:
void IndicationStartHeating()//зеленый круг
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	af00      	add	r7, sp, #0
	ST7735_FillCircle(70,70,10,ST7735_GREEN);
 8001f66:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001f6a:	220a      	movs	r2, #10
 8001f6c:	2146      	movs	r1, #70	; 0x46
 8001f6e:	2046      	movs	r0, #70	; 0x46
 8001f70:	f7ff fe26 	bl	8001bc0 <ST7735_FillCircle>
}
 8001f74:	bf00      	nop
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <IndicationStopHeating>:
void IndicationStopHeating()//красный круг
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
	ST7735_FillCircle(70,70,10,ST7735_RED);
 8001f7c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001f80:	220a      	movs	r2, #10
 8001f82:	2146      	movs	r1, #70	; 0x46
 8001f84:	2046      	movs	r0, #70	; 0x46
 8001f86:	f7ff fe1b 	bl	8001bc0 <ST7735_FillCircle>
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	607b      	str	r3, [r7, #4]
 8001f9a:	4b10      	ldr	r3, [pc, #64]	; (8001fdc <HAL_MspInit+0x4c>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	4a0f      	ldr	r2, [pc, #60]	; (8001fdc <HAL_MspInit+0x4c>)
 8001fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa6:	4b0d      	ldr	r3, [pc, #52]	; (8001fdc <HAL_MspInit+0x4c>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	603b      	str	r3, [r7, #0]
 8001fb6:	4b09      	ldr	r3, [pc, #36]	; (8001fdc <HAL_MspInit+0x4c>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	4a08      	ldr	r2, [pc, #32]	; (8001fdc <HAL_MspInit+0x4c>)
 8001fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_MspInit+0x4c>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fca:	603b      	str	r3, [r7, #0]
 8001fcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800

08001fe0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08a      	sub	sp, #40	; 0x28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a19      	ldr	r2, [pc, #100]	; (8002064 <HAL_SPI_MspInit+0x84>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d12b      	bne.n	800205a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	4b18      	ldr	r3, [pc, #96]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	4a17      	ldr	r2, [pc, #92]	; (8002068 <HAL_SPI_MspInit+0x88>)
 800200c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002010:	6453      	str	r3, [r2, #68]	; 0x44
 8002012:	4b15      	ldr	r3, [pc, #84]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800201a:	613b      	str	r3, [r7, #16]
 800201c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	4a10      	ldr	r2, [pc, #64]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6313      	str	r3, [r2, #48]	; 0x30
 800202e:	4b0e      	ldr	r3, [pc, #56]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800203a:	23a0      	movs	r3, #160	; 0xa0
 800203c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203e:	2302      	movs	r3, #2
 8002040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002042:	2300      	movs	r3, #0
 8002044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002046:	2303      	movs	r3, #3
 8002048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800204a:	2305      	movs	r3, #5
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	4619      	mov	r1, r3
 8002054:	4805      	ldr	r0, [pc, #20]	; (800206c <HAL_SPI_MspInit+0x8c>)
 8002056:	f000 fab1 	bl	80025bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800205a:	bf00      	nop
 800205c:	3728      	adds	r7, #40	; 0x28
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40013000 	.word	0x40013000
 8002068:	40023800 	.word	0x40023800
 800206c:	40020000 	.word	0x40020000

08002070 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002074:	e7fe      	b.n	8002074 <NMI_Handler+0x4>

08002076 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002076:	b480      	push	{r7}
 8002078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800207a:	e7fe      	b.n	800207a <HardFault_Handler+0x4>

0800207c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002080:	e7fe      	b.n	8002080 <MemManage_Handler+0x4>

08002082 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002082:	b480      	push	{r7}
 8002084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002086:	e7fe      	b.n	8002086 <BusFault_Handler+0x4>

08002088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800208c:	e7fe      	b.n	800208c <UsageFault_Handler+0x4>

0800208e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020aa:	b480      	push	{r7}
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <SysTick_Handler>:
/**
  * @brief This function handles System tick timer.
  */

void SysTick_Handler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020bc:	f000 f954 	bl	8002368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <TIM2_IRQHandler>:
/**
  * @brief This function handles TIM2 global interrupt.
  */
#include "ds18b20.h"
void TIM2_IRQHandler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

TIM2->SR &= ~TIM_SR_UIF;
 80020c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020d2:	f023 0301 	bic.w	r3, r3, #1
 80020d6:	6113      	str	r3, [r2, #16]
TIM2->CR1 = TIM_CR1_CEN;
 80020d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020dc:	2201      	movs	r2, #1
 80020de:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
 // HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */
  if(offOnDiod == 0 && TimeLowLevelBuff != 0)
 80020e0:	4b1e      	ldr	r3, [pc, #120]	; (800215c <TIM2_IRQHandler+0x98>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d10f      	bne.n	800210a <TIM2_IRQHandler+0x46>
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <TIM2_IRQHandler+0x9c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00b      	beq.n	800210a <TIM2_IRQHandler+0x46>
  {
	  GPIOD->ODR &= ~(0b1<<12);
 80020f2:	4b1c      	ldr	r3, [pc, #112]	; (8002164 <TIM2_IRQHandler+0xa0>)
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	4a1b      	ldr	r2, [pc, #108]	; (8002164 <TIM2_IRQHandler+0xa0>)
 80020f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020fc:	6153      	str	r3, [r2, #20]
	  TimeLowLevelBuff--;
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <TIM2_IRQHandler+0x9c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	3b01      	subs	r3, #1
 8002104:	4a16      	ldr	r2, [pc, #88]	; (8002160 <TIM2_IRQHandler+0x9c>)
 8002106:	6013      	str	r3, [r2, #0]
 8002108:	e023      	b.n	8002152 <TIM2_IRQHandler+0x8e>
  }
  else
  {
	  offOnDiod=1;
 800210a:	4b14      	ldr	r3, [pc, #80]	; (800215c <TIM2_IRQHandler+0x98>)
 800210c:	2201      	movs	r2, #1
 800210e:	701a      	strb	r2, [r3, #0]
	  TimeLowLevelBuff = TimeLowLevel;
 8002110:	4b15      	ldr	r3, [pc, #84]	; (8002168 <TIM2_IRQHandler+0xa4>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a12      	ldr	r2, [pc, #72]	; (8002160 <TIM2_IRQHandler+0x9c>)
 8002116:	6013      	str	r3, [r2, #0]
	  if(offOnDiod==1 && TimeHighLevelBuff !=0)
 8002118:	4b10      	ldr	r3, [pc, #64]	; (800215c <TIM2_IRQHandler+0x98>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b01      	cmp	r3, #1
 8002120:	d10f      	bne.n	8002142 <TIM2_IRQHandler+0x7e>
 8002122:	4b12      	ldr	r3, [pc, #72]	; (800216c <TIM2_IRQHandler+0xa8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00b      	beq.n	8002142 <TIM2_IRQHandler+0x7e>
	  {
		  GPIOD->ODR |= 0b1<<12;
 800212a:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <TIM2_IRQHandler+0xa0>)
 800212c:	695b      	ldr	r3, [r3, #20]
 800212e:	4a0d      	ldr	r2, [pc, #52]	; (8002164 <TIM2_IRQHandler+0xa0>)
 8002130:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002134:	6153      	str	r3, [r2, #20]
		  TimeHighLevelBuff--;
 8002136:	4b0d      	ldr	r3, [pc, #52]	; (800216c <TIM2_IRQHandler+0xa8>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	3b01      	subs	r3, #1
 800213c:	4a0b      	ldr	r2, [pc, #44]	; (800216c <TIM2_IRQHandler+0xa8>)
 800213e:	6013      	str	r3, [r2, #0]
 8002140:	e007      	b.n	8002152 <TIM2_IRQHandler+0x8e>
	  }
	  else
	  {
		  offOnDiod=0;
 8002142:	4b06      	ldr	r3, [pc, #24]	; (800215c <TIM2_IRQHandler+0x98>)
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
		  TimeHighLevelBuff = TimeHighLevel;
 8002148:	4b09      	ldr	r3, [pc, #36]	; (8002170 <TIM2_IRQHandler+0xac>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a07      	ldr	r2, [pc, #28]	; (800216c <TIM2_IRQHandler+0xa8>)
 800214e:	6013      	str	r3, [r2, #0]
//		TemperatureIsCorrect = TemperatureIsLower;
//	  }
//	  AutoFrequencySetting(TemperatureIsCorrect);
//  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8002150:	bf00      	nop
 8002152:	bf00      	nop
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	200000e4 	.word	0x200000e4
 8002160:	2000000c 	.word	0x2000000c
 8002164:	40020c00 	.word	0x40020c00
 8002168:	20000004 	.word	0x20000004
 800216c:	20000008 	.word	0x20000008
 8002170:	20000000 	.word	0x20000000

08002174 <TIM3_IRQHandler>:



void TIM3_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

TIM3->SR &= ~TIM_SR_UIF;
 8002178:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <TIM3_IRQHandler+0x38>)
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	4a0b      	ldr	r2, [pc, #44]	; (80021ac <TIM3_IRQHandler+0x38>)
 800217e:	f023 0301 	bic.w	r3, r3, #1
 8002182:	6113      	str	r3, [r2, #16]
TIM3->CR1 = TIM_CR1_CEN;
 8002184:	4b09      	ldr	r3, [pc, #36]	; (80021ac <TIM3_IRQHandler+0x38>)
 8002186:	2201      	movs	r2, #1
 8002188:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
 // HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */
if(countdownHeatingTime > 0)
 800218a:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <TIM3_IRQHandler+0x3c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d005      	beq.n	800219e <TIM3_IRQHandler+0x2a>
{
	countdownHeatingTime--;
 8002192:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <TIM3_IRQHandler+0x3c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	3b01      	subs	r3, #1
 8002198:	4a05      	ldr	r2, [pc, #20]	; (80021b0 <TIM3_IRQHandler+0x3c>)
 800219a:	6013      	str	r3, [r2, #0]

	StopOneSecondTimer();
	StopSignalForHeating();
	////////////////////////команда оповещения о том что єксперимент закончен//вызвать прерывание усрата?э
}
}
 800219c:	e003      	b.n	80021a6 <TIM3_IRQHandler+0x32>
	StopOneSecondTimer();
 800219e:	f7fe fa85 	bl	80006ac <StopOneSecondTimer>
	StopSignalForHeating();
 80021a2:	f7fe fad7 	bl	8000754 <StopSignalForHeating>
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40000400 	.word	0x40000400
 80021b0:	200000e8 	.word	0x200000e8

080021b4 <USART2_IRQHandler>:



void USART2_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	 // получить данное
	if(USART2->SR || 0b1<<7)
 80021b8:	4b07      	ldr	r3, [pc, #28]	; (80021d8 <USART2_IRQHandler+0x24>)
 80021ba:	681b      	ldr	r3, [r3, #0]
	{
	stringWithReceivedData[0] = USART2->DR;
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <USART2_IRQHandler+0x24>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	4b06      	ldr	r3, [pc, #24]	; (80021dc <USART2_IRQHandler+0x28>)
 80021c4:	701a      	strb	r2, [r3, #0]
	}
	getTXString(USART2->DR);
 80021c6:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <USART2_IRQHandler+0x24>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe fe19 	bl	8000e04 <getTXString>
  /* USER CODE END USART2_IRQn 0 */

  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40004400 	.word	0x40004400
 80021dc:	200000f0 	.word	0x200000f0

080021e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021e8:	4a14      	ldr	r2, [pc, #80]	; (800223c <_sbrk+0x5c>)
 80021ea:	4b15      	ldr	r3, [pc, #84]	; (8002240 <_sbrk+0x60>)
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f4:	4b13      	ldr	r3, [pc, #76]	; (8002244 <_sbrk+0x64>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d102      	bne.n	8002202 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021fc:	4b11      	ldr	r3, [pc, #68]	; (8002244 <_sbrk+0x64>)
 80021fe:	4a12      	ldr	r2, [pc, #72]	; (8002248 <_sbrk+0x68>)
 8002200:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002202:	4b10      	ldr	r3, [pc, #64]	; (8002244 <_sbrk+0x64>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4413      	add	r3, r2
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	429a      	cmp	r2, r3
 800220e:	d207      	bcs.n	8002220 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002210:	f001 fa26 	bl	8003660 <__errno>
 8002214:	4603      	mov	r3, r0
 8002216:	220c      	movs	r2, #12
 8002218:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800221a:	f04f 33ff 	mov.w	r3, #4294967295
 800221e:	e009      	b.n	8002234 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <_sbrk+0x64>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002226:	4b07      	ldr	r3, [pc, #28]	; (8002244 <_sbrk+0x64>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4413      	add	r3, r2
 800222e:	4a05      	ldr	r2, [pc, #20]	; (8002244 <_sbrk+0x64>)
 8002230:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002232:	68fb      	ldr	r3, [r7, #12]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20010000 	.word	0x20010000
 8002240:	00000400 	.word	0x00000400
 8002244:	200001cc 	.word	0x200001cc
 8002248:	200001e8 	.word	0x200001e8

0800224c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002250:	4b06      	ldr	r3, [pc, #24]	; (800226c <SystemInit+0x20>)
 8002252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002256:	4a05      	ldr	r2, [pc, #20]	; (800226c <SystemInit+0x20>)
 8002258:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800225c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	e000ed00 	.word	0xe000ed00

08002270 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002270:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002274:	480d      	ldr	r0, [pc, #52]	; (80022ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002276:	490e      	ldr	r1, [pc, #56]	; (80022b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002278:	4a0e      	ldr	r2, [pc, #56]	; (80022b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800227a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800227c:	e002      	b.n	8002284 <LoopCopyDataInit>

0800227e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800227e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002282:	3304      	adds	r3, #4

08002284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002288:	d3f9      	bcc.n	800227e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228a:	4a0b      	ldr	r2, [pc, #44]	; (80022b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800228c:	4c0b      	ldr	r4, [pc, #44]	; (80022bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800228e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002290:	e001      	b.n	8002296 <LoopFillZerobss>

08002292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002294:	3204      	adds	r2, #4

08002296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002298:	d3fb      	bcc.n	8002292 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800229a:	f7ff ffd7 	bl	800224c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800229e:	f001 f9e5 	bl	800366c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022a2:	f7fe ffe9 	bl	8001278 <main>
  bx  lr    
 80022a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022a8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80022ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b0:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 80022b4:	08004e04 	.word	0x08004e04
  ldr r2, =_sbss
 80022b8:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 80022bc:	200001e4 	.word	0x200001e4

080022c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022c0:	e7fe      	b.n	80022c0 <ADC_IRQHandler>
	...

080022c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022c8:	4b0e      	ldr	r3, [pc, #56]	; (8002304 <HAL_Init+0x40>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a0d      	ldr	r2, [pc, #52]	; (8002304 <HAL_Init+0x40>)
 80022ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022d4:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <HAL_Init+0x40>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a0a      	ldr	r2, [pc, #40]	; (8002304 <HAL_Init+0x40>)
 80022da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e0:	4b08      	ldr	r3, [pc, #32]	; (8002304 <HAL_Init+0x40>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a07      	ldr	r2, [pc, #28]	; (8002304 <HAL_Init+0x40>)
 80022e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022ec:	2003      	movs	r0, #3
 80022ee:	f000 f931 	bl	8002554 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022f2:	200f      	movs	r0, #15
 80022f4:	f000 f808 	bl	8002308 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022f8:	f7ff fe4a 	bl	8001f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40023c00 	.word	0x40023c00

08002308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002310:	4b12      	ldr	r3, [pc, #72]	; (800235c <HAL_InitTick+0x54>)
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	4b12      	ldr	r3, [pc, #72]	; (8002360 <HAL_InitTick+0x58>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	4619      	mov	r1, r3
 800231a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800231e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002322:	fbb2 f3f3 	udiv	r3, r2, r3
 8002326:	4618      	mov	r0, r3
 8002328:	f000 f93b 	bl	80025a2 <HAL_SYSTICK_Config>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e00e      	b.n	8002354 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b0f      	cmp	r3, #15
 800233a:	d80a      	bhi.n	8002352 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800233c:	2200      	movs	r2, #0
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	f04f 30ff 	mov.w	r0, #4294967295
 8002344:	f000 f911 	bl	800256a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002348:	4a06      	ldr	r2, [pc, #24]	; (8002364 <HAL_InitTick+0x5c>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	e000      	b.n	8002354 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
}
 8002354:	4618      	mov	r0, r3
 8002356:	3708      	adds	r7, #8
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000058 	.word	0x20000058
 8002360:	20000060 	.word	0x20000060
 8002364:	2000005c 	.word	0x2000005c

08002368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800236c:	4b06      	ldr	r3, [pc, #24]	; (8002388 <HAL_IncTick+0x20>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	461a      	mov	r2, r3
 8002372:	4b06      	ldr	r3, [pc, #24]	; (800238c <HAL_IncTick+0x24>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4413      	add	r3, r2
 8002378:	4a04      	ldr	r2, [pc, #16]	; (800238c <HAL_IncTick+0x24>)
 800237a:	6013      	str	r3, [r2, #0]
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	20000060 	.word	0x20000060
 800238c:	200001d0 	.word	0x200001d0

08002390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return uwTick;
 8002394:	4b03      	ldr	r3, [pc, #12]	; (80023a4 <HAL_GetTick+0x14>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	200001d0 	.word	0x200001d0

080023a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023b0:	f7ff ffee 	bl	8002390 <HAL_GetTick>
 80023b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c0:	d005      	beq.n	80023ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023c2:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <HAL_Delay+0x44>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	461a      	mov	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	4413      	add	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ce:	bf00      	nop
 80023d0:	f7ff ffde 	bl	8002390 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d8f7      	bhi.n	80023d0 <HAL_Delay+0x28>
  {
  }
}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000060 	.word	0x20000060

080023f0 <__NVIC_SetPriorityGrouping>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800240c:	4013      	ands	r3, r2
 800240e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800241c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002422:	4a04      	ldr	r2, [pc, #16]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	60d3      	str	r3, [r2, #12]
}
 8002428:	bf00      	nop
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_GetPriorityGrouping>:
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <__NVIC_GetPriorityGrouping+0x18>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	0a1b      	lsrs	r3, r3, #8
 8002442:	f003 0307 	and.w	r3, r3, #7
}
 8002446:	4618      	mov	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <__NVIC_SetPriority>:
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	6039      	str	r1, [r7, #0]
 800245e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002464:	2b00      	cmp	r3, #0
 8002466:	db0a      	blt.n	800247e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	b2da      	uxtb	r2, r3
 800246c:	490c      	ldr	r1, [pc, #48]	; (80024a0 <__NVIC_SetPriority+0x4c>)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	0112      	lsls	r2, r2, #4
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	440b      	add	r3, r1
 8002478:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800247c:	e00a      	b.n	8002494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4908      	ldr	r1, [pc, #32]	; (80024a4 <__NVIC_SetPriority+0x50>)
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	f003 030f 	and.w	r3, r3, #15
 800248a:	3b04      	subs	r3, #4
 800248c:	0112      	lsls	r2, r2, #4
 800248e:	b2d2      	uxtb	r2, r2
 8002490:	440b      	add	r3, r1
 8002492:	761a      	strb	r2, [r3, #24]
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	e000e100 	.word	0xe000e100
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b089      	sub	sp, #36	; 0x24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f003 0307 	and.w	r3, r3, #7
 80024ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f1c3 0307 	rsb	r3, r3, #7
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	bf28      	it	cs
 80024c6:	2304      	movcs	r3, #4
 80024c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3304      	adds	r3, #4
 80024ce:	2b06      	cmp	r3, #6
 80024d0:	d902      	bls.n	80024d8 <NVIC_EncodePriority+0x30>
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	3b03      	subs	r3, #3
 80024d6:	e000      	b.n	80024da <NVIC_EncodePriority+0x32>
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024dc:	f04f 32ff 	mov.w	r2, #4294967295
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43da      	mvns	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	401a      	ands	r2, r3
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024f0:	f04f 31ff 	mov.w	r1, #4294967295
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	fa01 f303 	lsl.w	r3, r1, r3
 80024fa:	43d9      	mvns	r1, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002500:	4313      	orrs	r3, r2
         );
}
 8002502:	4618      	mov	r0, r3
 8002504:	3724      	adds	r7, #36	; 0x24
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
	...

08002510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3b01      	subs	r3, #1
 800251c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002520:	d301      	bcc.n	8002526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002522:	2301      	movs	r3, #1
 8002524:	e00f      	b.n	8002546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002526:	4a0a      	ldr	r2, [pc, #40]	; (8002550 <SysTick_Config+0x40>)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3b01      	subs	r3, #1
 800252c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800252e:	210f      	movs	r1, #15
 8002530:	f04f 30ff 	mov.w	r0, #4294967295
 8002534:	f7ff ff8e 	bl	8002454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002538:	4b05      	ldr	r3, [pc, #20]	; (8002550 <SysTick_Config+0x40>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800253e:	4b04      	ldr	r3, [pc, #16]	; (8002550 <SysTick_Config+0x40>)
 8002540:	2207      	movs	r2, #7
 8002542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	e000e010 	.word	0xe000e010

08002554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff ff47 	bl	80023f0 <__NVIC_SetPriorityGrouping>
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800256a:	b580      	push	{r7, lr}
 800256c:	b086      	sub	sp, #24
 800256e:	af00      	add	r7, sp, #0
 8002570:	4603      	mov	r3, r0
 8002572:	60b9      	str	r1, [r7, #8]
 8002574:	607a      	str	r2, [r7, #4]
 8002576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800257c:	f7ff ff5c 	bl	8002438 <__NVIC_GetPriorityGrouping>
 8002580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	68b9      	ldr	r1, [r7, #8]
 8002586:	6978      	ldr	r0, [r7, #20]
 8002588:	f7ff ff8e 	bl	80024a8 <NVIC_EncodePriority>
 800258c:	4602      	mov	r2, r0
 800258e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002592:	4611      	mov	r1, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff ff5d 	bl	8002454 <__NVIC_SetPriority>
}
 800259a:	bf00      	nop
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f7ff ffb0 	bl	8002510 <SysTick_Config>
 80025b0:	4603      	mov	r3, r0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
	...

080025bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025bc:	b480      	push	{r7}
 80025be:	b089      	sub	sp, #36	; 0x24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	61fb      	str	r3, [r7, #28]
 80025d6:	e159      	b.n	800288c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025d8:	2201      	movs	r2, #1
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	f040 8148 	bne.w	8002886 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d005      	beq.n	800260e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800260a:	2b02      	cmp	r3, #2
 800260c:	d130      	bne.n	8002670 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	2203      	movs	r2, #3
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	43db      	mvns	r3, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4013      	ands	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4313      	orrs	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002644:	2201      	movs	r2, #1
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43db      	mvns	r3, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	091b      	lsrs	r3, r3, #4
 800265a:	f003 0201 	and.w	r2, r3, #1
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b03      	cmp	r3, #3
 800267a:	d017      	beq.n	80026ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	2203      	movs	r2, #3
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4013      	ands	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d123      	bne.n	8002700 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	08da      	lsrs	r2, r3, #3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	3208      	adds	r2, #8
 80026c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	220f      	movs	r2, #15
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4013      	ands	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	691a      	ldr	r2, [r3, #16]
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	08da      	lsrs	r2, r3, #3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	3208      	adds	r2, #8
 80026fa:	69b9      	ldr	r1, [r7, #24]
 80026fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	2203      	movs	r2, #3
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4013      	ands	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f003 0203 	and.w	r2, r3, #3
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4313      	orrs	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 80a2 	beq.w	8002886 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	4b57      	ldr	r3, [pc, #348]	; (80028a4 <HAL_GPIO_Init+0x2e8>)
 8002748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800274a:	4a56      	ldr	r2, [pc, #344]	; (80028a4 <HAL_GPIO_Init+0x2e8>)
 800274c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002750:	6453      	str	r3, [r2, #68]	; 0x44
 8002752:	4b54      	ldr	r3, [pc, #336]	; (80028a4 <HAL_GPIO_Init+0x2e8>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800275e:	4a52      	ldr	r2, [pc, #328]	; (80028a8 <HAL_GPIO_Init+0x2ec>)
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	089b      	lsrs	r3, r3, #2
 8002764:	3302      	adds	r3, #2
 8002766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	220f      	movs	r2, #15
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43db      	mvns	r3, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4013      	ands	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a49      	ldr	r2, [pc, #292]	; (80028ac <HAL_GPIO_Init+0x2f0>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d019      	beq.n	80027be <HAL_GPIO_Init+0x202>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a48      	ldr	r2, [pc, #288]	; (80028b0 <HAL_GPIO_Init+0x2f4>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d013      	beq.n	80027ba <HAL_GPIO_Init+0x1fe>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a47      	ldr	r2, [pc, #284]	; (80028b4 <HAL_GPIO_Init+0x2f8>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d00d      	beq.n	80027b6 <HAL_GPIO_Init+0x1fa>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a46      	ldr	r2, [pc, #280]	; (80028b8 <HAL_GPIO_Init+0x2fc>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d007      	beq.n	80027b2 <HAL_GPIO_Init+0x1f6>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a45      	ldr	r2, [pc, #276]	; (80028bc <HAL_GPIO_Init+0x300>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d101      	bne.n	80027ae <HAL_GPIO_Init+0x1f2>
 80027aa:	2304      	movs	r3, #4
 80027ac:	e008      	b.n	80027c0 <HAL_GPIO_Init+0x204>
 80027ae:	2307      	movs	r3, #7
 80027b0:	e006      	b.n	80027c0 <HAL_GPIO_Init+0x204>
 80027b2:	2303      	movs	r3, #3
 80027b4:	e004      	b.n	80027c0 <HAL_GPIO_Init+0x204>
 80027b6:	2302      	movs	r3, #2
 80027b8:	e002      	b.n	80027c0 <HAL_GPIO_Init+0x204>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <HAL_GPIO_Init+0x204>
 80027be:	2300      	movs	r3, #0
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	f002 0203 	and.w	r2, r2, #3
 80027c6:	0092      	lsls	r2, r2, #2
 80027c8:	4093      	lsls	r3, r2
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027d0:	4935      	ldr	r1, [pc, #212]	; (80028a8 <HAL_GPIO_Init+0x2ec>)
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	089b      	lsrs	r3, r3, #2
 80027d6:	3302      	adds	r3, #2
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027de:	4b38      	ldr	r3, [pc, #224]	; (80028c0 <HAL_GPIO_Init+0x304>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	43db      	mvns	r3, r3
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	4013      	ands	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	4313      	orrs	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002802:	4a2f      	ldr	r2, [pc, #188]	; (80028c0 <HAL_GPIO_Init+0x304>)
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002808:	4b2d      	ldr	r3, [pc, #180]	; (80028c0 <HAL_GPIO_Init+0x304>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	43db      	mvns	r3, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d003      	beq.n	800282c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	4313      	orrs	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800282c:	4a24      	ldr	r2, [pc, #144]	; (80028c0 <HAL_GPIO_Init+0x304>)
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002832:	4b23      	ldr	r3, [pc, #140]	; (80028c0 <HAL_GPIO_Init+0x304>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	43db      	mvns	r3, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4013      	ands	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002856:	4a1a      	ldr	r2, [pc, #104]	; (80028c0 <HAL_GPIO_Init+0x304>)
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800285c:	4b18      	ldr	r3, [pc, #96]	; (80028c0 <HAL_GPIO_Init+0x304>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	43db      	mvns	r3, r3
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4013      	ands	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d003      	beq.n	8002880 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002880:	4a0f      	ldr	r2, [pc, #60]	; (80028c0 <HAL_GPIO_Init+0x304>)
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3301      	adds	r3, #1
 800288a:	61fb      	str	r3, [r7, #28]
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	2b0f      	cmp	r3, #15
 8002890:	f67f aea2 	bls.w	80025d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002894:	bf00      	nop
 8002896:	bf00      	nop
 8002898:	3724      	adds	r7, #36	; 0x24
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	40023800 	.word	0x40023800
 80028a8:	40013800 	.word	0x40013800
 80028ac:	40020000 	.word	0x40020000
 80028b0:	40020400 	.word	0x40020400
 80028b4:	40020800 	.word	0x40020800
 80028b8:	40020c00 	.word	0x40020c00
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40013c00 	.word	0x40013c00

080028c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	807b      	strh	r3, [r7, #2]
 80028d0:	4613      	mov	r3, r2
 80028d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028d4:	787b      	ldrb	r3, [r7, #1]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028da:	887a      	ldrh	r2, [r7, #2]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028e0:	e003      	b.n	80028ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028e2:	887b      	ldrh	r3, [r7, #2]
 80028e4:	041a      	lsls	r2, r3, #16
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	619a      	str	r2, [r3, #24]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
	...

080028f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e267      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	d075      	beq.n	8002a02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002916:	4b88      	ldr	r3, [pc, #544]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f003 030c 	and.w	r3, r3, #12
 800291e:	2b04      	cmp	r3, #4
 8002920:	d00c      	beq.n	800293c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002922:	4b85      	ldr	r3, [pc, #532]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800292a:	2b08      	cmp	r3, #8
 800292c:	d112      	bne.n	8002954 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800292e:	4b82      	ldr	r3, [pc, #520]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002936:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800293a:	d10b      	bne.n	8002954 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800293c:	4b7e      	ldr	r3, [pc, #504]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d05b      	beq.n	8002a00 <HAL_RCC_OscConfig+0x108>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d157      	bne.n	8002a00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e242      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800295c:	d106      	bne.n	800296c <HAL_RCC_OscConfig+0x74>
 800295e:	4b76      	ldr	r3, [pc, #472]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a75      	ldr	r2, [pc, #468]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	e01d      	b.n	80029a8 <HAL_RCC_OscConfig+0xb0>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002974:	d10c      	bne.n	8002990 <HAL_RCC_OscConfig+0x98>
 8002976:	4b70      	ldr	r3, [pc, #448]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a6f      	ldr	r2, [pc, #444]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 800297c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	4b6d      	ldr	r3, [pc, #436]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a6c      	ldr	r2, [pc, #432]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	e00b      	b.n	80029a8 <HAL_RCC_OscConfig+0xb0>
 8002990:	4b69      	ldr	r3, [pc, #420]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a68      	ldr	r2, [pc, #416]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	4b66      	ldr	r3, [pc, #408]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a65      	ldr	r2, [pc, #404]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 80029a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d013      	beq.n	80029d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b0:	f7ff fcee 	bl	8002390 <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029b8:	f7ff fcea 	bl	8002390 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b64      	cmp	r3, #100	; 0x64
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e207      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ca:	4b5b      	ldr	r3, [pc, #364]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0xc0>
 80029d6:	e014      	b.n	8002a02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d8:	f7ff fcda 	bl	8002390 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029e0:	f7ff fcd6 	bl	8002390 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b64      	cmp	r3, #100	; 0x64
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e1f3      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029f2:	4b51      	ldr	r3, [pc, #324]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f0      	bne.n	80029e0 <HAL_RCC_OscConfig+0xe8>
 80029fe:	e000      	b.n	8002a02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d063      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a0e:	4b4a      	ldr	r3, [pc, #296]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 030c 	and.w	r3, r3, #12
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00b      	beq.n	8002a32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a1a:	4b47      	ldr	r3, [pc, #284]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a22:	2b08      	cmp	r3, #8
 8002a24:	d11c      	bne.n	8002a60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a26:	4b44      	ldr	r3, [pc, #272]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d116      	bne.n	8002a60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a32:	4b41      	ldr	r3, [pc, #260]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d005      	beq.n	8002a4a <HAL_RCC_OscConfig+0x152>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d001      	beq.n	8002a4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e1c7      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4a:	4b3b      	ldr	r3, [pc, #236]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	4937      	ldr	r1, [pc, #220]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a5e:	e03a      	b.n	8002ad6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d020      	beq.n	8002aaa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a68:	4b34      	ldr	r3, [pc, #208]	; (8002b3c <HAL_RCC_OscConfig+0x244>)
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6e:	f7ff fc8f 	bl	8002390 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a76:	f7ff fc8b 	bl	8002390 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e1a8      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a88:	4b2b      	ldr	r3, [pc, #172]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a94:	4b28      	ldr	r3, [pc, #160]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	00db      	lsls	r3, r3, #3
 8002aa2:	4925      	ldr	r1, [pc, #148]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	600b      	str	r3, [r1, #0]
 8002aa8:	e015      	b.n	8002ad6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aaa:	4b24      	ldr	r3, [pc, #144]	; (8002b3c <HAL_RCC_OscConfig+0x244>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab0:	f7ff fc6e 	bl	8002390 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ab8:	f7ff fc6a 	bl	8002390 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e187      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aca:	4b1b      	ldr	r3, [pc, #108]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1f0      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0308 	and.w	r3, r3, #8
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d036      	beq.n	8002b50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d016      	beq.n	8002b18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aea:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <HAL_RCC_OscConfig+0x248>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af0:	f7ff fc4e 	bl	8002390 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002af8:	f7ff fc4a 	bl	8002390 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e167      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b0a:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <HAL_RCC_OscConfig+0x240>)
 8002b0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d0f0      	beq.n	8002af8 <HAL_RCC_OscConfig+0x200>
 8002b16:	e01b      	b.n	8002b50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b18:	4b09      	ldr	r3, [pc, #36]	; (8002b40 <HAL_RCC_OscConfig+0x248>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b1e:	f7ff fc37 	bl	8002390 <HAL_GetTick>
 8002b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b24:	e00e      	b.n	8002b44 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b26:	f7ff fc33 	bl	8002390 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d907      	bls.n	8002b44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e150      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	42470000 	.word	0x42470000
 8002b40:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b44:	4b88      	ldr	r3, [pc, #544]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1ea      	bne.n	8002b26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 8097 	beq.w	8002c8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b62:	4b81      	ldr	r3, [pc, #516]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d10f      	bne.n	8002b8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	4b7d      	ldr	r3, [pc, #500]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	4a7c      	ldr	r2, [pc, #496]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b7e:	4b7a      	ldr	r3, [pc, #488]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b86:	60bb      	str	r3, [r7, #8]
 8002b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8e:	4b77      	ldr	r3, [pc, #476]	; (8002d6c <HAL_RCC_OscConfig+0x474>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d118      	bne.n	8002bcc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b9a:	4b74      	ldr	r3, [pc, #464]	; (8002d6c <HAL_RCC_OscConfig+0x474>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a73      	ldr	r2, [pc, #460]	; (8002d6c <HAL_RCC_OscConfig+0x474>)
 8002ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ba6:	f7ff fbf3 	bl	8002390 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bae:	f7ff fbef 	bl	8002390 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e10c      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc0:	4b6a      	ldr	r3, [pc, #424]	; (8002d6c <HAL_RCC_OscConfig+0x474>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0f0      	beq.n	8002bae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d106      	bne.n	8002be2 <HAL_RCC_OscConfig+0x2ea>
 8002bd4:	4b64      	ldr	r3, [pc, #400]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd8:	4a63      	ldr	r2, [pc, #396]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	6713      	str	r3, [r2, #112]	; 0x70
 8002be0:	e01c      	b.n	8002c1c <HAL_RCC_OscConfig+0x324>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2b05      	cmp	r3, #5
 8002be8:	d10c      	bne.n	8002c04 <HAL_RCC_OscConfig+0x30c>
 8002bea:	4b5f      	ldr	r3, [pc, #380]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bee:	4a5e      	ldr	r2, [pc, #376]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002bf0:	f043 0304 	orr.w	r3, r3, #4
 8002bf4:	6713      	str	r3, [r2, #112]	; 0x70
 8002bf6:	4b5c      	ldr	r3, [pc, #368]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bfa:	4a5b      	ldr	r2, [pc, #364]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002bfc:	f043 0301 	orr.w	r3, r3, #1
 8002c00:	6713      	str	r3, [r2, #112]	; 0x70
 8002c02:	e00b      	b.n	8002c1c <HAL_RCC_OscConfig+0x324>
 8002c04:	4b58      	ldr	r3, [pc, #352]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c08:	4a57      	ldr	r2, [pc, #348]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c0a:	f023 0301 	bic.w	r3, r3, #1
 8002c0e:	6713      	str	r3, [r2, #112]	; 0x70
 8002c10:	4b55      	ldr	r3, [pc, #340]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c14:	4a54      	ldr	r2, [pc, #336]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c16:	f023 0304 	bic.w	r3, r3, #4
 8002c1a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d015      	beq.n	8002c50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c24:	f7ff fbb4 	bl	8002390 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c2a:	e00a      	b.n	8002c42 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c2c:	f7ff fbb0 	bl	8002390 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e0cb      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c42:	4b49      	ldr	r3, [pc, #292]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0ee      	beq.n	8002c2c <HAL_RCC_OscConfig+0x334>
 8002c4e:	e014      	b.n	8002c7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c50:	f7ff fb9e 	bl	8002390 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c56:	e00a      	b.n	8002c6e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c58:	f7ff fb9a 	bl	8002390 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e0b5      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c6e:	4b3e      	ldr	r3, [pc, #248]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1ee      	bne.n	8002c58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c7a:	7dfb      	ldrb	r3, [r7, #23]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d105      	bne.n	8002c8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c80:	4b39      	ldr	r3, [pc, #228]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c84:	4a38      	ldr	r2, [pc, #224]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 80a1 	beq.w	8002dd8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c96:	4b34      	ldr	r3, [pc, #208]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f003 030c 	and.w	r3, r3, #12
 8002c9e:	2b08      	cmp	r3, #8
 8002ca0:	d05c      	beq.n	8002d5c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d141      	bne.n	8002d2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002caa:	4b31      	ldr	r3, [pc, #196]	; (8002d70 <HAL_RCC_OscConfig+0x478>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb0:	f7ff fb6e 	bl	8002390 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cb8:	f7ff fb6a 	bl	8002390 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e087      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cca:	4b27      	ldr	r3, [pc, #156]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1f0      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69da      	ldr	r2, [r3, #28]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	019b      	lsls	r3, r3, #6
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	085b      	lsrs	r3, r3, #1
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	041b      	lsls	r3, r3, #16
 8002cf2:	431a      	orrs	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf8:	061b      	lsls	r3, r3, #24
 8002cfa:	491b      	ldr	r1, [pc, #108]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d00:	4b1b      	ldr	r3, [pc, #108]	; (8002d70 <HAL_RCC_OscConfig+0x478>)
 8002d02:	2201      	movs	r2, #1
 8002d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d06:	f7ff fb43 	bl	8002390 <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d0c:	e008      	b.n	8002d20 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d0e:	f7ff fb3f 	bl	8002390 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e05c      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d20:	4b11      	ldr	r3, [pc, #68]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d0f0      	beq.n	8002d0e <HAL_RCC_OscConfig+0x416>
 8002d2c:	e054      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d2e:	4b10      	ldr	r3, [pc, #64]	; (8002d70 <HAL_RCC_OscConfig+0x478>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d34:	f7ff fb2c 	bl	8002390 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d3c:	f7ff fb28 	bl	8002390 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e045      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d4e:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <HAL_RCC_OscConfig+0x470>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0x444>
 8002d5a:	e03d      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d107      	bne.n	8002d74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e038      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
 8002d68:	40023800 	.word	0x40023800
 8002d6c:	40007000 	.word	0x40007000
 8002d70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d74:	4b1b      	ldr	r3, [pc, #108]	; (8002de4 <HAL_RCC_OscConfig+0x4ec>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d028      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d121      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d11a      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002da4:	4013      	ands	r3, r2
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002daa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d111      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dba:	085b      	lsrs	r3, r3, #1
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d107      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d001      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e000      	b.n	8002dda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40023800 	.word	0x40023800

08002de8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e0cc      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dfc:	4b68      	ldr	r3, [pc, #416]	; (8002fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0307 	and.w	r3, r3, #7
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d90c      	bls.n	8002e24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0a:	4b65      	ldr	r3, [pc, #404]	; (8002fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	b2d2      	uxtb	r2, r2
 8002e10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e12:	4b63      	ldr	r3, [pc, #396]	; (8002fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d001      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e0b8      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d020      	beq.n	8002e72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d005      	beq.n	8002e48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e3c:	4b59      	ldr	r3, [pc, #356]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	4a58      	ldr	r2, [pc, #352]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0308 	and.w	r3, r3, #8
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e54:	4b53      	ldr	r3, [pc, #332]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	4a52      	ldr	r2, [pc, #328]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e60:	4b50      	ldr	r3, [pc, #320]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	494d      	ldr	r1, [pc, #308]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d044      	beq.n	8002f08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d107      	bne.n	8002e96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e86:	4b47      	ldr	r3, [pc, #284]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d119      	bne.n	8002ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e07f      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d003      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ea2:	2b03      	cmp	r3, #3
 8002ea4:	d107      	bne.n	8002eb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ea6:	4b3f      	ldr	r3, [pc, #252]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d109      	bne.n	8002ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e06f      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eb6:	4b3b      	ldr	r3, [pc, #236]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e067      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ec6:	4b37      	ldr	r3, [pc, #220]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f023 0203 	bic.w	r2, r3, #3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	4934      	ldr	r1, [pc, #208]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ed8:	f7ff fa5a 	bl	8002390 <HAL_GetTick>
 8002edc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ede:	e00a      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee0:	f7ff fa56 	bl	8002390 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e04f      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef6:	4b2b      	ldr	r3, [pc, #172]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 020c 	and.w	r2, r3, #12
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d1eb      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f08:	4b25      	ldr	r3, [pc, #148]	; (8002fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d20c      	bcs.n	8002f30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f16:	4b22      	ldr	r3, [pc, #136]	; (8002fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	b2d2      	uxtb	r2, r2
 8002f1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1e:	4b20      	ldr	r3, [pc, #128]	; (8002fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d001      	beq.n	8002f30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e032      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d008      	beq.n	8002f4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f3c:	4b19      	ldr	r3, [pc, #100]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	4916      	ldr	r1, [pc, #88]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0308 	and.w	r3, r3, #8
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d009      	beq.n	8002f6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f5a:	4b12      	ldr	r3, [pc, #72]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	490e      	ldr	r1, [pc, #56]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f6e:	f000 f821 	bl	8002fb4 <HAL_RCC_GetSysClockFreq>
 8002f72:	4602      	mov	r2, r0
 8002f74:	4b0b      	ldr	r3, [pc, #44]	; (8002fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	f003 030f 	and.w	r3, r3, #15
 8002f7e:	490a      	ldr	r1, [pc, #40]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f80:	5ccb      	ldrb	r3, [r1, r3]
 8002f82:	fa22 f303 	lsr.w	r3, r2, r3
 8002f86:	4a09      	ldr	r2, [pc, #36]	; (8002fac <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f8a:	4b09      	ldr	r3, [pc, #36]	; (8002fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff f9ba 	bl	8002308 <HAL_InitTick>

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40023c00 	.word	0x40023c00
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	08004db0 	.word	0x08004db0
 8002fac:	20000058 	.word	0x20000058
 8002fb0:	2000005c 	.word	0x2000005c

08002fb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fb8:	b090      	sub	sp, #64	; 0x40
 8002fba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	637b      	str	r3, [r7, #52]	; 0x34
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fcc:	4b59      	ldr	r3, [pc, #356]	; (8003134 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 030c 	and.w	r3, r3, #12
 8002fd4:	2b08      	cmp	r3, #8
 8002fd6:	d00d      	beq.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x40>
 8002fd8:	2b08      	cmp	r3, #8
 8002fda:	f200 80a1 	bhi.w	8003120 <HAL_RCC_GetSysClockFreq+0x16c>
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x34>
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	d003      	beq.n	8002fee <HAL_RCC_GetSysClockFreq+0x3a>
 8002fe6:	e09b      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fe8:	4b53      	ldr	r3, [pc, #332]	; (8003138 <HAL_RCC_GetSysClockFreq+0x184>)
 8002fea:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002fec:	e09b      	b.n	8003126 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fee:	4b53      	ldr	r3, [pc, #332]	; (800313c <HAL_RCC_GetSysClockFreq+0x188>)
 8002ff0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ff2:	e098      	b.n	8003126 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ff4:	4b4f      	ldr	r3, [pc, #316]	; (8003134 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ffc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ffe:	4b4d      	ldr	r3, [pc, #308]	; (8003134 <HAL_RCC_GetSysClockFreq+0x180>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d028      	beq.n	800305c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800300a:	4b4a      	ldr	r3, [pc, #296]	; (8003134 <HAL_RCC_GetSysClockFreq+0x180>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	099b      	lsrs	r3, r3, #6
 8003010:	2200      	movs	r2, #0
 8003012:	623b      	str	r3, [r7, #32]
 8003014:	627a      	str	r2, [r7, #36]	; 0x24
 8003016:	6a3b      	ldr	r3, [r7, #32]
 8003018:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800301c:	2100      	movs	r1, #0
 800301e:	4b47      	ldr	r3, [pc, #284]	; (800313c <HAL_RCC_GetSysClockFreq+0x188>)
 8003020:	fb03 f201 	mul.w	r2, r3, r1
 8003024:	2300      	movs	r3, #0
 8003026:	fb00 f303 	mul.w	r3, r0, r3
 800302a:	4413      	add	r3, r2
 800302c:	4a43      	ldr	r2, [pc, #268]	; (800313c <HAL_RCC_GetSysClockFreq+0x188>)
 800302e:	fba0 1202 	umull	r1, r2, r0, r2
 8003032:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003034:	460a      	mov	r2, r1
 8003036:	62ba      	str	r2, [r7, #40]	; 0x28
 8003038:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800303a:	4413      	add	r3, r2
 800303c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800303e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003040:	2200      	movs	r2, #0
 8003042:	61bb      	str	r3, [r7, #24]
 8003044:	61fa      	str	r2, [r7, #28]
 8003046:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800304a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800304e:	f7fd f917 	bl	8000280 <__aeabi_uldivmod>
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4613      	mov	r3, r2
 8003058:	63fb      	str	r3, [r7, #60]	; 0x3c
 800305a:	e053      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800305c:	4b35      	ldr	r3, [pc, #212]	; (8003134 <HAL_RCC_GetSysClockFreq+0x180>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	099b      	lsrs	r3, r3, #6
 8003062:	2200      	movs	r2, #0
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	617a      	str	r2, [r7, #20]
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800306e:	f04f 0b00 	mov.w	fp, #0
 8003072:	4652      	mov	r2, sl
 8003074:	465b      	mov	r3, fp
 8003076:	f04f 0000 	mov.w	r0, #0
 800307a:	f04f 0100 	mov.w	r1, #0
 800307e:	0159      	lsls	r1, r3, #5
 8003080:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003084:	0150      	lsls	r0, r2, #5
 8003086:	4602      	mov	r2, r0
 8003088:	460b      	mov	r3, r1
 800308a:	ebb2 080a 	subs.w	r8, r2, sl
 800308e:	eb63 090b 	sbc.w	r9, r3, fp
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	f04f 0300 	mov.w	r3, #0
 800309a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800309e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80030a2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80030a6:	ebb2 0408 	subs.w	r4, r2, r8
 80030aa:	eb63 0509 	sbc.w	r5, r3, r9
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	f04f 0300 	mov.w	r3, #0
 80030b6:	00eb      	lsls	r3, r5, #3
 80030b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030bc:	00e2      	lsls	r2, r4, #3
 80030be:	4614      	mov	r4, r2
 80030c0:	461d      	mov	r5, r3
 80030c2:	eb14 030a 	adds.w	r3, r4, sl
 80030c6:	603b      	str	r3, [r7, #0]
 80030c8:	eb45 030b 	adc.w	r3, r5, fp
 80030cc:	607b      	str	r3, [r7, #4]
 80030ce:	f04f 0200 	mov.w	r2, #0
 80030d2:	f04f 0300 	mov.w	r3, #0
 80030d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030da:	4629      	mov	r1, r5
 80030dc:	028b      	lsls	r3, r1, #10
 80030de:	4621      	mov	r1, r4
 80030e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030e4:	4621      	mov	r1, r4
 80030e6:	028a      	lsls	r2, r1, #10
 80030e8:	4610      	mov	r0, r2
 80030ea:	4619      	mov	r1, r3
 80030ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ee:	2200      	movs	r2, #0
 80030f0:	60bb      	str	r3, [r7, #8]
 80030f2:	60fa      	str	r2, [r7, #12]
 80030f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030f8:	f7fd f8c2 	bl	8000280 <__aeabi_uldivmod>
 80030fc:	4602      	mov	r2, r0
 80030fe:	460b      	mov	r3, r1
 8003100:	4613      	mov	r3, r2
 8003102:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003104:	4b0b      	ldr	r3, [pc, #44]	; (8003134 <HAL_RCC_GetSysClockFreq+0x180>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	0c1b      	lsrs	r3, r3, #16
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	3301      	adds	r3, #1
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003114:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003118:	fbb2 f3f3 	udiv	r3, r2, r3
 800311c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800311e:	e002      	b.n	8003126 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003120:	4b05      	ldr	r3, [pc, #20]	; (8003138 <HAL_RCC_GetSysClockFreq+0x184>)
 8003122:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003124:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003128:	4618      	mov	r0, r3
 800312a:	3740      	adds	r7, #64	; 0x40
 800312c:	46bd      	mov	sp, r7
 800312e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003132:	bf00      	nop
 8003134:	40023800 	.word	0x40023800
 8003138:	00f42400 	.word	0x00f42400
 800313c:	017d7840 	.word	0x017d7840

08003140 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e07b      	b.n	800324a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003156:	2b00      	cmp	r3, #0
 8003158:	d108      	bne.n	800316c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003162:	d009      	beq.n	8003178 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	61da      	str	r2, [r3, #28]
 800316a:	e005      	b.n	8003178 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d106      	bne.n	8003198 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7fe ff24 	bl	8001fe0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2202      	movs	r2, #2
 800319c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031e8:	431a      	orrs	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69db      	ldr	r3, [r3, #28]
 80031ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031fc:	ea42 0103 	orr.w	r1, r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	0c1b      	lsrs	r3, r3, #16
 8003216:	f003 0104 	and.w	r1, r3, #4
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321e:	f003 0210 	and.w	r2, r3, #16
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	69da      	ldr	r2, [r3, #28]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003238:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b088      	sub	sp, #32
 8003256:	af00      	add	r7, sp, #0
 8003258:	60f8      	str	r0, [r7, #12]
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	603b      	str	r3, [r7, #0]
 800325e:	4613      	mov	r3, r2
 8003260:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003262:	2300      	movs	r3, #0
 8003264:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800326c:	2b01      	cmp	r3, #1
 800326e:	d101      	bne.n	8003274 <HAL_SPI_Transmit+0x22>
 8003270:	2302      	movs	r3, #2
 8003272:	e126      	b.n	80034c2 <HAL_SPI_Transmit+0x270>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800327c:	f7ff f888 	bl	8002390 <HAL_GetTick>
 8003280:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800328c:	b2db      	uxtb	r3, r3
 800328e:	2b01      	cmp	r3, #1
 8003290:	d002      	beq.n	8003298 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003292:	2302      	movs	r3, #2
 8003294:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003296:	e10b      	b.n	80034b0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d002      	beq.n	80032a4 <HAL_SPI_Transmit+0x52>
 800329e:	88fb      	ldrh	r3, [r7, #6]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d102      	bne.n	80032aa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80032a8:	e102      	b.n	80034b0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2203      	movs	r2, #3
 80032ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	88fa      	ldrh	r2, [r7, #6]
 80032c2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	88fa      	ldrh	r2, [r7, #6]
 80032c8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032f0:	d10f      	bne.n	8003312 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003300:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003310:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800331c:	2b40      	cmp	r3, #64	; 0x40
 800331e:	d007      	beq.n	8003330 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800332e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003338:	d14b      	bne.n	80033d2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <HAL_SPI_Transmit+0xf6>
 8003342:	8afb      	ldrh	r3, [r7, #22]
 8003344:	2b01      	cmp	r3, #1
 8003346:	d13e      	bne.n	80033c6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334c:	881a      	ldrh	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003358:	1c9a      	adds	r2, r3, #2
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003362:	b29b      	uxth	r3, r3
 8003364:	3b01      	subs	r3, #1
 8003366:	b29a      	uxth	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800336c:	e02b      	b.n	80033c6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b02      	cmp	r3, #2
 800337a:	d112      	bne.n	80033a2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003380:	881a      	ldrh	r2, [r3, #0]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338c:	1c9a      	adds	r2, r3, #2
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003396:	b29b      	uxth	r3, r3
 8003398:	3b01      	subs	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	86da      	strh	r2, [r3, #54]	; 0x36
 80033a0:	e011      	b.n	80033c6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033a2:	f7fe fff5 	bl	8002390 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d803      	bhi.n	80033ba <HAL_SPI_Transmit+0x168>
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b8:	d102      	bne.n	80033c0 <HAL_SPI_Transmit+0x16e>
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d102      	bne.n	80033c6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80033c4:	e074      	b.n	80034b0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1ce      	bne.n	800336e <HAL_SPI_Transmit+0x11c>
 80033d0:	e04c      	b.n	800346c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <HAL_SPI_Transmit+0x18e>
 80033da:	8afb      	ldrh	r3, [r7, #22]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d140      	bne.n	8003462 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	330c      	adds	r3, #12
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003406:	e02c      	b.n	8003462 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b02      	cmp	r3, #2
 8003414:	d113      	bne.n	800343e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	330c      	adds	r3, #12
 8003420:	7812      	ldrb	r2, [r2, #0]
 8003422:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003428:	1c5a      	adds	r2, r3, #1
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003432:	b29b      	uxth	r3, r3
 8003434:	3b01      	subs	r3, #1
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	86da      	strh	r2, [r3, #54]	; 0x36
 800343c:	e011      	b.n	8003462 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800343e:	f7fe ffa7 	bl	8002390 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	429a      	cmp	r2, r3
 800344c:	d803      	bhi.n	8003456 <HAL_SPI_Transmit+0x204>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003454:	d102      	bne.n	800345c <HAL_SPI_Transmit+0x20a>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d102      	bne.n	8003462 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003460:	e026      	b.n	80034b0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1cd      	bne.n	8003408 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	6839      	ldr	r1, [r7, #0]
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 f8b3 	bl	80035dc <SPI_EndRxTxTransaction>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2220      	movs	r2, #32
 8003480:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10a      	bne.n	80034a0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d002      	beq.n	80034ae <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	77fb      	strb	r3, [r7, #31]
 80034ac:	e000      	b.n	80034b0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80034ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3720      	adds	r7, #32
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	603b      	str	r3, [r7, #0]
 80034d8:	4613      	mov	r3, r2
 80034da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80034dc:	f7fe ff58 	bl	8002390 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	4413      	add	r3, r2
 80034ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034ec:	f7fe ff50 	bl	8002390 <HAL_GetTick>
 80034f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034f2:	4b39      	ldr	r3, [pc, #228]	; (80035d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	015b      	lsls	r3, r3, #5
 80034f8:	0d1b      	lsrs	r3, r3, #20
 80034fa:	69fa      	ldr	r2, [r7, #28]
 80034fc:	fb02 f303 	mul.w	r3, r2, r3
 8003500:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003502:	e054      	b.n	80035ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350a:	d050      	beq.n	80035ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800350c:	f7fe ff40 	bl	8002390 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	69fa      	ldr	r2, [r7, #28]
 8003518:	429a      	cmp	r2, r3
 800351a:	d902      	bls.n	8003522 <SPI_WaitFlagStateUntilTimeout+0x56>
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d13d      	bne.n	800359e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003530:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800353a:	d111      	bne.n	8003560 <SPI_WaitFlagStateUntilTimeout+0x94>
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003544:	d004      	beq.n	8003550 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800354e:	d107      	bne.n	8003560 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800355e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003564:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003568:	d10f      	bne.n	800358a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003588:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e017      	b.n	80035ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80035a4:	2300      	movs	r3, #0
 80035a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4013      	ands	r3, r2
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	bf0c      	ite	eq
 80035be:	2301      	moveq	r3, #1
 80035c0:	2300      	movne	r3, #0
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	461a      	mov	r2, r3
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d19b      	bne.n	8003504 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3720      	adds	r7, #32
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20000058 	.word	0x20000058

080035dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b088      	sub	sp, #32
 80035e0:	af02      	add	r7, sp, #8
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  /* Timeout in Вµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80035e8:	4b1b      	ldr	r3, [pc, #108]	; (8003658 <SPI_EndRxTxTransaction+0x7c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a1b      	ldr	r2, [pc, #108]	; (800365c <SPI_EndRxTxTransaction+0x80>)
 80035ee:	fba2 2303 	umull	r2, r3, r2, r3
 80035f2:	0d5b      	lsrs	r3, r3, #21
 80035f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80035f8:	fb02 f303 	mul.w	r3, r2, r3
 80035fc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003606:	d112      	bne.n	800362e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2200      	movs	r2, #0
 8003610:	2180      	movs	r1, #128	; 0x80
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f7ff ff5a 	bl	80034cc <SPI_WaitFlagStateUntilTimeout>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d016      	beq.n	800364c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003622:	f043 0220 	orr.w	r2, r3, #32
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e00f      	b.n	800364e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00a      	beq.n	800364a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	3b01      	subs	r3, #1
 8003638:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003644:	2b80      	cmp	r3, #128	; 0x80
 8003646:	d0f2      	beq.n	800362e <SPI_EndRxTxTransaction+0x52>
 8003648:	e000      	b.n	800364c <SPI_EndRxTxTransaction+0x70>
        break;
 800364a:	bf00      	nop
  }

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	20000058 	.word	0x20000058
 800365c:	165e9f81 	.word	0x165e9f81

08003660 <__errno>:
 8003660:	4b01      	ldr	r3, [pc, #4]	; (8003668 <__errno+0x8>)
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	20000064 	.word	0x20000064

0800366c <__libc_init_array>:
 800366c:	b570      	push	{r4, r5, r6, lr}
 800366e:	4d0d      	ldr	r5, [pc, #52]	; (80036a4 <__libc_init_array+0x38>)
 8003670:	4c0d      	ldr	r4, [pc, #52]	; (80036a8 <__libc_init_array+0x3c>)
 8003672:	1b64      	subs	r4, r4, r5
 8003674:	10a4      	asrs	r4, r4, #2
 8003676:	2600      	movs	r6, #0
 8003678:	42a6      	cmp	r6, r4
 800367a:	d109      	bne.n	8003690 <__libc_init_array+0x24>
 800367c:	4d0b      	ldr	r5, [pc, #44]	; (80036ac <__libc_init_array+0x40>)
 800367e:	4c0c      	ldr	r4, [pc, #48]	; (80036b0 <__libc_init_array+0x44>)
 8003680:	f000 fc8e 	bl	8003fa0 <_init>
 8003684:	1b64      	subs	r4, r4, r5
 8003686:	10a4      	asrs	r4, r4, #2
 8003688:	2600      	movs	r6, #0
 800368a:	42a6      	cmp	r6, r4
 800368c:	d105      	bne.n	800369a <__libc_init_array+0x2e>
 800368e:	bd70      	pop	{r4, r5, r6, pc}
 8003690:	f855 3b04 	ldr.w	r3, [r5], #4
 8003694:	4798      	blx	r3
 8003696:	3601      	adds	r6, #1
 8003698:	e7ee      	b.n	8003678 <__libc_init_array+0xc>
 800369a:	f855 3b04 	ldr.w	r3, [r5], #4
 800369e:	4798      	blx	r3
 80036a0:	3601      	adds	r6, #1
 80036a2:	e7f2      	b.n	800368a <__libc_init_array+0x1e>
 80036a4:	08004dfc 	.word	0x08004dfc
 80036a8:	08004dfc 	.word	0x08004dfc
 80036ac:	08004dfc 	.word	0x08004dfc
 80036b0:	08004e00 	.word	0x08004e00

080036b4 <memset>:
 80036b4:	4402      	add	r2, r0
 80036b6:	4603      	mov	r3, r0
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d100      	bne.n	80036be <memset+0xa>
 80036bc:	4770      	bx	lr
 80036be:	f803 1b01 	strb.w	r1, [r3], #1
 80036c2:	e7f9      	b.n	80036b8 <memset+0x4>

080036c4 <siprintf>:
 80036c4:	b40e      	push	{r1, r2, r3}
 80036c6:	b500      	push	{lr}
 80036c8:	b09c      	sub	sp, #112	; 0x70
 80036ca:	ab1d      	add	r3, sp, #116	; 0x74
 80036cc:	9002      	str	r0, [sp, #8]
 80036ce:	9006      	str	r0, [sp, #24]
 80036d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80036d4:	4809      	ldr	r0, [pc, #36]	; (80036fc <siprintf+0x38>)
 80036d6:	9107      	str	r1, [sp, #28]
 80036d8:	9104      	str	r1, [sp, #16]
 80036da:	4909      	ldr	r1, [pc, #36]	; (8003700 <siprintf+0x3c>)
 80036dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80036e0:	9105      	str	r1, [sp, #20]
 80036e2:	6800      	ldr	r0, [r0, #0]
 80036e4:	9301      	str	r3, [sp, #4]
 80036e6:	a902      	add	r1, sp, #8
 80036e8:	f000 f868 	bl	80037bc <_svfiprintf_r>
 80036ec:	9b02      	ldr	r3, [sp, #8]
 80036ee:	2200      	movs	r2, #0
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	b01c      	add	sp, #112	; 0x70
 80036f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80036f8:	b003      	add	sp, #12
 80036fa:	4770      	bx	lr
 80036fc:	20000064 	.word	0x20000064
 8003700:	ffff0208 	.word	0xffff0208

08003704 <__ssputs_r>:
 8003704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003708:	688e      	ldr	r6, [r1, #8]
 800370a:	429e      	cmp	r6, r3
 800370c:	4682      	mov	sl, r0
 800370e:	460c      	mov	r4, r1
 8003710:	4690      	mov	r8, r2
 8003712:	461f      	mov	r7, r3
 8003714:	d838      	bhi.n	8003788 <__ssputs_r+0x84>
 8003716:	898a      	ldrh	r2, [r1, #12]
 8003718:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800371c:	d032      	beq.n	8003784 <__ssputs_r+0x80>
 800371e:	6825      	ldr	r5, [r4, #0]
 8003720:	6909      	ldr	r1, [r1, #16]
 8003722:	eba5 0901 	sub.w	r9, r5, r1
 8003726:	6965      	ldr	r5, [r4, #20]
 8003728:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800372c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003730:	3301      	adds	r3, #1
 8003732:	444b      	add	r3, r9
 8003734:	106d      	asrs	r5, r5, #1
 8003736:	429d      	cmp	r5, r3
 8003738:	bf38      	it	cc
 800373a:	461d      	movcc	r5, r3
 800373c:	0553      	lsls	r3, r2, #21
 800373e:	d531      	bpl.n	80037a4 <__ssputs_r+0xa0>
 8003740:	4629      	mov	r1, r5
 8003742:	f000 fb63 	bl	8003e0c <_malloc_r>
 8003746:	4606      	mov	r6, r0
 8003748:	b950      	cbnz	r0, 8003760 <__ssputs_r+0x5c>
 800374a:	230c      	movs	r3, #12
 800374c:	f8ca 3000 	str.w	r3, [sl]
 8003750:	89a3      	ldrh	r3, [r4, #12]
 8003752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003756:	81a3      	strh	r3, [r4, #12]
 8003758:	f04f 30ff 	mov.w	r0, #4294967295
 800375c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003760:	6921      	ldr	r1, [r4, #16]
 8003762:	464a      	mov	r2, r9
 8003764:	f000 fabe 	bl	8003ce4 <memcpy>
 8003768:	89a3      	ldrh	r3, [r4, #12]
 800376a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800376e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003772:	81a3      	strh	r3, [r4, #12]
 8003774:	6126      	str	r6, [r4, #16]
 8003776:	6165      	str	r5, [r4, #20]
 8003778:	444e      	add	r6, r9
 800377a:	eba5 0509 	sub.w	r5, r5, r9
 800377e:	6026      	str	r6, [r4, #0]
 8003780:	60a5      	str	r5, [r4, #8]
 8003782:	463e      	mov	r6, r7
 8003784:	42be      	cmp	r6, r7
 8003786:	d900      	bls.n	800378a <__ssputs_r+0x86>
 8003788:	463e      	mov	r6, r7
 800378a:	6820      	ldr	r0, [r4, #0]
 800378c:	4632      	mov	r2, r6
 800378e:	4641      	mov	r1, r8
 8003790:	f000 fab6 	bl	8003d00 <memmove>
 8003794:	68a3      	ldr	r3, [r4, #8]
 8003796:	1b9b      	subs	r3, r3, r6
 8003798:	60a3      	str	r3, [r4, #8]
 800379a:	6823      	ldr	r3, [r4, #0]
 800379c:	4433      	add	r3, r6
 800379e:	6023      	str	r3, [r4, #0]
 80037a0:	2000      	movs	r0, #0
 80037a2:	e7db      	b.n	800375c <__ssputs_r+0x58>
 80037a4:	462a      	mov	r2, r5
 80037a6:	f000 fba5 	bl	8003ef4 <_realloc_r>
 80037aa:	4606      	mov	r6, r0
 80037ac:	2800      	cmp	r0, #0
 80037ae:	d1e1      	bne.n	8003774 <__ssputs_r+0x70>
 80037b0:	6921      	ldr	r1, [r4, #16]
 80037b2:	4650      	mov	r0, sl
 80037b4:	f000 fabe 	bl	8003d34 <_free_r>
 80037b8:	e7c7      	b.n	800374a <__ssputs_r+0x46>
	...

080037bc <_svfiprintf_r>:
 80037bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c0:	4698      	mov	r8, r3
 80037c2:	898b      	ldrh	r3, [r1, #12]
 80037c4:	061b      	lsls	r3, r3, #24
 80037c6:	b09d      	sub	sp, #116	; 0x74
 80037c8:	4607      	mov	r7, r0
 80037ca:	460d      	mov	r5, r1
 80037cc:	4614      	mov	r4, r2
 80037ce:	d50e      	bpl.n	80037ee <_svfiprintf_r+0x32>
 80037d0:	690b      	ldr	r3, [r1, #16]
 80037d2:	b963      	cbnz	r3, 80037ee <_svfiprintf_r+0x32>
 80037d4:	2140      	movs	r1, #64	; 0x40
 80037d6:	f000 fb19 	bl	8003e0c <_malloc_r>
 80037da:	6028      	str	r0, [r5, #0]
 80037dc:	6128      	str	r0, [r5, #16]
 80037de:	b920      	cbnz	r0, 80037ea <_svfiprintf_r+0x2e>
 80037e0:	230c      	movs	r3, #12
 80037e2:	603b      	str	r3, [r7, #0]
 80037e4:	f04f 30ff 	mov.w	r0, #4294967295
 80037e8:	e0d1      	b.n	800398e <_svfiprintf_r+0x1d2>
 80037ea:	2340      	movs	r3, #64	; 0x40
 80037ec:	616b      	str	r3, [r5, #20]
 80037ee:	2300      	movs	r3, #0
 80037f0:	9309      	str	r3, [sp, #36]	; 0x24
 80037f2:	2320      	movs	r3, #32
 80037f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80037f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80037fc:	2330      	movs	r3, #48	; 0x30
 80037fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80039a8 <_svfiprintf_r+0x1ec>
 8003802:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003806:	f04f 0901 	mov.w	r9, #1
 800380a:	4623      	mov	r3, r4
 800380c:	469a      	mov	sl, r3
 800380e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003812:	b10a      	cbz	r2, 8003818 <_svfiprintf_r+0x5c>
 8003814:	2a25      	cmp	r2, #37	; 0x25
 8003816:	d1f9      	bne.n	800380c <_svfiprintf_r+0x50>
 8003818:	ebba 0b04 	subs.w	fp, sl, r4
 800381c:	d00b      	beq.n	8003836 <_svfiprintf_r+0x7a>
 800381e:	465b      	mov	r3, fp
 8003820:	4622      	mov	r2, r4
 8003822:	4629      	mov	r1, r5
 8003824:	4638      	mov	r0, r7
 8003826:	f7ff ff6d 	bl	8003704 <__ssputs_r>
 800382a:	3001      	adds	r0, #1
 800382c:	f000 80aa 	beq.w	8003984 <_svfiprintf_r+0x1c8>
 8003830:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003832:	445a      	add	r2, fp
 8003834:	9209      	str	r2, [sp, #36]	; 0x24
 8003836:	f89a 3000 	ldrb.w	r3, [sl]
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 80a2 	beq.w	8003984 <_svfiprintf_r+0x1c8>
 8003840:	2300      	movs	r3, #0
 8003842:	f04f 32ff 	mov.w	r2, #4294967295
 8003846:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800384a:	f10a 0a01 	add.w	sl, sl, #1
 800384e:	9304      	str	r3, [sp, #16]
 8003850:	9307      	str	r3, [sp, #28]
 8003852:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003856:	931a      	str	r3, [sp, #104]	; 0x68
 8003858:	4654      	mov	r4, sl
 800385a:	2205      	movs	r2, #5
 800385c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003860:	4851      	ldr	r0, [pc, #324]	; (80039a8 <_svfiprintf_r+0x1ec>)
 8003862:	f7fc fcbd 	bl	80001e0 <memchr>
 8003866:	9a04      	ldr	r2, [sp, #16]
 8003868:	b9d8      	cbnz	r0, 80038a2 <_svfiprintf_r+0xe6>
 800386a:	06d0      	lsls	r0, r2, #27
 800386c:	bf44      	itt	mi
 800386e:	2320      	movmi	r3, #32
 8003870:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003874:	0711      	lsls	r1, r2, #28
 8003876:	bf44      	itt	mi
 8003878:	232b      	movmi	r3, #43	; 0x2b
 800387a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800387e:	f89a 3000 	ldrb.w	r3, [sl]
 8003882:	2b2a      	cmp	r3, #42	; 0x2a
 8003884:	d015      	beq.n	80038b2 <_svfiprintf_r+0xf6>
 8003886:	9a07      	ldr	r2, [sp, #28]
 8003888:	4654      	mov	r4, sl
 800388a:	2000      	movs	r0, #0
 800388c:	f04f 0c0a 	mov.w	ip, #10
 8003890:	4621      	mov	r1, r4
 8003892:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003896:	3b30      	subs	r3, #48	; 0x30
 8003898:	2b09      	cmp	r3, #9
 800389a:	d94e      	bls.n	800393a <_svfiprintf_r+0x17e>
 800389c:	b1b0      	cbz	r0, 80038cc <_svfiprintf_r+0x110>
 800389e:	9207      	str	r2, [sp, #28]
 80038a0:	e014      	b.n	80038cc <_svfiprintf_r+0x110>
 80038a2:	eba0 0308 	sub.w	r3, r0, r8
 80038a6:	fa09 f303 	lsl.w	r3, r9, r3
 80038aa:	4313      	orrs	r3, r2
 80038ac:	9304      	str	r3, [sp, #16]
 80038ae:	46a2      	mov	sl, r4
 80038b0:	e7d2      	b.n	8003858 <_svfiprintf_r+0x9c>
 80038b2:	9b03      	ldr	r3, [sp, #12]
 80038b4:	1d19      	adds	r1, r3, #4
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	9103      	str	r1, [sp, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	bfbb      	ittet	lt
 80038be:	425b      	neglt	r3, r3
 80038c0:	f042 0202 	orrlt.w	r2, r2, #2
 80038c4:	9307      	strge	r3, [sp, #28]
 80038c6:	9307      	strlt	r3, [sp, #28]
 80038c8:	bfb8      	it	lt
 80038ca:	9204      	strlt	r2, [sp, #16]
 80038cc:	7823      	ldrb	r3, [r4, #0]
 80038ce:	2b2e      	cmp	r3, #46	; 0x2e
 80038d0:	d10c      	bne.n	80038ec <_svfiprintf_r+0x130>
 80038d2:	7863      	ldrb	r3, [r4, #1]
 80038d4:	2b2a      	cmp	r3, #42	; 0x2a
 80038d6:	d135      	bne.n	8003944 <_svfiprintf_r+0x188>
 80038d8:	9b03      	ldr	r3, [sp, #12]
 80038da:	1d1a      	adds	r2, r3, #4
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	9203      	str	r2, [sp, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bfb8      	it	lt
 80038e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80038e8:	3402      	adds	r4, #2
 80038ea:	9305      	str	r3, [sp, #20]
 80038ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80039b8 <_svfiprintf_r+0x1fc>
 80038f0:	7821      	ldrb	r1, [r4, #0]
 80038f2:	2203      	movs	r2, #3
 80038f4:	4650      	mov	r0, sl
 80038f6:	f7fc fc73 	bl	80001e0 <memchr>
 80038fa:	b140      	cbz	r0, 800390e <_svfiprintf_r+0x152>
 80038fc:	2340      	movs	r3, #64	; 0x40
 80038fe:	eba0 000a 	sub.w	r0, r0, sl
 8003902:	fa03 f000 	lsl.w	r0, r3, r0
 8003906:	9b04      	ldr	r3, [sp, #16]
 8003908:	4303      	orrs	r3, r0
 800390a:	3401      	adds	r4, #1
 800390c:	9304      	str	r3, [sp, #16]
 800390e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003912:	4826      	ldr	r0, [pc, #152]	; (80039ac <_svfiprintf_r+0x1f0>)
 8003914:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003918:	2206      	movs	r2, #6
 800391a:	f7fc fc61 	bl	80001e0 <memchr>
 800391e:	2800      	cmp	r0, #0
 8003920:	d038      	beq.n	8003994 <_svfiprintf_r+0x1d8>
 8003922:	4b23      	ldr	r3, [pc, #140]	; (80039b0 <_svfiprintf_r+0x1f4>)
 8003924:	bb1b      	cbnz	r3, 800396e <_svfiprintf_r+0x1b2>
 8003926:	9b03      	ldr	r3, [sp, #12]
 8003928:	3307      	adds	r3, #7
 800392a:	f023 0307 	bic.w	r3, r3, #7
 800392e:	3308      	adds	r3, #8
 8003930:	9303      	str	r3, [sp, #12]
 8003932:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003934:	4433      	add	r3, r6
 8003936:	9309      	str	r3, [sp, #36]	; 0x24
 8003938:	e767      	b.n	800380a <_svfiprintf_r+0x4e>
 800393a:	fb0c 3202 	mla	r2, ip, r2, r3
 800393e:	460c      	mov	r4, r1
 8003940:	2001      	movs	r0, #1
 8003942:	e7a5      	b.n	8003890 <_svfiprintf_r+0xd4>
 8003944:	2300      	movs	r3, #0
 8003946:	3401      	adds	r4, #1
 8003948:	9305      	str	r3, [sp, #20]
 800394a:	4619      	mov	r1, r3
 800394c:	f04f 0c0a 	mov.w	ip, #10
 8003950:	4620      	mov	r0, r4
 8003952:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003956:	3a30      	subs	r2, #48	; 0x30
 8003958:	2a09      	cmp	r2, #9
 800395a:	d903      	bls.n	8003964 <_svfiprintf_r+0x1a8>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0c5      	beq.n	80038ec <_svfiprintf_r+0x130>
 8003960:	9105      	str	r1, [sp, #20]
 8003962:	e7c3      	b.n	80038ec <_svfiprintf_r+0x130>
 8003964:	fb0c 2101 	mla	r1, ip, r1, r2
 8003968:	4604      	mov	r4, r0
 800396a:	2301      	movs	r3, #1
 800396c:	e7f0      	b.n	8003950 <_svfiprintf_r+0x194>
 800396e:	ab03      	add	r3, sp, #12
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	462a      	mov	r2, r5
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <_svfiprintf_r+0x1f8>)
 8003976:	a904      	add	r1, sp, #16
 8003978:	4638      	mov	r0, r7
 800397a:	f3af 8000 	nop.w
 800397e:	1c42      	adds	r2, r0, #1
 8003980:	4606      	mov	r6, r0
 8003982:	d1d6      	bne.n	8003932 <_svfiprintf_r+0x176>
 8003984:	89ab      	ldrh	r3, [r5, #12]
 8003986:	065b      	lsls	r3, r3, #25
 8003988:	f53f af2c 	bmi.w	80037e4 <_svfiprintf_r+0x28>
 800398c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800398e:	b01d      	add	sp, #116	; 0x74
 8003990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003994:	ab03      	add	r3, sp, #12
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	462a      	mov	r2, r5
 800399a:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <_svfiprintf_r+0x1f8>)
 800399c:	a904      	add	r1, sp, #16
 800399e:	4638      	mov	r0, r7
 80039a0:	f000 f87a 	bl	8003a98 <_printf_i>
 80039a4:	e7eb      	b.n	800397e <_svfiprintf_r+0x1c2>
 80039a6:	bf00      	nop
 80039a8:	08004dc0 	.word	0x08004dc0
 80039ac:	08004dca 	.word	0x08004dca
 80039b0:	00000000 	.word	0x00000000
 80039b4:	08003705 	.word	0x08003705
 80039b8:	08004dc6 	.word	0x08004dc6

080039bc <_printf_common>:
 80039bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039c0:	4616      	mov	r6, r2
 80039c2:	4699      	mov	r9, r3
 80039c4:	688a      	ldr	r2, [r1, #8]
 80039c6:	690b      	ldr	r3, [r1, #16]
 80039c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80039cc:	4293      	cmp	r3, r2
 80039ce:	bfb8      	it	lt
 80039d0:	4613      	movlt	r3, r2
 80039d2:	6033      	str	r3, [r6, #0]
 80039d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039d8:	4607      	mov	r7, r0
 80039da:	460c      	mov	r4, r1
 80039dc:	b10a      	cbz	r2, 80039e2 <_printf_common+0x26>
 80039de:	3301      	adds	r3, #1
 80039e0:	6033      	str	r3, [r6, #0]
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	0699      	lsls	r1, r3, #26
 80039e6:	bf42      	ittt	mi
 80039e8:	6833      	ldrmi	r3, [r6, #0]
 80039ea:	3302      	addmi	r3, #2
 80039ec:	6033      	strmi	r3, [r6, #0]
 80039ee:	6825      	ldr	r5, [r4, #0]
 80039f0:	f015 0506 	ands.w	r5, r5, #6
 80039f4:	d106      	bne.n	8003a04 <_printf_common+0x48>
 80039f6:	f104 0a19 	add.w	sl, r4, #25
 80039fa:	68e3      	ldr	r3, [r4, #12]
 80039fc:	6832      	ldr	r2, [r6, #0]
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	42ab      	cmp	r3, r5
 8003a02:	dc26      	bgt.n	8003a52 <_printf_common+0x96>
 8003a04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003a08:	1e13      	subs	r3, r2, #0
 8003a0a:	6822      	ldr	r2, [r4, #0]
 8003a0c:	bf18      	it	ne
 8003a0e:	2301      	movne	r3, #1
 8003a10:	0692      	lsls	r2, r2, #26
 8003a12:	d42b      	bmi.n	8003a6c <_printf_common+0xb0>
 8003a14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a18:	4649      	mov	r1, r9
 8003a1a:	4638      	mov	r0, r7
 8003a1c:	47c0      	blx	r8
 8003a1e:	3001      	adds	r0, #1
 8003a20:	d01e      	beq.n	8003a60 <_printf_common+0xa4>
 8003a22:	6823      	ldr	r3, [r4, #0]
 8003a24:	68e5      	ldr	r5, [r4, #12]
 8003a26:	6832      	ldr	r2, [r6, #0]
 8003a28:	f003 0306 	and.w	r3, r3, #6
 8003a2c:	2b04      	cmp	r3, #4
 8003a2e:	bf08      	it	eq
 8003a30:	1aad      	subeq	r5, r5, r2
 8003a32:	68a3      	ldr	r3, [r4, #8]
 8003a34:	6922      	ldr	r2, [r4, #16]
 8003a36:	bf0c      	ite	eq
 8003a38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a3c:	2500      	movne	r5, #0
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	bfc4      	itt	gt
 8003a42:	1a9b      	subgt	r3, r3, r2
 8003a44:	18ed      	addgt	r5, r5, r3
 8003a46:	2600      	movs	r6, #0
 8003a48:	341a      	adds	r4, #26
 8003a4a:	42b5      	cmp	r5, r6
 8003a4c:	d11a      	bne.n	8003a84 <_printf_common+0xc8>
 8003a4e:	2000      	movs	r0, #0
 8003a50:	e008      	b.n	8003a64 <_printf_common+0xa8>
 8003a52:	2301      	movs	r3, #1
 8003a54:	4652      	mov	r2, sl
 8003a56:	4649      	mov	r1, r9
 8003a58:	4638      	mov	r0, r7
 8003a5a:	47c0      	blx	r8
 8003a5c:	3001      	adds	r0, #1
 8003a5e:	d103      	bne.n	8003a68 <_printf_common+0xac>
 8003a60:	f04f 30ff 	mov.w	r0, #4294967295
 8003a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a68:	3501      	adds	r5, #1
 8003a6a:	e7c6      	b.n	80039fa <_printf_common+0x3e>
 8003a6c:	18e1      	adds	r1, r4, r3
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	2030      	movs	r0, #48	; 0x30
 8003a72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a76:	4422      	add	r2, r4
 8003a78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a80:	3302      	adds	r3, #2
 8003a82:	e7c7      	b.n	8003a14 <_printf_common+0x58>
 8003a84:	2301      	movs	r3, #1
 8003a86:	4622      	mov	r2, r4
 8003a88:	4649      	mov	r1, r9
 8003a8a:	4638      	mov	r0, r7
 8003a8c:	47c0      	blx	r8
 8003a8e:	3001      	adds	r0, #1
 8003a90:	d0e6      	beq.n	8003a60 <_printf_common+0xa4>
 8003a92:	3601      	adds	r6, #1
 8003a94:	e7d9      	b.n	8003a4a <_printf_common+0x8e>
	...

08003a98 <_printf_i>:
 8003a98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a9c:	7e0f      	ldrb	r7, [r1, #24]
 8003a9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003aa0:	2f78      	cmp	r7, #120	; 0x78
 8003aa2:	4691      	mov	r9, r2
 8003aa4:	4680      	mov	r8, r0
 8003aa6:	460c      	mov	r4, r1
 8003aa8:	469a      	mov	sl, r3
 8003aaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003aae:	d807      	bhi.n	8003ac0 <_printf_i+0x28>
 8003ab0:	2f62      	cmp	r7, #98	; 0x62
 8003ab2:	d80a      	bhi.n	8003aca <_printf_i+0x32>
 8003ab4:	2f00      	cmp	r7, #0
 8003ab6:	f000 80d8 	beq.w	8003c6a <_printf_i+0x1d2>
 8003aba:	2f58      	cmp	r7, #88	; 0x58
 8003abc:	f000 80a3 	beq.w	8003c06 <_printf_i+0x16e>
 8003ac0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ac4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ac8:	e03a      	b.n	8003b40 <_printf_i+0xa8>
 8003aca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003ace:	2b15      	cmp	r3, #21
 8003ad0:	d8f6      	bhi.n	8003ac0 <_printf_i+0x28>
 8003ad2:	a101      	add	r1, pc, #4	; (adr r1, 8003ad8 <_printf_i+0x40>)
 8003ad4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ad8:	08003b31 	.word	0x08003b31
 8003adc:	08003b45 	.word	0x08003b45
 8003ae0:	08003ac1 	.word	0x08003ac1
 8003ae4:	08003ac1 	.word	0x08003ac1
 8003ae8:	08003ac1 	.word	0x08003ac1
 8003aec:	08003ac1 	.word	0x08003ac1
 8003af0:	08003b45 	.word	0x08003b45
 8003af4:	08003ac1 	.word	0x08003ac1
 8003af8:	08003ac1 	.word	0x08003ac1
 8003afc:	08003ac1 	.word	0x08003ac1
 8003b00:	08003ac1 	.word	0x08003ac1
 8003b04:	08003c51 	.word	0x08003c51
 8003b08:	08003b75 	.word	0x08003b75
 8003b0c:	08003c33 	.word	0x08003c33
 8003b10:	08003ac1 	.word	0x08003ac1
 8003b14:	08003ac1 	.word	0x08003ac1
 8003b18:	08003c73 	.word	0x08003c73
 8003b1c:	08003ac1 	.word	0x08003ac1
 8003b20:	08003b75 	.word	0x08003b75
 8003b24:	08003ac1 	.word	0x08003ac1
 8003b28:	08003ac1 	.word	0x08003ac1
 8003b2c:	08003c3b 	.word	0x08003c3b
 8003b30:	682b      	ldr	r3, [r5, #0]
 8003b32:	1d1a      	adds	r2, r3, #4
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	602a      	str	r2, [r5, #0]
 8003b38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0a3      	b.n	8003c8c <_printf_i+0x1f4>
 8003b44:	6820      	ldr	r0, [r4, #0]
 8003b46:	6829      	ldr	r1, [r5, #0]
 8003b48:	0606      	lsls	r6, r0, #24
 8003b4a:	f101 0304 	add.w	r3, r1, #4
 8003b4e:	d50a      	bpl.n	8003b66 <_printf_i+0xce>
 8003b50:	680e      	ldr	r6, [r1, #0]
 8003b52:	602b      	str	r3, [r5, #0]
 8003b54:	2e00      	cmp	r6, #0
 8003b56:	da03      	bge.n	8003b60 <_printf_i+0xc8>
 8003b58:	232d      	movs	r3, #45	; 0x2d
 8003b5a:	4276      	negs	r6, r6
 8003b5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b60:	485e      	ldr	r0, [pc, #376]	; (8003cdc <_printf_i+0x244>)
 8003b62:	230a      	movs	r3, #10
 8003b64:	e019      	b.n	8003b9a <_printf_i+0x102>
 8003b66:	680e      	ldr	r6, [r1, #0]
 8003b68:	602b      	str	r3, [r5, #0]
 8003b6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003b6e:	bf18      	it	ne
 8003b70:	b236      	sxthne	r6, r6
 8003b72:	e7ef      	b.n	8003b54 <_printf_i+0xbc>
 8003b74:	682b      	ldr	r3, [r5, #0]
 8003b76:	6820      	ldr	r0, [r4, #0]
 8003b78:	1d19      	adds	r1, r3, #4
 8003b7a:	6029      	str	r1, [r5, #0]
 8003b7c:	0601      	lsls	r1, r0, #24
 8003b7e:	d501      	bpl.n	8003b84 <_printf_i+0xec>
 8003b80:	681e      	ldr	r6, [r3, #0]
 8003b82:	e002      	b.n	8003b8a <_printf_i+0xf2>
 8003b84:	0646      	lsls	r6, r0, #25
 8003b86:	d5fb      	bpl.n	8003b80 <_printf_i+0xe8>
 8003b88:	881e      	ldrh	r6, [r3, #0]
 8003b8a:	4854      	ldr	r0, [pc, #336]	; (8003cdc <_printf_i+0x244>)
 8003b8c:	2f6f      	cmp	r7, #111	; 0x6f
 8003b8e:	bf0c      	ite	eq
 8003b90:	2308      	moveq	r3, #8
 8003b92:	230a      	movne	r3, #10
 8003b94:	2100      	movs	r1, #0
 8003b96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b9a:	6865      	ldr	r5, [r4, #4]
 8003b9c:	60a5      	str	r5, [r4, #8]
 8003b9e:	2d00      	cmp	r5, #0
 8003ba0:	bfa2      	ittt	ge
 8003ba2:	6821      	ldrge	r1, [r4, #0]
 8003ba4:	f021 0104 	bicge.w	r1, r1, #4
 8003ba8:	6021      	strge	r1, [r4, #0]
 8003baa:	b90e      	cbnz	r6, 8003bb0 <_printf_i+0x118>
 8003bac:	2d00      	cmp	r5, #0
 8003bae:	d04d      	beq.n	8003c4c <_printf_i+0x1b4>
 8003bb0:	4615      	mov	r5, r2
 8003bb2:	fbb6 f1f3 	udiv	r1, r6, r3
 8003bb6:	fb03 6711 	mls	r7, r3, r1, r6
 8003bba:	5dc7      	ldrb	r7, [r0, r7]
 8003bbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003bc0:	4637      	mov	r7, r6
 8003bc2:	42bb      	cmp	r3, r7
 8003bc4:	460e      	mov	r6, r1
 8003bc6:	d9f4      	bls.n	8003bb2 <_printf_i+0x11a>
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d10b      	bne.n	8003be4 <_printf_i+0x14c>
 8003bcc:	6823      	ldr	r3, [r4, #0]
 8003bce:	07de      	lsls	r6, r3, #31
 8003bd0:	d508      	bpl.n	8003be4 <_printf_i+0x14c>
 8003bd2:	6923      	ldr	r3, [r4, #16]
 8003bd4:	6861      	ldr	r1, [r4, #4]
 8003bd6:	4299      	cmp	r1, r3
 8003bd8:	bfde      	ittt	le
 8003bda:	2330      	movle	r3, #48	; 0x30
 8003bdc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003be0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003be4:	1b52      	subs	r2, r2, r5
 8003be6:	6122      	str	r2, [r4, #16]
 8003be8:	f8cd a000 	str.w	sl, [sp]
 8003bec:	464b      	mov	r3, r9
 8003bee:	aa03      	add	r2, sp, #12
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	4640      	mov	r0, r8
 8003bf4:	f7ff fee2 	bl	80039bc <_printf_common>
 8003bf8:	3001      	adds	r0, #1
 8003bfa:	d14c      	bne.n	8003c96 <_printf_i+0x1fe>
 8003bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8003c00:	b004      	add	sp, #16
 8003c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c06:	4835      	ldr	r0, [pc, #212]	; (8003cdc <_printf_i+0x244>)
 8003c08:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003c0c:	6829      	ldr	r1, [r5, #0]
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	f851 6b04 	ldr.w	r6, [r1], #4
 8003c14:	6029      	str	r1, [r5, #0]
 8003c16:	061d      	lsls	r5, r3, #24
 8003c18:	d514      	bpl.n	8003c44 <_printf_i+0x1ac>
 8003c1a:	07df      	lsls	r7, r3, #31
 8003c1c:	bf44      	itt	mi
 8003c1e:	f043 0320 	orrmi.w	r3, r3, #32
 8003c22:	6023      	strmi	r3, [r4, #0]
 8003c24:	b91e      	cbnz	r6, 8003c2e <_printf_i+0x196>
 8003c26:	6823      	ldr	r3, [r4, #0]
 8003c28:	f023 0320 	bic.w	r3, r3, #32
 8003c2c:	6023      	str	r3, [r4, #0]
 8003c2e:	2310      	movs	r3, #16
 8003c30:	e7b0      	b.n	8003b94 <_printf_i+0xfc>
 8003c32:	6823      	ldr	r3, [r4, #0]
 8003c34:	f043 0320 	orr.w	r3, r3, #32
 8003c38:	6023      	str	r3, [r4, #0]
 8003c3a:	2378      	movs	r3, #120	; 0x78
 8003c3c:	4828      	ldr	r0, [pc, #160]	; (8003ce0 <_printf_i+0x248>)
 8003c3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c42:	e7e3      	b.n	8003c0c <_printf_i+0x174>
 8003c44:	0659      	lsls	r1, r3, #25
 8003c46:	bf48      	it	mi
 8003c48:	b2b6      	uxthmi	r6, r6
 8003c4a:	e7e6      	b.n	8003c1a <_printf_i+0x182>
 8003c4c:	4615      	mov	r5, r2
 8003c4e:	e7bb      	b.n	8003bc8 <_printf_i+0x130>
 8003c50:	682b      	ldr	r3, [r5, #0]
 8003c52:	6826      	ldr	r6, [r4, #0]
 8003c54:	6961      	ldr	r1, [r4, #20]
 8003c56:	1d18      	adds	r0, r3, #4
 8003c58:	6028      	str	r0, [r5, #0]
 8003c5a:	0635      	lsls	r5, r6, #24
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	d501      	bpl.n	8003c64 <_printf_i+0x1cc>
 8003c60:	6019      	str	r1, [r3, #0]
 8003c62:	e002      	b.n	8003c6a <_printf_i+0x1d2>
 8003c64:	0670      	lsls	r0, r6, #25
 8003c66:	d5fb      	bpl.n	8003c60 <_printf_i+0x1c8>
 8003c68:	8019      	strh	r1, [r3, #0]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	6123      	str	r3, [r4, #16]
 8003c6e:	4615      	mov	r5, r2
 8003c70:	e7ba      	b.n	8003be8 <_printf_i+0x150>
 8003c72:	682b      	ldr	r3, [r5, #0]
 8003c74:	1d1a      	adds	r2, r3, #4
 8003c76:	602a      	str	r2, [r5, #0]
 8003c78:	681d      	ldr	r5, [r3, #0]
 8003c7a:	6862      	ldr	r2, [r4, #4]
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4628      	mov	r0, r5
 8003c80:	f7fc faae 	bl	80001e0 <memchr>
 8003c84:	b108      	cbz	r0, 8003c8a <_printf_i+0x1f2>
 8003c86:	1b40      	subs	r0, r0, r5
 8003c88:	6060      	str	r0, [r4, #4]
 8003c8a:	6863      	ldr	r3, [r4, #4]
 8003c8c:	6123      	str	r3, [r4, #16]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c94:	e7a8      	b.n	8003be8 <_printf_i+0x150>
 8003c96:	6923      	ldr	r3, [r4, #16]
 8003c98:	462a      	mov	r2, r5
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	4640      	mov	r0, r8
 8003c9e:	47d0      	blx	sl
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	d0ab      	beq.n	8003bfc <_printf_i+0x164>
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	079b      	lsls	r3, r3, #30
 8003ca8:	d413      	bmi.n	8003cd2 <_printf_i+0x23a>
 8003caa:	68e0      	ldr	r0, [r4, #12]
 8003cac:	9b03      	ldr	r3, [sp, #12]
 8003cae:	4298      	cmp	r0, r3
 8003cb0:	bfb8      	it	lt
 8003cb2:	4618      	movlt	r0, r3
 8003cb4:	e7a4      	b.n	8003c00 <_printf_i+0x168>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	4632      	mov	r2, r6
 8003cba:	4649      	mov	r1, r9
 8003cbc:	4640      	mov	r0, r8
 8003cbe:	47d0      	blx	sl
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	d09b      	beq.n	8003bfc <_printf_i+0x164>
 8003cc4:	3501      	adds	r5, #1
 8003cc6:	68e3      	ldr	r3, [r4, #12]
 8003cc8:	9903      	ldr	r1, [sp, #12]
 8003cca:	1a5b      	subs	r3, r3, r1
 8003ccc:	42ab      	cmp	r3, r5
 8003cce:	dcf2      	bgt.n	8003cb6 <_printf_i+0x21e>
 8003cd0:	e7eb      	b.n	8003caa <_printf_i+0x212>
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	f104 0619 	add.w	r6, r4, #25
 8003cd8:	e7f5      	b.n	8003cc6 <_printf_i+0x22e>
 8003cda:	bf00      	nop
 8003cdc:	08004dd1 	.word	0x08004dd1
 8003ce0:	08004de2 	.word	0x08004de2

08003ce4 <memcpy>:
 8003ce4:	440a      	add	r2, r1
 8003ce6:	4291      	cmp	r1, r2
 8003ce8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003cec:	d100      	bne.n	8003cf0 <memcpy+0xc>
 8003cee:	4770      	bx	lr
 8003cf0:	b510      	push	{r4, lr}
 8003cf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cfa:	4291      	cmp	r1, r2
 8003cfc:	d1f9      	bne.n	8003cf2 <memcpy+0xe>
 8003cfe:	bd10      	pop	{r4, pc}

08003d00 <memmove>:
 8003d00:	4288      	cmp	r0, r1
 8003d02:	b510      	push	{r4, lr}
 8003d04:	eb01 0402 	add.w	r4, r1, r2
 8003d08:	d902      	bls.n	8003d10 <memmove+0x10>
 8003d0a:	4284      	cmp	r4, r0
 8003d0c:	4623      	mov	r3, r4
 8003d0e:	d807      	bhi.n	8003d20 <memmove+0x20>
 8003d10:	1e43      	subs	r3, r0, #1
 8003d12:	42a1      	cmp	r1, r4
 8003d14:	d008      	beq.n	8003d28 <memmove+0x28>
 8003d16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d1e:	e7f8      	b.n	8003d12 <memmove+0x12>
 8003d20:	4402      	add	r2, r0
 8003d22:	4601      	mov	r1, r0
 8003d24:	428a      	cmp	r2, r1
 8003d26:	d100      	bne.n	8003d2a <memmove+0x2a>
 8003d28:	bd10      	pop	{r4, pc}
 8003d2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d32:	e7f7      	b.n	8003d24 <memmove+0x24>

08003d34 <_free_r>:
 8003d34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d36:	2900      	cmp	r1, #0
 8003d38:	d044      	beq.n	8003dc4 <_free_r+0x90>
 8003d3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d3e:	9001      	str	r0, [sp, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f1a1 0404 	sub.w	r4, r1, #4
 8003d46:	bfb8      	it	lt
 8003d48:	18e4      	addlt	r4, r4, r3
 8003d4a:	f000 f913 	bl	8003f74 <__malloc_lock>
 8003d4e:	4a1e      	ldr	r2, [pc, #120]	; (8003dc8 <_free_r+0x94>)
 8003d50:	9801      	ldr	r0, [sp, #4]
 8003d52:	6813      	ldr	r3, [r2, #0]
 8003d54:	b933      	cbnz	r3, 8003d64 <_free_r+0x30>
 8003d56:	6063      	str	r3, [r4, #4]
 8003d58:	6014      	str	r4, [r2, #0]
 8003d5a:	b003      	add	sp, #12
 8003d5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d60:	f000 b90e 	b.w	8003f80 <__malloc_unlock>
 8003d64:	42a3      	cmp	r3, r4
 8003d66:	d908      	bls.n	8003d7a <_free_r+0x46>
 8003d68:	6825      	ldr	r5, [r4, #0]
 8003d6a:	1961      	adds	r1, r4, r5
 8003d6c:	428b      	cmp	r3, r1
 8003d6e:	bf01      	itttt	eq
 8003d70:	6819      	ldreq	r1, [r3, #0]
 8003d72:	685b      	ldreq	r3, [r3, #4]
 8003d74:	1949      	addeq	r1, r1, r5
 8003d76:	6021      	streq	r1, [r4, #0]
 8003d78:	e7ed      	b.n	8003d56 <_free_r+0x22>
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	b10b      	cbz	r3, 8003d84 <_free_r+0x50>
 8003d80:	42a3      	cmp	r3, r4
 8003d82:	d9fa      	bls.n	8003d7a <_free_r+0x46>
 8003d84:	6811      	ldr	r1, [r2, #0]
 8003d86:	1855      	adds	r5, r2, r1
 8003d88:	42a5      	cmp	r5, r4
 8003d8a:	d10b      	bne.n	8003da4 <_free_r+0x70>
 8003d8c:	6824      	ldr	r4, [r4, #0]
 8003d8e:	4421      	add	r1, r4
 8003d90:	1854      	adds	r4, r2, r1
 8003d92:	42a3      	cmp	r3, r4
 8003d94:	6011      	str	r1, [r2, #0]
 8003d96:	d1e0      	bne.n	8003d5a <_free_r+0x26>
 8003d98:	681c      	ldr	r4, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	6053      	str	r3, [r2, #4]
 8003d9e:	4421      	add	r1, r4
 8003da0:	6011      	str	r1, [r2, #0]
 8003da2:	e7da      	b.n	8003d5a <_free_r+0x26>
 8003da4:	d902      	bls.n	8003dac <_free_r+0x78>
 8003da6:	230c      	movs	r3, #12
 8003da8:	6003      	str	r3, [r0, #0]
 8003daa:	e7d6      	b.n	8003d5a <_free_r+0x26>
 8003dac:	6825      	ldr	r5, [r4, #0]
 8003dae:	1961      	adds	r1, r4, r5
 8003db0:	428b      	cmp	r3, r1
 8003db2:	bf04      	itt	eq
 8003db4:	6819      	ldreq	r1, [r3, #0]
 8003db6:	685b      	ldreq	r3, [r3, #4]
 8003db8:	6063      	str	r3, [r4, #4]
 8003dba:	bf04      	itt	eq
 8003dbc:	1949      	addeq	r1, r1, r5
 8003dbe:	6021      	streq	r1, [r4, #0]
 8003dc0:	6054      	str	r4, [r2, #4]
 8003dc2:	e7ca      	b.n	8003d5a <_free_r+0x26>
 8003dc4:	b003      	add	sp, #12
 8003dc6:	bd30      	pop	{r4, r5, pc}
 8003dc8:	200001d4 	.word	0x200001d4

08003dcc <sbrk_aligned>:
 8003dcc:	b570      	push	{r4, r5, r6, lr}
 8003dce:	4e0e      	ldr	r6, [pc, #56]	; (8003e08 <sbrk_aligned+0x3c>)
 8003dd0:	460c      	mov	r4, r1
 8003dd2:	6831      	ldr	r1, [r6, #0]
 8003dd4:	4605      	mov	r5, r0
 8003dd6:	b911      	cbnz	r1, 8003dde <sbrk_aligned+0x12>
 8003dd8:	f000 f8bc 	bl	8003f54 <_sbrk_r>
 8003ddc:	6030      	str	r0, [r6, #0]
 8003dde:	4621      	mov	r1, r4
 8003de0:	4628      	mov	r0, r5
 8003de2:	f000 f8b7 	bl	8003f54 <_sbrk_r>
 8003de6:	1c43      	adds	r3, r0, #1
 8003de8:	d00a      	beq.n	8003e00 <sbrk_aligned+0x34>
 8003dea:	1cc4      	adds	r4, r0, #3
 8003dec:	f024 0403 	bic.w	r4, r4, #3
 8003df0:	42a0      	cmp	r0, r4
 8003df2:	d007      	beq.n	8003e04 <sbrk_aligned+0x38>
 8003df4:	1a21      	subs	r1, r4, r0
 8003df6:	4628      	mov	r0, r5
 8003df8:	f000 f8ac 	bl	8003f54 <_sbrk_r>
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d101      	bne.n	8003e04 <sbrk_aligned+0x38>
 8003e00:	f04f 34ff 	mov.w	r4, #4294967295
 8003e04:	4620      	mov	r0, r4
 8003e06:	bd70      	pop	{r4, r5, r6, pc}
 8003e08:	200001d8 	.word	0x200001d8

08003e0c <_malloc_r>:
 8003e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e10:	1ccd      	adds	r5, r1, #3
 8003e12:	f025 0503 	bic.w	r5, r5, #3
 8003e16:	3508      	adds	r5, #8
 8003e18:	2d0c      	cmp	r5, #12
 8003e1a:	bf38      	it	cc
 8003e1c:	250c      	movcc	r5, #12
 8003e1e:	2d00      	cmp	r5, #0
 8003e20:	4607      	mov	r7, r0
 8003e22:	db01      	blt.n	8003e28 <_malloc_r+0x1c>
 8003e24:	42a9      	cmp	r1, r5
 8003e26:	d905      	bls.n	8003e34 <_malloc_r+0x28>
 8003e28:	230c      	movs	r3, #12
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	2600      	movs	r6, #0
 8003e2e:	4630      	mov	r0, r6
 8003e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e34:	4e2e      	ldr	r6, [pc, #184]	; (8003ef0 <_malloc_r+0xe4>)
 8003e36:	f000 f89d 	bl	8003f74 <__malloc_lock>
 8003e3a:	6833      	ldr	r3, [r6, #0]
 8003e3c:	461c      	mov	r4, r3
 8003e3e:	bb34      	cbnz	r4, 8003e8e <_malloc_r+0x82>
 8003e40:	4629      	mov	r1, r5
 8003e42:	4638      	mov	r0, r7
 8003e44:	f7ff ffc2 	bl	8003dcc <sbrk_aligned>
 8003e48:	1c43      	adds	r3, r0, #1
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	d14d      	bne.n	8003eea <_malloc_r+0xde>
 8003e4e:	6834      	ldr	r4, [r6, #0]
 8003e50:	4626      	mov	r6, r4
 8003e52:	2e00      	cmp	r6, #0
 8003e54:	d140      	bne.n	8003ed8 <_malloc_r+0xcc>
 8003e56:	6823      	ldr	r3, [r4, #0]
 8003e58:	4631      	mov	r1, r6
 8003e5a:	4638      	mov	r0, r7
 8003e5c:	eb04 0803 	add.w	r8, r4, r3
 8003e60:	f000 f878 	bl	8003f54 <_sbrk_r>
 8003e64:	4580      	cmp	r8, r0
 8003e66:	d13a      	bne.n	8003ede <_malloc_r+0xd2>
 8003e68:	6821      	ldr	r1, [r4, #0]
 8003e6a:	3503      	adds	r5, #3
 8003e6c:	1a6d      	subs	r5, r5, r1
 8003e6e:	f025 0503 	bic.w	r5, r5, #3
 8003e72:	3508      	adds	r5, #8
 8003e74:	2d0c      	cmp	r5, #12
 8003e76:	bf38      	it	cc
 8003e78:	250c      	movcc	r5, #12
 8003e7a:	4629      	mov	r1, r5
 8003e7c:	4638      	mov	r0, r7
 8003e7e:	f7ff ffa5 	bl	8003dcc <sbrk_aligned>
 8003e82:	3001      	adds	r0, #1
 8003e84:	d02b      	beq.n	8003ede <_malloc_r+0xd2>
 8003e86:	6823      	ldr	r3, [r4, #0]
 8003e88:	442b      	add	r3, r5
 8003e8a:	6023      	str	r3, [r4, #0]
 8003e8c:	e00e      	b.n	8003eac <_malloc_r+0xa0>
 8003e8e:	6822      	ldr	r2, [r4, #0]
 8003e90:	1b52      	subs	r2, r2, r5
 8003e92:	d41e      	bmi.n	8003ed2 <_malloc_r+0xc6>
 8003e94:	2a0b      	cmp	r2, #11
 8003e96:	d916      	bls.n	8003ec6 <_malloc_r+0xba>
 8003e98:	1961      	adds	r1, r4, r5
 8003e9a:	42a3      	cmp	r3, r4
 8003e9c:	6025      	str	r5, [r4, #0]
 8003e9e:	bf18      	it	ne
 8003ea0:	6059      	strne	r1, [r3, #4]
 8003ea2:	6863      	ldr	r3, [r4, #4]
 8003ea4:	bf08      	it	eq
 8003ea6:	6031      	streq	r1, [r6, #0]
 8003ea8:	5162      	str	r2, [r4, r5]
 8003eaa:	604b      	str	r3, [r1, #4]
 8003eac:	4638      	mov	r0, r7
 8003eae:	f104 060b 	add.w	r6, r4, #11
 8003eb2:	f000 f865 	bl	8003f80 <__malloc_unlock>
 8003eb6:	f026 0607 	bic.w	r6, r6, #7
 8003eba:	1d23      	adds	r3, r4, #4
 8003ebc:	1af2      	subs	r2, r6, r3
 8003ebe:	d0b6      	beq.n	8003e2e <_malloc_r+0x22>
 8003ec0:	1b9b      	subs	r3, r3, r6
 8003ec2:	50a3      	str	r3, [r4, r2]
 8003ec4:	e7b3      	b.n	8003e2e <_malloc_r+0x22>
 8003ec6:	6862      	ldr	r2, [r4, #4]
 8003ec8:	42a3      	cmp	r3, r4
 8003eca:	bf0c      	ite	eq
 8003ecc:	6032      	streq	r2, [r6, #0]
 8003ece:	605a      	strne	r2, [r3, #4]
 8003ed0:	e7ec      	b.n	8003eac <_malloc_r+0xa0>
 8003ed2:	4623      	mov	r3, r4
 8003ed4:	6864      	ldr	r4, [r4, #4]
 8003ed6:	e7b2      	b.n	8003e3e <_malloc_r+0x32>
 8003ed8:	4634      	mov	r4, r6
 8003eda:	6876      	ldr	r6, [r6, #4]
 8003edc:	e7b9      	b.n	8003e52 <_malloc_r+0x46>
 8003ede:	230c      	movs	r3, #12
 8003ee0:	603b      	str	r3, [r7, #0]
 8003ee2:	4638      	mov	r0, r7
 8003ee4:	f000 f84c 	bl	8003f80 <__malloc_unlock>
 8003ee8:	e7a1      	b.n	8003e2e <_malloc_r+0x22>
 8003eea:	6025      	str	r5, [r4, #0]
 8003eec:	e7de      	b.n	8003eac <_malloc_r+0xa0>
 8003eee:	bf00      	nop
 8003ef0:	200001d4 	.word	0x200001d4

08003ef4 <_realloc_r>:
 8003ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ef8:	4680      	mov	r8, r0
 8003efa:	4614      	mov	r4, r2
 8003efc:	460e      	mov	r6, r1
 8003efe:	b921      	cbnz	r1, 8003f0a <_realloc_r+0x16>
 8003f00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f04:	4611      	mov	r1, r2
 8003f06:	f7ff bf81 	b.w	8003e0c <_malloc_r>
 8003f0a:	b92a      	cbnz	r2, 8003f18 <_realloc_r+0x24>
 8003f0c:	f7ff ff12 	bl	8003d34 <_free_r>
 8003f10:	4625      	mov	r5, r4
 8003f12:	4628      	mov	r0, r5
 8003f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f18:	f000 f838 	bl	8003f8c <_malloc_usable_size_r>
 8003f1c:	4284      	cmp	r4, r0
 8003f1e:	4607      	mov	r7, r0
 8003f20:	d802      	bhi.n	8003f28 <_realloc_r+0x34>
 8003f22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003f26:	d812      	bhi.n	8003f4e <_realloc_r+0x5a>
 8003f28:	4621      	mov	r1, r4
 8003f2a:	4640      	mov	r0, r8
 8003f2c:	f7ff ff6e 	bl	8003e0c <_malloc_r>
 8003f30:	4605      	mov	r5, r0
 8003f32:	2800      	cmp	r0, #0
 8003f34:	d0ed      	beq.n	8003f12 <_realloc_r+0x1e>
 8003f36:	42bc      	cmp	r4, r7
 8003f38:	4622      	mov	r2, r4
 8003f3a:	4631      	mov	r1, r6
 8003f3c:	bf28      	it	cs
 8003f3e:	463a      	movcs	r2, r7
 8003f40:	f7ff fed0 	bl	8003ce4 <memcpy>
 8003f44:	4631      	mov	r1, r6
 8003f46:	4640      	mov	r0, r8
 8003f48:	f7ff fef4 	bl	8003d34 <_free_r>
 8003f4c:	e7e1      	b.n	8003f12 <_realloc_r+0x1e>
 8003f4e:	4635      	mov	r5, r6
 8003f50:	e7df      	b.n	8003f12 <_realloc_r+0x1e>
	...

08003f54 <_sbrk_r>:
 8003f54:	b538      	push	{r3, r4, r5, lr}
 8003f56:	4d06      	ldr	r5, [pc, #24]	; (8003f70 <_sbrk_r+0x1c>)
 8003f58:	2300      	movs	r3, #0
 8003f5a:	4604      	mov	r4, r0
 8003f5c:	4608      	mov	r0, r1
 8003f5e:	602b      	str	r3, [r5, #0]
 8003f60:	f7fe f93e 	bl	80021e0 <_sbrk>
 8003f64:	1c43      	adds	r3, r0, #1
 8003f66:	d102      	bne.n	8003f6e <_sbrk_r+0x1a>
 8003f68:	682b      	ldr	r3, [r5, #0]
 8003f6a:	b103      	cbz	r3, 8003f6e <_sbrk_r+0x1a>
 8003f6c:	6023      	str	r3, [r4, #0]
 8003f6e:	bd38      	pop	{r3, r4, r5, pc}
 8003f70:	200001dc 	.word	0x200001dc

08003f74 <__malloc_lock>:
 8003f74:	4801      	ldr	r0, [pc, #4]	; (8003f7c <__malloc_lock+0x8>)
 8003f76:	f000 b811 	b.w	8003f9c <__retarget_lock_acquire_recursive>
 8003f7a:	bf00      	nop
 8003f7c:	200001e0 	.word	0x200001e0

08003f80 <__malloc_unlock>:
 8003f80:	4801      	ldr	r0, [pc, #4]	; (8003f88 <__malloc_unlock+0x8>)
 8003f82:	f000 b80c 	b.w	8003f9e <__retarget_lock_release_recursive>
 8003f86:	bf00      	nop
 8003f88:	200001e0 	.word	0x200001e0

08003f8c <_malloc_usable_size_r>:
 8003f8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f90:	1f18      	subs	r0, r3, #4
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	bfbc      	itt	lt
 8003f96:	580b      	ldrlt	r3, [r1, r0]
 8003f98:	18c0      	addlt	r0, r0, r3
 8003f9a:	4770      	bx	lr

08003f9c <__retarget_lock_acquire_recursive>:
 8003f9c:	4770      	bx	lr

08003f9e <__retarget_lock_release_recursive>:
 8003f9e:	4770      	bx	lr

08003fa0 <_init>:
 8003fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa2:	bf00      	nop
 8003fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fa6:	bc08      	pop	{r3}
 8003fa8:	469e      	mov	lr, r3
 8003faa:	4770      	bx	lr

08003fac <_fini>:
 8003fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fae:	bf00      	nop
 8003fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fb2:	bc08      	pop	{r3}
 8003fb4:	469e      	mov	lr, r3
 8003fb6:	4770      	bx	lr
