// ****************************************************************************** 
// Copyright     :  Copyright (C) 2020, Hisilicon Technologies Co. Ltd.
// File name     :  mpi_app_host_reg_addr_define.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2018/9/28
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V5.1 
// History       :  xxx 2020/09/15 10:14:51 Create file
// ******************************************************************************

#ifndef __MPI_APP_HOST_REG_ADDR_DEFINE_H__
#define __MPI_APP_HOST_REG_ADDR_DEFINE_H__

/////////////////////////////////////////////
////    global parameters, begin         ////
/////////////////////////////////////////////
#define    MPI_APP_HOST_REG_BASE_ADDR                    0x0

////             offset address for MPI_APP_HOST_REG registers
#define MPI_APP_HOST_REG_HCCAPA_OFFSET 0x0
#define MPI_APP_HOST_REG_XHC_VERSION_MASK 0xFFFF0000
#define MPI_APP_HOST_REG_XHC_VERSION_SHIFT 16
#define MPI_APP_HOST_REG_XHC_VERSION_LEN 16
#define MPI_APP_HOST_REG_XHC_VERSION_RESETVAL 0x0100
#define MPI_APP_HOST_REG_OPER_REG_OFFSET_ADDR_MASK 0xFF
#define MPI_APP_HOST_REG_OPER_REG_OFFSET_ADDR_SHIFT 0
#define MPI_APP_HOST_REG_OPER_REG_OFFSET_ADDR_LEN 8
#define MPI_APP_HOST_REG_OPER_REG_OFFSET_ADDR_RESETVAL 0x30

#define MPI_APP_HOST_REG_HCSPARAMS1_OFFSET 0x4
#define MPI_APP_HOST_REG_MAX_PORTS_MASK 0xFF000000
#define MPI_APP_HOST_REG_MAX_PORTS_SHIFT 24
#define MPI_APP_HOST_REG_MAX_PORTS_LEN 8
#define MPI_APP_HOST_REG_MAX_PORTS_RESETVAL 0x02
#define MPI_APP_HOST_REG_MAX_INTRS_MASK 0x7FF00
#define MPI_APP_HOST_REG_MAX_INTRS_SHIFT 8
#define MPI_APP_HOST_REG_MAX_INTRS_LEN 11
#define MPI_APP_HOST_REG_MAX_INTRS_RESETVAL 0x001
#define MPI_APP_HOST_REG_MAX_DEV_SLOTS_MASK 0xFF
#define MPI_APP_HOST_REG_MAX_DEV_SLOTS_SHIFT 0
#define MPI_APP_HOST_REG_MAX_DEV_SLOTS_LEN 8
#define MPI_APP_HOST_REG_MAX_DEV_SLOTS_RESETVAL 0x40

#define MPI_APP_HOST_REG_HCSPARAMS2_OFFSET 0x8
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_LO_MASK 0xF8000000
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_LO_SHIFT 27
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_LO_LEN 5
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_LO_RESETVAL 0x00
#define MPI_APP_HOST_REG_SPR_MASK 0x4000000
#define MPI_APP_HOST_REG_SPR_SHIFT 26
#define MPI_APP_HOST_REG_SPR_LEN 1
#define MPI_APP_HOST_REG_SPR_RESETVAL 0x0
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_HI_MASK 0x3E00000
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_HI_SHIFT 21
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_HI_LEN 5
#define MPI_APP_HOST_REG_MAX_SCRA_BUF_HI_RESETVAL 0x00
#define MPI_APP_HOST_REG_ETE_MASK 0x100
#define MPI_APP_HOST_REG_ETE_SHIFT 8
#define MPI_APP_HOST_REG_ETE_LEN 1
#define MPI_APP_HOST_REG_ETE_RESETVAL 0x1
#define MPI_APP_HOST_REG_ERST_MASK 0xF0
#define MPI_APP_HOST_REG_ERST_SHIFT 4
#define MPI_APP_HOST_REG_ERST_LEN 4
#define MPI_APP_HOST_REG_ERST_RESETVAL 0xF
#define MPI_APP_HOST_REG_IST_MASK 0xF
#define MPI_APP_HOST_REG_IST_SHIFT 0
#define MPI_APP_HOST_REG_IST_LEN 4
#define MPI_APP_HOST_REG_IST_RESETVAL 0x1

#define MPI_APP_HOST_REG_HCSPARAMS3_OFFSET 0xC
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_MASK 0xFFFF0000
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_SHIFT 16
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_LEN 16
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_RESETVAL 0x0005
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_MASK 0xFF
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_SHIFT 0
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_LEN 8
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_RESETVAL 0x02

#define MPI_APP_HOST_REG_HCCPARAMS1_OFFSET 0x10
#define MPI_APP_HOST_REG_EXT_CAP_PTR_MASK 0xFFFF0000
#define MPI_APP_HOST_REG_EXT_CAP_PTR_SHIFT 16
#define MPI_APP_HOST_REG_EXT_CAP_PTR_LEN 16
#define MPI_APP_HOST_REG_EXT_CAP_PTR_RESETVAL 0x0A00
#define MPI_APP_HOST_REG_MAX_PSA_SIZE_MASK 0xF000
#define MPI_APP_HOST_REG_MAX_PSA_SIZE_SHIFT 12
#define MPI_APP_HOST_REG_MAX_PSA_SIZE_LEN 4
#define MPI_APP_HOST_REG_MAX_PSA_SIZE_RESETVAL 0x0
#define MPI_APP_HOST_REG_CFC_MASK 0x800
#define MPI_APP_HOST_REG_CFC_SHIFT 11
#define MPI_APP_HOST_REG_CFC_LEN 1
#define MPI_APP_HOST_REG_CFC_RESETVAL 0x1
#define MPI_APP_HOST_REG_SEC_MASK 0x400
#define MPI_APP_HOST_REG_SEC_SHIFT 10
#define MPI_APP_HOST_REG_SEC_LEN 1
#define MPI_APP_HOST_REG_SEC_RESETVAL 0x0
#define MPI_APP_HOST_REG_SPC_MASK 0x200
#define MPI_APP_HOST_REG_SPC_SHIFT 9
#define MPI_APP_HOST_REG_SPC_LEN 1
#define MPI_APP_HOST_REG_SPC_RESETVAL 0x1
#define MPI_APP_HOST_REG_PAE_MASK 0x100
#define MPI_APP_HOST_REG_PAE_SHIFT 8
#define MPI_APP_HOST_REG_PAE_LEN 1
#define MPI_APP_HOST_REG_PAE_RESETVAL 0x0
#define MPI_APP_HOST_REG_NSS_MASK 0x80
#define MPI_APP_HOST_REG_NSS_SHIFT 7
#define MPI_APP_HOST_REG_NSS_LEN 1
#define MPI_APP_HOST_REG_NSS_RESETVAL 0x0
#define MPI_APP_HOST_REG_LTC_MASK 0x40
#define MPI_APP_HOST_REG_LTC_SHIFT 6
#define MPI_APP_HOST_REG_LTC_LEN 1
#define MPI_APP_HOST_REG_LTC_RESETVAL 0x0
#define MPI_APP_HOST_REG_LHRC_MASK 0x20
#define MPI_APP_HOST_REG_LHRC_SHIFT 5
#define MPI_APP_HOST_REG_LHRC_LEN 1
#define MPI_APP_HOST_REG_LHRC_RESETVAL 0x0
#define MPI_APP_HOST_REG_PIND_MASK 0x10
#define MPI_APP_HOST_REG_PIND_SHIFT 4
#define MPI_APP_HOST_REG_PIND_LEN 1
#define MPI_APP_HOST_REG_PIND_RESETVAL 0x0
#define MPI_APP_HOST_REG_PPC_MASK 0x8
#define MPI_APP_HOST_REG_PPC_SHIFT 3
#define MPI_APP_HOST_REG_PPC_LEN 1
#define MPI_APP_HOST_REG_PPC_RESETVAL 0x1
#define MPI_APP_HOST_REG_CSZ_MASK 0x4
#define MPI_APP_HOST_REG_CSZ_SHIFT 2
#define MPI_APP_HOST_REG_CSZ_LEN 1
#define MPI_APP_HOST_REG_CSZ_RESETVAL 0x0
#define MPI_APP_HOST_REG_BNC_MASK 0x2
#define MPI_APP_HOST_REG_BNC_SHIFT 1
#define MPI_APP_HOST_REG_BNC_LEN 1
#define MPI_APP_HOST_REG_BNC_RESETVAL 0x0
#define MPI_APP_HOST_REG_AC64_MASK 0x1
#define MPI_APP_HOST_REG_AC64_SHIFT 0
#define MPI_APP_HOST_REG_AC64_LEN 1
#define MPI_APP_HOST_REG_AC64_RESETVAL 0x1

#define MPI_APP_HOST_REG_DBOFF_OFFSET 0x14
#define MPI_APP_HOST_REG_DB_ARR_OFFSET_MASK 0xFFFFFFFC
#define MPI_APP_HOST_REG_DB_ARR_OFFSET_SHIFT 2
#define MPI_APP_HOST_REG_DB_ARR_OFFSET_LEN 30
#define MPI_APP_HOST_REG_DB_ARR_OFFSET_RESETVAL 0x00000800

#define MPI_APP_HOST_REG_RTSOFF_OFFSET 0x18
#define MPI_APP_HOST_REG_RT_ARR_OFFSET_MASK 0xFFFFFFE0
#define MPI_APP_HOST_REG_RT_ARR_OFFSET_SHIFT 5
#define MPI_APP_HOST_REG_RT_ARR_OFFSET_LEN 27
#define MPI_APP_HOST_REG_RT_ARR_OFFSET_RESETVAL 0x0000080

#define MPI_APP_HOST_REG_HCCPARAMS2_OFFSET 0x1C
#define MPI_APP_HOST_REG_TSC_MASK 0x80
#define MPI_APP_HOST_REG_TSC_SHIFT 7
#define MPI_APP_HOST_REG_TSC_LEN 1
#define MPI_APP_HOST_REG_TSC_RESETVAL 0x1
#define MPI_APP_HOST_REG_ETC_MASK 0x40
#define MPI_APP_HOST_REG_ETC_SHIFT 6
#define MPI_APP_HOST_REG_ETC_LEN 1
#define MPI_APP_HOST_REG_ETC_RESETVAL 0x1
#define MPI_APP_HOST_REG_CIC_MASK 0x20
#define MPI_APP_HOST_REG_CIC_SHIFT 5
#define MPI_APP_HOST_REG_CIC_LEN 1
#define MPI_APP_HOST_REG_CIC_RESETVAL 0x0
#define MPI_APP_HOST_REG_LEC_MASK 0x10
#define MPI_APP_HOST_REG_LEC_SHIFT 4
#define MPI_APP_HOST_REG_LEC_LEN 1
#define MPI_APP_HOST_REG_LEC_RESETVAL 0x1
#define MPI_APP_HOST_REG_CTC_MASK 0x8
#define MPI_APP_HOST_REG_CTC_SHIFT 3
#define MPI_APP_HOST_REG_CTC_LEN 1
#define MPI_APP_HOST_REG_CTC_RESETVAL 0x1
#define MPI_APP_HOST_REG_FSC_MASK 0x4
#define MPI_APP_HOST_REG_FSC_SHIFT 2
#define MPI_APP_HOST_REG_FSC_LEN 1
#define MPI_APP_HOST_REG_FSC_RESETVAL 0x0
#define MPI_APP_HOST_REG_CMC_MASK 0x2
#define MPI_APP_HOST_REG_CMC_SHIFT 1
#define MPI_APP_HOST_REG_CMC_LEN 1
#define MPI_APP_HOST_REG_CMC_RESETVAL 0x1
#define MPI_APP_HOST_REG_U3C_MASK 0x1
#define MPI_APP_HOST_REG_U3C_SHIFT 0
#define MPI_APP_HOST_REG_U3C_LEN 1
#define MPI_APP_HOST_REG_U3C_RESETVAL 0x1

#define MPI_APP_HOST_REG_USBCMD_OFFSET 0x30
#define MPI_APP_HOST_REG_CME_MASK 0x2000
#define MPI_APP_HOST_REG_CME_SHIFT 13
#define MPI_APP_HOST_REG_CME_LEN 1
#define MPI_APP_HOST_REG_CME_RESETVAL 0x0
#define MPI_APP_HOST_REG_EU3S_MASK 0x800
#define MPI_APP_HOST_REG_EU3S_SHIFT 11
#define MPI_APP_HOST_REG_EU3S_LEN 1
#define MPI_APP_HOST_REG_EU3S_RESETVAL 0x0
#define MPI_APP_HOST_REG_EWE_MASK 0x400
#define MPI_APP_HOST_REG_EWE_SHIFT 10
#define MPI_APP_HOST_REG_EWE_LEN 1
#define MPI_APP_HOST_REG_EWE_RESETVAL 0x0
#define MPI_APP_HOST_REG_CRS_MASK 0x200
#define MPI_APP_HOST_REG_CRS_SHIFT 9
#define MPI_APP_HOST_REG_CRS_LEN 1
#define MPI_APP_HOST_REG_CRS_RESETVAL 0x0
#define MPI_APP_HOST_REG_CSS_MASK 0x100
#define MPI_APP_HOST_REG_CSS_SHIFT 8
#define MPI_APP_HOST_REG_CSS_LEN 1
#define MPI_APP_HOST_REG_CSS_RESETVAL 0x0
#define MPI_APP_HOST_REG_LHCRST_MASK 0x80
#define MPI_APP_HOST_REG_LHCRST_SHIFT 7
#define MPI_APP_HOST_REG_LHCRST_LEN 1
#define MPI_APP_HOST_REG_LHCRST_RESETVAL 0x0
#define MPI_APP_HOST_REG_HSEE_MASK 0x8
#define MPI_APP_HOST_REG_HSEE_SHIFT 3
#define MPI_APP_HOST_REG_HSEE_LEN 1
#define MPI_APP_HOST_REG_HSEE_RESETVAL 0x0
#define MPI_APP_HOST_REG_INTE_MASK 0x4
#define MPI_APP_HOST_REG_INTE_SHIFT 2
#define MPI_APP_HOST_REG_INTE_LEN 1
#define MPI_APP_HOST_REG_INTE_RESETVAL 0x0
#define MPI_APP_HOST_REG_HCRST_MASK 0x2
#define MPI_APP_HOST_REG_HCRST_SHIFT 1
#define MPI_APP_HOST_REG_HCRST_LEN 1
#define MPI_APP_HOST_REG_HCRST_RESETVAL 0x0
#define MPI_APP_HOST_REG_HOST_RUN_STOP_MASK 0x1
#define MPI_APP_HOST_REG_HOST_RUN_STOP_SHIFT 0
#define MPI_APP_HOST_REG_HOST_RUN_STOP_LEN 1
#define MPI_APP_HOST_REG_HOST_RUN_STOP_RESETVAL 0x0

#define MPI_APP_HOST_REG_USBSTS_OFFSET 0x34
#define MPI_APP_HOST_REG_HC_ERROR_MASK 0x1000
#define MPI_APP_HOST_REG_HC_ERROR_SHIFT 12
#define MPI_APP_HOST_REG_HC_ERROR_LEN 1
#define MPI_APP_HOST_REG_HC_ERROR_RESETVAL 0x0
#define MPI_APP_HOST_REG_CTRL_NOT_READY_MASK 0x800
#define MPI_APP_HOST_REG_CTRL_NOT_READY_SHIFT 11
#define MPI_APP_HOST_REG_CTRL_NOT_READY_LEN 1
#define MPI_APP_HOST_REG_CTRL_NOT_READY_RESETVAL 0x1
#define MPI_APP_HOST_REG_SS_ERROR_MASK 0x400
#define MPI_APP_HOST_REG_SS_ERROR_SHIFT 10
#define MPI_APP_HOST_REG_SS_ERROR_LEN 1
#define MPI_APP_HOST_REG_SS_ERROR_RESETVAL 0x0
#define MPI_APP_HOST_REG_RESTORE_STATE_STATUS_MASK 0x200
#define MPI_APP_HOST_REG_RESTORE_STATE_STATUS_SHIFT 9
#define MPI_APP_HOST_REG_RESTORE_STATE_STATUS_LEN 1
#define MPI_APP_HOST_REG_RESTORE_STATE_STATUS_RESETVAL 0x0
#define MPI_APP_HOST_REG_SAVE_STATE_STATUS_MASK 0x100
#define MPI_APP_HOST_REG_SAVE_STATE_STATUS_SHIFT 8
#define MPI_APP_HOST_REG_SAVE_STATE_STATUS_LEN 1
#define MPI_APP_HOST_REG_SAVE_STATE_STATUS_RESETVAL 0x0
#define MPI_APP_HOST_REG_PORT_CH_DETECT_MASK 0x10
#define MPI_APP_HOST_REG_PORT_CH_DETECT_SHIFT 4
#define MPI_APP_HOST_REG_PORT_CH_DETECT_LEN 1
#define MPI_APP_HOST_REG_PORT_CH_DETECT_RESETVAL 0x0
#define MPI_APP_HOST_REG_EVENT_INTERRUPT_MASK 0x8
#define MPI_APP_HOST_REG_EVENT_INTERRUPT_SHIFT 3
#define MPI_APP_HOST_REG_EVENT_INTERRUPT_LEN 1
#define MPI_APP_HOST_REG_EVENT_INTERRUPT_RESETVAL 0x0
#define MPI_APP_HOST_REG_HOST_SYS_ERR_MASK 0x4
#define MPI_APP_HOST_REG_HOST_SYS_ERR_SHIFT 2
#define MPI_APP_HOST_REG_HOST_SYS_ERR_LEN 1
#define MPI_APP_HOST_REG_HOST_SYS_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_HCHALTED_MASK 0x1
#define MPI_APP_HOST_REG_HCHALTED_SHIFT 0
#define MPI_APP_HOST_REG_HCHALTED_LEN 1
#define MPI_APP_HOST_REG_HCHALTED_RESETVAL 0x1

#define MPI_APP_HOST_REG_PAGESIZE_OFFSET 0x38
#define MPI_APP_HOST_REG_PAGE_SIZE_MASK 0xFFFF
#define MPI_APP_HOST_REG_PAGE_SIZE_SHIFT 0
#define MPI_APP_HOST_REG_PAGE_SIZE_LEN 16
#define MPI_APP_HOST_REG_PAGE_SIZE_RESETVAL 0x0000

#define MPI_APP_HOST_REG_DNCTRL_OFFSET 0x44
#define MPI_APP_HOST_REG_NOTIF_ENABLE_MASK 0xFFFF
#define MPI_APP_HOST_REG_NOTIF_ENABLE_SHIFT 0
#define MPI_APP_HOST_REG_NOTIF_ENABLE_LEN 16
#define MPI_APP_HOST_REG_NOTIF_ENABLE_RESETVAL 0x0000

#define MPI_APP_HOST_REG_CRCR0_OFFSET 0x48
#define MPI_APP_HOST_REG_CR_PTR_LO_MASK 0xFFFFFFC0
#define MPI_APP_HOST_REG_CR_PTR_LO_SHIFT 6
#define MPI_APP_HOST_REG_CR_PTR_LO_LEN 26
#define MPI_APP_HOST_REG_CR_PTR_LO_RESETVAL 0x0000000
#define MPI_APP_HOST_REG_CRR_MASK 0x8
#define MPI_APP_HOST_REG_CRR_SHIFT 3
#define MPI_APP_HOST_REG_CRR_LEN 1
#define MPI_APP_HOST_REG_CRR_RESETVAL 0x0
#define MPI_APP_HOST_REG_CA_MASK 0x4
#define MPI_APP_HOST_REG_CA_SHIFT 2
#define MPI_APP_HOST_REG_CA_LEN 1
#define MPI_APP_HOST_REG_CA_RESETVAL 0x0
#define MPI_APP_HOST_REG_CS_MASK 0x2
#define MPI_APP_HOST_REG_CS_SHIFT 1
#define MPI_APP_HOST_REG_CS_LEN 1
#define MPI_APP_HOST_REG_CS_RESETVAL 0x0
#define MPI_APP_HOST_REG_RCS_MASK 0x1
#define MPI_APP_HOST_REG_RCS_SHIFT 0
#define MPI_APP_HOST_REG_RCS_LEN 1
#define MPI_APP_HOST_REG_RCS_RESETVAL 0x0

#define MPI_APP_HOST_REG_CRCR1_OFFSET 0x4C
#define MPI_APP_HOST_REG_CR_PTR_HI_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CR_PTR_HI_SHIFT 0
#define MPI_APP_HOST_REG_CR_PTR_HI_LEN 32
#define MPI_APP_HOST_REG_CR_PTR_HI_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_DCBAAP0_OFFSET 0x60
#define MPI_APP_HOST_REG_DCBAA_PTR_LO_MASK 0xFFFFFFC0
#define MPI_APP_HOST_REG_DCBAA_PTR_LO_SHIFT 6
#define MPI_APP_HOST_REG_DCBAA_PTR_LO_LEN 26
#define MPI_APP_HOST_REG_DCBAA_PTR_LO_RESETVAL 0x0000000

#define MPI_APP_HOST_REG_DCBAAP1_OFFSET 0x64
#define MPI_APP_HOST_REG_DCBAA_PTR_HI_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_DCBAA_PTR_HI_SHIFT 0
#define MPI_APP_HOST_REG_DCBAA_PTR_HI_LEN 32
#define MPI_APP_HOST_REG_DCBAA_PTR_HI_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CONFIG_OFFSET 0x68
#define MPI_APP_HOST_REG_CIE_MASK 0x200
#define MPI_APP_HOST_REG_CIE_SHIFT 9
#define MPI_APP_HOST_REG_CIE_LEN 1
#define MPI_APP_HOST_REG_CIE_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3E_MASK 0x100
#define MPI_APP_HOST_REG_U3E_SHIFT 8
#define MPI_APP_HOST_REG_U3E_LEN 1
#define MPI_APP_HOST_REG_U3E_RESETVAL 0x0
#define MPI_APP_HOST_REG_DEV_SLOT_ENA_MASK 0xFF
#define MPI_APP_HOST_REG_DEV_SLOT_ENA_SHIFT 0
#define MPI_APP_HOST_REG_DEV_SLOT_ENA_LEN 8
#define MPI_APP_HOST_REG_DEV_SLOT_ENA_RESETVAL 0x00

#define MPI_APP_HOST_REG_U2_PORTSC_OFFSET 0x430
#define MPI_APP_HOST_REG_U2_WPR_MASK 0x80000000
#define MPI_APP_HOST_REG_U2_WPR_SHIFT 31
#define MPI_APP_HOST_REG_U2_WPR_LEN 1
#define MPI_APP_HOST_REG_U2_WPR_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_DR_MASK 0x40000000
#define MPI_APP_HOST_REG_U2_DR_SHIFT 30
#define MPI_APP_HOST_REG_U2_DR_LEN 1
#define MPI_APP_HOST_REG_U2_DR_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_WOE_MASK 0x8000000
#define MPI_APP_HOST_REG_U2_WOE_SHIFT 27
#define MPI_APP_HOST_REG_U2_WOE_LEN 1
#define MPI_APP_HOST_REG_U2_WOE_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_WDE_MASK 0x4000000
#define MPI_APP_HOST_REG_U2_WDE_SHIFT 26
#define MPI_APP_HOST_REG_U2_WDE_LEN 1
#define MPI_APP_HOST_REG_U2_WDE_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_WCE_MASK 0x2000000
#define MPI_APP_HOST_REG_U2_WCE_SHIFT 25
#define MPI_APP_HOST_REG_U2_WCE_LEN 1
#define MPI_APP_HOST_REG_U2_WCE_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_CAS_MASK 0x1000000
#define MPI_APP_HOST_REG_U2_CAS_SHIFT 24
#define MPI_APP_HOST_REG_U2_CAS_LEN 1
#define MPI_APP_HOST_REG_U2_CAS_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_CEC_MASK 0x800000
#define MPI_APP_HOST_REG_U2_CEC_SHIFT 23
#define MPI_APP_HOST_REG_U2_CEC_LEN 1
#define MPI_APP_HOST_REG_U2_CEC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PLC_MASK 0x400000
#define MPI_APP_HOST_REG_U2_PLC_SHIFT 22
#define MPI_APP_HOST_REG_U2_PLC_LEN 1
#define MPI_APP_HOST_REG_U2_PLC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PRC_MASK 0x200000
#define MPI_APP_HOST_REG_U2_PRC_SHIFT 21
#define MPI_APP_HOST_REG_U2_PRC_LEN 1
#define MPI_APP_HOST_REG_U2_PRC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_OCC_MASK 0x100000
#define MPI_APP_HOST_REG_U2_OCC_SHIFT 20
#define MPI_APP_HOST_REG_U2_OCC_LEN 1
#define MPI_APP_HOST_REG_U2_OCC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_WRC_MASK 0x80000
#define MPI_APP_HOST_REG_U2_WRC_SHIFT 19
#define MPI_APP_HOST_REG_U2_WRC_LEN 1
#define MPI_APP_HOST_REG_U2_WRC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PEC_MASK 0x40000
#define MPI_APP_HOST_REG_U2_PEC_SHIFT 18
#define MPI_APP_HOST_REG_U2_PEC_LEN 1
#define MPI_APP_HOST_REG_U2_PEC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_CSC_MASK 0x20000
#define MPI_APP_HOST_REG_U2_CSC_SHIFT 17
#define MPI_APP_HOST_REG_U2_CSC_LEN 1
#define MPI_APP_HOST_REG_U2_CSC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_LWS_MASK 0x10000
#define MPI_APP_HOST_REG_U2_LWS_SHIFT 16
#define MPI_APP_HOST_REG_U2_LWS_LEN 1
#define MPI_APP_HOST_REG_U2_LWS_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PIC_MASK 0xC000
#define MPI_APP_HOST_REG_U2_PIC_SHIFT 14
#define MPI_APP_HOST_REG_U2_PIC_LEN 2
#define MPI_APP_HOST_REG_U2_PIC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PORT_SPEED_MASK 0x3C00
#define MPI_APP_HOST_REG_U2_PORT_SPEED_SHIFT 10
#define MPI_APP_HOST_REG_U2_PORT_SPEED_LEN 4
#define MPI_APP_HOST_REG_U2_PORT_SPEED_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PP_MASK 0x200
#define MPI_APP_HOST_REG_U2_PP_SHIFT 9
#define MPI_APP_HOST_REG_U2_PP_LEN 1
#define MPI_APP_HOST_REG_U2_PP_RESETVAL 0x1
#define MPI_APP_HOST_REG_U2_PLS_MASK 0x1E0
#define MPI_APP_HOST_REG_U2_PLS_SHIFT 5
#define MPI_APP_HOST_REG_U2_PLS_LEN 4
#define MPI_APP_HOST_REG_U2_PLS_RESETVAL 0x4
#define MPI_APP_HOST_REG_U2_PR_MASK 0x10
#define MPI_APP_HOST_REG_U2_PR_SHIFT 4
#define MPI_APP_HOST_REG_U2_PR_LEN 1
#define MPI_APP_HOST_REG_U2_PR_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_OCA_MASK 0x8
#define MPI_APP_HOST_REG_U2_OCA_SHIFT 3
#define MPI_APP_HOST_REG_U2_OCA_LEN 1
#define MPI_APP_HOST_REG_U2_OCA_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PED_MASK 0x2
#define MPI_APP_HOST_REG_U2_PED_SHIFT 1
#define MPI_APP_HOST_REG_U2_PED_LEN 1
#define MPI_APP_HOST_REG_U2_PED_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_CCS_MASK 0x1
#define MPI_APP_HOST_REG_U2_CCS_SHIFT 0
#define MPI_APP_HOST_REG_U2_CCS_LEN 1
#define MPI_APP_HOST_REG_U2_CCS_RESETVAL 0x0

#define MPI_APP_HOST_REG_U2_PORTPMSC_OFFSET 0x434
#define MPI_APP_HOST_REG_TEST_MODE_MASK 0xF0000000
#define MPI_APP_HOST_REG_TEST_MODE_SHIFT 28
#define MPI_APP_HOST_REG_TEST_MODE_LEN 4
#define MPI_APP_HOST_REG_TEST_MODE_RESETVAL 0x0
#define MPI_APP_HOST_REG_HLE_MASK 0x10000
#define MPI_APP_HOST_REG_HLE_SHIFT 16
#define MPI_APP_HOST_REG_HLE_LEN 1
#define MPI_APP_HOST_REG_HLE_RESETVAL 0x0
#define MPI_APP_HOST_REG_L1_DEV_SLOT_MASK 0xFF00
#define MPI_APP_HOST_REG_L1_DEV_SLOT_SHIFT 8
#define MPI_APP_HOST_REG_L1_DEV_SLOT_LEN 8
#define MPI_APP_HOST_REG_L1_DEV_SLOT_RESETVAL 0x00
#define MPI_APP_HOST_REG_BESL_MASK 0xF0
#define MPI_APP_HOST_REG_BESL_SHIFT 4
#define MPI_APP_HOST_REG_BESL_LEN 4
#define MPI_APP_HOST_REG_BESL_RESETVAL 0x0
#define MPI_APP_HOST_REG_REMOTE_WAKE_ENA_MASK 0x8
#define MPI_APP_HOST_REG_REMOTE_WAKE_ENA_SHIFT 3
#define MPI_APP_HOST_REG_REMOTE_WAKE_ENA_LEN 1
#define MPI_APP_HOST_REG_REMOTE_WAKE_ENA_RESETVAL 0x0
#define MPI_APP_HOST_REG_L1_STATUS_MASK 0x7
#define MPI_APP_HOST_REG_L1_STATUS_SHIFT 0
#define MPI_APP_HOST_REG_L1_STATUS_LEN 3
#define MPI_APP_HOST_REG_L1_STATUS_RESETVAL 0x0

#define MPI_APP_HOST_REG_U2_PORTHLPMC_OFFSET 0x43C
#define MPI_APP_HOST_REG_BESLD_MASK 0x3C00
#define MPI_APP_HOST_REG_BESLD_SHIFT 10
#define MPI_APP_HOST_REG_BESLD_LEN 4
#define MPI_APP_HOST_REG_BESLD_RESETVAL 0x0
#define MPI_APP_HOST_REG_L1_TIMEOUT_MASK 0x3FC
#define MPI_APP_HOST_REG_L1_TIMEOUT_SHIFT 2
#define MPI_APP_HOST_REG_L1_TIMEOUT_LEN 8
#define MPI_APP_HOST_REG_L1_TIMEOUT_RESETVAL 0x00
#define MPI_APP_HOST_REG_HIRDM_MASK 0x3
#define MPI_APP_HOST_REG_HIRDM_SHIFT 0
#define MPI_APP_HOST_REG_HIRDM_LEN 2
#define MPI_APP_HOST_REG_HIRDM_RESETVAL 0x0

#define MPI_APP_HOST_REG_U3_PORTSC_OFFSET 0x440
#define MPI_APP_HOST_REG_U3_WPR_MASK 0x80000000
#define MPI_APP_HOST_REG_U3_WPR_SHIFT 31
#define MPI_APP_HOST_REG_U3_WPR_LEN 1
#define MPI_APP_HOST_REG_U3_WPR_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_DR_MASK 0x40000000
#define MPI_APP_HOST_REG_U3_DR_SHIFT 30
#define MPI_APP_HOST_REG_U3_DR_LEN 1
#define MPI_APP_HOST_REG_U3_DR_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_WOE_MASK 0x8000000
#define MPI_APP_HOST_REG_U3_WOE_SHIFT 27
#define MPI_APP_HOST_REG_U3_WOE_LEN 1
#define MPI_APP_HOST_REG_U3_WOE_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_WDE_MASK 0x4000000
#define MPI_APP_HOST_REG_U3_WDE_SHIFT 26
#define MPI_APP_HOST_REG_U3_WDE_LEN 1
#define MPI_APP_HOST_REG_U3_WDE_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_WCE_MASK 0x2000000
#define MPI_APP_HOST_REG_U3_WCE_SHIFT 25
#define MPI_APP_HOST_REG_U3_WCE_LEN 1
#define MPI_APP_HOST_REG_U3_WCE_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_CAS_MASK 0x1000000
#define MPI_APP_HOST_REG_U3_CAS_SHIFT 24
#define MPI_APP_HOST_REG_U3_CAS_LEN 1
#define MPI_APP_HOST_REG_U3_CAS_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_CEC_MASK 0x800000
#define MPI_APP_HOST_REG_U3_CEC_SHIFT 23
#define MPI_APP_HOST_REG_U3_CEC_LEN 1
#define MPI_APP_HOST_REG_U3_CEC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PLC_MASK 0x400000
#define MPI_APP_HOST_REG_U3_PLC_SHIFT 22
#define MPI_APP_HOST_REG_U3_PLC_LEN 1
#define MPI_APP_HOST_REG_U3_PLC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PRC_MASK 0x200000
#define MPI_APP_HOST_REG_U3_PRC_SHIFT 21
#define MPI_APP_HOST_REG_U3_PRC_LEN 1
#define MPI_APP_HOST_REG_U3_PRC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_OCC_MASK 0x100000
#define MPI_APP_HOST_REG_U3_OCC_SHIFT 20
#define MPI_APP_HOST_REG_U3_OCC_LEN 1
#define MPI_APP_HOST_REG_U3_OCC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_WRC_MASK 0x80000
#define MPI_APP_HOST_REG_U3_WRC_SHIFT 19
#define MPI_APP_HOST_REG_U3_WRC_LEN 1
#define MPI_APP_HOST_REG_U3_WRC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PEC_MASK 0x40000
#define MPI_APP_HOST_REG_U3_PEC_SHIFT 18
#define MPI_APP_HOST_REG_U3_PEC_LEN 1
#define MPI_APP_HOST_REG_U3_PEC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_CSC_MASK 0x20000
#define MPI_APP_HOST_REG_U3_CSC_SHIFT 17
#define MPI_APP_HOST_REG_U3_CSC_LEN 1
#define MPI_APP_HOST_REG_U3_CSC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_LWS_MASK 0x10000
#define MPI_APP_HOST_REG_U3_LWS_SHIFT 16
#define MPI_APP_HOST_REG_U3_LWS_LEN 1
#define MPI_APP_HOST_REG_U3_LWS_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PIC_MASK 0xC000
#define MPI_APP_HOST_REG_U3_PIC_SHIFT 14
#define MPI_APP_HOST_REG_U3_PIC_LEN 2
#define MPI_APP_HOST_REG_U3_PIC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PORT_SPEED_MASK 0x3C00
#define MPI_APP_HOST_REG_U3_PORT_SPEED_SHIFT 10
#define MPI_APP_HOST_REG_U3_PORT_SPEED_LEN 4
#define MPI_APP_HOST_REG_U3_PORT_SPEED_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PP_MASK 0x200
#define MPI_APP_HOST_REG_U3_PP_SHIFT 9
#define MPI_APP_HOST_REG_U3_PP_LEN 1
#define MPI_APP_HOST_REG_U3_PP_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PLS_MASK 0x1E0
#define MPI_APP_HOST_REG_U3_PLS_SHIFT 5
#define MPI_APP_HOST_REG_U3_PLS_LEN 4
#define MPI_APP_HOST_REG_U3_PLS_RESETVAL 0x4
#define MPI_APP_HOST_REG_U3_PR_MASK 0x10
#define MPI_APP_HOST_REG_U3_PR_SHIFT 4
#define MPI_APP_HOST_REG_U3_PR_LEN 1
#define MPI_APP_HOST_REG_U3_PR_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_OCA_MASK 0x8
#define MPI_APP_HOST_REG_U3_OCA_SHIFT 3
#define MPI_APP_HOST_REG_U3_OCA_LEN 1
#define MPI_APP_HOST_REG_U3_OCA_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_PED_MASK 0x2
#define MPI_APP_HOST_REG_U3_PED_SHIFT 1
#define MPI_APP_HOST_REG_U3_PED_LEN 1
#define MPI_APP_HOST_REG_U3_PED_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3_CCS_MASK 0x1
#define MPI_APP_HOST_REG_U3_CCS_SHIFT 0
#define MPI_APP_HOST_REG_U3_CCS_LEN 1
#define MPI_APP_HOST_REG_U3_CCS_RESETVAL 0x0

#define MPI_APP_HOST_REG_U3PORTPMSC_OFFSET 0x444
#define MPI_APP_HOST_REG_FLA_MASK 0x10000
#define MPI_APP_HOST_REG_FLA_SHIFT 16
#define MPI_APP_HOST_REG_FLA_LEN 1
#define MPI_APP_HOST_REG_FLA_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_TIMEOUT_MASK 0xFF00
#define MPI_APP_HOST_REG_U2_TIMEOUT_SHIFT 8
#define MPI_APP_HOST_REG_U2_TIMEOUT_LEN 8
#define MPI_APP_HOST_REG_U2_TIMEOUT_RESETVAL 0x00
#define MPI_APP_HOST_REG_U1_TIMEOUT_MASK 0xFF
#define MPI_APP_HOST_REG_U1_TIMEOUT_SHIFT 0
#define MPI_APP_HOST_REG_U1_TIMEOUT_LEN 8
#define MPI_APP_HOST_REG_U1_TIMEOUT_RESETVAL 0x00

#define MPI_APP_HOST_REG_U3_PORTLI_OFFSET 0x448
#define MPI_APP_HOST_REG_TLC_MASK 0xF00000
#define MPI_APP_HOST_REG_TLC_SHIFT 20
#define MPI_APP_HOST_REG_TLC_LEN 4
#define MPI_APP_HOST_REG_TLC_RESETVAL 0x0
#define MPI_APP_HOST_REG_RLC_MASK 0xF0000
#define MPI_APP_HOST_REG_RLC_SHIFT 16
#define MPI_APP_HOST_REG_RLC_LEN 4
#define MPI_APP_HOST_REG_RLC_RESETVAL 0x0
#define MPI_APP_HOST_REG_LINK_ERR_CNT_MASK 0xFFFF
#define MPI_APP_HOST_REG_LINK_ERR_CNT_SHIFT 0
#define MPI_APP_HOST_REG_LINK_ERR_CNT_LEN 16
#define MPI_APP_HOST_REG_LINK_ERR_CNT_RESETVAL 0x0000

#define MPI_APP_HOST_REG_MFINDEX_OFFSET 0x1000
#define MPI_APP_HOST_REG_MICRO_FRAME_INDEX_MASK 0x3FFF
#define MPI_APP_HOST_REG_MICRO_FRAME_INDEX_SHIFT 0
#define MPI_APP_HOST_REG_MICRO_FRAME_INDEX_LEN 14
#define MPI_APP_HOST_REG_MICRO_FRAME_INDEX_RESETVAL 0x0000

#define MPI_APP_HOST_REG_IMAN_OFFSET 0x1020
#define MPI_APP_HOST_REG_INT_ENABLE_MASK 0x2
#define MPI_APP_HOST_REG_INT_ENABLE_SHIFT 1
#define MPI_APP_HOST_REG_INT_ENABLE_LEN 1
#define MPI_APP_HOST_REG_INT_ENABLE_RESETVAL 0x0
#define MPI_APP_HOST_REG_INT_PENDING_MASK 0x1
#define MPI_APP_HOST_REG_INT_PENDING_SHIFT 0
#define MPI_APP_HOST_REG_INT_PENDING_LEN 1
#define MPI_APP_HOST_REG_INT_PENDING_RESETVAL 0x0

#define MPI_APP_HOST_REG_IMOD_OFFSET 0x1024
#define MPI_APP_HOST_REG_INT_MOD_CNT_MASK 0xFFFF0000
#define MPI_APP_HOST_REG_INT_MOD_CNT_SHIFT 16
#define MPI_APP_HOST_REG_INT_MOD_CNT_LEN 16
#define MPI_APP_HOST_REG_INT_MOD_CNT_RESETVAL 0x0000
#define MPI_APP_HOST_REG_INT_MOD_INTERVAL_MASK 0xFFFF
#define MPI_APP_HOST_REG_INT_MOD_INTERVAL_SHIFT 0
#define MPI_APP_HOST_REG_INT_MOD_INTERVAL_LEN 16
#define MPI_APP_HOST_REG_INT_MOD_INTERVAL_RESETVAL 0x0FA0

#define MPI_APP_HOST_REG_ERSTSZ_OFFSET 0x1028
#define MPI_APP_HOST_REG_ER_SEG_TBL_SIZE_MASK 0xFFFF
#define MPI_APP_HOST_REG_ER_SEG_TBL_SIZE_SHIFT 0
#define MPI_APP_HOST_REG_ER_SEG_TBL_SIZE_LEN 16
#define MPI_APP_HOST_REG_ER_SEG_TBL_SIZE_RESETVAL 0x0000

#define MPI_APP_HOST_REG_ERSTBA0_OFFSET 0x1030
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_LO_MASK 0xFFFFFFC0
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_LO_SHIFT 6
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_LO_LEN 26
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_LO_RESETVAL 0x0000000

#define MPI_APP_HOST_REG_ERSTBA1_OFFSET 0x1034
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_HI_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_HI_SHIFT 0
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_HI_LEN 32
#define MPI_APP_HOST_REG_ER_SEG_TBL_BASE_ADDR_HI_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_ERDP0_OFFSET 0x1038
#define MPI_APP_HOST_REG_ER_DEQ_PTR_LO_MASK 0xFFFFFFF0
#define MPI_APP_HOST_REG_ER_DEQ_PTR_LO_SHIFT 4
#define MPI_APP_HOST_REG_ER_DEQ_PTR_LO_LEN 28
#define MPI_APP_HOST_REG_ER_DEQ_PTR_LO_RESETVAL 0x0000000
#define MPI_APP_HOST_REG_EVENT_HANDLER_BUSY_MASK 0x8
#define MPI_APP_HOST_REG_EVENT_HANDLER_BUSY_SHIFT 3
#define MPI_APP_HOST_REG_EVENT_HANDLER_BUSY_LEN 1
#define MPI_APP_HOST_REG_EVENT_HANDLER_BUSY_RESETVAL 0x0
#define MPI_APP_HOST_REG_DEQ_ERST_SEG_INDEX_MASK 0x7
#define MPI_APP_HOST_REG_DEQ_ERST_SEG_INDEX_SHIFT 0
#define MPI_APP_HOST_REG_DEQ_ERST_SEG_INDEX_LEN 3
#define MPI_APP_HOST_REG_DEQ_ERST_SEG_INDEX_RESETVAL 0x0

#define MPI_APP_HOST_REG_ERDP1_OFFSET 0x103C
#define MPI_APP_HOST_REG_ER_DEQ_PTR_HI_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_ER_DEQ_PTR_HI_SHIFT 0
#define MPI_APP_HOST_REG_ER_DEQ_PTR_HI_LEN 32
#define MPI_APP_HOST_REG_ER_DEQ_PTR_HI_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_DOORBELL_0_OFFSET 0x2000
#define MPI_APP_HOST_REG_DB_TARGET_0_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_0_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_0_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_0_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_1_OFFSET 0x2004
#define MPI_APP_HOST_REG_DB_TARGET_1_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_1_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_1_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_1_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_2_OFFSET 0x2008
#define MPI_APP_HOST_REG_DB_TARGET_2_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_2_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_2_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_2_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_3_OFFSET 0x200C
#define MPI_APP_HOST_REG_DB_TARGET_3_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_3_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_3_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_3_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_4_OFFSET 0x2010
#define MPI_APP_HOST_REG_DB_TARGET_4_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_4_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_4_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_4_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_5_OFFSET 0x2014
#define MPI_APP_HOST_REG_DB_TARGET_5_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_5_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_5_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_5_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_6_OFFSET 0x2018
#define MPI_APP_HOST_REG_DB_TARGET_6_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_6_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_6_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_6_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_7_OFFSET 0x201C
#define MPI_APP_HOST_REG_DB_TARGET_7_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_7_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_7_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_7_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_8_OFFSET 0x2020
#define MPI_APP_HOST_REG_DB_TARGET_8_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_8_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_8_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_8_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_9_OFFSET 0x2024
#define MPI_APP_HOST_REG_DB_TARGET_9_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_9_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_9_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_9_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_10_OFFSET 0x2028
#define MPI_APP_HOST_REG_DB_TARGET_10_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_10_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_10_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_10_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_11_OFFSET 0x202C
#define MPI_APP_HOST_REG_DB_TARGET_11_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_11_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_11_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_11_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_12_OFFSET 0x2030
#define MPI_APP_HOST_REG_DB_TARGET_12_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_12_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_12_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_12_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_13_OFFSET 0x2034
#define MPI_APP_HOST_REG_DB_TARGET_13_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_13_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_13_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_13_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_14_OFFSET 0x2038
#define MPI_APP_HOST_REG_DB_TARGET_14_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_14_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_14_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_14_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_15_OFFSET 0x203C
#define MPI_APP_HOST_REG_DB_TARGET_15_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_15_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_15_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_15_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_16_OFFSET 0x2040
#define MPI_APP_HOST_REG_DB_TARGET_16_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_16_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_16_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_16_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_17_OFFSET 0x2044
#define MPI_APP_HOST_REG_DB_TARGET_17_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_17_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_17_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_17_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_18_OFFSET 0x2048
#define MPI_APP_HOST_REG_DB_TARGET_18_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_18_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_18_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_18_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_19_OFFSET 0x204C
#define MPI_APP_HOST_REG_DB_TARGET_19_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_19_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_19_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_19_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_20_OFFSET 0x2050
#define MPI_APP_HOST_REG_DB_TARGET_20_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_20_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_20_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_20_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_21_OFFSET 0x2054
#define MPI_APP_HOST_REG_DB_TARGET_21_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_21_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_21_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_21_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_22_OFFSET 0x2058
#define MPI_APP_HOST_REG_DB_TARGET_22_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_22_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_22_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_22_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_23_OFFSET 0x205C
#define MPI_APP_HOST_REG_DB_TARGET_23_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_23_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_23_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_23_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_24_OFFSET 0x2060
#define MPI_APP_HOST_REG_DB_TARGET_24_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_24_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_24_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_24_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_25_OFFSET 0x2064
#define MPI_APP_HOST_REG_DB_TARGET_25_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_25_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_25_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_25_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_26_OFFSET 0x2068
#define MPI_APP_HOST_REG_DB_TARGET_26_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_26_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_26_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_26_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_27_OFFSET 0x206C
#define MPI_APP_HOST_REG_DB_TARGET_27_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_27_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_27_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_27_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_28_OFFSET 0x2070
#define MPI_APP_HOST_REG_DB_TARGET_28_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_28_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_28_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_28_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_29_OFFSET 0x2074
#define MPI_APP_HOST_REG_DB_TARGET_29_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_29_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_29_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_29_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_30_OFFSET 0x2078
#define MPI_APP_HOST_REG_DB_TARGET_30_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_30_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_30_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_30_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_31_OFFSET 0x207C
#define MPI_APP_HOST_REG_DB_TARGET_31_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_31_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_31_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_31_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_32_OFFSET 0x2080
#define MPI_APP_HOST_REG_DB_TARGET_32_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_32_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_32_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_32_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_33_OFFSET 0x2084
#define MPI_APP_HOST_REG_DB_TARGET_33_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_33_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_33_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_33_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_34_OFFSET 0x2088
#define MPI_APP_HOST_REG_DB_TARGET_34_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_34_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_34_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_34_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_35_OFFSET 0x208C
#define MPI_APP_HOST_REG_DB_TARGET_35_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_35_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_35_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_35_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_36_OFFSET 0x2090
#define MPI_APP_HOST_REG_DB_TARGET_36_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_36_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_36_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_36_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_37_OFFSET 0x2094
#define MPI_APP_HOST_REG_DB_TARGET_37_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_37_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_37_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_37_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_38_OFFSET 0x2098
#define MPI_APP_HOST_REG_DB_TARGET_38_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_38_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_38_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_38_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_39_OFFSET 0x209C
#define MPI_APP_HOST_REG_DB_TARGET_39_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_39_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_39_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_39_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_40_OFFSET 0x20A0
#define MPI_APP_HOST_REG_DB_TARGET_40_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_40_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_40_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_40_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_41_OFFSET 0x20A4
#define MPI_APP_HOST_REG_DB_TARGET_41_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_41_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_41_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_41_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_42_OFFSET 0x20A8
#define MPI_APP_HOST_REG_DB_TARGET_42_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_42_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_42_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_42_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_43_OFFSET 0x20AC
#define MPI_APP_HOST_REG_DB_TARGET_43_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_43_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_43_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_43_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_44_OFFSET 0x20B0
#define MPI_APP_HOST_REG_DB_TARGET_44_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_44_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_44_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_44_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_45_OFFSET 0x20B4
#define MPI_APP_HOST_REG_DB_TARGET_45_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_45_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_45_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_45_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_46_OFFSET 0x20B8
#define MPI_APP_HOST_REG_DB_TARGET_46_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_46_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_46_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_46_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_47_OFFSET 0x20BC
#define MPI_APP_HOST_REG_DB_TARGET_47_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_47_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_47_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_47_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_48_OFFSET 0x20C0
#define MPI_APP_HOST_REG_DB_TARGET_48_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_48_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_48_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_48_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_49_OFFSET 0x20C4
#define MPI_APP_HOST_REG_DB_TARGET_49_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_49_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_49_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_49_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_50_OFFSET 0x20C8
#define MPI_APP_HOST_REG_DB_TARGET_50_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_50_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_50_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_50_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_51_OFFSET 0x20CC
#define MPI_APP_HOST_REG_DB_TARGET_51_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_51_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_51_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_51_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_52_OFFSET 0x20D0
#define MPI_APP_HOST_REG_DB_TARGET_52_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_52_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_52_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_52_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_53_OFFSET 0x20D4
#define MPI_APP_HOST_REG_DB_TARGET_53_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_53_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_53_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_53_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_54_OFFSET 0x20D8
#define MPI_APP_HOST_REG_DB_TARGET_54_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_54_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_54_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_54_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_55_OFFSET 0x20DC
#define MPI_APP_HOST_REG_DB_TARGET_55_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_55_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_55_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_55_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_56_OFFSET 0x20E0
#define MPI_APP_HOST_REG_DB_TARGET_56_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_56_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_56_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_56_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_57_OFFSET 0x20E4
#define MPI_APP_HOST_REG_DB_TARGET_57_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_57_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_57_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_57_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_58_OFFSET 0x20E8
#define MPI_APP_HOST_REG_DB_TARGET_58_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_58_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_58_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_58_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_59_OFFSET 0x20EC
#define MPI_APP_HOST_REG_DB_TARGET_59_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_59_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_59_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_59_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_60_OFFSET 0x20F0
#define MPI_APP_HOST_REG_DB_TARGET_60_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_60_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_60_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_60_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_61_OFFSET 0x20F4
#define MPI_APP_HOST_REG_DB_TARGET_61_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_61_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_61_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_61_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_62_OFFSET 0x20F8
#define MPI_APP_HOST_REG_DB_TARGET_62_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_62_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_62_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_62_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_63_OFFSET 0x20FC
#define MPI_APP_HOST_REG_DB_TARGET_63_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_63_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_63_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_63_RESETVAL 0x00

#define MPI_APP_HOST_REG_DOORBELL_64_OFFSET 0x2100
#define MPI_APP_HOST_REG_DB_TARGET_64_MASK 0xFF
#define MPI_APP_HOST_REG_DB_TARGET_64_SHIFT 0
#define MPI_APP_HOST_REG_DB_TARGET_64_LEN 8
#define MPI_APP_HOST_REG_DB_TARGET_64_RESETVAL 0x00

#define MPI_APP_HOST_REG_U2_PROTOCOL_CAP1_OFFSET 0x2800
#define MPI_APP_HOST_REG_U2_MAJOR_REVISION_MASK 0xFF000000
#define MPI_APP_HOST_REG_U2_MAJOR_REVISION_SHIFT 24
#define MPI_APP_HOST_REG_U2_MAJOR_REVISION_LEN 8
#define MPI_APP_HOST_REG_U2_MAJOR_REVISION_RESETVAL 0x02
#define MPI_APP_HOST_REG_U2_MINOR_REVISION_MASK 0xFF0000
#define MPI_APP_HOST_REG_U2_MINOR_REVISION_SHIFT 16
#define MPI_APP_HOST_REG_U2_MINOR_REVISION_LEN 8
#define MPI_APP_HOST_REG_U2_MINOR_REVISION_RESETVAL 0x00
#define MPI_APP_HOST_REG_U2_NEXT_CAP_PTR_MASK 0xFF00
#define MPI_APP_HOST_REG_U2_NEXT_CAP_PTR_SHIFT 8
#define MPI_APP_HOST_REG_U2_NEXT_CAP_PTR_LEN 8
#define MPI_APP_HOST_REG_U2_NEXT_CAP_PTR_RESETVAL 0x10
#define MPI_APP_HOST_REG_U2_CAPABILITY_ID_MASK 0xFF
#define MPI_APP_HOST_REG_U2_CAPABILITY_ID_SHIFT 0
#define MPI_APP_HOST_REG_U2_CAPABILITY_ID_LEN 8
#define MPI_APP_HOST_REG_U2_CAPABILITY_ID_RESETVAL 0x02

#define MPI_APP_HOST_REG_U2_PROTOCOL_CAP2_OFFSET 0x2804
#define MPI_APP_HOST_REG_U2_NAME_STRING_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_U2_NAME_STRING_SHIFT 0
#define MPI_APP_HOST_REG_U2_NAME_STRING_LEN 32
#define MPI_APP_HOST_REG_U2_NAME_STRING_RESETVAL 0x20425355

#define MPI_APP_HOST_REG_U2_PROTOCOL_CAP3_OFFSET 0x2808
#define MPI_APP_HOST_REG_U2_PSIC_MASK 0xF0000000
#define MPI_APP_HOST_REG_U2_PSIC_SHIFT 28
#define MPI_APP_HOST_REG_U2_PSIC_LEN 4
#define MPI_APP_HOST_REG_U2_PSIC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PROTOCOL_DEFINED_MASK 0xFFF0000
#define MPI_APP_HOST_REG_U2_PROTOCOL_DEFINED_SHIFT 16
#define MPI_APP_HOST_REG_U2_PROTOCOL_DEFINED_LEN 12
#define MPI_APP_HOST_REG_U2_PROTOCOL_DEFINED_RESETVAL 0x018
#define MPI_APP_HOST_REG_U2_PORT_COUNT_MASK 0xFF00
#define MPI_APP_HOST_REG_U2_PORT_COUNT_SHIFT 8
#define MPI_APP_HOST_REG_U2_PORT_COUNT_LEN 8
#define MPI_APP_HOST_REG_U2_PORT_COUNT_RESETVAL 0x01
#define MPI_APP_HOST_REG_U2_PORT_OFFSET_MASK 0xFF
#define MPI_APP_HOST_REG_U2_PORT_OFFSET_SHIFT 0
#define MPI_APP_HOST_REG_U2_PORT_OFFSET_LEN 8
#define MPI_APP_HOST_REG_U2_PORT_OFFSET_RESETVAL 0x01

#define MPI_APP_HOST_REG_U2_PROTOCOL_CAP4_OFFSET 0x280C
#define MPI_APP_HOST_REG_U2_PROTOCOL_SLOT_TYPE_MASK 0x1F
#define MPI_APP_HOST_REG_U2_PROTOCOL_SLOT_TYPE_SHIFT 0
#define MPI_APP_HOST_REG_U2_PROTOCOL_SLOT_TYPE_LEN 5
#define MPI_APP_HOST_REG_U2_PROTOCOL_SLOT_TYPE_RESETVAL 0x00

#define MPI_APP_HOST_REG_U2_PROTOCOL_CAP5_OFFSET 0x2810
#define MPI_APP_HOST_REG_U2_PSIM_MASK 0xFFFF0000
#define MPI_APP_HOST_REG_U2_PSIM_SHIFT 16
#define MPI_APP_HOST_REG_U2_PSIM_LEN 16
#define MPI_APP_HOST_REG_U2_PSIM_RESETVAL 0x01E0
#define MPI_APP_HOST_REG_U2_LINK_PROTOCOL_MASK 0xC000
#define MPI_APP_HOST_REG_U2_LINK_PROTOCOL_SHIFT 14
#define MPI_APP_HOST_REG_U2_LINK_PROTOCOL_LEN 2
#define MPI_APP_HOST_REG_U2_LINK_PROTOCOL_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PFD_MASK 0x100
#define MPI_APP_HOST_REG_U2_PFD_SHIFT 8
#define MPI_APP_HOST_REG_U2_PFD_LEN 1
#define MPI_APP_HOST_REG_U2_PFD_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PLT_MASK 0xC0
#define MPI_APP_HOST_REG_U2_PLT_SHIFT 6
#define MPI_APP_HOST_REG_U2_PLT_LEN 2
#define MPI_APP_HOST_REG_U2_PLT_RESETVAL 0x0
#define MPI_APP_HOST_REG_U2_PSIE_MASK 0x30
#define MPI_APP_HOST_REG_U2_PSIE_SHIFT 4
#define MPI_APP_HOST_REG_U2_PSIE_LEN 2
#define MPI_APP_HOST_REG_U2_PSIE_RESETVAL 0x2
#define MPI_APP_HOST_REG_U2_PSIV_MASK 0xF
#define MPI_APP_HOST_REG_U2_PSIV_SHIFT 0
#define MPI_APP_HOST_REG_U2_PSIV_LEN 4
#define MPI_APP_HOST_REG_U2_PSIV_RESETVAL 0x3

#define MPI_APP_HOST_REG_U3_PROTOCOL_CAP1_OFFSET 0x2840
#define MPI_APP_HOST_REG_U3X_MAJOR_REVISION_MASK 0xFF000000
#define MPI_APP_HOST_REG_U3X_MAJOR_REVISION_SHIFT 24
#define MPI_APP_HOST_REG_U3X_MAJOR_REVISION_LEN 8
#define MPI_APP_HOST_REG_U3X_MAJOR_REVISION_RESETVAL 0x03
#define MPI_APP_HOST_REG_U3X_MINOR_REVISION_MASK 0xFF0000
#define MPI_APP_HOST_REG_U3X_MINOR_REVISION_SHIFT 16
#define MPI_APP_HOST_REG_U3X_MINOR_REVISION_LEN 8
#define MPI_APP_HOST_REG_U3X_MINOR_REVISION_RESETVAL 0x10
#define MPI_APP_HOST_REG_U3X_NEXT_CAP_PTR_MASK 0xFF00
#define MPI_APP_HOST_REG_U3X_NEXT_CAP_PTR_SHIFT 8
#define MPI_APP_HOST_REG_U3X_NEXT_CAP_PTR_LEN 8
#define MPI_APP_HOST_REG_U3X_NEXT_CAP_PTR_RESETVAL 0x00
#define MPI_APP_HOST_REG_U3X_CAPABILITY_ID_MASK 0xFF
#define MPI_APP_HOST_REG_U3X_CAPABILITY_ID_SHIFT 0
#define MPI_APP_HOST_REG_U3X_CAPABILITY_ID_LEN 8
#define MPI_APP_HOST_REG_U3X_CAPABILITY_ID_RESETVAL 0x02

#define MPI_APP_HOST_REG_U3_PROTOCOL_CAP2_OFFSET 0x2844
#define MPI_APP_HOST_REG_U3X_NAME_STRING_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_U3X_NAME_STRING_SHIFT 0
#define MPI_APP_HOST_REG_U3X_NAME_STRING_LEN 32
#define MPI_APP_HOST_REG_U3X_NAME_STRING_RESETVAL 0x20425355

#define MPI_APP_HOST_REG_U3_PROTOCOL_CAP3_OFFSET 0x2848
#define MPI_APP_HOST_REG_U3X_PSIC_MASK 0xF0000000
#define MPI_APP_HOST_REG_U3X_PSIC_SHIFT 28
#define MPI_APP_HOST_REG_U3X_PSIC_LEN 4
#define MPI_APP_HOST_REG_U3X_PSIC_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3X_PROTOCOL_DEFINED_MASK 0xFFF0000
#define MPI_APP_HOST_REG_U3X_PROTOCOL_DEFINED_SHIFT 16
#define MPI_APP_HOST_REG_U3X_PROTOCOL_DEFINED_LEN 12
#define MPI_APP_HOST_REG_U3X_PROTOCOL_DEFINED_RESETVAL 0x000
#define MPI_APP_HOST_REG_U3X_PORT_COUNT_MASK 0xFF00
#define MPI_APP_HOST_REG_U3X_PORT_COUNT_SHIFT 8
#define MPI_APP_HOST_REG_U3X_PORT_COUNT_LEN 8
#define MPI_APP_HOST_REG_U3X_PORT_COUNT_RESETVAL 0x01
#define MPI_APP_HOST_REG_U3X_PORT_OFFSET_MASK 0xFF
#define MPI_APP_HOST_REG_U3X_PORT_OFFSET_SHIFT 0
#define MPI_APP_HOST_REG_U3X_PORT_OFFSET_LEN 8
#define MPI_APP_HOST_REG_U3X_PORT_OFFSET_RESETVAL 0x02

#define MPI_APP_HOST_REG_U3_PROTOCOL_CAP4_OFFSET 0x284C
#define MPI_APP_HOST_REG_U3X_PROTOCOL_SLOT_TYPE_MASK 0x1F
#define MPI_APP_HOST_REG_U3X_PROTOCOL_SLOT_TYPE_SHIFT 0
#define MPI_APP_HOST_REG_U3X_PROTOCOL_SLOT_TYPE_LEN 5
#define MPI_APP_HOST_REG_U3X_PROTOCOL_SLOT_TYPE_RESETVAL 0x00

#define MPI_APP_HOST_REG_U3_PROTOCOL_CAP5_OFFSET 0x2850
#define MPI_APP_HOST_REG_U3X_PSIM_MASK 0xFFFF0000
#define MPI_APP_HOST_REG_U3X_PSIM_SHIFT 16
#define MPI_APP_HOST_REG_U3X_PSIM_LEN 16
#define MPI_APP_HOST_REG_U3X_PSIM_RESETVAL 0x000A
#define MPI_APP_HOST_REG_U3X_LINK_PROTOCOL_MASK 0xC000
#define MPI_APP_HOST_REG_U3X_LINK_PROTOCOL_SHIFT 14
#define MPI_APP_HOST_REG_U3X_LINK_PROTOCOL_LEN 2
#define MPI_APP_HOST_REG_U3X_LINK_PROTOCOL_RESETVAL 0x1
#define MPI_APP_HOST_REG_U3X_PFD_MASK 0x100
#define MPI_APP_HOST_REG_U3X_PFD_SHIFT 8
#define MPI_APP_HOST_REG_U3X_PFD_LEN 1
#define MPI_APP_HOST_REG_U3X_PFD_RESETVAL 0x1
#define MPI_APP_HOST_REG_U3X_PLT_MASK 0xC0
#define MPI_APP_HOST_REG_U3X_PLT_SHIFT 6
#define MPI_APP_HOST_REG_U3X_PLT_LEN 2
#define MPI_APP_HOST_REG_U3X_PLT_RESETVAL 0x0
#define MPI_APP_HOST_REG_U3X_PSIE_MASK 0x30
#define MPI_APP_HOST_REG_U3X_PSIE_SHIFT 4
#define MPI_APP_HOST_REG_U3X_PSIE_LEN 2
#define MPI_APP_HOST_REG_U3X_PSIE_RESETVAL 0x3
#define MPI_APP_HOST_REG_U3X_PSIV_MASK 0xF
#define MPI_APP_HOST_REG_U3X_PSIV_SHIFT 0
#define MPI_APP_HOST_REG_U3X_PSIV_LEN 4
#define MPI_APP_HOST_REG_U3X_PSIV_RESETVAL 0x5

#define MPI_APP_HOST_REG_TRPU_HOST_SSBI_TRBNUM_OFFSET 0x3000
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_TRBNUM_MASK 0x1FFF0000
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_TRBNUM_SHIFT 16
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_TRBNUM_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_TRBNUM_RESETVAL 0x0040
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRD_TRBNUM_MASK 0x1FFF
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRD_TRBNUM_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRD_TRBNUM_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRD_TRBNUM_RESETVAL 0x0040

#define MPI_APP_HOST_REG_TRPU_HOST_HSBI_TRBNUM_OFFSET 0x3004
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TRBNUM_MASK 0x1FFF0000
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TRBNUM_SHIFT 16
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TRBNUM_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TRBNUM_RESETVAL 0x0040
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TRBNUM_MASK 0x1FFF
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TRBNUM_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TRBNUM_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TRBNUM_RESETVAL 0x0040

#define MPI_APP_HOST_REG_TRPU_HOST_FSBI_TRBNUM_OFFSET 0x3008
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TRBNUM_MASK 0x1FFF0000
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TRBNUM_SHIFT 16
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TRBNUM_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TRBNUM_RESETVAL 0x0040
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TRBNUM_MASK 0x1FFF
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TRBNUM_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TRBNUM_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TRBNUM_RESETVAL 0x0040

#define MPI_APP_HOST_REG_TRPU_HOST_ARB_WEIGHT_OFFSET 0x300C
#define MPI_APP_HOST_REG_TRPU_HOST_USB3_ARBWT_MASK 0xFFF0000
#define MPI_APP_HOST_REG_TRPU_HOST_USB3_ARBWT_SHIFT 16
#define MPI_APP_HOST_REG_TRPU_HOST_USB3_ARBWT_LEN 12
#define MPI_APP_HOST_REG_TRPU_HOST_USB3_ARBWT_RESETVAL 0x320
#define MPI_APP_HOST_REG_TRPU_HOST_USB2_ARBWT_MASK 0xFFF
#define MPI_APP_HOST_REG_TRPU_HOST_USB2_ARBWT_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_USB2_ARBWT_LEN 12
#define MPI_APP_HOST_REG_TRPU_HOST_USB2_ARBWT_RESETVAL 0x028

#define MPI_APP_HOST_REG_TRPU_HOST_DB_ITVL_OFFSET 0x3010
#define MPI_APP_HOST_REG_TRPU_HOST_DB_ITVL_MASK 0xF
#define MPI_APP_HOST_REG_TRPU_HOST_DB_ITVL_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_DB_ITVL_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_DB_ITVL_RESETVAL 0x9

#define MPI_APP_HOST_REG_TRPU_HOST_BUSY_DELAY_OFFSET 0x3014
#define MPI_APP_HOST_REG_TRPU_HOST_BUSY_DELAY_MASK 0xFF
#define MPI_APP_HOST_REG_TRPU_HOST_BUSY_DELAY_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_BUSY_DELAY_LEN 8
#define MPI_APP_HOST_REG_TRPU_HOST_BUSY_DELAY_RESETVAL 0xFF

#define MPI_APP_HOST_REG_TRPU_HOST_CTRL_MODE_OFFSET 0x3018
#define MPI_APP_HOST_REG_TRPU_HOST_CSNUM_MODE_MASK 0x20
#define MPI_APP_HOST_REG_TRPU_HOST_CSNUM_MODE_SHIFT 5
#define MPI_APP_HOST_REG_TRPU_HOST_CSNUM_MODE_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_CSNUM_MODE_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_U3PERF_MODE_MASK 0x10
#define MPI_APP_HOST_REG_TRPU_HOST_U3PERF_MODE_SHIFT 4
#define MPI_APP_HOST_REG_TRPU_HOST_U3PERF_MODE_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_U3PERF_MODE_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_U2PERF_MODE_MASK 0x8
#define MPI_APP_HOST_REG_TRPU_HOST_U2PERF_MODE_SHIFT 3
#define MPI_APP_HOST_REG_TRPU_HOST_U2PERF_MODE_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_U2PERF_MODE_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_U3LPKT_MODE_MASK 0x4
#define MPI_APP_HOST_REG_TRPU_HOST_U3LPKT_MODE_SHIFT 2
#define MPI_APP_HOST_REG_TRPU_HOST_U3LPKT_MODE_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_U3LPKT_MODE_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_U2LPKT_MODE_MASK 0x2
#define MPI_APP_HOST_REG_TRPU_HOST_U2LPKT_MODE_SHIFT 1
#define MPI_APP_HOST_REG_TRPU_HOST_U2LPKT_MODE_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_U2LPKT_MODE_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_BLOCK_MODE_MASK 0x1
#define MPI_APP_HOST_REG_TRPU_HOST_BLOCK_MODE_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_BLOCK_MODE_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_BLOCK_MODE_RESETVAL 0x1

#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_DELAY_OFFSET 0x301C
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_DELAY_MASK 0x1FFF
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_DELAY_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_DELAY_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRD_DELAY_RESETVAL 0x0020

#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_DELAY_OFFSET 0x3020
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_DELAY_MASK 0x1FFF
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_DELAY_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_DELAY_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_DELAY_RESETVAL 0x0020

#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_DELAY_OFFSET 0x3024
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_DELAY_MASK 0x1FFF
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_DELAY_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_DELAY_LEN 13
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_DELAY_RESETVAL 0x0004

#define MPI_APP_HOST_REG_TRPU_HOST_SEP_MBS_OFFSET 0x3028
#define MPI_APP_HOST_REG_TRPU_HOST_U3SEP_MBS_MASK 0x7F00
#define MPI_APP_HOST_REG_TRPU_HOST_U3SEP_MBS_SHIFT 8
#define MPI_APP_HOST_REG_TRPU_HOST_U3SEP_MBS_LEN 7
#define MPI_APP_HOST_REG_TRPU_HOST_U3SEP_MBS_RESETVAL 0x00
#define MPI_APP_HOST_REG_TRPU_HOST_U2SEP_MBS_MASK 0x7F
#define MPI_APP_HOST_REG_TRPU_HOST_U2SEP_MBS_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_U2SEP_MBS_LEN 7
#define MPI_APP_HOST_REG_TRPU_HOST_U2SEP_MBS_RESETVAL 0x00

#define MPI_APP_HOST_REG_TRPU_HOST_XFERQ_EMPTY_OFFSET 0x3080
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_EMPTY_MASK 0x20000000
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_EMPTY_SHIFT 29
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_EMPTY_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_EMPTY_MASK 0x10000000
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_EMPTY_SHIFT 28
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_EMPTY_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_EMPTY_MASK 0xF000000
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_EMPTY_SHIFT 24
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_EMPTY_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_EMPTY_MASK 0xF00000
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_EMPTY_SHIFT 20
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_EMPTY_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_CSPRD_EMPTY_MASK 0xF0000
#define MPI_APP_HOST_REG_TRPU_HOST_CSPRD_EMPTY_SHIFT 16
#define MPI_APP_HOST_REG_TRPU_HOST_CSPRD_EMPTY_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_CSPRD_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_EMPTY_MASK 0xF000
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_EMPTY_SHIFT 12
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_EMPTY_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_EMPTY_MASK 0xF00
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_EMPTY_SHIFT 8
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_EMPTY_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_EMPTY_MASK 0xF0
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_EMPTY_SHIFT 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_EMPTY_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_EMPTY_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_EMPTY_MASK 0xF
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_EMPTY_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_EMPTY_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_EMPTY_RESETVAL 0x0

#define MPI_APP_HOST_REG_TRPU_HOST_TRBBUF_FULL_OFFSET 0x3084
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TBUF_FULL_MASK 0x2000000
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TBUF_FULL_SHIFT 25
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TBUF_FULL_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_FSNPRD_TBUF_FULL_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TBUF_FULL_MASK 0x1000000
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TBUF_FULL_SHIFT 24
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TBUF_FULL_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_FSPRD_TBUF_FULL_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TBUF_FULL_MASK 0xF00000
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TBUF_FULL_SHIFT 20
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TBUF_FULL_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_HSNPRD_TBUF_FULL_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TBUF_FULL_MASK 0xF0000
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TBUF_FULL_SHIFT 16
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TBUF_FULL_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_HSPRD_TBUF_FULL_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_TBUF_FULL_MASK 0xF000
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_TBUF_FULL_SHIFT 12
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_TBUF_FULL_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDI_TBUF_FULL_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_TBUF_FULL_MASK 0xF00
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_TBUF_FULL_SHIFT 8
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_TBUF_FULL_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDI_TBUF_FULL_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_TBUF_FULL_MASK 0xF0
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_TBUF_FULL_SHIFT 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_TBUF_FULL_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSNPRDO_TBUF_FULL_RESETVAL 0x0
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_TBUF_FULL_MASK 0xF
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_TBUF_FULL_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_TBUF_FULL_LEN 4
#define MPI_APP_HOST_REG_TRPU_HOST_SSPRDO_TBUF_FULL_RESETVAL 0x0

#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_OFFSET 0x308C
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_EPNUM_MASK 0x1F000
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_EPNUM_SHIFT 12
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_EPNUM_LEN 5
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_EPNUM_RESETVAL 0x00
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_SLOTID_MASK 0xFF0
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_SLOTID_SHIFT 4
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_SLOTID_LEN 8
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_SLOTID_RESETVAL 0x00
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_MASK 0x1
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_PRSP_LOST_RESETVAL 0x0

#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_OFFSET 0x3090
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_EPNUM_MASK 0x1F000
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_EPNUM_SHIFT 12
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_EPNUM_LEN 5
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_EPNUM_RESETVAL 0x00
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_SLOTID_MASK 0xFF0
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_SLOTID_SHIFT 4
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_SLOTID_LEN 8
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_SLOTID_RESETVAL 0x00
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_MASK 0x1
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_ERDY_LOST_RESETVAL 0x0

#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_OFFSET 0x3094
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_EPNUM_MASK 0x1F000
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_EPNUM_SHIFT 12
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_EPNUM_LEN 5
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_EPNUM_RESETVAL 0x00
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_SLOTID_MASK 0xFF0
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_SLOTID_SHIFT 4
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_SLOTID_LEN 8
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_SLOTID_RESETVAL 0x00
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_MASK 0x1
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_LEN 1
#define MPI_APP_HOST_REG_TRPU_HOST_DB_LOST_RESETVAL 0x0

#define MPI_APP_HOST_REG_TRPU_HOST_DBG_EPID_OFFSET 0x30C0
#define MPI_APP_HOST_REG_TRPU_HOST_U3TASK_EPID_MASK 0x7FF0000
#define MPI_APP_HOST_REG_TRPU_HOST_U3TASK_EPID_SHIFT 16
#define MPI_APP_HOST_REG_TRPU_HOST_U3TASK_EPID_LEN 11
#define MPI_APP_HOST_REG_TRPU_HOST_U3TASK_EPID_RESETVAL 0x000
#define MPI_APP_HOST_REG_TRPU_HOST_U2TASK_EPID_MASK 0x7FF
#define MPI_APP_HOST_REG_TRPU_HOST_U2TASK_EPID_SHIFT 0
#define MPI_APP_HOST_REG_TRPU_HOST_U2TASK_EPID_LEN 11
#define MPI_APP_HOST_REG_TRPU_HOST_U2TASK_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_NUM_OFFSET 0x4000
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_NUM_MASK 0x3FFFF
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_NUM_LEN 18
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_NUM_RESETVAL 0x1D96B

#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_NUM_OFFSET 0x4004
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_NUM_MASK 0x3FFFF
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_NUM_LEN 18
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_NUM_RESETVAL 0x1B732

#define MPI_APP_HOST_REG_IN_SS_MF_DP_PBYTE_NUM_OFFSET 0x4008
#define MPI_APP_HOST_REG_IN_SS_MF_DP_PBYTE_NUM_MASK 0x3FFFF
#define MPI_APP_HOST_REG_IN_SS_MF_DP_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_IN_SS_MF_DP_PBYTE_NUM_LEN 18
#define MPI_APP_HOST_REG_IN_SS_MF_DP_PBYTE_NUM_RESETVAL 0x0C96F

#define MPI_APP_HOST_REG_OUT_SS_MF_DP_PBYTE_NUM_OFFSET 0x400C
#define MPI_APP_HOST_REG_OUT_SS_MF_DP_PBYTE_NUM_MASK 0x3FFFF
#define MPI_APP_HOST_REG_OUT_SS_MF_DP_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_OUT_SS_MF_DP_PBYTE_NUM_LEN 18
#define MPI_APP_HOST_REG_OUT_SS_MF_DP_PBYTE_NUM_RESETVAL 0x0C900

#define MPI_APP_HOST_REG_HS_MF_PBYTE_NUM_OFFSET 0x4010
#define MPI_APP_HOST_REG_HS_MF_TT_PBYTE_NUM_MASK 0x3FF0000
#define MPI_APP_HOST_REG_HS_MF_TT_PBYTE_NUM_SHIFT 16
#define MPI_APP_HOST_REG_HS_MF_TT_PBYTE_NUM_LEN 10
#define MPI_APP_HOST_REG_HS_MF_TT_PBYTE_NUM_RESETVAL 0x258
#define MPI_APP_HOST_REG_HS_MF_PBYTE_NUM_MASK 0x1FFF
#define MPI_APP_HOST_REG_HS_MF_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_HS_MF_PBYTE_NUM_LEN 13
#define MPI_APP_HOST_REG_HS_MF_PBYTE_NUM_RESETVAL 0x1416

#define MPI_APP_HOST_REG_FS_MS_PBYTE_NUM_OFFSET 0x4014
#define MPI_APP_HOST_REG_FS_MS_PBYTE_NUM_MASK 0x7FF
#define MPI_APP_HOST_REG_FS_MS_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_FS_MS_PBYTE_NUM_LEN 11
#define MPI_APP_HOST_REG_FS_MS_PBYTE_NUM_RESETVAL 0x485

#define MPI_APP_HOST_REG_US_BYTE_NUM_RCP_OFFSET 0x4018
#define MPI_APP_HOST_REG_SSP_US_BYTE_NUM_RCP_MASK 0x3FF0000
#define MPI_APP_HOST_REG_SSP_US_BYTE_NUM_RCP_SHIFT 16
#define MPI_APP_HOST_REG_SSP_US_BYTE_NUM_RCP_LEN 10
#define MPI_APP_HOST_REG_SSP_US_BYTE_NUM_RCP_RESETVAL 0x0E1
#define MPI_APP_HOST_REG_SS_US_BYTE_NUM_RCP_MASK 0x3FF
#define MPI_APP_HOST_REG_SS_US_BYTE_NUM_RCP_SHIFT 0
#define MPI_APP_HOST_REG_SS_US_BYTE_NUM_RCP_LEN 10
#define MPI_APP_HOST_REG_SS_US_BYTE_NUM_RCP_RESETVAL 0x210

#define MPI_APP_HOST_REG_SSP_MF_PBYTE_NUM_OFFSET 0x401C
#define MPI_APP_HOST_REG_SSP_MF_PBYTE_NUM_MASK 0x3FFFF
#define MPI_APP_HOST_REG_SSP_MF_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_SSP_MF_PBYTE_NUM_LEN 18
#define MPI_APP_HOST_REG_SSP_MF_PBYTE_NUM_RESETVAL 0x23A50

#define MPI_APP_HOST_REG_SS_MF_PBYTE_NUM_OFFSET 0x4020
#define MPI_APP_HOST_REG_SS_MF_PBYTE_NUM_MASK 0x3FFFF
#define MPI_APP_HOST_REG_SS_MF_PBYTE_NUM_SHIFT 0
#define MPI_APP_HOST_REG_SS_MF_PBYTE_NUM_LEN 18
#define MPI_APP_HOST_REG_SS_MF_PBYTE_NUM_RESETVAL 0x0F230

#define MPI_APP_HOST_REG_BITV_DELAY_TIME_OFFSET 0x4024
#define MPI_APP_HOST_REG_BITV_DELAY_TIME_MASK 0x7F
#define MPI_APP_HOST_REG_BITV_DELAY_TIME_SHIFT 0
#define MPI_APP_HOST_REG_BITV_DELAY_TIME_LEN 7
#define MPI_APP_HOST_REG_BITV_DELAY_TIME_RESETVAL 0x28

#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_OFFSET 0x4028
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_SEL_MASK 0x400
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_SEL_SHIFT 10
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_SEL_LEN 1
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_SEL_RESETVAL 0x1
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_MASK 0x3FF
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_SHIFT 0
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_LEN 10
#define MPI_APP_HOST_REG_U3_PRD_EP_NUM_RESETVAL 0x040

#define MPI_APP_HOST_REG_NPRD_CS_RR_ITV_OFFSET 0x402C
#define MPI_APP_HOST_REG_NPRD_CS_RR_ITV_MASK 0xF
#define MPI_APP_HOST_REG_NPRD_CS_RR_ITV_SHIFT 0
#define MPI_APP_HOST_REG_NPRD_CS_RR_ITV_LEN 4
#define MPI_APP_HOST_REG_NPRD_CS_RR_ITV_RESETVAL 0x8

#define MPI_APP_HOST_REG_LPM_TIME_OFFSET 0x4030
#define MPI_APP_HOST_REG_U2_LPM_ENTRY_TIME_MASK 0x3FFF0000
#define MPI_APP_HOST_REG_U2_LPM_ENTRY_TIME_SHIFT 16
#define MPI_APP_HOST_REG_U2_LPM_ENTRY_TIME_LEN 14
#define MPI_APP_HOST_REG_U2_LPM_ENTRY_TIME_RESETVAL 0x03E8
#define MPI_APP_HOST_REG_U3_LPM_ENTRY_TIME_MASK 0x3FFF
#define MPI_APP_HOST_REG_U3_LPM_ENTRY_TIME_SHIFT 0
#define MPI_APP_HOST_REG_U3_LPM_ENTRY_TIME_LEN 14
#define MPI_APP_HOST_REG_U3_LPM_ENTRY_TIME_RESETVAL 0x0014

#define MPI_APP_HOST_REG_INT_PING_EN_OFFSET 0x4034
#define MPI_APP_HOST_REG_INT_PING_EN_MASK 0x1
#define MPI_APP_HOST_REG_INT_PING_EN_SHIFT 0
#define MPI_APP_HOST_REG_INT_PING_EN_LEN 1
#define MPI_APP_HOST_REG_INT_PING_EN_RESETVAL 0x0

#define MPI_APP_HOST_REG_SMEL_THLD_OFFSET 0x4038
#define MPI_APP_HOST_REG_SSP_SMEL_THLD_MASK 0x7F00
#define MPI_APP_HOST_REG_SSP_SMEL_THLD_SHIFT 8
#define MPI_APP_HOST_REG_SSP_SMEL_THLD_LEN 7
#define MPI_APP_HOST_REG_SSP_SMEL_THLD_RESETVAL 0x10
#define MPI_APP_HOST_REG_SS_SMEL_THLD_MASK 0x7F
#define MPI_APP_HOST_REG_SS_SMEL_THLD_SHIFT 0
#define MPI_APP_HOST_REG_SS_SMEL_THLD_LEN 7
#define MPI_APP_HOST_REG_SS_SMEL_THLD_RESETVAL 0x0C

#define MPI_APP_HOST_REG_PERIOD_GEN2_OFFSET 0x403C
#define MPI_APP_HOST_REG_PERIOD_GEN2_MASK 0x3FFF
#define MPI_APP_HOST_REG_PERIOD_GEN2_SHIFT 0
#define MPI_APP_HOST_REG_PERIOD_GEN2_LEN 14
#define MPI_APP_HOST_REG_PERIOD_GEN2_RESETVAL 0x199A

#define MPI_APP_HOST_REG_FCE_RST_OFFSET 0x4040
#define MPI_APP_HOST_REG_FCE_RST_CAL_STAT_MASK 0x2
#define MPI_APP_HOST_REG_FCE_RST_CAL_STAT_SHIFT 1
#define MPI_APP_HOST_REG_FCE_RST_CAL_STAT_LEN 1
#define MPI_APP_HOST_REG_FCE_RST_CAL_STAT_RESETVAL 0x0
#define MPI_APP_HOST_REG_FCE_RST_SEAT_STAT_MASK 0x1
#define MPI_APP_HOST_REG_FCE_RST_SEAT_STAT_SHIFT 0
#define MPI_APP_HOST_REG_FCE_RST_SEAT_STAT_LEN 1
#define MPI_APP_HOST_REG_FCE_RST_SEAT_STAT_RESETVAL 0x0

#define MPI_APP_HOST_REG_RAM_FORCE_INIT_EN_OFFSET 0x4044
#define MPI_APP_HOST_REG_RAM_FORCE_INIT_EN_MASK 0x1
#define MPI_APP_HOST_REG_RAM_FORCE_INIT_EN_SHIFT 0
#define MPI_APP_HOST_REG_RAM_FORCE_INIT_EN_LEN 1
#define MPI_APP_HOST_REG_RAM_FORCE_INIT_EN_RESETVAL 0x0

#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_LATCH_OFFSET 0x4048
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_LATCH_MASK 0x1
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_LATCH_SHIFT 0
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_LATCH_LEN 1
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_LATCH_RESETVAL 0x0

#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_BUS_OFFSET 0x404C
#define MPI_APP_HOST_REG_BAND_CAL_INF_EBUS_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_BAND_CAL_INF_EBUS_SHIFT 0
#define MPI_APP_HOST_REG_BAND_CAL_INF_EBUS_LEN 52
#define MPI_APP_HOST_REG_BAND_CAL_INF_EBUS_RESETVAL 0x0000000000000

#define MPI_APP_HOST_REG_DBG_MATCH_EPID_OFFSET 0x4060
#define MPI_APP_HOST_REG_DBG_MATCH_EPID_MASK 0x7FF
#define MPI_APP_HOST_REG_DBG_MATCH_EPID_SHIFT 0
#define MPI_APP_HOST_REG_DBG_MATCH_EPID_LEN 11
#define MPI_APP_HOST_REG_DBG_MATCH_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_CAL_NUM_OFFSET 0x4064
#define MPI_APP_HOST_REG_CAL_NUM_GEN2_MASK 0x7FF0000
#define MPI_APP_HOST_REG_CAL_NUM_GEN2_SHIFT 16
#define MPI_APP_HOST_REG_CAL_NUM_GEN2_LEN 11
#define MPI_APP_HOST_REG_CAL_NUM_GEN2_RESETVAL 0x26F
#define MPI_APP_HOST_REG_CAL_NUM_GEN1_MASK 0x7FF
#define MPI_APP_HOST_REG_CAL_NUM_GEN1_SHIFT 0
#define MPI_APP_HOST_REG_CAL_NUM_GEN1_LEN 11
#define MPI_APP_HOST_REG_CAL_NUM_GEN1_RESETVAL 0x136

#define MPI_APP_HOST_REG_NPRD_SC_PRI_HI_OFFSET 0x4068
#define MPI_APP_HOST_REG_NPRD_SC_PRI_HI_MASK 0x1
#define MPI_APP_HOST_REG_NPRD_SC_PRI_HI_SHIFT 0
#define MPI_APP_HOST_REG_NPRD_SC_PRI_HI_LEN 1
#define MPI_APP_HOST_REG_NPRD_SC_PRI_HI_RESETVAL 0x0

#define MPI_APP_HOST_REG_FREE_RMV_SLOW_MODE_OFFSET 0x406C
#define MPI_APP_HOST_REG_FREE_RMV_SLOW_MODE_MASK 0x1
#define MPI_APP_HOST_REG_FREE_RMV_SLOW_MODE_SHIFT 0
#define MPI_APP_HOST_REG_FREE_RMV_SLOW_MODE_LEN 1
#define MPI_APP_HOST_REG_FREE_RMV_SLOW_MODE_RESETVAL 0x1

#define MPI_APP_HOST_REG_ISO_SPKT_OSS_MODE_OFFSET 0x4070
#define MPI_APP_HOST_REG_TT_SS_DELAY_MODE_MASK 0x10
#define MPI_APP_HOST_REG_TT_SS_DELAY_MODE_SHIFT 4
#define MPI_APP_HOST_REG_TT_SS_DELAY_MODE_LEN 1
#define MPI_APP_HOST_REG_TT_SS_DELAY_MODE_RESETVAL 0x1
#define MPI_APP_HOST_REG_ISO_SPKT_OSS_MODE_MASK 0x1
#define MPI_APP_HOST_REG_ISO_SPKT_OSS_MODE_SHIFT 0
#define MPI_APP_HOST_REG_ISO_SPKT_OSS_MODE_LEN 1
#define MPI_APP_HOST_REG_ISO_SPKT_OSS_MODE_RESETVAL 0x1

#define MPI_APP_HOST_REG_INIT_DONE_OFFSET 0x4100
#define MPI_APP_HOST_REG_RAM_INIT_DONE_MASK 0x1
#define MPI_APP_HOST_REG_RAM_INIT_DONE_SHIFT 0
#define MPI_APP_HOST_REG_RAM_INIT_DONE_LEN 1
#define MPI_APP_HOST_REG_RAM_INIT_DONE_RESETVAL 0x0

#define MPI_APP_HOST_REG_FREE_ERR_EPID_OFFSET 0x4104
#define MPI_APP_HOST_REG_FREE_ERR_EPID_MASK 0x7FF
#define MPI_APP_HOST_REG_FREE_ERR_EPID_SHIFT 0
#define MPI_APP_HOST_REG_FREE_ERR_EPID_LEN 11
#define MPI_APP_HOST_REG_FREE_ERR_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_RMV_IDLE_EPID_OFFSET 0x4108
#define MPI_APP_HOST_REG_RMV_IDLE_IND_EPID_MASK 0x1FF
#define MPI_APP_HOST_REG_RMV_IDLE_IND_EPID_SHIFT 0
#define MPI_APP_HOST_REG_RMV_IDLE_IND_EPID_LEN 9
#define MPI_APP_HOST_REG_RMV_IDLE_IND_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_DB_ACT_ERR_EPID_OFFSET 0x410C
#define MPI_APP_HOST_REG_DB_ACT_ERR_EPID_MASK 0x1FF
#define MPI_APP_HOST_REG_DB_ACT_ERR_EPID_SHIFT 0
#define MPI_APP_HOST_REG_DB_ACT_ERR_EPID_LEN 9
#define MPI_APP_HOST_REG_DB_ACT_ERR_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_EPID_OFFSET 0x4110
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_EPID_MASK 0x1FF
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_EPID_SHIFT 0
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_EPID_LEN 9
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_EPID_OFFSET 0x4114
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_EPID_MASK 0x1FF
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_EPID_SHIFT 0
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_EPID_LEN 9
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_EPID_OFFSET 0x4118
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_EPID_MASK 0x1FF
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_EPID_SHIFT 0
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_EPID_LEN 9
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_SC_CS_ERR_EPID_OFFSET 0x411C
#define MPI_APP_HOST_REG_SC_CS_ERR_EPID_MASK 0x1FF
#define MPI_APP_HOST_REG_SC_CS_ERR_EPID_SHIFT 0
#define MPI_APP_HOST_REG_SC_CS_ERR_EPID_LEN 9
#define MPI_APP_HOST_REG_SC_CS_ERR_EPID_RESETVAL 0x000

#define MPI_APP_HOST_REG_CUR_CAL_STAT_OFFSET 0x4180
#define MPI_APP_HOST_REG_FS_BAND_CAL_ACT_MASK 0x10
#define MPI_APP_HOST_REG_FS_BAND_CAL_ACT_SHIFT 4
#define MPI_APP_HOST_REG_FS_BAND_CAL_ACT_LEN 1
#define MPI_APP_HOST_REG_FS_BAND_CAL_ACT_RESETVAL 0x0
#define MPI_APP_HOST_REG_CUR_CAL_STAT_MASK 0x7
#define MPI_APP_HOST_REG_CUR_CAL_STAT_SHIFT 0
#define MPI_APP_HOST_REG_CUR_CAL_STAT_LEN 3
#define MPI_APP_HOST_REG_CUR_CAL_STAT_RESETVAL 0x0

#define MPI_APP_HOST_REG_CUR_SEAT_STAT_OFFSET 0x4184
#define MPI_APP_HOST_REG_CUR_SEAT_STAT_MASK 0x3
#define MPI_APP_HOST_REG_CUR_SEAT_STAT_SHIFT 0
#define MPI_APP_HOST_REG_CUR_SEAT_STAT_LEN 2
#define MPI_APP_HOST_REG_CUR_SEAT_STAT_RESETVAL 0x0

#define MPI_APP_HOST_REG_IN_SSP_MF_PBYTE_STAT_OFFSET 0x4188
#define MPI_APP_HOST_REG_IN_SSP_MF_PBYTE_STAT_MASK 0x3FFFF
#define MPI_APP_HOST_REG_IN_SSP_MF_PBYTE_STAT_SHIFT 0
#define MPI_APP_HOST_REG_IN_SSP_MF_PBYTE_STAT_LEN 18
#define MPI_APP_HOST_REG_IN_SSP_MF_PBYTE_STAT_RESETVAL 0x00000

#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_STAT_OFFSET 0x418C
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_STAT_MASK 0x3FFFF
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_STAT_SHIFT 0
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_STAT_LEN 18
#define MPI_APP_HOST_REG_IN_SSP_MF_DP_PBYTE_STAT_RESETVAL 0x00000

#define MPI_APP_HOST_REG_OUT_SSP_MF_PBYTE_STAT_OFFSET 0x4190
#define MPI_APP_HOST_REG_OUT_SSP_MF_PBYTE_STAT_MASK 0x3FFFF
#define MPI_APP_HOST_REG_OUT_SSP_MF_PBYTE_STAT_SHIFT 0
#define MPI_APP_HOST_REG_OUT_SSP_MF_PBYTE_STAT_LEN 18
#define MPI_APP_HOST_REG_OUT_SSP_MF_PBYTE_STAT_RESETVAL 0x00000

#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_STAT_OFFSET 0x4194
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_STAT_MASK 0x3FFFF
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_STAT_SHIFT 0
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_STAT_LEN 18
#define MPI_APP_HOST_REG_OUT_SSP_MF_DP_PBYTE_STAT_RESETVAL 0x00000

#define MPI_APP_HOST_REG_FS_MS_PBYTE_STAT_OFFSET 0x4198
#define MPI_APP_HOST_REG_FS_MS_PBYTE_STAT_MASK 0x1FFF
#define MPI_APP_HOST_REG_FS_MS_PBYTE_STAT_SHIFT 0
#define MPI_APP_HOST_REG_FS_MS_PBYTE_STAT_LEN 13
#define MPI_APP_HOST_REG_FS_MS_PBYTE_STAT_RESETVAL 0x0000

#define MPI_APP_HOST_REG_HS_MF_PBYTE_STAT_OFFSET 0x419C
#define MPI_APP_HOST_REG_HS_MF_PBYTE_STAT_MASK 0x1FFF
#define MPI_APP_HOST_REG_HS_MF_PBYTE_STAT_SHIFT 0
#define MPI_APP_HOST_REG_HS_MF_PBYTE_STAT_LEN 13
#define MPI_APP_HOST_REG_HS_MF_PBYTE_STAT_RESETVAL 0x0000

#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_0_OFFSET 0x41A0
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_0_MASK 0x1FFF
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_0_SHIFT 0
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_0_LEN 13
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_0_RESETVAL 0x0000

#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_1_OFFSET 0x41A4
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_1_MASK 0x1FFF
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_1_SHIFT 0
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_1_LEN 13
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_1_RESETVAL 0x0000

#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_2_OFFSET 0x41A8
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_2_MASK 0x1FFF
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_2_SHIFT 0
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_2_LEN 13
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_2_RESETVAL 0x0000

#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_3_OFFSET 0x41AC
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_3_MASK 0x1FFF
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_3_SHIFT 0
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_3_LEN 13
#define MPI_APP_HOST_REG_TTN_MS_PBYTE_STAT_3_RESETVAL 0x0000

#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_0_OFFSET 0x4280
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_0_MASK 0x10000
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_0_SHIFT 16
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_0_LEN 1
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_0_RESETVAL 0x0
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_0_MASK 0x1FF
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_0_SHIFT 0
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_0_LEN 9
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_0_RESETVAL 0x1FF

#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_1_OFFSET 0x4284
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_1_MASK 0x10000
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_1_SHIFT 16
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_1_LEN 1
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_1_RESETVAL 0x0
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_1_MASK 0x1FF
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_1_SHIFT 0
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_1_LEN 9
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_1_RESETVAL 0x1FF

#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_2_OFFSET 0x4288
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_2_MASK 0x10000
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_2_SHIFT 16
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_2_LEN 1
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_2_RESETVAL 0x0
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_2_MASK 0x1FF
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_2_SHIFT 0
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_2_LEN 9
#define MPI_APP_HOST_REG_SC_PRD_RDY_SHAPED_EPID_2_RESETVAL 0x1FF

#define MPI_APP_HOST_REG_BAND_ERR_OFFSET 0x4300
#define MPI_APP_HOST_REG_IN_SSP_DEQ_OVER_BAND_ERR_MASK 0x8
#define MPI_APP_HOST_REG_IN_SSP_DEQ_OVER_BAND_ERR_SHIFT 3
#define MPI_APP_HOST_REG_IN_SSP_DEQ_OVER_BAND_ERR_LEN 1
#define MPI_APP_HOST_REG_IN_SSP_DEQ_OVER_BAND_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_OUT_SSP_DEQ_OVER_BAND_ERR_MASK 0x4
#define MPI_APP_HOST_REG_OUT_SSP_DEQ_OVER_BAND_ERR_SHIFT 2
#define MPI_APP_HOST_REG_OUT_SSP_DEQ_OVER_BAND_ERR_LEN 1
#define MPI_APP_HOST_REG_OUT_SSP_DEQ_OVER_BAND_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_HS_DEQ_OVER_BAND_ERR_MASK 0x2
#define MPI_APP_HOST_REG_HS_DEQ_OVER_BAND_ERR_SHIFT 1
#define MPI_APP_HOST_REG_HS_DEQ_OVER_BAND_ERR_LEN 1
#define MPI_APP_HOST_REG_HS_DEQ_OVER_BAND_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_FS_DEQ_OVER_BAND_ERR_MASK 0x1
#define MPI_APP_HOST_REG_FS_DEQ_OVER_BAND_ERR_SHIFT 0
#define MPI_APP_HOST_REG_FS_DEQ_OVER_BAND_ERR_LEN 1
#define MPI_APP_HOST_REG_FS_DEQ_OVER_BAND_ERR_RESETVAL 0x0

#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_0_OFFSET 0x4304
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_0_MASK 0x1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_0_SHIFT 0
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_0_LEN 1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_0_RESETVAL 0x0

#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_1_OFFSET 0x4308
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_1_MASK 0x1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_1_SHIFT 0
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_1_LEN 1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_1_RESETVAL 0x0

#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_2_OFFSET 0x430C
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_2_MASK 0x1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_2_SHIFT 0
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_2_LEN 1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_2_RESETVAL 0x0

#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_3_OFFSET 0x4310
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_3_MASK 0x1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_3_SHIFT 0
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_3_LEN 1
#define MPI_APP_HOST_REG_TTN_DEQ_OVER_BAND_ERR_3_RESETVAL 0x0

#define MPI_APP_HOST_REG_ERR_OFFSET 0x4380
#define MPI_APP_HOST_REG_SC_CS_ERR_MASK 0x400
#define MPI_APP_HOST_REG_SC_CS_ERR_SHIFT 10
#define MPI_APP_HOST_REG_SC_CS_ERR_LEN 1
#define MPI_APP_HOST_REG_SC_CS_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_MASK 0x200
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_SHIFT 9
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_LEN 1
#define MPI_APP_HOST_REG_NO_PRSP_SEND_IND_RESETVAL 0x0
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_MASK 0x100
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_SHIFT 8
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_LEN 1
#define MPI_APP_HOST_REG_BMEL_ADV_SEND_IND_RESETVAL 0x0
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_MASK 0x80
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_SHIFT 7
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_LEN 1
#define MPI_APP_HOST_REG_ENQ_NEOT_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_NOT_RR_OVER_ERR_MASK 0x40
#define MPI_APP_HOST_REG_NOT_RR_OVER_ERR_SHIFT 6
#define MPI_APP_HOST_REG_NOT_RR_OVER_ERR_LEN 1
#define MPI_APP_HOST_REG_NOT_RR_OVER_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_DB_ACT_ERR_MASK 0x20
#define MPI_APP_HOST_REG_DB_ACT_ERR_SHIFT 5
#define MPI_APP_HOST_REG_DB_ACT_ERR_LEN 1
#define MPI_APP_HOST_REG_DB_ACT_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_RMV_IDLE_IND_MASK 0x10
#define MPI_APP_HOST_REG_RMV_IDLE_IND_SHIFT 4
#define MPI_APP_HOST_REG_RMV_IDLE_IND_LEN 1
#define MPI_APP_HOST_REG_RMV_IDLE_IND_RESETVAL 0x0
#define MPI_APP_HOST_REG_FREE_ERR_MASK 0x8
#define MPI_APP_HOST_REG_FREE_ERR_SHIFT 3
#define MPI_APP_HOST_REG_FREE_ERR_LEN 1
#define MPI_APP_HOST_REG_FREE_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_ALOC_EPID_ERR_MASK 0x4
#define MPI_APP_HOST_REG_ALOC_EPID_ERR_SHIFT 2
#define MPI_APP_HOST_REG_ALOC_EPID_ERR_LEN 1
#define MPI_APP_HOST_REG_ALOC_EPID_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_MASK 0x2
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_SHIFT 1
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_LEN 1
#define MPI_APP_HOST_REG_BAND_CAL_INF_ERR_RESETVAL 0x0
#define MPI_APP_HOST_REG_FS_BAND_CAL_ERR_MASK 0x1
#define MPI_APP_HOST_REG_FS_BAND_CAL_ERR_SHIFT 0
#define MPI_APP_HOST_REG_FS_BAND_CAL_ERR_LEN 1
#define MPI_APP_HOST_REG_FS_BAND_CAL_ERR_RESETVAL 0x0

#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_0_OFFSET 0x4400
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_0_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_0_SHIFT 0
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_0_LEN 32
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_0_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_1_OFFSET 0x4404
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_1_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_1_SHIFT 0
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_1_LEN 32
#define MPI_APP_HOST_REG_ENQ_ERR_EPID_IND_1_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_0_OFFSET 0x4500
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_0_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_0_SHIFT 0
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_0_LEN 32
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_0_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_1_OFFSET 0x4504
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_1_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_1_SHIFT 0
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_1_LEN 32
#define MPI_APP_HOST_REG_DEQ_ERR_EPID_IND_1_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_0_OFFSET 0x4600
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_0_MASK 0x1
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_0_SHIFT 0
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_0_LEN 1
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_0_RESETVAL 0x0

#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_1_OFFSET 0x4604
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_1_MASK 0x1
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_1_SHIFT 0
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_1_LEN 1
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_1_RESETVAL 0x0

#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_2_OFFSET 0x4608
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_2_MASK 0x1
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_2_SHIFT 0
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_2_LEN 1
#define MPI_APP_HOST_REG_ENQ_PRD_EPID_IND_2_RESETVAL 0x0

#define MPI_APP_HOST_REG_CRPU_CTRL_OFFSET 0x5000
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CTRL_MISC_MASK 0xFFFFFFF8
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CTRL_MISC_SHIFT 3
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CTRL_MISC_LEN 29
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CTRL_MISC_RESETVAL 0x00000000
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_MEL_EN_MASK 0x4
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_MEL_EN_SHIFT 2
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_MEL_EN_LEN 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_MEL_EN_RESETVAL 0x1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_SYSBUS_BW_EN_MASK 0x2
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_SYSBUS_BW_EN_SHIFT 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_SYSBUS_BW_EN_LEN 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_SYSBUS_BW_EN_RESETVAL 0x1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_EP_BW_EN_MASK 0x1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_EP_BW_EN_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_EP_BW_EN_LEN 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CHK_EP_BW_EN_RESETVAL 0x1

#define MPI_APP_HOST_REG_CRPU_MEL_PARAM_OFFSET 0x5004
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CROSS_BI_NUM_MASK 0xFF0000
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CROSS_BI_NUM_SHIFT 16
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CROSS_BI_NUM_LEN 8
#define MPI_APP_HOST_REG_TOPCSR_CRPU_CROSS_BI_NUM_RESETVAL 0x02
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV2_MEL_THLD_MASK 0xFF00
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV2_MEL_THLD_SHIFT 8
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV2_MEL_THLD_LEN 8
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV2_MEL_THLD_RESETVAL 0x28
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV1_MEL_THLD_MASK 0xFF
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV1_MEL_THLD_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV1_MEL_THLD_LEN 8
#define MPI_APP_HOST_REG_TOPCSR_CRPU_ITV1_MEL_THLD_RESETVAL 0x28

#define MPI_APP_HOST_REG_CRPU_BW_SYSBUS_OFFSET 0x500C
#define MPI_APP_HOST_REG_TOPCSR_CRPU_BW_SYSBUS_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_CRPU_BW_SYSBUS_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_CRPU_BW_SYSBUS_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_CRPU_BW_SYSBUS_RESETVAL 0x3FFFF

#define MPI_APP_HOST_REG_TOPCSR_BW_TT0_USED_OFFSET 0x5010
#define MPI_APP_HOST_REG_TOPCSR_BW_TT0_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TT0_USED_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TT0_USED_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TT0_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_TOPCSR_BW_TT1_USED_OFFSET 0x5014
#define MPI_APP_HOST_REG_TOPCSR_BW_TT1_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TT1_USED_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TT1_USED_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TT1_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BW_U2TT2_USED_OFFSET 0x5018
#define MPI_APP_HOST_REG_TOPCSR_BW_TT2_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TT2_USED_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TT2_USED_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TT2_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BW_U2TT3_USED_OFFSET 0x501C
#define MPI_APP_HOST_REG_TOPCSR_BW_TT3_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TT3_USED_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TT3_USED_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TT3_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BW_P0_IN_USED_OFFSET 0x5020
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_IN_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_IN_USED_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_IN_USED_LEN 18
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_IN_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BW_P0_OUT_USED_OFFSET 0x5024
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_OUT_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_OUT_USED_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_OUT_USED_LEN 18
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P0_OUT_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BW_P1_IN_USED_OFFSET 0x5028
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_IN_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_IN_USED_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_IN_USED_LEN 18
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_IN_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BW_P1_OUT_USED_OFFSET 0x502C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_OUT_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_OUT_USED_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_OUT_USED_LEN 18
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_P1_OUT_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BW_SYSBUS_USED_OFFSET 0x5030
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_SYSBUS_USED_MASK 0x3FFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_SYSBUS_USED_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_SYSBUS_USED_LEN 18
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BW_SYSBUS_USED_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_BST_MIN_PSZ_SSP_INT_OFFSET 0x5040
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_IN_MASK 0x7FF0000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_IN_SHIFT 16
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_IN_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_IN_RESETVAL 0x21B
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_OUT_MASK 0x7FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_OUT_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_OUT_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_INT_OUT_RESETVAL 0x1BD

#define MPI_APP_HOST_REG_CRPU_BST_MIN_PSZ_SSP_ISO_OFFSET 0x5044
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_IN_MASK 0x7FF0000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_IN_SHIFT 16
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_IN_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_IN_RESETVAL 0x167
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_OUT_MASK 0x7FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_OUT_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_OUT_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SSP_ISO_OUT_RESETVAL 0x09C

#define MPI_APP_HOST_REG_CRPU_BST_MIN_PSZ_SS_INT_OFFSET 0x5048
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_IN_MASK 0x7FF0000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_IN_SHIFT 16
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_IN_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_IN_RESETVAL 0x3BF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_OUT_MASK 0x7FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_OUT_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_OUT_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_INT_OUT_RESETVAL 0x2E5

#define MPI_APP_HOST_REG_CRPU_BST_MIN_PSZ_SS_ISO_OFFSET 0x504C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_IN_MASK 0x7FF0000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_IN_SHIFT 16
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_IN_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_IN_RESETVAL 0x1FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_OUT_MASK 0x7FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_OUT_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_OUT_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_ISO_OUT_RESETVAL 0x0BD

#define MPI_APP_HOST_REG_CRPU_BST_MIN_PSZ_SS_SBI_INT_OFFSET 0x5050
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_IN_MASK 0x7FF0000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_IN_SHIFT 16
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_IN_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_IN_RESETVAL 0x3E9
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_OUT_MASK 0x7FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_OUT_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_OUT_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_INT_OUT_RESETVAL 0x300

#define MPI_APP_HOST_REG_CRPU_BST_MIN_PSZ_SS_SBI_ISO_OFFSET 0x5054
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_IN_MASK 0x7FF0000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_IN_SHIFT 16
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_IN_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_IN_RESETVAL 0x20A
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_OUT_MASK 0x7FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_OUT_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_OUT_LEN 11
#define MPI_APP_HOST_REG_CRPU_TOPCSR_BST_MIN_PSZ_SS_SBI_ISO_OUT_RESETVAL 0x0BF

#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_0_OFFSET 0x50C0
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_0_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_0_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_0_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_0_RESETVAL 0x00000

#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_1_OFFSET 0x50C4
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_1_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_1_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_1_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_1_RESETVAL 0x00000

#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_2_OFFSET 0x50C8
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_2_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_2_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_2_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_2_RESETVAL 0x00000

#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_3_OFFSET 0x50CC
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_3_MASK 0x3FFFF
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_3_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_3_LEN 18
#define MPI_APP_HOST_REG_TOPCSR_BW_TTN_USED_3_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_DFX_STATUS_0_OFFSET 0x5100
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_0_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_0_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_0_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_0_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_STATUS_1_OFFSET 0x5104
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_1_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_1_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_1_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_1_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_STATUS_2_OFFSET 0x5108
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_2_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_2_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_2_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_2_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_STATUS_3_OFFSET 0x510C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_3_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_3_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_3_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_LOGIC_STA_3_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_TRB_DPTR_LATCH_OFFSET 0x5110
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_LATCH_MASK 0x1
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_LATCH_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_LATCH_LEN 1
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_LATCH_RESETVAL 0x0

#define MPI_APP_HOST_REG_CRPU_DFX_TRB_DPTR_OFFSET 0x5114
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_LEN 64
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_DPTR_RESETVAL 0x0000000000000000

#define MPI_APP_HOST_REG_CRPU_DFX_TRB_STA_OFFSET 0x511C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_STA_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_STA_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_STA_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_TRB_STA_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_SLOT_EN_STA_OFFSET 0x5120
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_EN_STA_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_EN_STA_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_EN_STA_LEN 64
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_EN_STA_RESETVAL 0x0000000000000000

#define MPI_APP_HOST_REG_CRPU_DFX_SLOT_CTX_LATCH_OFFSET 0x512C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_LATCH_MASK 0x1
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_LATCH_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_LATCH_LEN 1
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_LATCH_RESETVAL 0x0

#define MPI_APP_HOST_REG_CRPU_DFX_SLOT_CTX_OFFSET 0x5130
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_LEN 128
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SLOT_CTX_RESETVAL 0x00000000000000000000000000000000

#define MPI_APP_HOST_REG_CRPU_DFX_EP_USED_NUM_OFFSET 0x5140
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_NPRD_USED_NUM_MASK 0xFFF00000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_NPRD_USED_NUM_SHIFT 20
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_NPRD_USED_NUM_LEN 12
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_NPRD_USED_NUM_RESETVAL 0x000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_PRD_USED_NUM_MASK 0xFF000
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_PRD_USED_NUM_SHIFT 12
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_PRD_USED_NUM_LEN 8
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_PRD_USED_NUM_RESETVAL 0x00
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_USED_NUM_MASK 0x3FF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_USED_NUM_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_USED_NUM_LEN 10
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_EP_USED_NUM_RESETVAL 0x000

#define MPI_APP_HOST_REG_CRPU_DFX_FSM_CAP_CTRL_OFFSET 0x5144
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_CLEAR_MASK 0x8
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_CLEAR_SHIFT 3
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_CLEAR_LEN 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_CLEAR_RESETVAL 0x0
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_EN_MASK 0x4
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_EN_SHIFT 2
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_EN_LEN 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_BFSM_CAP_EN_RESETVAL 0x0
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_CLEAR_MASK 0x2
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_CLEAR_SHIFT 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_CLEAR_LEN 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_CLEAR_RESETVAL 0x0
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_EN_MASK 0x1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_EN_SHIFT 0
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_EN_LEN 1
#define MPI_APP_HOST_REG_TOPCSR_CRPU_DFX_MFSM_CAP_EN_RESETVAL 0x0

#define MPI_APP_HOST_REG_CRPU_DFX_SMEL_BEF_TIME_OFFSET 0x5148
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SMEL_BEF_TIME_MASK 0x1FFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SMEL_BEF_TIME_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SMEL_BEF_TIME_LEN 17
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_SMEL_BEF_TIME_RESETVAL 0x00000

#define MPI_APP_HOST_REG_CRPU_DFX_MAX_BMEL_OFFSET 0x514C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MAX_BMEL_MASK 0x3FFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MAX_BMEL_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MAX_BMEL_LEN 26
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MAX_BMEL_RESETVAL 0x0000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_0_OFFSET 0x5200
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_0_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_0_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_0_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_0_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_1_OFFSET 0x5204
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_1_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_1_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_1_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_1_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_2_OFFSET 0x5208
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_2_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_2_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_2_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_2_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_3_OFFSET 0x520C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_3_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_3_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_3_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_3_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_4_OFFSET 0x5210
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_4_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_4_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_4_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_4_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_5_OFFSET 0x5214
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_5_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_5_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_5_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_5_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_6_OFFSET 0x5218
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_6_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_6_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_6_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_6_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_7_OFFSET 0x521C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_7_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_7_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_7_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_7_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_8_OFFSET 0x5220
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_8_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_8_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_8_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_8_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_MFSM_VALUE_0_9_OFFSET 0x5224
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_9_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_9_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_9_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_MFSM_VALUE_9_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_BFSM_VALUE_0_0_OFFSET 0x5300
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_0_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_0_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_0_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_0_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_BFSM_VALUE_0_1_OFFSET 0x5304
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_1_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_1_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_1_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_1_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_BFSM_VALUE_0_2_OFFSET 0x5308
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_2_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_2_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_2_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_2_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_BFSM_VALUE_0_3_OFFSET 0x530C
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_3_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_3_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_3_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_3_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_BFSM_VALUE_0_4_OFFSET 0x5310
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_4_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_4_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_4_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_4_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_BFSM_VALUE_0_5_OFFSET 0x5314
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_5_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_5_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_5_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_5_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_CRPU_DFX_BFSM_VALUE_0_6_OFFSET 0x5318
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_6_MASK 0xFFFFFFFF
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_6_SHIFT 0
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_6_LEN 32
#define MPI_APP_HOST_REG_CRPU_TOPCSR_DFX_BSM_VALUE_6_RESETVAL 0x00000000

#define MPI_APP_HOST_REG_HOST_CAPA_CFG_OFFSET 0x7000
#define MPI_APP_HOST_REG_PORT_NUM_CFG_MASK 0xF0000000
#define MPI_APP_HOST_REG_PORT_NUM_CFG_SHIFT 28
#define MPI_APP_HOST_REG_PORT_NUM_CFG_LEN 4
#define MPI_APP_HOST_REG_PORT_NUM_CFG_RESETVAL 0x2
#define MPI_APP_HOST_REG_ISOC_SCH_THRESHOLD_MASK 0xF000000
#define MPI_APP_HOST_REG_ISOC_SCH_THRESHOLD_SHIFT 24
#define MPI_APP_HOST_REG_ISOC_SCH_THRESHOLD_LEN 4
#define MPI_APP_HOST_REG_ISOC_SCH_THRESHOLD_RESETVAL 0x1
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_CFG_MASK 0xFFFF00
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_CFG_SHIFT 8
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_CFG_LEN 16
#define MPI_APP_HOST_REG_U2_DEV_EXIT_LATENCY_CFG_RESETVAL 0x0005
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_CFG_MASK 0xFF
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_CFG_SHIFT 0
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_CFG_LEN 8
#define MPI_APP_HOST_REG_U1_DEV_EXIT_LATENCY_CFG_RESETVAL 0x02


#endif // __MPI_APP_HOST_REG_ADDR_DEFINE_H__
