#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct  5 21:48:01 2022
# Process ID: 20104
# Current directory: H:/XILINX/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19956 H:\XILINX\project_1\project_1.xpr
# Log file: H:/XILINX/project_1/vivado.log
# Journal file: H:/XILINX/project_1\vivado.jou
# Running On: DESKTOP-4M0OQRD, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17004 MB
#-----------------------------------------------------------
start_gui
open_project H:/XILINX/project_1/project_1.xpr
launch_simulation
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
source ent_AND.tcl
run all
add_force {/ent_AND/A} -radix hex {0 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
run 10 us
relaunch_sim
add_force {/ent_AND/A} -radix hex {0 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
run 200 ns
add_force {/ent_AND/A} -radix hex {1 0ns}
run 200 ns
add_force {/ent_AND/B} -radix hex {1 0ns}
run 200 ns
add_force {/ent_AND/A} -radix hex {0 0ns}
run 200 ns
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
run all
step
step
step
step
step
step
step
step
step
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
close_sim
set_property top ent_OR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top ent_OR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
source ent_OR.tcl
run all
add_force {/ent_OR/A} -radix hex {0 0ns}
add_force {/ent_OR/B} -radix hex {0 0ns}
close_sim
launch_simulation
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
source ent_OR.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
source ent_OR.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
create_bd_design "design_1"
validate_bd_design
open_bd_design {H:/XILINX/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
current_fileset -simset [ get_filesets sim_2 ]
set_property top ent_OR [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
set_property SOURCE_SET sources_1 [get_filesets sim_2]
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  H:/XILINX/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
current_fileset -simset [ get_filesets sim_1 ]
delete_fileset [ get_filesets sim_2 ]
file delete -force H:/XILINX/project_1/project_1.srcs/sim_2
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/ent_AND_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 H:/XILINX/project_1/ent_AND_behav.wcfg
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/project_1.srcs/sources_1/new/Basic_Logic_Gates.vhd] -no_script -reset -force -quiet
remove_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/Basic_Logic_Gates.vhd
close [ open H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd w ]
add_files H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST_Basic_Logic_Gates [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST_Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ent_OR [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ent_OR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source ent_OR.tcl
add_force {/ent_OR/A} -radix hex {1 0ns}
add_force {/ent_OR/B} -radix hex {1 0ns}
run 100 ns
add_force {/ent_OR/B} -radix hex {0 0ns}
run 100 ns
add_force {/ent_OR/A} -radix hex {0 0ns}
add_force {/ent_OR/B} -radix hex {1 0ns}
run 100 ns
add_force {/ent_OR/B} -radix hex {0 0ns}
run 100 ns
add_force {/ent_OR/A} -radix hex {1 0ns}
run 100 ns
save_wave_config {H:/XILINX/project_1/ent_OR_behav.wcfg}
add_files -fileset sim_1 -norecurse H:/XILINX/project_1/ent_OR_behav.wcfg
set_property xsim.view {H:/XILINX/project_1/ent_AND_behav.wcfg H:/XILINX/project_1/ent_OR_behav.wcfg} [get_filesets sim_1]
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ent_AND [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ent_AND [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config H:/XILINX/project_1/ent_OR_behav.wcfg
source ent_AND.tcl
close_sim
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/ent_OR_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 H:/XILINX/project_1/ent_OR_behav.wcfg
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST_Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST_Basic_Logic_Gates [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
create_fileset -constrset constrs_2
file mkdir H:/XILINX/project_1/project_1.srcs/constrs_2
delete_fileset [ get_filesets constrs_2 ]
file delete -force H:/XILINX/project_1/project_1.srcs/constrs_2
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd] -no_script -reset -force -quiet
remove_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ent_AND [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ent_AND [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close [ open H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd w ]
add_files H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property library work [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property library xil_defaultlib [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_AND.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_AND.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOR.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XNOR.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XNOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_OR.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_OR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NAND.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NAND.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_BUFFER.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_BUFFER.vhd]
launch_simulation
source TEST.tcl
close_sim
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
launch_simulation
source TEST.tcl
close_sim
launch_simulation
source TEST.tcl
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 48
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 48
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 48
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 48
close_sim
launch_simulation
source TEST.tcl
close_sim
launch_simulation
source TEST.tcl
save_wave_config {H:/XILINX/project_1/TEST_behav.wcfg}
add_files -fileset sim_1 -norecurse H:/XILINX/project_1/TEST_behav.wcfg
set_property xsim.view {H:/XILINX/project_1/ent_AND_behav.wcfg H:/XILINX/project_1/ent_OR_behav.wcfg H:/XILINX/project_1/TEST_behav.wcfg} [get_filesets sim_1]
add_force {/TEST/A1} -radix hex {1 0ns}
add_force {/TEST/A2} -radix hex {0 0ns}
add_force {/TEST/B2} -radix hex {1 0ns}
run 100 ns
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 47
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 47
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 47
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 47
add_force {/TEST/A2} -radix hex {1 0ns}
add_force {/TEST/B2} -radix hex {1 0ns}
run 100 ns
save_wave_config {H:/XILINX/project_1/TEST_behav.wcfg}
close_sim
launch_simulation
open_wave_config H:/XILINX/project_1/TEST_behav.wcfg
source TEST.tcl
close_sim
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/TEST_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 H:/XILINX/project_1/TEST_behav.wcfg
launch_simulation
source TEST.tcl
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
add_files -fileset sim_1 -norecurse H:/XILINX/project_1/TEST_behav1.wcfg
set_property xsim.view {H:/XILINX/project_1/ent_AND_behav.wcfg H:/XILINX/project_1/ent_OR_behav.wcfg H:/XILINX/project_1/TEST_behav.wcfg H:/XILINX/project_1/TEST_behav1.wcfg} [get_filesets sim_1]
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
close_sim
