#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 26 16:27:50 2024
# Process ID: 33048
# Current directory: E:/GitHub Projects/216BProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15280 E:\GitHub Projects\216BProject\ECE216BNew.xpr
# Log file: E:/GitHub Projects/216BProject/vivado.log
# Journal file: E:/GitHub Projects/216BProject\vivado.jou
# Running On: Vicky-089f, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16495 MB
#-----------------------------------------------------------
start_gui
open_project {E:/GitHub Projects/216BProject/ECE216BNew.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.887 ; gain = 195.051
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
Reading block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_0
Adding component instance block -- xilinx.com:module_ref:ArrayTop:1.0 - ArrayTop_0
Adding component instance block -- xilinx.com:module_ref:CADA_LaneSplit:1.0 - CADA_LaneSplit_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_1
Adding component instance block -- xilinx.com:module_ref:mem_to_array_1:1.0 - mem_to_array_1_0
Successfully read diagram <MEMDesign> from block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1579.145 ; gain = 16.234
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
set_property top tb2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'MEMDesign_CADA_MEMControl_0_1' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ArrayTop_0/dataIn'(1728) to pin '/mem_to_array_1_0/to_array'(144) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ArrayTop_0/dataIn'(1728) to pin '/mem_to_array_1_0/to_array'(144) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_to_array_1_0 .
Exporting to file e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_1/sim/MEMDesign_mem_to_array_1_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:47]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:51]
WARNING: [VRFC 10-3091] actual bit length 144 differs from formal bit length 1728 for port 'to_array' [E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_1/sim/MEMDesign_mem_to_array_1_0_1.v:67]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_1
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2170.918 ; gain = 141.027
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:47]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:51]
WARNING: [VRFC 10-3091] actual bit length 144 differs from formal bit length 1728 for port 'to_array' [E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_1/sim/MEMDesign_mem_to_array_1_0_1.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.918 ; gain = 0.000
run all
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout] [get_bd_nets mem_to_array_1_0_to_array] [get_bd_cells mem_to_array_1_0]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\EntityLib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\EntityLib.v:]
create_bd_cell -type module -reference mem_to_array_1 mem_to_array_1_0
WARNING: [IP_Flow 19-3571] IP 'MEMDesign_mem_to_array_1_0_2' is restricted:
* Detected changes to module reference file(s).
update_module_reference MEMDesign_CADA_MEMControl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/GitHub Projects/216BProject/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated MEMDesign_CADA_MEMControl_0_0 to use current project options
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
update_module_reference MEMDesign_CADA_LaneSplit_0_0
Upgrading 'E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/GitHub Projects/216BProject/ECE216BNew.runs/MEMDesign_CADA_LaneSplit_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated MEMDesign_CADA_LaneSplit_0_0 to use current project options
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
update_module_reference MEMDesign_CADA_MEMControl_0_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/GitHub Projects/216BProject/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated MEMDesign_CADA_MEMControl_0_1 to use current project options
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
update_module_reference MEMDesign_mem_to_array_1_0_2
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
Upgrading 'E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
INFO: [IP_Flow 19-3420] Updated MEMDesign_mem_to_array_1_0_2 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'to_array' width 1728 differs from original width 144
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'MEMDesign_mem_to_array_1_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'MEMDesign_mem_to_array_1_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMout] [get_bd_pins mem_to_array_1_0/from_mem]
connect_bd_net [get_bd_pins mem_to_array_1_0/to_array] [get_bd_pins ArrayTop_0/dataIn]
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'MEMDesign_mem_to_array_1_0_2' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CADA_MEMControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CADA_LaneSplit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CADA_MEMControl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_to_array_1_0 .
Exporting to file e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:47]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:51]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2998.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2998.852 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_1/douta}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:47]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2998.852 ; gain = 0.000
run 1000 us
run 1000 us
run 1000 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/layer1_im2col.coe' provided. It will be converted relative to IP Instance files '../../../../ECE216BNew.srcs/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/layer1_im2col.coe'
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2998.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2998.852 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2998.852 ; gain = 0.000
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/clka}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/rsta}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/ena}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/wea}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/addra}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/dina}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/douta}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3090.918 ; gain = 0.000
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_1/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clka> is being overridden by the user with net </clk_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_ports rst] [get_bd_pins blk_mem_gen_1/rsta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/rsta> is being overridden by the user with net </rst_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
Exporting to file e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3091.215 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3091.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3091.215 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3091.215 ; gain = 0.000
relaunch_sim
