{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564718134673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564718134674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 02 11:55:34 2019 " "Processing started: Fri Aug 02 11:55:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564718134674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564718134674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fre_meter -c fre_meter " "Command: quartus_map --read_settings_files=on --write_settings_files=off fre_meter -c fre_meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564718134674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1564718135148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cc42_gh_wendang/cc4/rtl/fre_meter.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cc42_gh_wendang/cc4/rtl/fre_meter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_meter " "Found entity 1: fre_meter" {  } { { "../rtl/fre_meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718135211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718135211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "meter.v(34) " "Verilog HDL information at meter.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1564718135216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cc42_gh_wendang/cc4/rtl/meter.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cc42_gh_wendang/cc4/rtl/meter.v" { { "Info" "ISGN_ENTITY_NAME" "1 meter " "Found entity 1: meter" {  } { { "../rtl/meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718135216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718135216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cc42_gh_wendang/cc4/rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cc42_gh_wendang/cc4/rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/clk_div.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718135221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718135221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cc42_gh_wendang/cc4/rtl/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cc42_gh_wendang/cc4/rtl/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../rtl/uart_send.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/uart_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718135225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718135225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cc42_gh_wendang/cc4/rtl/dir.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cc42_gh_wendang/cc4/rtl/dir.v" { { "Info" "ISGN_ENTITY_NAME" "1 dir " "Found entity 1: dir" {  } { { "../rtl/dir.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/dir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718135230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718135230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data.v(125) " "Verilog HDL information at data.v(125): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/data.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/data.v" 125 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1564718135235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cc42_gh_wendang/cc4/rtl/data.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cc42_gh_wendang/cc4/rtl/data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "../rtl/data.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/data.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718135235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718135235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out fre_meter.v(147) " "Verilog HDL Implicit Net warning at fre_meter.v(147): created implicit net for \"clk_out\"" {  } { { "../rtl/fre_meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564718135236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fre_meter " "Elaborating entity \"fre_meter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1564718135285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div_data " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div_data\"" {  } { { "../rtl/fre_meter.v" "u_clk_div_data" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div_sam " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div_sam\"" {  } { { "../rtl/fre_meter.v" "u_clk_div_sam" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meter meter:u_meter0 " "Elaborating entity \"meter\" for hierarchy \"meter:u_meter0\"" {  } { { "../rtl/fre_meter.v" "u_meter0" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag meter.v(12) " "Verilog HDL or VHDL warning at meter.v(12): object \"flag\" assigned a value but never read" {  } { { "../rtl/meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1564718135294 "|fre_meter|meter:u_meter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 15 meter.v(38) " "Verilog HDL assignment warning at meter.v(38): truncated value with size 36 to match size of target (15)" {  } { { "../rtl/meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564718135296 "|fre_meter|meter:u_meter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dir dir:u_dir0 " "Elaborating entity \"dir\" for hierarchy \"dir:u_dir0\"" {  } { { "../rtl/fre_meter.v" "u_dir0" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:u_data0 " "Elaborating entity \"data\" for hierarchy \"data:u_data0\"" {  } { { "../rtl/fre_meter.v" "u_data0" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send uart_send:u_uart_send " "Elaborating entity \"uart_send\" for hierarchy \"uart_send:u_uart_send\"" {  } { { "../rtl/fre_meter.v" "u_uart_send" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/fre_meter.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state uart_send.v(29) " "Verilog HDL or VHDL warning at uart_send.v(29): object \"current_state\" assigned a value but never read" {  } { { "../rtl/uart_send.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/uart_send.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1564718135333 "|fre_meter|uart_send:u_uart_send"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state uart_send.v(29) " "Verilog HDL or VHDL warning at uart_send.v(29): object \"next_state\" assigned a value but never read" {  } { { "../rtl/uart_send.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/uart_send.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1564718135333 "|fre_meter|uart_send:u_uart_send"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "meter:u_meter1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"meter:u_meter1\|Div0\"" {  } { { "../rtl/meter.v" "Div0" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564718135891 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "meter:u_meter3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"meter:u_meter3\|Div0\"" {  } { { "../rtl/meter.v" "Div0" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564718135891 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "meter:u_meter2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"meter:u_meter2\|Div0\"" {  } { { "../rtl/meter.v" "Div0" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564718135891 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "meter:u_meter0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"meter:u_meter0\|Div0\"" {  } { { "../rtl/meter.v" "Div0" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564718135891 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1564718135891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "meter:u_meter1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"meter:u_meter1\|lpm_divide:Div0\"" {  } { { "../rtl/meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564718135950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "meter:u_meter1\|lpm_divide:Div0 " "Instantiated megafunction \"meter:u_meter1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 36 " "Parameter \"LPM_WIDTHD\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564718135951 ""}  } { { "../rtl/meter.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/meter.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564718135951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/par/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718136037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718136037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/par/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718136067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718136067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/par/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718136189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718136189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718136304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718136304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564718136390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564718136390 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_send.v" "" { Text "E:/Desktop/cc42_GH_wendang/cc4/rtl/uart_send.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1564718137603 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1564718137603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1564718140573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Desktop/cc42_GH_wendang/cc4/par/output_files/fre_meter.map.smsg " "Generated suppressed messages file E:/Desktop/cc42_GH_wendang/cc4/par/output_files/fre_meter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1564718156554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1564718156951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564718156951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6306 " "Implemented 6306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1564718157685 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1564718157685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6295 " "Implemented 6295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1564718157685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1564718157685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564718157781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 02 11:55:57 2019 " "Processing ended: Fri Aug 02 11:55:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564718157781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564718157781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564718157781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564718157781 ""}
