# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmi.srcs/sources_1/ip/clk_wiz_0" \
"../../../../hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v" \
"../../../../hdmi.ip_user_files/ipstatic/IPSRC/I2C_OV7670_RGB565_Config.v" \
"../../../../hdmi.ip_user_files/ipstatic/IPSRC/hdmi_ddr_output.v" \
"../../../../hdmi.ip_user_files/ipstatic/IPSRC/convert_444_422.v" \
"../../../../hdmi.ip_user_files/ipstatic/IPSRC/colour_space_conversion.v" \
"../../../../hdmi.ip_user_files/ipstatic/IPSRC/sccb.v" \
"../../../../hdmi.ip_user_files/ipstatic/IPSRC/hdmi_display.v" \
"../../../../hdmi.srcs/sources_1/ip/hdmi_display_0/sim/hdmi_display_0.v" \
"../../../../hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../hdmi.srcs/sources_1/new/create_color.v" \
"../../../../hdmi.srcs/sources_1/new/top.v" \
"../../../../hdmi.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
