Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan 15 22:03:52 2019
| Host         : 9900K_1080ti running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cheating_dice_timing_summary_routed.rpt -pb Cheating_dice_timing_summary_routed.pb -rpx Cheating_dice_timing_summary_routed.rpx -warn_on_violation
| Design       : Cheating_dice
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.947        0.000                      0                  133        0.213        0.000                      0                  133        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.947        0.000                      0                  133        0.213        0.000                      0                  133        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.993ns (45.744%)  route 2.364ns (54.256%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.903     9.762    time_counter
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[4]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.637    12.709    time_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.993ns (45.744%)  route 2.364ns (54.256%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.903     9.762    time_counter
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[5]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.637    12.709    time_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.993ns (45.744%)  route 2.364ns (54.256%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.903     9.762    time_counter
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[6]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.637    12.709    time_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.993ns (45.744%)  route 2.364ns (54.256%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.903     9.762    time_counter
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[7]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.637    12.709    time_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.993ns (46.492%)  route 2.294ns (53.508%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.833     9.692    time_counter
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[0]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y24         FDRE (Setup_fdre_C_R)       -0.637    12.672    time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.993ns (46.492%)  route 2.294ns (53.508%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.833     9.692    time_counter
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[1]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y24         FDRE (Setup_fdre_C_R)       -0.637    12.672    time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.993ns (46.492%)  route 2.294ns (53.508%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.833     9.692    time_counter
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[2]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y24         FDRE (Setup_fdre_C_R)       -0.637    12.672    time_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 time_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.993ns (46.492%)  route 2.294ns (53.508%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.737     5.405    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 f  time_counter_reg[9]/Q
                         net (fo=4, routed)           0.816     6.677    time_counter_reg[9]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.801 r  time_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.801    time_counter[0]_i_27_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.334 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.334    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.451    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.568    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.822 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.467    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.859 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.833     9.692    time_counter
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[3]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y24         FDRE (Setup_fdre_C_R)       -0.637    12.672    time_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 time_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.973ns (46.985%)  route 2.226ns (53.015%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.735     5.403    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.859 r  time_counter_reg[6]/Q
                         net (fo=4, routed)           0.825     6.685    time_counter_reg[6]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  time_counter[0]_i_28/O
                         net (fo=1, routed)           0.000     6.809    time_counter[0]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.322 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.322    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.556    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.810 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.455    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.847 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.755     9.603    time_counter
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[10]/C
                         clock pessimism              0.428    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.637    12.711    time_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 time_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.973ns (46.985%)  route 2.226ns (53.015%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.735     5.403    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.859 r  time_counter_reg[6]/Q
                         net (fo=4, routed)           0.825     6.685    time_counter_reg[6]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  time_counter[0]_i_28/O
                         net (fo=1, routed)           0.000     6.809    time_counter[0]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.322 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.322    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.439    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.556    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.810 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.645     8.455    time_counter_reg[0]_i_3_n_3
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.392     8.847 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.755     9.603    time_counter
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[11]/C
                         clock pessimism              0.428    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.637    12.711    time_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  3.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Gen_dice/bitcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/bitcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.586     1.498    Gen_dice/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  Gen_dice/bitcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Gen_dice/bitcounter_reg[1]/Q
                         net (fo=8, routed)           0.131     1.770    Gen_dice/bitcounter_reg_n_0_[1]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.815 r  Gen_dice/bitcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Gen_dice/bitcounter[0]_i_1_n_0
    SLICE_X40Y30         FDRE                                         r  Gen_dice/bitcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     2.012    Gen_dice/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  Gen_dice/bitcounter_reg[0]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.091     1.602    Gen_dice/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.579     1.491    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.752    time_counter_reg[3]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  time_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.860    time_counter_reg[0]_i_2_n_4
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  time_counter_reg[3]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.105     1.596    time_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 time_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.580     1.492    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  time_counter_reg[11]/Q
                         net (fo=4, routed)           0.120     1.753    time_counter_reg[11]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  time_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    time_counter_reg[8]_i_1_n_4
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.846     2.005    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  time_counter_reg[11]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.105     1.597    time_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 time_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.579     1.491    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  time_counter_reg[7]/Q
                         net (fo=4, routed)           0.120     1.752    time_counter_reg[7]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  time_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    time_counter_reg[4]_i_1_n_4
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[7]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.105     1.596    time_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 time_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.579     1.491    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  time_counter_reg[4]/Q
                         net (fo=2, routed)           0.114     1.746    time_counter_reg[4]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  time_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    time_counter_reg[4]_i_1_n_7
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  time_counter_reg[4]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.105     1.596    time_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.496    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  Gen_dice/CLKcounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Gen_dice/CLKcounter_reg[14]/Q
                         net (fo=3, routed)           0.125     1.785    Gen_dice/CLKcounter_reg[14]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  Gen_dice/CLKcounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    Gen_dice/CLKcounter_reg[12]_i_1_n_5
    SLICE_X42Y28         FDRE                                         r  Gen_dice/CLKcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     2.010    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  Gen_dice/CLKcounter_reg[14]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.630    Gen_dice/CLKcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.497    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  Gen_dice/CLKcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  Gen_dice/CLKcounter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.787    Gen_dice/CLKcounter_reg[18]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  Gen_dice/CLKcounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    Gen_dice/CLKcounter_reg[16]_i_1_n_5
    SLICE_X42Y29         FDRE                                         r  Gen_dice/CLKcounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     2.011    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  Gen_dice/CLKcounter_reg[18]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.134     1.631    Gen_dice/CLKcounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.499    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  Gen_dice/CLKcounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  Gen_dice/CLKcounter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.789    Gen_dice/CLKcounter_reg[26]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  Gen_dice/CLKcounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    Gen_dice/CLKcounter_reg[24]_i_1_n_5
    SLICE_X42Y31         FDRE                                         r  Gen_dice/CLKcounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     2.013    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  Gen_dice/CLKcounter_reg[26]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.134     1.633    Gen_dice/CLKcounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.586     1.498    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  Gen_dice/CLKcounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  Gen_dice/CLKcounter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.788    Gen_dice/CLKcounter_reg[22]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  Gen_dice/CLKcounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    Gen_dice/CLKcounter_reg[20]_i_1_n_5
    SLICE_X42Y30         FDRE                                         r  Gen_dice/CLKcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     2.012    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  Gen_dice/CLKcounter_reg[22]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134     1.632    Gen_dice/CLKcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.581     1.493    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  Gen_dice/CLKcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  Gen_dice/CLKcounter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.783    Gen_dice/CLKcounter_reg[2]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  Gen_dice/CLKcounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    Gen_dice/CLKcounter_reg[0]_i_1_n_5
    SLICE_X42Y25         FDRE                                         r  Gen_dice/CLKcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.847     2.006    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  Gen_dice/CLKcounter_reg[2]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.134     1.627    Gen_dice/CLKcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y31    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y31    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y25    Gen_dice/CLKcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27    Gen_dice/CLKcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27    Gen_dice/CLKcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y28    Gen_dice/CLKcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y28    Gen_dice/CLKcounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y28    Gen_dice/CLKcounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y28    Gen_dice/CLKcounter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    Gen_dice/CLKcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    Gen_dice/CLKcounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28    Gen_dice/CLKcounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28    Gen_dice/CLKcounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28    Gen_dice/CLKcounter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28    Gen_dice/CLKcounter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Gen_dice/CLKcounter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Gen_dice/CLKcounter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    Gen_dice/CLKcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    Gen_dice/CLKcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    Gen_dice/CLKcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    Gen_dice/CLKcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    Gen_dice/CLKcounter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    Gen_dice/CLKcounter_reg[21]/C



