.setup	
MODE=scroll
SHOW_COLORS=true
MODE_START=scroll
MOVE_ASSOC=true
MOVE_PARENT=true
MOVE_EVENTS=true
MOVE_CHILD=true
TIME_SHIFT=true
MOVE_ANNOTATE=true
.setup_end

#section that maps tap_type names to other info
.tag_type

trace_1;description,"This is an internal operation for trace 1";name,"Trace 1";move_child,false;init_display,true
trace_1_moi;description,"This is an misaligned microcode op for trace 1";name,"Trace 1 Moi";move_assoc,true;init_display,true
dprefetch_1;description,"Trace 1 data prefetching";name,"Data Prefetch Trace 1";move_assoc,true;side_inline,true;init_display,true
L1_prefetch_1;description,"Trace 1 L1 data prefetching";name,"L1 Data Prefetch Trace 1";move_assoc,true;init_display,false
L2_prefetch_1;description,"Trace 1 L2 data prefetching";name,"L2 Data Prefetch Trace 1";move_assoc,true;init_display,false

trace_2;description,"This is an internal operation for trace 2";name,"Trace 2";move_child,false;init_display,false
trace_2_moi;description,"This is an misaligned microcode op for trace 2";name,"Trace 2 Moi";move_assoc,true;init_display,false
dprefetch_2;description,"Trace 2 data prefetching";name,"Data Prefetch Trace 2";move_assoc,true;side_inline,true;init_display,false
L1_prefetch_2;description,"Trace 2 L1 data prefetching";name,"L1 Data Prefetch Trace 2";move_assoc,true;init_display,false
L2_prefetch_2;description,"Trace 2 L2 data prefetching";name,"L2 Data Prefetch Trace 2";move_assoc,true;init_display,false

trace_3;description,"This is an internal operation for trace 3";name,"Trace 3";move_child,false;init_display,false
trace_3_moi;description,"This is an misaligned microcode op for trace 3";name,"Trace 3 Moi";move_assoc,true;init_display,false
dprefetch_3;description,"Trace 3 data prefetching";name,"Data Prefetch Trace 3";move_assoc,true;side_inline,true;init_display,false
L1_prefetch_3;description,"Trace 3 L1 data prefetching";name,"L1 Data Prefetch Trace 3";move_assoc,true;init_display,false
L2_prefetch_3;description,"Trace 3 L2 data prefetching";name,"L2 Data Prefetch Trace 3";move_assoc,true;init_display,false

trace_4;description,"This is an internal operation for trace 4";name,"Trace 4";move_child,false;init_display,false
trace_4_moi;description,"This is an misaligned microcode op for trace 4";name,"Trace 4 Moi";move_assoc,true;init_display,false
dprefetch_4;description,"Trace 4 data prefetching";name,"Data Prefetch Trace 4";move_assoc,true;side_inline,true;init_display,false
L1_prefetch_4;description,"Trace 4 L1 data prefetching";name,"L1 Data Prefetch Trace 4";move_assoc,true;init_display,false
L2_prefetch_4;description,"Trace 4 L2 data prefetching";name,"L2 Data Prefetch Trace 4";move_assoc,true;init_display,false

trace_5;description,"This is an internal operation for trace 5";name,"Trace 5";move_child,false;init_display,false
trace_5_moi;description,"This is an misaligned microcode op for trace 5";name,"Trace 5 Moi";move_assoc,true;init_display,false
dprefetch_5;description,"Trace 5 data prefetching";name,"Data Prefetch Trace 5";move_assoc,true;side_inline,true;init_display,false
L1_prefetch_5;description,"Trace 2 L1 data prefetching";name,"L1 Data Prefetch Trace 5";move_assoc,true;init_display,false
L2_prefetch_5;description,"Trace 5 L2 data prefetching";name,"L2 Data Prefetch Trace 5";move_assoc,true;init_display,false

trace_6;description,"This is an internal operation for trace 6";name,"Trace 6";move_child,false;init_display,false
trace_6_moi;description,"This is an misaligned microcode op for trace 6";name,"Trace 6 Moi";move_assoc,true;init_display,false
dprefetch_6;description,"Trace 6 data prefetching";name,"Data Prefetch Trace 6";move_assoc,true;side_inline,true;init_display,false
L1_prefetch_6;description,"Trace 6 L1 data prefetching";name,"L1 Data Prefetch Trace 6";move_assoc,true;init_display,false
L2_prefetch_6;description,"Trace 6 L2 data prefetching";name,"L2 Data Prefetch Trace 6";move_assoc,true;init_display,false

trace_7;description,"This is an internal operation for trace 7";name,"Trace 7";move_child,false;init_display,false
trace_7_moi;description,"This is an misaligned microcode op for trace 7";name,"Trace 7 Moi";move_assoc,true;init_display,false
dprefetch_7;description,"Trace 7 data prefetching";name,"Data Prefetch Trace 7";move_assoc,true;side_inline,true;init_display,false
L1_prefetch_7;description,"Trace 7 L1 data prefetching";name,"L1 Data Prefetch Trace 7";move_assoc,true;init_display,false
L2_prefetch_7;description,"Trace 7 L2 data prefetching";name,"L2 Data Prefetch Trace 7";move_assoc,true;init_display,false

trace_8;description,"This is an internal operation for trace 8";name,"Trace 8";move_child,false;init_display,false
trace_8_moi;description,"This is an misaligned microcode op for trace 8";name,"Trace 8 Moi";move_assoc,true;init_display,false
dprefetch_8;description,"Trace 8 data prefetching";name,"Data Prefetch Trace 8";move_assoc,true;side_inline,true;init_display,false
L1_prefetch_8;description,"Trace 8 L1 data prefetching";name,"L1 Data Prefetch Trace 8";move_assoc,true;init_display,false
L2_prefetch_8;description,"Trace 8 L2 data prefetching";name,"L2 Data Prefetch Trace 8";move_assoc,true;init_display,false

#section that maps event_type names pipe symbols
.event_type


fetch;symbol,F;show,true;color,blue;description,"fetch initiated"
data_back;symbol,V;show,true;color,blue;description,"fetch data back"
bt_calc;symbol,B;show,true;color,blue;description,"branch prediction occured"
clb;symbol,b;show,true;color,blue;description,"instruction installed in the CLB (instruction buffer)"
decode;symbol,D;show,true;color,blue;description,"instruction in one stage of decode"
decode_bubble;symbol,^;show,true;color,blue;description,"decode bubble due microcode"
dispatch;symbol,M;show,true;color,green;description,"instruction is dispatched"
issue;symbol,I;show,true;color,black;description,"instruction is issued"
fx0_unit;symbol,0;show,true;color,blue;description,"in fx0 unit at register file cycle"
fx1_unit;symbol,1;show,true;color,blue;description,"in fx1 unit at register file cycle"
fx2_unit;symbol,8;show,true;color,blue;description,"in fx2 unit at register file cycle"
fx3_unit;symbol,9;show,true;color,blue;description,"in fx3 unit at register file cycle"
lsu0_unit;symbol,2;show,true;color,blue;description,"in lsu0 unit at register file cycle"
lsu1_unit;symbol,3;show,true;color,blue;description,"in lsu1 unit at register file cycle"
fx_lsu0_unit;symbol,2;show,true;color,blue;description,"fx op in lsu0 unit at register file cycle"
fx_lsu1_unit;symbol,3;show,true;color,blue;description,"fx op in lsu1 unit at register file cycle"
fx_lsu2_unit;symbol,g;show,true;color,blue;description,"fx op in lsu2 unit at register file cycle"
fx_lsu3_unit;symbol,h;show,true;color,blue;description,"fx op in lsu3 unit at register file cycle"
fpu0_unit;symbol,4;show,true;color,blue;description,"in fpu0 unit at register file cycle"
fpu1_unit;symbol,5;show,true;color,blue;description,"in fpu1 unit at register file cycle"
fpu2_unit;symbol,j;show,true;color,blue;description,"in fpu2 unit at register file cycle"
fpu3_unit;symbol,k;show,true;color,blue;description,"in fpu3 unit at register file cycle"
br_unit;symbol,6;show,true;color,blue;description,"in br unit at register file cycle"
br_unit2;symbol,b;show,true;color,blue;description,"in br unit #2 at register file cycle"
cr_unit;symbol,7;show,true;color,blue;description,"in cr unit at register file cycle"
complete;symbol,C;show,true;color,blue;description,"instruction completed"
lsu2_unit;symbol,g;show,true;color,blue;description,"in lsu2 unit at register file cycle"
lsu3_unit;symbol,h;show,true;color,blue;description,"in lsu3 unit at register file cycle"

ls0_unit;symbol,2;show,true;color,blue;description,"in ls0 unit at register file cycle"
lu0_unit;symbol,3;show,true;color,blue;description,"in lu0 unit at register file cycle"
ls1_unit;symbol,g;show,true;color,blue;description,"in ls1 unit at register file cycle"
lu1_unit;symbol,h;show,true;color,blue;description,"in lu1 unit at register file cycle"
fx_ls0_unit;symbol,2;show,true;color,blue;description,"fx op in ls0 unit at register file cycle"
fx_lu0_unit;symbol,3;show,true;color,blue;description,"fx op in lu0 unit at register file cycle"
fx_ls1_unit;symbol,g;show,true;color,blue;description,"fx op in ls1 unit at register file cycle"
fx_lu1_unit;symbol,h;show,true;color,blue;description,"fx op in lu1 unit at register file cycle"

unit_fx0;symbol,0;show,true;color,blue;description,"issue to fxu0"
unit_fx1;symbol,1;show,true;color,blue;description,"issue to fxu1"
unit_fx2;symbol,2;show,true;color,blue;description,"issue to fxu2"
unit_fx3;symbol,3;show,true;color,blue;description,"issue to fxu3"
unit_fx4;symbol,4;show,true;color,blue;description,"issue to fxu4"
unit_fx5;symbol,5;show,true;color,blue;description,"issue to fxu5"
unit_fx6;symbol,6;show,true;color,blue;description,"issue to fxu6"
unit_fx7;symbol,7;show,true;color,blue;description,"issue to fxu7"

unit_ls0;symbol,a;show,true;color,blue;description,"issue to lsu0"
unit_ls1;symbol,b;show,true;color,blue;description,"issue to lsu1"
unit_ls2;symbol,c;show,true;color,blue;description,"issue to lsu2"
unit_ls3;symbol,d;show,true;color,blue;description,"issue to lsu3"
unit_ls4;symbol,e;show,true;color,blue;description,"issue to lsu4"
unit_ls5;symbol,f;show,true;color,blue;description,"issue to lsu5"
unit_ls6;symbol,g;show,true;color,blue;description,"issue to lsu6"
unit_ls7;symbol,h;show,true;color,blue;description,"issue to lsu7"

unit_fp0;symbol,A;show,true;color,blue;description,"issue to fpu0"
unit_fp1;symbol,B;show,true;color,blue;description,"issue to fpu1"
unit_fp2;symbol,C;show,true;color,blue;description,"issue to fpu2"
unit_fp3;symbol,D;show,true;color,blue;description,"issue to fpu3"
unit_fp4;symbol,E;show,true;color,blue;description,"issue to fpu4"
unit_fp5;symbol,F;show,true;color,blue;description,"issue to fpu5"
unit_fp6;symbol,G;show,true;color,blue;description,"issue to fpu6"
unit_fp7;symbol,H;show,true;color,blue;description,"issue to fpu7"


#vmx
vmx_store_cannot_issue_fp_block;symbol,F;show,true;color,red;description,"vmx store cannot issue due fp op blocking it"
vmx_cannot_issue_result_bus_busy;symbol,R;show,true;color,red;description,"vmx op cannot issue due to result bus busy"
vmx_op_in_private_issue_q;symbol,n;show,true;color,blue;description,"vmx op entered private issue queue"
vmx_op_in_shared_issue_q;symbol,m;show,true;color,blue;description,"vmx op entered shared issue queue"
vmx_store_data_unit;symbol,a;show,true;color,black;description,"in vmx store data unit at register file cycle"
vmx_permute_unit;symbol,p;show,true;color,black;description,"in vmx permute unit at register file cycle"
vmx_crypto_unit;symbol,c;show,true;color,black;description,"in vmx crypto unit at register file cycle"
vmx_simple_unit;symbol,s;show,true;color,black;description,"in vmx simple unit at register file cycle"
vmx_complex;symbol,c;show,true;color,black;description,"in vmx complex unit at register file cycle"
vmx_float_unit;symbol,f;show,true;color,black;description,"in vmx float unit at register file cycle"
vmx_xmit_issue0;symbol,0;show,true;color,black;description,"VMX issue xmit cycle from unified issue queue side 0"
vmx_xmit_issue1;symbol,1;show,true;color,black;description,"VMX issue xmit cycle from unified issue queue side 1"
vmx_reject_store_conflict_fp_store;symbol,X;show,true;color,red;description,"VMX store reject due to confict with FP store"
fp_reject_store_conflict_vmx_store;symbol,X;show,true;color,red;description,"FP store reject due to confict with VMX store"
vmx_crypto_reject;symbol,C;show,true;color,red;description,"VSX Crypto iop reject; only one Crypto issue per cycle"
vsx_resource_busy;symbol,B;show,true;color,red;description,"VSX resource busy; reject"

isu_reject_srcs_not_ready;symbol,S;show,true;color,red;description,"isu reject due to sources not ready"
execute;symbol,E;show,true;color,black;description,"instruction in execute cycle"
finish;symbol,f;show,true;color,black;description,"instruction finished"
cannot_issue_srcs_not_ready;symbol,s;show,true;color,red;description,"cannot issue sources not ready"
cannot_issue_dsp_bypass;symbol,d;show,true;color,red;description,"cannot issue cannot use the disaptch bypass"
cannot_issue_unit_not_free;symbol,u;show,true;color,red;description,"cannot issue unit not free"
cannot_issue_not_quad;symbol,q;show,true;color,red;description,"cannot issue not my unified issue queue quad's cycle"
reject_addr_failed_d_erat_trans;symbol,t;show,true;color,red;description,"reject failed d_erat address translation"
store_forward_finish;symbol,s;show,true;color,black;description,"store forward finish"
cannot_issue_no_lrq;symbol,l;show,true;color,red;description,"cannot issue due to no LRQ (load reorder queue) entry free"
cannot_issue_no_srq;symbol,r;show,true;color,red;description,"cannot issue due to no SRQ (store reorder queue) entry free"
cannot_issue_serialize;symbol,S;show,true;color,red;description,"cannot issue due to serialized but not NTC (next to complete)"
cannot_issue_emq_deadlock_fix;symbol,E;show,true;color,red;description,"cannot issue due to EMQ deadlock fix"
cannot_issue_std;symbol,A;show,true;color,red;description,"cannot issue due waiting for store agen to finish first"
cannot_issue_ntf_hold;symbol,N;show,true;color,red;description,"cannot issue due to Next To Finish op is rejecting"
cannot_issue_stdata_wait_store_agen;symbol,w;show,true;color,red;description,"cannot issue store data, is not issued with agen must pay a penalty"

cannot_issue_WAR;symbol,w;show,true;color,red;description,"cannot issue due WAR data hazzard"
reject_WAR;symbol,W;show,true;color,red;description,"rejected due to WAR data hazzard"
cannot_issue_result_bus;symbol,R;show,true;color,red;description,"cannot issue due result bus busy"
reject_result_bus_busy;symbol,r;show,true;color,red;description,"reject due to result bus busy"
reject_unit_busy;symbol,U;show,true;color,red;description,"reject due to unit busy with multicycle"
convert_vsx_short_long;symbol,V;show,true;color,blue;description,"convert short VSX op to long VSX timing to avoid result bus conflict"


dispatch_hold_umapper;symbol,u;show,true;color,red;description,"dispatch hold due to lack of umapper entries"
dispatch_hold_vmx_register_renames;symbol,v;show,true;color,red;description,"dispatch hold due to lack of vmx register renames"
dispatch_hold_completion_table_full;symbol,c;show,true;color,red;description,"dispatch hold due to completion table full (GCT)"
dispatch_hold_ran_out_of_lrqs;symbol,l;show,true;color,red;description,"dispatch hold due to lack of LRQ (load reorder queue) entry"
dispatch_hold_ran_out_of_srqs;symbol,s;show,true;color,red;description,"dispatch hold due to lack of SRQ (store reorder queue) entry"
dispatch_hold_fx_issue_queue_full;symbol,x;show,true;color,red;description,"dispatch hold due to fx issue queue full"
dispatch_hold_br_issue_queue_full;symbol,b;show,true;color,red;description,"dispatch hold due to br issue queue full"
dispatch_hold_cr_issue_queue_full;symbol,c;show,true;color,red;description,"dispatch hold due to cr issue queue full"
dispatch_hold_fp_issue_queue_full;symbol,f;show,true;color,red;description,"dispatch hold due to fp issue queue full"
dispatch_hold_vmx_issue_queue_full;symbol,v;show,true;color,red;description,"dispatch hold due to vmx issue queue_full"
dispatch_hold_gpr_register_renames;symbol,1;show,true;color,red;description,"dispatch hold due to lack of gpr register renames"
dispatch_hold_fpr_register_renames;symbol,2;show,true;color,red;description,"dispatch hold due to lack of fpr register renames"
dispatch_hold_cr_register_renames;symbol,3;show,true;color,red;description,"dispatch hold due to lack of cr register renames"
dispatch_hold_xer_register_renames;symbol,4;show,true;color,red;description,"dispatch hold due to lack of xer register renames"
dispatch_hold_lkct_register_renames;symbol,5;show,true;color,red;description,"dispatch hold due to lack of link and count register renames"
dispatch_hold_serialized_op;symbol,1;show,true;color,red;description,"dispatch hold due to serialized op"
dispatch_hold_ran_out_of_biqs;symbol,b;show,true;color,red;description,"dispatch hold due to ran out of biqs"
dispatch_hold_isync_hold;symbol,i;show,true;color,red;description,"dispatch hold due to isync hold"
dispatch_hold_sync_hold;symbol,i;show,true;color,red;description,"dispatch hold due to sync hold"
dispatch_hold_spr_hold;symbol,i;show,true;color,red;description,"dispatch hold due spr writter out and reader waiting"
dispatch_hold_flush_window;symbol,w;show,true;color,red;description,"dispatch hold due to flush window hold"
dispatch_hold_low_lsrq;symbol,W;show,true;color,red;description,"dispatch hold due to virtual LRQ or SRQ low"
dispatch_hold_arch_limit;symbol,A;show,true;color,red;description,"dispatch hold due arch limit"
dispatch_hold_limit_fpr_vmx_map;symbol,R;show,true;color,red;description,"dispatch reject due to max number of FPQ (floating point issue queue) dispatched this cycle"
dispatch_transfer;symbol,T;show,true;color,green;description,"Transfer op to issue queue"
dispatch_hold_mapped_too_many_fv;symbol,L;show,true;color,red;description,"dispatch hold due to max number of FPQ (floating point issue queue) dispatched last cycle"

dispatch_flush_completion_table_full;symbol,C;show,true;color,red;description,"dispatch flush due to completion table full"
dispatch_flush_ran_out_of_lrqs;symbol,L;show,true;color,red;description,"dispatch flush due to ran out of LRQ (load reorder queue)"
dispatch_flush_ran_out_of_srqs;symbol,S;show,true;color,red;description,"dispatch flush due to ran out of SRQ (store reorder queue)"
dispatch_flush_spr_hold;symbol,I;show,true;color,red;description,"dispatch flush due to spr hold"
dispatch_flush_isync_hold;symbol,I;show,true;color,red;description,"dispatch flush due to isync_hold"
dispatch_flush_sync_hold;symbol,S;show,true;color,red;description,"dispatch flush due to sync hold"
dispatch_flush_fx_issue_queue_hold;symbol,F;show,true;color,red;description,"dispatch flush due to fx issue queue hold"
dispatch_flush_L2_miss;symbol,L;show,true;color,red;description,"dispatch flush due to L2 miss"
dispatch_flush_ran_out_of_biqs;symbol,B;show,true;color,red;description,"dispatch flush due to ran out of BIQs (Branch Information Queue)"
dispatch_flush_too_long_since_complete;symbol,C;show,true;color,red;description,"dispatch flush due to too long since complete"
dispatch_flush_pteg_fetch;symbol,P;show,true;color,red;description,"dispatch flush due to pteg fetch"


store_data_store_busy;symbol,l;show,true;color,red;description,"Store must wait for previous store to finish"
store_data_blocked_wb;symbol,w;show,true;color,red;description,"Store data blocked by data comming signal"
store_data_block_holdoff;symbol,h;show,true;color,red;description,"Store data blocked by store holdoff signal"
store_data_dump_L2;symbol,D;show,true;color,blue;description,"Store data sent data to L2"
store_data_inval_lmq;symbol,i;show,true;color,cyan;description,"Store data invalidated LMQ (load miss queue) entry as it has the newer data"
dcbz_inval_lmq;symbol,z;show,true;color,cyan;description,"DCBZ invalidated LMQ (load miss queue) entry"
store_data_inval_lmq2;symbol,i;show,true;color,cyan;description,"Store data invalidated LMQ (load miss queue) entry as it has the newer data"
store_data_released_SRQ;symbol,S;show,true;color,blue;description,"Store data released SRQ (store reorder queue) entry"
store_data_blocked_interl;symbol,b;show,true;color,blue;description,"Store data blocked by interleave confit"
store_data_blocking_interl;symbol,B;show,true;color,blue;description,"Store data going to block load via interleave"
store_data_blocked_icbi;symbol,I;show,true;color,red;description,"Store data blocked by icbi"


# lsu
load_reject_result_bus_busy;symbol,a;show,true;color,red;description,"load reject due to result bus busy"
load_reject_erat_dir_update;symbol,b;show,true;color,red;description,"load reject due to erat dir update"
load_reject_L1_dir_update;symbol,c;show,true;color,red;description,"load reject due to L1 dir update"
load_reject_miss_erat;symbol,d;show,true;color,red;description,"load reject due to miss erat"
load_reject_miss_erat_and_tlb;symbol,e;show,true;color,red;description,"load reject due to miss erat and tlb"
load_reject_hit_dcbz;symbol,f;show,true;color,red;description,"load reject due to hit dcbz"
load_reject_hit_sync;symbol,g;show,true;color,red;description,"load reject due to hit sync"
load_reject_hit_stwcx;symbol,h;show,true;color,red;description,"load reject due to hit stwcx"
load_reject_guarded_not_ntc;symbol,g;show,true;color,red;description,"load reject due guarded acces and not NTC";
load_reject_lwarx_hit_lwarx;symbol,i;show,true;color,red;description,"load reject due to lwarx hit lwarx"
load_reject_load_hit_store_diff_grp_no_sdq;symbol,j;show,true;color,red;description,"load reject due to load hit store diff group data not ready"
load_reject_load_hit_store_same_grp_no_sdq;symbol,w;show,true;color,red;description,"load reject due to load hit store same group fully containted data not ready"
load_reject_load_hit_store_diff_grp_not_cont;symbol,k;show,true;color,red;description,"load reject due to load hit store diff group addr not contained"
load_reject_load_hit_store_partial_EA_cmp;symbol,w;show,true;color,red;description,"load reject due to load hit store partial EA compare"
load_reject_load_hit_L1_prefetch;symbol,l;show,true;color,red;description,"load reject due to load hit L1 prefetch"
load_reject_load_hit_busy_bank;symbol,m;show,true;color,red;description,"load reject due to load hit busy bank"
load_reject_load_hit_busy_bank_reload;symbol,m;show,true;color,red;description,"load reject due to load hit busy bank by reload"
load_reject_load_hit_busy_bank_store;symbol,m;show,true;color,red;description,"load reject due to load hit busy bank by store write"
load_reject_load_hit_busy_bank_load;symbol,m;show,true;color,red;description,"load reject due to load hit busy bank other load"
load_reject_miss_L1_and_ntc_load_rejecting;symbol,n;show,true;color,red;description,"load reject due to miss L1 and NTC (next to complete) load rejecting"
load_reject_miss_L1_and_addr_match_other_side;symbol,o;show,true;color,red;description,"load reject due to miss L1 and addr match other side"
load_reject_miss_L1_and_lmq_no_room;symbol,p;show,true;color,red;description,"load reject due to miss L1; hit (load miss queue) entry but can't merge"
load_reject_miss_L1_and_lmq_invalidated;symbol,q;show,true;color,red;description,"load reject due to miss L1 and LMQ (load miss queue) invalidated by data returning"
load_reject_miss_L1_and_lmq_coming_signal;symbol,r;show,true;color,red;description,"load reject due to miss L1 and data coming signal same cycle"
load_reject_miss_L1_and_lmq_same_cycle;symbol,s;show,true;color,red;description,"load reject due to miss L1 and LMQ (load miss queue) same cycle"
load_reject_miss_L1_and_lmq_on_lwarx;symbol,t;show,true;color,red;description,"load reject due to miss L1 and hit on lwarx"
load_reject_miss_L1_and_cong_class_busy;symbol,u;show,true;color,red;description,"load reject due to miss L1 and congruence class busy"
load_reject_miss_L1_and_no_lmq;symbol,v;show,true;color,red;description,"load reject due to miss L1 and no LMQ (load miss queue) entry free"
load_reject_write_coll;symbol,q;show,true;color,red;description,"load reject due to collision with L1 write"
load_reject_miss_L1_and_lmq_same_sector;symbol,k;show,true;color,red;description,"load reject due to L1 miss and hit LMQ but same entry was for the same sector"
load_reject_inorder_reject;symbol,R;show,true;color,red;description,"reject due to older agen op rejected"
reject_vsx_hole;symbol,H;show,true;color,red;description,"reject due to too many long VSX ops with ready short waiting"
reject_no_rtag;symbol,Q;show,true;color,red;description,"reject due to no RTAG"
flush_ntf_no_rtag;symbol,C;show,true;color,red;description,"flush me since NTF can't get a ltag"
flush_ntf_no_rtag_other;symbol,c;show,true;color,red;description,"flush other since NTF can't get a ltag"

load_reject_miss_L1_and_L2_req;symbol,e;show,true;color,red;description,"load reject due to L2 touch request this cycle"
load_reject_LHS_store_not_ready;symbol,q;show,true;color,red;description,"load reject due to load and store issued on the same cycle with address overlap of bits [52:57]"
load_reject_lwarx_waits_on_lwarx;symbol,b;show,true;color,red;description,"load reject lwarx waiting on previous lwarx"

store_reject_need_srq;symbol,s;show,true;color,red;description,"store reject due to lack of SRQ (store reorder queue) entry"
store_reject_result_bus_busy;symbol,r;show,true;color,red;description,"store reject due to results bus busy"
store_reject_L1_dir_update;symbol,u;show,true;color,red;description,"store reject due to L1 directory update conflict"
store_reject_erat_dir_update;symbol,w;show,true;color,red;description,"store reject due to erat update conflict"
store_reject_L1_prefetch;symbol,w;show,true;color,red;description,"store reject due to L1 prefetch conflict"

load_data_coming_sig;symbol,!;show,true;color,blue;description,"load data coming signal"
load_data_coming_sig_crital;symbol,$;show,true;color,green;description,"load data coming signal for critical sector"
load_data_valid_sig;symbol,v;show,true;color,blue;description,"load data valid signal"

unit_toggle_overwritten_by_shl_table;symbol,T;show,true;color,blue;description,"LSU unit toggle over written by SHL table hit"

hit_L1_5;symbol,H;show,true;color,blue;description,"hit L1.5"
load_reject_hit_req;symbol,r;show,true;color,red;description,"load reject due to collision other LSU request"

load_hit_SHL_table_no_issue;symbol,H;show,true;color,red;description,"load reject due to SHL table hit and store has not issued"

load_makes_gps_request;symbol,G;show,true;color,green;description,"load makes gps (memory) request"
load_hit_store_forward_same_grp;symbol,b;show,true;color,blue;description,"load store forward same group"
load_hit_store_forward_diff_grp;symbol,c;show,true;color,blue;description,"load store forward diff group"
load_hit_reload;symbol,r;show,true;color,blue;description,"load hit reload, load see previous miss to same line, joins"
load_prefetch_touch_L2;symbol,e;show,true;color,blue;description,"load prefetch touch L3"
load_prefetch_issue_touch_L1;symbol,f;show,true;color,blue;description,"load prefetch issue touch L1"
load_prefetch_killed_ntc_load_rejecting;symbol,w;show,true;color,red;description,"load prefetch killed due to ntc load rejecting"
load_prefetch_killed_hit_lmq;symbol,x;show,true;color,red;description,"load prefetch killed due to hit_ mq"
load_prefetch_killed_cong_class_busy;symbol,y;show,true;color,red;description,"load prefetch killed due to congruence class busy"
load_prefetch_killed_no_lmq;symbol,z;show,true;color,red;description,"load prefetch killed due to no LMQ (load miss queue) entry free"

start_prefetch_stream;symbol,N;show,true;color,green;description,"Started a data prefetch stream"
hit_prefetch_stream;symbol,H;show,true;color,green;description,"Hit a data prefetch stream"
prefetch_to_gps;symbol,G;show,true;color,blue;description,"Prefetch request sent to nest"
L2_touch_killed_pteg;symbol,k;show,true;color,red;description,"L3 touch killed by translation request"

load_prefetch_created;symbol,p;show,true;color,blue;description,"Data Prefetch: L1 prefetch scheduled"
load_prefetch_created_L3;symbol,P;show,true;color,blue;description,"Data Prefetch: L3 prefetch scheduled"
load_prefetch_in_pipe;symbol,p;show,true;color,blue;description,"Data Prefetch: L1 prefetch going to scratch register"
load_prefetch_in_scratch_reg;symbol,s;show,true;color,blue;description,"Data Prefetch: In scratch reg"
load_prefetch_kill_hit_L1;symbol,k;show,true;color,red;description,"Data Prefetch: touch killed, hit L1"
load_prefetch_reject_cc;symbol,C;show,true;color,red;description,"Data Prefetch: touch rejected, too many congruence class"
load_prefetch_reject_hit_store;symbol,q;show,true;color,red;description,"Data Prefetch: touch rejected, hit store to same line"
load_prefetch_reject_gps_holdoff;symbol,H;show,true;color,red;description,"Data Prefetch: touch rejected, Memory holdoff"
load_prefetch_reject_LMQ_full;symbol,L;show,true;color,red;description,"Data Prefetch: touch rejected, LMQ full"
load_prefetch_killed_way_conflict;symbol,k;show,true;color,red;description,"Data Prefetch: touch killed, way conflict"
load_prefetch_delay_hit_other;symbol,d;show,true;color,red;description,"Data Prefetch: touch delayed, hit new prefetch"

prefetch_stream_cleared;symbol,K;show,true;color,red;description,"Data Prefetch: Duplicate stream cleared"
load_prefetch_erat_update;symbol,e;show,true;color,red;description,"Data Prefetch: prefetch held due to ERAT update"
load_prefetch_L2_data_coming;symbol,L;show,true;color,red;description,"Data Prefetch: prefetch held due to L2 data coming"
load_prefetch_dispatched;symbol,D;show,true;color,blue;description,"Data Prefetch: L1 prefetch dispatched to LSU"

prefetch_to_LSU0;symbol,2;show,true;color,blue;description,"Data Prefetch: prefetch issued to LSU0"
prefetch_to_LU0;symbol,3;show,true;color,blue;description,"Data Prefetch: prefetch issued to LU0"
prefetch_to_LSU1;symbol,g;show,true;color,blue;description,"Data Prefetch: prefetch issued to LSU1"
prefetch_to_LU1;symbol,h;show,true;color,blue;description,"Data Prefetch: prefetch issued to LU1"
prefetch_machine_drop;symbol,D;show,true;color,blue;description,"Data Prefetch: drop prefetch machine"
prefetch_reject_limit;symbol,r;show,true;color,red;description,"Data Prefetch: Prefetch killed, hit reject limit"
prefetch_miss_erat;symbol,E;show,true;color,red;description,"Data Prefetch: Missed Erat"

load_prefetch_dispatched;symbol,D;show,true;color,blue;description,"Data Prefetch: L1 prefetch dispatched to LSU"

load_prefetch_scratch_reg_full;symbol,s;show,true;color,red;description,"Data Prefetch: L1 prefetch held due to scratch register is in use"
convert_prefetch_stream_up2down;symbol,-;show,true;color,blue;description,"Data Prefetch: hit in PRQ shadow array, convert stream from up to down"
convert_prefetch_stream_down2up;symbol,+;show,true;color,blue;description,"Data Prefetch: hit in PRQ shadow array, convert stream from down to up"

1_ahead;symbol,1;show,true;color,blue;description,"1 line ahead"
2_ahead;symbol,2;show,true;color,blue;description,"2 lines ahead"
3_ahead;symbol,3;show,true;color,blue;description,"3 lines ahead"
4_ahead;symbol,4;show,true;color,blue;description,"4 lines ahead"
5_ahead;symbol,5;show,true;color,blue;description,"5 lines ahead"
6_ahead;symbol,6;show,true;color,blue;description,"6 lines ahead"
7_ahead;symbol,7;show,true;color,blue;description,"7 lines ahead"
8_ahead;symbol,8;show,true;color,blue;description,"8 lines ahead"
9_ahead;symbol,9;show,true;color,blue;description,"9 lines ahead"
10_ahead;symbol,A;show,true;color,blue;description,"10 lines ahead"
11_ahead;symbol,B;show,true;color,blue;description,"11 lines ahead"
12_ahead;symbol,C;show,true;color,blue;description,"12 lines ahead"
13_ahead;symbol,D;show,true;color,blue;description,"13 lines ahead"
14_ahead;symbol,E;show,true;color,blue;description,"14 lines ahead"
15_ahead;symbol,F;show,true;color,blue;description,"15 lines ahead"
16_ahead;symbol,G;show,true;color,blue;description,"16 lines ahead"
17_ahead;symbol,H;show,true;color,blue;description,"17 lines ahead"
18_ahead;symbol,I;show,true;color,blue;description,"18 lines ahead"
19_ahead;symbol,J;show,true;color,blue;description,"19 lines ahead"
20_ahead;symbol,K;show,true;color,blue;description,"20 lines ahead"
21_ahead;symbol,L;show,true;color,blue;description,"21 lines ahead"
22_ahead;symbol,M;show,true;color,blue;description,"22 lines ahead"
23_ahead;symbol,N;show,true;color,blue;description,"23 lines ahead"
24_ahead;symbol,O;show,true;color,blue;description,"24 lines ahead"
25_ahead;symbol,P;show,true;color,blue;description,"25 lines ahead"
26_ahead;symbol,Q;show,true;color,blue;description,"26 lines ahead"
27_ahead;symbol,R;show,true;color,blue;description,"27 lines ahead"
28_ahead;symbol,S;show,true;color,blue;description,"28 lines ahead"
29_ahead;symbol,T;show,true;color,blue;description,"29 lines ahead"
30_ahead;symbol,U;show,true;color,blue;description,"30 lines ahead"


load_flush_hit_dcbz;symbol,A;show,true;color,red;description,"load flush due to hit dcbz"
load_flush_load_hit_store_same_grp;symbol,B;show,true;color,magenta;description,"load flush due to load hit store same group"
load_reject_smt_no_lrq;symbol,0;show,true;color,red;description,"load_reject_smt_no_lrq"

load_flush_hit_dcbz;symbol,e;show,true;color,magenta;description,"load flush due to hit dcbz"
load_flush_load_hit_store_same_grp;symbol,f;show,true;color,magenta;description,"load flush due to load hit store same group"
mtmsr_flush;symbol,g;show,true;color,magenta;description,"mtmsr flush"
lwarx_flush_hit_younger_load;symbol,h;show,true;color,magenta;description,"lwarx flush due to hit younger load"
lwarx_flush_hit_younger_lwarx;symbol,i;show,true;color,magenta;description,"lwarx flush due to hit younger lwarx"
load_flush_misalligned;symbol,j;show,true;color,magenta;description,"load flush due to misalligned load"
isync_flush_on_context_switch;symbol,k;show,true;color,magenta;description,"isync flush on context switch"
dcbz_flush_hit_younger_load;symbol,l;show,true;color,magenta;description,"dcbz flush due to hit younger load"
store_flush_hit_load_same_group;symbol,m;show,true;color,magenta;description,"store flush due to hit load same group"
store_flush_hit_load_diff_group;symbol,n;show,true;color,magenta;description,"store flush due to hit load diff group"
branch_flush_guessed_wrong;symbol,p;show,true;color,magenta;description,"branch flush due to guessed wrong"
erat_updated;symbol,e;show,true;color,cyan;description,"erat updated occured"

inst_flushed;symbol,@;show,true;color,red;description,"instruction was flushed"

btac_bht_disargee_target;symbol,t;show,true;color,red;description,"Btac/BHT disagree on branch target adress or branch slot"
btac_bht_disagree_taken;symbol,g;show,true;color,red;description,"Btac says taken bht says not taken"
btac_bht_agree;symbol,A;show,true;color,blue;description,"Btac/BHT agree"

ifetch_killed;symbol,k;show,true;color,red;description,"ifetch killed"
ifetch_hit_lbuf;symbol,h;show,true;color,green;description,"ifetch hit in prefetch buffer"
ifetch_made_gps_req;symbol,g;show,true;color,green;description,"ifetch made gps (memory) request"
ifetch_missed_ierat;symbol,i;show,true;color,red;description,"ifetch missed the ierat"
ifetch_missed_itlb;symbol,t;show,true;color,red;description,"ifetch missed the itlb"
ifetch_update_ierat;symbol,e;show,true;color,cyan;description,"ierat updated"
ifetch_got_tlb_arb;symbol,a;show,true;color,green;description,"after ierat miss got the tlb arbiter"
ifetch_tlb_read;symbol,r;show,true;color,green;description,"ifetch reading the itlb"
ifetch_hit_tlb;symbol,h;show,true;color,blue;description,"ifetch hit in the itlb"
ifetch_itlb_tablewalk;symbol,w;show,true;color,red;description,"ifetch missed tlb and is doing a tablewalk"
iftech_itlb_updated;symbol,u;show,true;color,cyan;description,"itlb updateded"
iftech_missed_icache;symbol,m;show,true;color,red;description,"ifetch passed translation but missed icache"

ifetch_stall_throttle;symbol,T;show,true;color,red;description,"ifetch stalled due to throttling"
ifetch_stall_br_waits_mv_cnt;symbol,B;show,true;color,red;description,"ifetch stalled due to branch to count waits on mv to count"
ifetch_stall_eat_full;symbol,E;show,true;color,red;description,"ifetch stalled due to EAT full"
ifetch_stall_bht_write;symbol,B;show,true;color,red;description,"ifetch stalled due to BHT write"
ifetch_stall_smt_turn;symbol,S;show,true;color,red;description,"ifetch stalled due to wait for turn in SMT"
ifetch_stall_icbi;symbol,T;show,true;color,red;description,"ifetch stalled due to waiting for an ICBI"
ifetch_stall_clb_full;symbol,C;show,true;color,red;description,"ifetch stalled due to CLB full"
ifetch_stall_cache_write;symbol,W;show,true;color,red;description,"ifetch stalled due to cache write"
ifetch_hit_mark_L2_mru;symbol,R;show,true;color,blue;description,"ifetch hit send request to L2 to mark MRU"
ifetch_miss_hit_icbi_line;symbol,I;show,true;color,blue;description,"ifetch miss but hit icbi invalidated line"

emq_tlb_request_fail;symbol,k;show,true;color,red;description,"TLB request failed -> congurance class  conflict with a NTC on the other side"
emq_tlb_request_cleared_other;symbol,c;show,true;color,green;description,"TLB request cleared other sieds emq (erat miss queue)"
emq_tlb_request_lookup;symbol,l;show,true;color,green;description,"TLB request doing tlb lookup"
emq_tlb_request_tlb_arb;symbol,a;show,true;color,blue;description,"TLB request got TLB arbiter to do TLB read"
emq_tlb_request_tlb_hit;symbol,H;show,true;color,blue;description,"TLB request hit in TLB"
emq_tlb_request_tlb_miss;symbol,M;show,true;color,red;description,"TLB request missed the TLB"
emq_tlb_request_tlb_miss_not_ntc;symbol,n;show,true;color,red;description,"TLB request killed -> inst not NTC (next to complete)"
emq_tlb_request_tablewalk;symbol,w;show,true;color,green;description,"TLB request doing a tablewalk"
emq_tlb_request_update_tlb;symbol,U;show,true;color,blue;description,"TLB updated"
emq_tlb_request_emq_stolen;symbol,s;show,true;color,red;description,"emq (erat miss queue) stolen -> try to aquire again"

emq_aquire_in_prog;symbol,p;show,true;color,red;description,"failed emq (erat miss queue) aquire due to request in flight"
emq_aquire_taken_by_ntc;symbol,n;show,true;color,red;description,"failed emq (erat miss queue) aquire due to emq taken"
emq_aquire_not_ntc;symbol,N;show,true;color,red;description,"failed emq (erat miss queue) aquire due to not NTC and NTC locked"
emq_aquire_cg;symbol,c;show,true;color,red;description,"failed emq (erat miss queue) aquire due to congurance class conflit w/ other side"
emq_aquire_taken;symbol,t;show,true;color,red;description,"failed emq (erat miss queue) aquire due to emq taken"
emq_aquired;symbol,A;show,true;color,blue;description,"aquired emq (erat miss queue)"
emq_aquired_merge;symbol,M;show,true;color,blue;description,"merged with existing emq (erat miss queue) entry"
emq_aquired_before;symbol,w;show,true;color,blue;description,"already has the emq (erat miss queue) and is waiting for update"
emq_req_die_swap;symbol,S;show,true;color,red;description,"TLB request killed -> emq stolen"
emq_req_die_guarded;symbol,G;show,true;color,red;description,"TLB request killed -> guarded address and not NTC"
emq_req_die_ifetch_req;symbol,I;show,true;color,red;description,"TLB request killed -> ifetch req in progress"
emq_aquire_steal;symbol,s;show,true;color,red;description,"stole EMQ from same cycle allocate on same thread"

flush_block_completion;symbol,w;show,true;color,red;description,"Completion blocked due to flush"


decode_hold_after_flush_spr;symbol,q;show,true;color,red;description,"Held from entering decode pipe after flush due to spr"
decode_hold_after_flush_isync;symbol,i;show,true;color,red;description,"Held from entering decode pipe after flush due to isync"
decode_hold_after_flush_sync;symbol,s;show,true;color,red;description,"Held from entering decode pipe after flush due to sync"
decode_hold_after_flush_balL2;symbol,L;show,true;color,red;description,"Held from entering decode pipe after flush due to L2 balance flush"
decode_hold_after_flush_balPteg;symbol,p;show,true;color,red;description,"Held from entering decode pipe after flush due to pteg balance flush"
decode_hold_after_flush_balGCT;symbol,g;show,true;color,red;description,"Held from entering decode pipe after flush due to GCT balance flush"
merge_into_gct;symbol,m;show,true;color,blue;description,"merged gct"
convert_bcp8_not_taken;symbol,C;show,true;color,blue;description,"converted BC+8 into a isel, branch not taken (isel pass)"
convert_bcp8_taken;symbol,c;show,true;color,blue;description,"converted BC+8 into a isel, branch taken (isel fail)"

amc_swap_requested;symbol,s;show,true;color,blue;description,"AMC swap requested"
amc_swap_request_failed;symbol,f;show,true;color,red;description,"AMC swap request failed"
amc_swap_issue;symbol,i;show,true;color,blue;description,"AMC swap request issued"
amc_swap_wait_castout;symbol,c;show,true;color,red;description,"AMC swap wait on castout Q to drain"
amc_swap_max_port_used;symbol,p;show,true;color,red;description,"AMC swap wait/max port used"
amc_swap_flushed;symbol,f;show,true;color,red;description,"AMC swap request flushed"
amc_swap_hit_amc;symbol,h;show,true;color,blue;description,"AMC swap hit existing AMC entry"
amc_swap_observe_swap;symbol,o;show,true;color,blue;description,"IOP observed swap complete"


amc_castout_requested;symbol,c;show,true;color,blue;description,"AMC casout requested"
amc_castout_wait_swap;symbol,s;show,true;color,red;description,"AMC castout waits on swap queue to drain"
amc_castout_max_port_used;symbol,p;show,true;color,red;description,"AMC castout wait/max port used"
amc_castout_bank_conflict;symbol,b;show,true;color,red;description,"AMC castout bank conflict"
amc_castout_issue;symbol,i;show,true;color,blue;description,"AMC castout request issued"

amc_bypass_source_not_in_amc;symbol,j;show,true;color,red;description,"Source register is not in the AMC"
amc_bypass;symbol,B;show,true;color,blue;description,"AMC bypass used"
amc_reject_not_in_amc;symbol,A;show,true;color,red;description,"IOP rejected due to source register not in AMC"
amc_bypass_setup_failed;symbol,f;show,true;color,red;description,"AMC bypass setup failed"
amc_bypass_setup_reject1;symbol,r;show,true;color,blue;description,"AMC bypass request sent to arb"
amc_bypass_setup_done;symbol,G;show,true;color,blue;description,"AMC bypass arb granted bypass"
amc_bypass_reset;symbol,R;show,true;color,blue;description,"AMC bypass reset"
reject_sar_bypass;symbol,B;show,true;color,red;description,"iop rejected due to colliading with SAR bypass for different iop"

amc_swap_bank_conflict;symbol,b;show,true;color,red;description,"AMC swap bank conflict"
amc_swap_hit_bypass;symbol,b;show,true;color,red;description,"AMC swap blocked by bypass"
amc_swap_hit_castout_cg;symbol,c;show,true;color,red;description,"AMC swap hits on castout to same congruence"
amc_swap_cg_update;symbol,U;show,true;color,red;description,"AMC swap too many updates to same congruence last cycle"
amc_swap_dir_no_rtag;symbol,R;show,true;color,red;description,"AMC swap no free rename to use"
amc_swap_wb_conflict;symbol,W;show,true;color,red;description,"AMC swap WB conflict"
amc_swap_pass_read_bank;symbol,P;show,true;color,blue;description,"SWAP pass SAR READ BANK check"
amc_swap_fail_amc_locked;symbol,L;show,true;color,red;description,"AMC swap fail AMC locked"
amc_swap_skip_bank_read;symbol,s;show,true;color,blue;description,"AMC swap skip read as following same lreg"
amc_swap_dup_fail;symbol,f;show,true;color,red;description,"AMC swap duplicate fail since parent failed"
amc_swap_dup_pass;symbol,p;show,true;color,blue;description,"AMC swap duplicate pass since parent passed"
amc_swap_stall_bank;symbol,b;show,true;color,red;description,"AMC swap sar read bank hazzard, stall"
amc_swap_swap_rtag;symbol,R;show,true;color,blue;description,"AMC swap no castin, use swap rtag"

amc_side_latch_used;symbol,l;show,true;color,blue;description,"Found source in side latch"
amc_hold_cmpl_castout_full;symbol,c;show,true;color,red;description,"Completion stall due to castout queue full"

uniq_slot0;symbol,0;show,true;color,blue;description,"In Unified Issue Queue Quad 0"
uniq_slot1;symbol,1;show,true;color,blue;description,"In Unified Issue Queue Quad 1"
uniq_slot2;symbol,2;show,true;color,blue;description,"In Unified Issue Queue Quad 2"
uniq_slot3;symbol,3;show,true;color,blue;description,"In Unified Issue Queue Quad 3"
load_reject_setp_hit_dir_miss;symbol,p;show,true;color,red;description,"L1D set predict hit but directory miss"
load_reject_setp_multi_hit;symbol,P;show,true;color,red;description,"L1D set predict multi hit"
load_store_reject_lsaq;symbol,Q;show,true;color,red;description,"can't transfer LSU op to LSAQ"

cpi_wait_for_dsp_req;symbol,d;show,true;color,magenta;description,"CPI stack: Wait_for_dispatch_requirements"
cpi_wait_for_exe_cr_vmx;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_execution_unit: cr_unit/vmx_unit"
cpi_wait_for_exe_br;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_execution_unit: br_unit"
cpi_wait_for_exe_fpu;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_execution_unit: fpu_unit"
cpi_wait_for_exe_fxu;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_execution_unit: fxu_unit"
cpi_wait_for_exe_lsu;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_execution_unit: lsu_unit"

cpi_wait_for_src_br;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_br"
cpi_wait_for_src_cr;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_cr"
cpi_wait_for_src_fp;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_fp"
cpi_wait_for_src_no_bypass;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: cant_use_dispatch_bypass"
cpi_wait_for_src_fp_load;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_fp_load"
cpi_wait_for_src_fx;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_fx"
cpi_wait_for_src_fx_stagen;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_fx_store_agen"
cpi_wait_for_src_fx_stdata;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_fx_store_data"
cpi_wait_for_src_fx_load;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_fx_load"
cpi_wait_for_src_vmx;symbol,s;show,true;color,magenta;description,"CPI stack: Wait_for_sources: written_by_vmx"

cpi_wait_ser;symbol,S;show,true;color,magenta;description,"CPI stack: Wait_for_serializer_to_be_next_group"
cpi_wait_ntf;symbol,f;show,true;color,magenta;description,"CPI stack: Wait_for_next_to_finish_to_issue"
cpi_wait_stdata_wait_agen;symbol,d;show,true;color,magenta;description,"CPI stack: Wait_store_data_wait_after_agen_issue"

cpi_wait_agen_rb_s;symbol,r;show,true;color,magenta;description,"CPI stack: Wait_for_agen: result_bus_busy_store"
cpi_wait_agen_rb_l;symbol,r;show,true;color,magenta;description,"CPI stack: Wait_for_agen: result_bus_busy_load"
cpi_wait_agen_eu_s;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_agen: erat_dir_update_store"
cpi_wait_agen_eu_l;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_agen: erat_dir_update_load"
cpi_wait_agen_du_s;symbol,e;show,true;color,magenta;description,"CPI stack: Wait_for_agen: L1D_dir_update_load_store"
cpi_wait_agen_retry_issue;symbol,R;show,true;color,magenta;description,"CPI stack: Wait_for_agen: retry_issue_constraints"

cpi_wait_rjt_tranes;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: erat_miss_store"
cpi_wait_rjt_trants;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: tlb_miss_store"
cpi_wait_rjt_trane;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: erat_miss_load"
cpi_wait_rjt_trant;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: tlb_miss_load"
cpi_wait_rjt_gtranes;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: erat_miss_store_guarded"
cpi_wait_rjt_gtrants;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: tlb_miss_store_guarded"
cpi_wait_rjt_gtrane;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: erat_miss_load_guarded"
cpi_wait_rjt_gtrant;symbol,t;show,true;color,magenta;description,"CPI stack: Wait_for_translation: tlb_miss_load_guarded"

cpi_wait_rjt_lhb;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:load_hit_dcbz"
cpi_wait_rjt_lhstw;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:load_hit_stwcx"
cpi_wait_rjt_lhlwx;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:load_hit_lwarx"
cpi_wait_rjt_lwx_la;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:lwarx_hit_earlier_lwarx"
cpi_wait_rjt_dg_sf;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:load_hit_store_diff_grp_contained_sdq_not_ready"
cpi_wait_rjt_dg_ov;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:load_hit_store_diff_grp_overlap_not_contained"
cpi_wait_rjt_lhpre;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:load_defers_to_prefetch"
cpi_wait_rjt_shpre;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected:store_defers_to_prefetch"

cpi_wait_rjt_lmq_lm;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_hit_reload_lmq_full"
cpi_wait_rjt_lmq_si;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_hit_reload_both_from_same_side"
cpi_wait_rjt_lmq_va;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_hit_reload_store_invalidated"
cpi_wait_rjt_lmq_ea;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_hit_reload_sector_already_came"
cpi_wait_rjt_lmq_nw;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_hit_reload_on_same_cycle"
cpi_wait_rjt_ms_cc;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_miss_congruence_class_busy"
cpi_wait_rjt_ms_gps;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_miss_with_addr_compare_other_side_cyc"
cpi_wait_rjt_ms_lmq;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_miss_all_lmqs_used"
cpi_wait_rjt_ms_req;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_miss_2nd_gps_request_this_cycle_side"
cpi_wait_rjt_hung_l;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_issued_with_virtual_lrq"
cpi_wait_rjt_hung_s;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: store_issued_with_virtual_srq"
cpi_wait_rjt_load_ntc;symbol,l;show,true;color,magenta;description,"CPI stack: Wait_load_rejected: load_miss_while_load_ntc_rejecting"

cpi_wait_fp_result_bb;symbol,r;show,true;color,magenta;description,"CPI stack: Wait_reject_fp_results_bus_busy"
cpi_wait_fx_result_bb;symbol,r;show,true;color,magenta;description,"CPI stack: Wait_reject_fx_results_bus_busy"
cpi_wait_no_real_ltag;symbol,L;show,true;color,magenta;description,"CPI stack: Wait_no_real_lrq"
cpi_wait_no_real_stag;symbol,S;show,true;color,magenta;description,"CPI stack: Wait_no_real_srq"
cpi_wait_wait_emq;symbol,E;show,true;color,magenta;description,"CPI stack: Wait_emq_reject_issue_hold"
cpi_wait_wait_lmq;symbol,m;show,true;color,magenta;description,"CPI stack: Wait_lmq_reject_issue_hold"

cpi_wait_lms;symbol,G;show,true;color,magenta;description,"CPI stack: Wait_load_miss"
cpi_wait_lhr;symbol,H;show,true;color,magenta;description,"CPI stack: Wait_load_hit_reload"
cpi_wait_lhs;symbol,q;show,true;color,magenta;description,"CPI stack: Wait_load_for_hit_store_path"
cpi_wait_lwarx;symbol,w;show,true;color,magenta;description,"CPI stack: Wait_lwarx_gps_complete"
cpi_wait_stw;symbol,w;show,true;color,magenta;description,"CPI stack: Wait_stwcx_gps_complete"
cpi_wait_sync;symbol,C;show,true;color,magenta;description,"CPI stack: Wait_sync_gps_complete"
cpi_wait_grp_wait;symbol,w;show,true;color,magenta;description,"CPI stack: Wait_completion_serializer"

fuse_nop;symbol,n;show,true;color,blue;description,"Fusion: nooped"
fuse_skip;symbol,s;show,true;color,blue;description,"Fusion: skipped to avoid bad dependancy"
fuse_op_1;symbol,f;show,true;color,blue;description,"Fusion: 1st op"
fuse_op_2;symbol,f;show,true;color,blue;description,"Fusion: 2nd op"

stall_issue_ld_waits_st;symbol,Z;show,true;color,red;description,"Loads waits on store to update SDQ"

# ifetch_unit_tr1
#ifar_tr1;symbol,a;show,true;color,blue;state_machine,ifetch_unit_tr1;description,"ifar_tr1"
#wait_for_translation_tr1;symbol,b;show,true;color,cyan;state_machine,ifetch_unit_tr1;description,"wait_for_translation_tr1"
#wait_for_icache_miss_tr1;symbol,c;show,true;color,cyan;state_machine,ifetch_unit_tr1;description,"wait_for_icache_miss_tr1"
#br_unit_redirect_tr1;symbol,d;show,true;color,blue;state_machine,ifetch_unit_tr1;description,"br_unit_redirect_tr1"
#bht_redirect_tr1;symbol,e;show,true;color,blue;state_machine,ifetch_unit_tr1;description,"bht_redirect_tr1"
#flush_tr1;symbol,f;show,true;color,red;state_machine,ifetch_unit_tr1;description,"flush_tr1"
#gs_clb_full_flush_tr1;symbol,g;show,true;color,red;state_machine,ifetch_unit_tr1;description,"gs_clb_full_flush_tr1"
#write_icache_sector_tr1;symbol,h;show,true;color,blue;state_machine,ifetch_unit_tr1;description,"write_icache_sector_tr1"

# ifetch_unit_tr2
#ifar_tr2;symbol,a;show,true;color,blue;state_machine,ifetch_unit_tr2;description,"ifar_tr2"
#wait_for_translation_tr2;symbol,b;show,true;color,cyan;state_machine,ifetch_unit_tr2;description,"wait_for_translation_tr2"
#wait_for_icache_miss_tr2;symbol,c;show,true;color,cyan;state_machine,ifetch_unit_tr2;description,"wait_for_icache_miss_tr2"
#br_unit_redirect_tr2;symbol,d;show,true;color,blue;state_machine,ifetch_unit_tr2;description,"br_unit_redirect_tr2"
#bht_redirect_tr2;symbol,e;show,true;color,blue;state_machine,ifetch_unit_tr2;description,"bht_redirect_tr2"
#flush_tr2;symbol,f;show,true;color,red;state_machine,ifetch_unit_tr2;description,"flush_tr2"
#gs_clb_full_flush_tr2;symbol,g;show,true;color,red;state_machine,ifetch_unit_tr2;description,"gs_clb_full_flush_tr2"
#write_icache_sector_tr2;symbol,h;show,true;color,blue;state_machine,ifetch_unit_tr2;description,"write_icache_sector_tr2"

# color choices are: black, blue, cyan, red, green, magenta, white, yellow, orange

#section that maps info_type names to other info 
.info_type

# positions start on the right with 0 and move left


iop_number;scroll_column,true;show,true;format,dec_32;position,0;description,"Iop Id"
image;scroll_column,true;show,true;format,diss;position,1;description,"Mnemonic"

arch_number;scroll_column,true;show,false;format,dec_32;description,"Arch Id"
write_regs;scroll_column,true;show,false;concatenate,true;format,M1RegDecode;description,"Write Regs"
read_regs;scroll_column,true;show,false;concatenate,true;format,M1RegDecode;description,"Read Regs"

i_address_low;scroll_column,true;show,true;format,hex_32;position,2;description,"Inst Addr low32"
i_address_up;scroll_column,true;show,false;format,hex_32;description,"Inst Addr up32"
d_address_low;scroll_column,true;show,true;format,hex_32;position,3;description,"Data Addr low32"
d_address_up;scroll_column,true;show,false;format,hex_32;description,"Data Addr up32"
mnemonic;scroll_column,false;show,false;description,"Mnemonic"

stream_id;scroll_column,true;show,false;format,dec_32;description,"Stream Id"
l1_touch_addr;scroll_column,true;show,false;concatenate,true;format,hex_32;description,"L1 Touch Addr"
l2_touch_addr;scroll_column,true;show,false;concatenate,true;format,hex_32;description,"L3 Touch Addr"
direction;scroll_column,true;show,false;concatenate,false;format,M1StreamDirDecode;description,"Stream Direction"
load_stream;scroll_column,true;show,false;concatenate,false;format,M1StreamTypeDecode;description,"Stream Type"
thread_id;scroll_column,true;show,false;concatenate,false;format,dec_32;description,"Thread"
dcbt;scroll_column,true;show,false;concatenate,false;format,dec_32;description,"DCBT"

phy_reg_read;scroll_column,false;show,false;concatenate,true;format,hex_32;description,"Physical register rename number of read (first 16bits is type;1=FPR/VMX,2=GPR,3=LKCT,4=XER,5=CR,6=FPSCR,7=SPR), next 16 bits is number)"
phy_reg_write;scroll_column,false;show,false;concatenate,true;format,hex_32;description,"Physical register rename number of write (first 16bits is type;1=FPR/VMX,2=GPR,3=LKCT,4=XER,5=CR,6=FPSCR,7=SPR), next 16 bits is number)"

#section that maps resource_id names to other info
.resource_id


#section that maps coloring names to other info
.coloring

#section that identifies names for state-machines
.state_machine

ifetch_unit_tr1;position,0;show,true;view_with,trace_1
ifetch_unit_tr2;position,0;show,true;view_with,trace_2
