// Seed: 74413950
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output logic id_2,
    input wire id_3,
    input wand id_4
);
  initial id_2 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply1 id_2,
    output logic id_3
);
  always @(1, posedge "" && id_0) begin : LABEL_0
    $signed(9);
    ;
    id_3 <= -1;
    id_3 <= 1'h0;
    id_3 <= 1'b0;
    id_3 = "";
  end
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_0
  );
  final $clog2(35);
  ;
endmodule
