'\" t
.nh
.TH "X86-VPSHUFBITQMB" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
VPSHUFBITQMB - SHUFFLE BITS FROM QUADWORD ELEMENTS USING BYTE INDEXES INTO MASK
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
T{
EVEX.128.66.0F38.W0 8F /r VPSHUFBITQMB k1{k2}, xmm2, xmm3/m128
T}	A	V/V	AVX512_BITALG AVX512VL	T{
Extract values in xmm2 using control bits of xmm3/m128 with writemask k2 and leave the result in mask register k1.
T}
T{
EVEX.256.66.0F38.W0 8F /r VPSHUFBITQMB k1{k2}, ymm2, ymm3/m256
T}	A	V/V	AVX512_BITALG AVX512VL	T{
Extract values in ymm2 using control bits of ymm3/m256 with writemask k2 and leave the result in mask register k1.
T}
T{
EVEX.512.66.0F38.W0 8F /r VPSHUFBITQMB k1{k2}, zmm2, zmm3/m512
T}	A	V/V	AVX512_BITALG	T{
Extract values in zmm2 using control bits of zmm3/m512 with writemask k2 and leave the result in mask register k1.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING  href="vpshufbitqmb.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l l 
l l l l l l .
\fBOp/En\fP	\fBTuple\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
A	Full Mem	ModRM:reg (w)	EVEX.vvvv (r)	ModRM:r/m (r)	N/A
.TE

.SS DESCRIPTION
The VPSHUFBITQMB instruction performs a bit gather select using second
source as control and first source as data. Each bit uses 6 control bits
(2nd source operand) to select which data bit is going to be gathered
(first source operand). A given bit can only access 64 different bits of
data (first 64 destination bits can access first 64 data bits, second 64
destination bits can access second 64 data bits, etc.).

.PP
Control data for each output bit is stored in 8 bit elements of SRC2,
but only the 6 least significant bits of each element are used.

.PP
This instruction uses write masking (zeroing only). This instruction
supports memory fault suppression.

.PP
The first source operand is a ZMM register. The second source operand is
a ZMM register or a memory location. The destination operand is a mask
register.

.SS OPERATION
.SS VPSHUFBITQMB DEST, SRC1, SRC2  href="vpshufbitqmb.html#vpshufbitqmb-dest--src1--src2"
class="anchor">¶

.EX
(KL, VL) = (16,128), (32,256), (64, 512)
FOR i := 0 TO KL/8-1: //Qword
    FOR j := 0 to 7: // Byte
        IF k2[i*8+j] or *no writemask*:
            m := SRC2.qword[i].byte[j] & 0x3F
            k1[i*8+j] := SRC1.qword[i].bit[m]
        ELSE:
            k1[i*8+j] := 0
k1[MAX_KL-1:KL] := 0
.EE

.SS INTEL C/C++ COMPILER INTRINSIC EQUIVALENT  href="vpshufbitqmb.html#intel-c-c++-compiler-intrinsic-equivalent"
class="anchor">¶

.EX
VPSHUFBITQMB __mmask16 _mm_bitshuffle_epi64_mask(__m128i, __m128i);

VPSHUFBITQMB __mmask16 _mm_mask_bitshuffle_epi64_mask(__mmask16, __m128i, __m128i);

VPSHUFBITQMB __mmask32 _mm256_bitshuffle_epi64_mask(__m256i, __m256i);

VPSHUFBITQMB __mmask32 _mm256_mask_bitshuffle_epi64_mask(__mmask32, __m256i, __m256i);

VPSHUFBITQMB __mmask64 _mm512_bitshuffle_epi64_mask(__m512i, __m512i);

VPSHUFBITQMB __mmask64 _mm512_mask_bitshuffle_epi64_mask(__mmask64, __m512i, __m512i);
.EE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
