//test ok

component
  TransOrder2

    slot   inp( val: R{0,10} );
    signal out( val: R{0,10} );
    
  implementation hfsm(A)
    transition 
      A.AA to A by inp( val: R{0,10} ) do
        out( 0 );
      end
      
    state A(AA)
      state AA
      end
    end
    
    transition 
      A to A by inp( val: R{0,10} ) do
        out( 1 );
      end
  end

