Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 19 18:36:01 2023
| Host         : IMSHAAZ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snn_rgb_control_sets_placed.rpt
| Design       : snn_rgb
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             748 |          216 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             303 |           78 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+----------------------+------------------+----------------+--------------+
|   Clock Signal   | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------+----------------------+------------------+----------------+--------------+
|  clk_o_OBUF_BUFG |               | control/SS[0]        |                2 |              7 |         3.50 |
|  clk_o_OBUF_BUFG |               | frame_reset          |                4 |              8 |         2.00 |
|  clk_o_OBUF_BUFG | output0/E[0]  | control/SR[0]        |                2 |              8 |         4.00 |
|  clk_o_OBUF_BUFG | output1/E[0]  | control/SR[0]        |                2 |              8 |         4.00 |
|  clk_o_OBUF_BUFG |               | control/SR[0]        |               16 |             64 |         4.00 |
|  clk_o_OBUF_BUFG |               | control/ly2_delay[0] |               56 |            224 |         4.00 |
|  clk_o_OBUF_BUFG |               |                      |              216 |            760 |         3.52 |
+------------------+---------------+----------------------+------------------+----------------+--------------+


