vhdl work "D:\git repositories\vlsi-system-design\lab\lab 3 - adder\adder_ise\FA.vhd"
vhdl work "D:\git repositories\vlsi-system-design\lab\lab 3 - adder\adder_ise\CarryRippleAdder.vhd"
