Path 1: VIOLATED Setup Check with Pin I0/top_network_controller/input4_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/input4_reg[2]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 2: VIOLATED Setup Check with Pin I0/top_network_controller/input1_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/input1_reg[2]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 3: VIOLATED Setup Check with Pin I0/top_network_controller/input2_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/input2_reg[2]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 4: VIOLATED Setup Check with Pin I0/top_network_controller/input3_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/input3_reg[1]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 5: VIOLATED Setup Check with Pin I0/top_network_controller/input2_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/input2_reg[1]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 6: VIOLATED Setup Check with Pin I0/top_network_controller/input3_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/input3_reg[2]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 7: VIOLATED Setup Check with Pin I0/top_network_controller/input1_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/input1_reg[1]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 8: VIOLATED Setup Check with Pin I0/top_network_controller/input4_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/input4_reg[1]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 9: VIOLATED Setup Check with Pin I0/top_network_controller/input3_reg[0]/
CLK 
Endpoint:   I0/top_network_controller/input3_reg[0]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 10: VIOLATED Setup Check with Pin I0/top_network_controller/input2_reg[0]/
CLK 
Endpoint:   I0/top_network_controller/input2_reg[0]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 11: VIOLATED Setup Check with Pin I0/top_network_controller/input3_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/input3_reg[3]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 12: VIOLATED Setup Check with Pin I0/top_network_controller/input4_reg[0]/
CLK 
Endpoint:   I0/top_network_controller/input4_reg[0]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 13: VIOLATED Setup Check with Pin I0/top_network_controller/input2_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/input2_reg[3]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 14: VIOLATED Setup Check with Pin I0/top_network_controller/input4_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/input4_reg[3]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 15: VIOLATED Setup Check with Pin I0/top_network_controller/input1_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/input1_reg[3]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 16: VIOLATED Setup Check with Pin I0/top_network_controller/input1_reg[0]/
CLK 
Endpoint:   I0/top_network_controller/input1_reg[0]/D      (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 17: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[5].
weightReg/currentData_reg[2]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[5].weightReg/currentData_reg[2]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 18: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[5].
weightReg/currentData_reg[0]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[5].weightReg/currentData_reg[0]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 19: VIOLATED Setup Check with Pin I0/top_digit_decode/INDEX_COUNT/count_
out_reg[3]/CLK 
Endpoint:   I0/top_digit_decode/INDEX_COUNT/count_out_reg[3]/D (^) checked with 
leading edge of 'clk'
Beginpoint: I0/top_network_controller/topState_reg[2]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 20: VIOLATED Setup Check with Pin I0/top_digit_decode/INDEX_COUNT/count_
out_reg[2]/CLK 
Endpoint:   I0/top_digit_decode/INDEX_COUNT/count_out_reg[2]/D (^) checked with 
leading edge of 'clk'
Beginpoint: I0/top_network_controller/topState_reg[2]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 21: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[5].
weightReg/currentData_reg[3]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[5].weightReg/currentData_reg[3]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 22: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[5].
weightReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[5].weightReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 23: VIOLATED Setup Check with Pin I0/top_digit_decode/INDEX_COUNT/count_
out_reg[1]/CLK 
Endpoint:   I0/top_digit_decode/INDEX_COUNT/count_out_reg[1]/D (^) checked with 
leading edge of 'clk'
Beginpoint: I0/top_network_controller/topState_reg[2]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 24: VIOLATED Setup Check with Pin I0/top_network_controller/weight2_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/weight2_reg[3]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 25: VIOLATED Setup Check with Pin I0/top_digit_decode/INDEX_COUNT/count_
out_reg[0]/CLK 
Endpoint:   I0/top_digit_decode/INDEX_COUNT/count_out_reg[0]/D (^) checked with 
leading edge of 'clk'
Beginpoint: I0/top_network_controller/topState_reg[2]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 26: VIOLATED Setup Check with Pin I0/top_network_controller/weight1_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/weight1_reg[1]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 27: VIOLATED Setup Check with Pin I0/top_network_controller/weight1_reg[0]/
CLK 
Endpoint:   I0/top_network_controller/weight1_reg[0]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 28: VIOLATED Setup Check with Pin I0/top_network_controller/weight1_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/weight1_reg[2]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 29: VIOLATED Setup Check with Pin I0/top_network_controller/weight1_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/weight1_reg[3]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 30: VIOLATED Setup Check with Pin I0/top_network_controller/weight4_reg[0]/
CLK 
Endpoint:   I0/top_network_controller/weight4_reg[0]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 31: VIOLATED Setup Check with Pin I0/top_network_controller/weight4_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/weight4_reg[1]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 32: VIOLATED Setup Check with Pin I0/top_network_controller/weight4_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/weight4_reg[3]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 33: VIOLATED Setup Check with Pin I0/top_network_controller/weight4_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/weight4_reg[2]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 34: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[7].
weightReg/currentData_reg[2]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[7].weightReg/currentData_reg[2]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[2]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 35: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[6].
weightReg/currentData_reg[3]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[6].weightReg/currentData_reg[3]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 36: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[6].
weightReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[6].weightReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 37: VIOLATED Setup Check with Pin I0/top_network_controller/weight3_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/weight3_reg[2]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 38: VIOLATED Setup Check with Pin I0/top_network_controller/weight2_reg[0]/
CLK 
Endpoint:   I0/top_network_controller/weight2_reg[0]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 39: VIOLATED Setup Check with Pin I0/top_network_controller/weight3_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/weight3_reg[1]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 40: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[6].
weightReg/currentData_reg[0]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[6].weightReg/currentData_reg[0]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 41: VIOLATED Setup Check with Pin I0/top_network_controller/weight2_reg[2]/
CLK 
Endpoint:   I0/top_network_controller/weight2_reg[2]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 42: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk1[3].
neuronReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk1[3].neuronReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_sigmoid_ALU/ACCUM/out_reg[3]/Q                              
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 43: VIOLATED Setup Check with Pin I0/top_network_controller/weight2_reg[1]/
CLK 
Endpoint:   I0/top_network_controller/weight2_reg[1]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 44: VIOLATED Setup Check with Pin I0/top_network_controller/weight3_reg[3]/
CLK 
Endpoint:   I0/top_network_controller/weight3_reg[3]/D     (^) checked with  
leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer2State_reg[2]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 45: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk1[1].
neuronReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk1[1].neuronReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_sigmoid_ALU/ACCUM/out_reg[3]/Q                              
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 46: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[1].
weightReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[1].weightReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_sigmoid_ALU/ACCUM/out_reg[3]/Q                              
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 47: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk1[0].
neuronReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk1[0].neuronReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_sigmoid_ALU/ACCUM/out_reg[3]/Q                              
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 48: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk1[5].
neuronReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk1[5].neuronReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_sigmoid_ALU/ACCUM/out_reg[3]/Q                              
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 49: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk1[7].
neuronReg/currentData_reg[1]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk1[7].neuronReg/currentData_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_sigmoid_ALU/ACCUM/out_reg[3]/Q                              
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
--
Path 50: VIOLATED Setup Check with Pin I0/top_sigmoid_registers/genblk2[6].
weightReg/currentData_reg[2]/CLK 
Endpoint:   I0/top_sigmoid_registers/genblk2[6].weightReg/currentData_reg[2]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/top_network_controller/layer1State_reg[3]/Q                     
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
