{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654926377425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654926377425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 02:46:17 2022 " "Processing started: Sat Jun 11 02:46:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654926377425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926377425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLP_Tankinho -c DLP_Tankinho " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLP_Tankinho -c DLP_Tankinho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926377426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654926377681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654926377682 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DLP_Tankinho.vhd 2 1 " "Using design file DLP_Tankinho.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLP_Tankinho-behavior " "Found design unit 1: DLP_Tankinho-behavior" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654926384588 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLP_Tankinho " "Found entity 1: DLP_Tankinho" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654926384588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654926384588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLP_Tankinho " "Elaborating entity \"DLP_Tankinho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654926384590 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BH DLP_Tankinho.vhd(33) " "VHDL Process Statement warning at DLP_Tankinho.vhd(33): inferring latch(es) for signal or variable \"BH\", which holds its previous value in one or more paths through the process" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654926384591 "|DLP_Tankinho"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NT_DISPLAY DLP_Tankinho.vhd(33) " "VHDL Process Statement warning at DLP_Tankinho.vhd(33): inferring latch(es) for signal or variable \"NT_DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654926384591 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NT_DISPLAY\[6\] DLP_Tankinho.vhd(33) " "Inferred latch for \"NT_DISPLAY\[6\]\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NT_DISPLAY\[5\] DLP_Tankinho.vhd(33) " "Inferred latch for \"NT_DISPLAY\[5\]\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NT_DISPLAY\[4\] DLP_Tankinho.vhd(33) " "Inferred latch for \"NT_DISPLAY\[4\]\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NT_DISPLAY\[3\] DLP_Tankinho.vhd(33) " "Inferred latch for \"NT_DISPLAY\[3\]\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NT_DISPLAY\[2\] DLP_Tankinho.vhd(33) " "Inferred latch for \"NT_DISPLAY\[2\]\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NT_DISPLAY\[1\] DLP_Tankinho.vhd(33) " "Inferred latch for \"NT_DISPLAY\[1\]\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NT_DISPLAY\[0\] DLP_Tankinho.vhd(33) " "Inferred latch for \"NT_DISPLAY\[0\]\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BH DLP_Tankinho.vhd(33) " "Inferred latch for \"BH\" at DLP_Tankinho.vhd(33)" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926384592 "|DLP_Tankinho"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NT_DISPLAY\[0\]\$latch NT_DISPLAY\[5\]\$latch " "Duplicate LATCH primitive \"NT_DISPLAY\[0\]\$latch\" merged with LATCH primitive \"NT_DISPLAY\[5\]\$latch\"" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654926385021 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NT_DISPLAY\[1\]\$latch NT_DISPLAY\[5\]\$latch " "Duplicate LATCH primitive \"NT_DISPLAY\[1\]\$latch\" merged with LATCH primitive \"NT_DISPLAY\[5\]\$latch\"" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654926385021 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NT_DISPLAY\[2\]\$latch NT_DISPLAY\[4\]\$latch " "Duplicate LATCH primitive \"NT_DISPLAY\[2\]\$latch\" merged with LATCH primitive \"NT_DISPLAY\[4\]\$latch\"" {  } { { "DLP_Tankinho.vhd" "" { Text "/home/felipe/DLP_Tankinho/DLP_Tankinho.vhd" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654926385021 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654926385021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654926385104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654926385336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654926385336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654926385361 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654926385361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654926385361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654926385361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654926385367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 02:46:25 2022 " "Processing ended: Sat Jun 11 02:46:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654926385367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654926385367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654926385367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654926385367 ""}
