// Seed: 1430179262
`resetall
`define pp_1 0
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_5 = ~id_4;
  logic id_6;
  logic id_7 = 1;
  logic id_8;
  assign id_4 = 1;
  logic id_9;
endmodule
