{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 19:14:34 2010 " "Info: Processing started: Tue Jun 08 19:14:34 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off another_DE2_to_one -c another_DE2_to_one --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off another_DE2_to_one -c another_DE2_to_one --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FiftyMHz_int_ref_clock " "Info: Assuming node \"FiftyMHz_int_ref_clock\" is an undefined clock" {  } { { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 6 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FiftyMHz_int_ref_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_maker:clock_outputting\|TenMHz_receiver " "Info: Detected ripple clock \"clock_maker:clock_outputting\|TenMHz_receiver\" as buffer" {  } { { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_maker:clock_outputting\|TenMHz_receiver" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FiftyMHz_int_ref_clock register data_program:sending_out_the_data\|counter\[8\] register data_program:sending_out_the_data\|M\[31\] 122.34 MHz 8.174 ns Internal " "Info: Clock \"FiftyMHz_int_ref_clock\" has Internal fmax of 122.34 MHz between source register \"data_program:sending_out_the_data\|counter\[8\]\" and destination register \"data_program:sending_out_the_data\|M\[31\]\" (period= 8.174 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.878 ns + Longest register register " "Info: + Longest register to register delay is 3.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_program:sending_out_the_data\|counter\[8\] 1 REG LCFF_X36_Y22_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y22_N25; Fanout = 4; REG Node = 'data_program:sending_out_the_data\|counter\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_program:sending_out_the_data|counter[8] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.398 ns) 0.731 ns data_program:sending_out_the_data\|LessThan3~193 2 COMB LCCOMB_X36_Y22_N16 2 " "Info: 2: + IC(0.333 ns) + CELL(0.398 ns) = 0.731 ns; Loc. = LCCOMB_X36_Y22_N16; Fanout = 2; COMB Node = 'data_program:sending_out_the_data\|LessThan3~193'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { data_program:sending_out_the_data|counter[8] data_program:sending_out_the_data|LessThan3~193 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.268 ns data_program:sending_out_the_data\|LessThan3~194 3 COMB LCCOMB_X36_Y22_N18 4 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.268 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 4; COMB Node = 'data_program:sending_out_the_data\|LessThan3~194'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { data_program:sending_out_the_data|LessThan3~193 data_program:sending_out_the_data|LessThan3~194 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 1.687 ns data_program:sending_out_the_data\|LessThan3~195 4 COMB LCCOMB_X36_Y22_N28 2 " "Info: 4: + IC(0.269 ns) + CELL(0.150 ns) = 1.687 ns; Loc. = LCCOMB_X36_Y22_N28; Fanout = 2; COMB Node = 'data_program:sending_out_the_data\|LessThan3~195'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { data_program:sending_out_the_data|LessThan3~194 data_program:sending_out_the_data|LessThan3~195 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 2.087 ns data_program:sending_out_the_data\|data_output~321 5 COMB LCCOMB_X36_Y22_N30 2 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 2.087 ns; Loc. = LCCOMB_X36_Y22_N30; Fanout = 2; COMB Node = 'data_program:sending_out_the_data\|data_output~321'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { data_program:sending_out_the_data|LessThan3~195 data_program:sending_out_the_data|data_output~321 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 2.486 ns data_program:sending_out_the_data\|M\[2\]~1584 6 COMB LCCOMB_X36_Y22_N26 32 " "Info: 6: + IC(0.250 ns) + CELL(0.149 ns) = 2.486 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 32; COMB Node = 'data_program:sending_out_the_data\|M\[2\]~1584'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { data_program:sending_out_the_data|data_output~321 data_program:sending_out_the_data|M[2]~1584 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.660 ns) 3.878 ns data_program:sending_out_the_data\|M\[31\] 7 REG LCFF_X36_Y20_N31 2 " "Info: 7: + IC(0.732 ns) + CELL(0.660 ns) = 3.878 ns; Loc. = LCFF_X36_Y20_N31; Fanout = 2; REG Node = 'data_program:sending_out_the_data\|M\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { data_program:sending_out_the_data|M[2]~1584 data_program:sending_out_the_data|M[31] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 45.95 % ) " "Info: Total cell delay = 1.782 ns ( 45.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 54.05 % ) " "Info: Total interconnect delay = 2.096 ns ( 54.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { data_program:sending_out_the_data|counter[8] data_program:sending_out_the_data|LessThan3~193 data_program:sending_out_the_data|LessThan3~194 data_program:sending_out_the_data|LessThan3~195 data_program:sending_out_the_data|data_output~321 data_program:sending_out_the_data|M[2]~1584 data_program:sending_out_the_data|M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.878 ns" { data_program:sending_out_the_data|counter[8] data_program:sending_out_the_data|LessThan3~193 data_program:sending_out_the_data|LessThan3~194 data_program:sending_out_the_data|LessThan3~195 data_program:sending_out_the_data|data_output~321 data_program:sending_out_the_data|M[2]~1584 data_program:sending_out_the_data|M[31] } { 0.000ns 0.333ns 0.262ns 0.269ns 0.250ns 0.250ns 0.732ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.150ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FiftyMHz_int_ref_clock destination 4.302 ns + Shortest register " "Info: + Shortest clock path from clock \"FiftyMHz_int_ref_clock\" to destination register is 4.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns FiftyMHz_int_ref_clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'FiftyMHz_int_ref_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FiftyMHz_int_ref_clock } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_maker:clock_outputting\|TenMHz_receiver 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'clock_maker:clock_outputting\|TenMHz_receiver'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clock_maker:clock_outputting\|TenMHz_receiver~clkctrl 3 COMB CLKCTRL_G3 86 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock_maker:clock_outputting\|TenMHz_receiver~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.302 ns data_program:sending_out_the_data\|M\[31\] 4 REG LCFF_X36_Y20_N31 2 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.302 ns; Loc. = LCFF_X36_Y20_N31; Fanout = 2; REG Node = 'data_program:sending_out_the_data\|M\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|M[31] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.00 % ) " "Info: Total cell delay = 2.323 ns ( 54.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 46.00 % ) " "Info: Total interconnect delay = 1.979 ns ( 46.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.302 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|M[31] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FiftyMHz_int_ref_clock source 4.297 ns - Longest register " "Info: - Longest clock path from clock \"FiftyMHz_int_ref_clock\" to source register is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns FiftyMHz_int_ref_clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'FiftyMHz_int_ref_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FiftyMHz_int_ref_clock } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_maker:clock_outputting\|TenMHz_receiver 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'clock_maker:clock_outputting\|TenMHz_receiver'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clock_maker:clock_outputting\|TenMHz_receiver~clkctrl 3 COMB CLKCTRL_G3 86 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock_maker:clock_outputting\|TenMHz_receiver~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 4.297 ns data_program:sending_out_the_data\|counter\[8\] 4 REG LCFF_X36_Y22_N25 4 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.297 ns; Loc. = LCFF_X36_Y22_N25; Fanout = 4; REG Node = 'data_program:sending_out_the_data\|counter\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[8] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.06 % ) " "Info: Total cell delay = 2.323 ns ( 54.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.974 ns ( 45.94 % ) " "Info: Total interconnect delay = 1.974 ns ( 45.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[8] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.302 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|M[31] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[8] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 63 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { data_program:sending_out_the_data|counter[8] data_program:sending_out_the_data|LessThan3~193 data_program:sending_out_the_data|LessThan3~194 data_program:sending_out_the_data|LessThan3~195 data_program:sending_out_the_data|data_output~321 data_program:sending_out_the_data|M[2]~1584 data_program:sending_out_the_data|M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.878 ns" { data_program:sending_out_the_data|counter[8] data_program:sending_out_the_data|LessThan3~193 data_program:sending_out_the_data|LessThan3~194 data_program:sending_out_the_data|LessThan3~195 data_program:sending_out_the_data|data_output~321 data_program:sending_out_the_data|M[2]~1584 data_program:sending_out_the_data|M[31] } { 0.000ns 0.333ns 0.262ns 0.269ns 0.250ns 0.250ns 0.732ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.150ns 0.149ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|M[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.302 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|M[31] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[8] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "data_program:sending_out_the_data\|counter\[12\] trigger FiftyMHz_int_ref_clock 3.911 ns register " "Info: tsu for register \"data_program:sending_out_the_data\|counter\[12\]\" (data pin = \"trigger\", clock pin = \"FiftyMHz_int_ref_clock\") is 3.911 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.244 ns + Longest pin register " "Info: + Longest pin to register delay is 8.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns trigger 1 PIN PIN_J23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J23; Fanout = 17; PIN Node = 'trigger'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { trigger } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.416 ns) 6.942 ns data_program:sending_out_the_data\|always0~35 2 COMB LCCOMB_X35_Y22_N8 9 " "Info: 2: + IC(5.674 ns) + CELL(0.416 ns) = 6.942 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 9; COMB Node = 'data_program:sending_out_the_data\|always0~35'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { trigger data_program:sending_out_the_data|always0~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.437 ns) 8.160 ns data_program:sending_out_the_data\|counter\[12\]~1656 3 COMB LCCOMB_X36_Y22_N4 1 " "Info: 3: + IC(0.781 ns) + CELL(0.437 ns) = 8.160 ns; Loc. = LCCOMB_X36_Y22_N4; Fanout = 1; COMB Node = 'data_program:sending_out_the_data\|counter\[12\]~1656'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { data_program:sending_out_the_data|always0~35 data_program:sending_out_the_data|counter[12]~1656 } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.244 ns data_program:sending_out_the_data\|counter\[12\] 4 REG LCFF_X36_Y22_N5 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.244 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 4; REG Node = 'data_program:sending_out_the_data\|counter\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_program:sending_out_the_data|counter[12]~1656 data_program:sending_out_the_data|counter[12] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 21.70 % ) " "Info: Total cell delay = 1.789 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.455 ns ( 78.30 % ) " "Info: Total interconnect delay = 6.455 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.244 ns" { trigger data_program:sending_out_the_data|always0~35 data_program:sending_out_the_data|counter[12]~1656 data_program:sending_out_the_data|counter[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.244 ns" { trigger trigger~combout data_program:sending_out_the_data|always0~35 data_program:sending_out_the_data|counter[12]~1656 data_program:sending_out_the_data|counter[12] } { 0.000ns 0.000ns 5.674ns 0.781ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FiftyMHz_int_ref_clock destination 4.297 ns - Shortest register " "Info: - Shortest clock path from clock \"FiftyMHz_int_ref_clock\" to destination register is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns FiftyMHz_int_ref_clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'FiftyMHz_int_ref_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FiftyMHz_int_ref_clock } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_maker:clock_outputting\|TenMHz_receiver 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'clock_maker:clock_outputting\|TenMHz_receiver'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clock_maker:clock_outputting\|TenMHz_receiver~clkctrl 3 COMB CLKCTRL_G3 86 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock_maker:clock_outputting\|TenMHz_receiver~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 4.297 ns data_program:sending_out_the_data\|counter\[12\] 4 REG LCFF_X36_Y22_N5 4 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.297 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 4; REG Node = 'data_program:sending_out_the_data\|counter\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[12] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.06 % ) " "Info: Total cell delay = 2.323 ns ( 54.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.974 ns ( 45.94 % ) " "Info: Total interconnect delay = 1.974 ns ( 45.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[12] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.244 ns" { trigger data_program:sending_out_the_data|always0~35 data_program:sending_out_the_data|counter[12]~1656 data_program:sending_out_the_data|counter[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.244 ns" { trigger trigger~combout data_program:sending_out_the_data|always0~35 data_program:sending_out_the_data|counter[12]~1656 data_program:sending_out_the_data|counter[12] } { 0.000ns 0.000ns 5.674ns 0.781ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.437ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|counter[12] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "FiftyMHz_int_ref_clock switch_reg_data\[13\] data_program:sending_out_the_data\|data_reg\[13\] 10.894 ns register " "Info: tco from clock \"FiftyMHz_int_ref_clock\" to destination pin \"switch_reg_data\[13\]\" through register \"data_program:sending_out_the_data\|data_reg\[13\]\" is 10.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FiftyMHz_int_ref_clock source 4.299 ns + Longest register " "Info: + Longest clock path from clock \"FiftyMHz_int_ref_clock\" to source register is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns FiftyMHz_int_ref_clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'FiftyMHz_int_ref_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FiftyMHz_int_ref_clock } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_maker:clock_outputting\|TenMHz_receiver 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'clock_maker:clock_outputting\|TenMHz_receiver'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clock_maker:clock_outputting\|TenMHz_receiver~clkctrl 3 COMB CLKCTRL_G3 86 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock_maker:clock_outputting\|TenMHz_receiver~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.299 ns data_program:sending_out_the_data\|data_reg\[13\] 4 REG LCFF_X33_Y20_N7 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.299 ns; Loc. = LCFF_X33_Y20_N7; Fanout = 2; REG Node = 'data_program:sending_out_the_data\|data_reg\[13\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[13] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.04 % ) " "Info: Total cell delay = 2.323 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.976 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.976 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[13] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.345 ns + Longest register pin " "Info: + Longest register to pin delay is 6.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_program:sending_out_the_data\|data_reg\[13\] 1 REG LCFF_X33_Y20_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N7; Fanout = 2; REG Node = 'data_program:sending_out_the_data\|data_reg\[13\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_program:sending_out_the_data|data_reg[13] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.693 ns) + CELL(2.652 ns) 6.345 ns switch_reg_data\[13\] 2 PIN PIN_AB24 0 " "Info: 2: + IC(3.693 ns) + CELL(2.652 ns) = 6.345 ns; Loc. = PIN_AB24; Fanout = 0; PIN Node = 'switch_reg_data\[13\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { data_program:sending_out_the_data|data_reg[13] switch_reg_data[13] } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 41.80 % ) " "Info: Total cell delay = 2.652 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 58.20 % ) " "Info: Total interconnect delay = 3.693 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { data_program:sending_out_the_data|data_reg[13] switch_reg_data[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { data_program:sending_out_the_data|data_reg[13] switch_reg_data[13] } { 0.000ns 3.693ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[13] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { data_program:sending_out_the_data|data_reg[13] switch_reg_data[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { data_program:sending_out_the_data|data_reg[13] switch_reg_data[13] } { 0.000ns 3.693ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "data_program:sending_out_the_data\|data_reg\[9\] switch9 FiftyMHz_int_ref_clock 2.144 ns register " "Info: th for register \"data_program:sending_out_the_data\|data_reg\[9\]\" (data pin = \"switch9\", clock pin = \"FiftyMHz_int_ref_clock\") is 2.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FiftyMHz_int_ref_clock destination 4.299 ns + Longest register " "Info: + Longest clock path from clock \"FiftyMHz_int_ref_clock\" to destination register is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns FiftyMHz_int_ref_clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'FiftyMHz_int_ref_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FiftyMHz_int_ref_clock } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_maker:clock_outputting\|TenMHz_receiver 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'clock_maker:clock_outputting\|TenMHz_receiver'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clock_maker:clock_outputting\|TenMHz_receiver~clkctrl 3 COMB CLKCTRL_G3 86 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock_maker:clock_outputting\|TenMHz_receiver~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl } "NODE_NAME" } } { "clock_maker.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/clock_maker.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.299 ns data_program:sending_out_the_data\|data_reg\[9\] 4 REG LCFF_X34_Y20_N13 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.299 ns; Loc. = LCFF_X34_Y20_N13; Fanout = 2; REG Node = 'data_program:sending_out_the_data\|data_reg\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[9] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.04 % ) " "Info: Total cell delay = 2.323 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.976 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.976 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[9] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 108 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.421 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns switch9 1 PIN PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'switch9'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch9 } "NODE_NAME" } } { "another_DE2_to_one.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/another_DE2_to_one.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.149 ns) 2.337 ns data_program:sending_out_the_data\|data_reg\[9\]~feeder 2 COMB LCCOMB_X34_Y20_N12 1 " "Info: 2: + IC(1.189 ns) + CELL(0.149 ns) = 2.337 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 1; COMB Node = 'data_program:sending_out_the_data\|data_reg\[9\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { switch9 data_program:sending_out_the_data|data_reg[9]~feeder } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.421 ns data_program:sending_out_the_data\|data_reg\[9\] 3 REG LCFF_X34_Y20_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.421 ns; Loc. = LCFF_X34_Y20_N13; Fanout = 2; REG Node = 'data_program:sending_out_the_data\|data_reg\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_program:sending_out_the_data|data_reg[9]~feeder data_program:sending_out_the_data|data_reg[9] } "NODE_NAME" } } { "data_program.v" "" { Text "C:/altera/71/quartus/another_DE2_to_one/data_program.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 50.89 % ) " "Info: Total cell delay = 1.232 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.189 ns ( 49.11 % ) " "Info: Total interconnect delay = 1.189 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { switch9 data_program:sending_out_the_data|data_reg[9]~feeder data_program:sending_out_the_data|data_reg[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { switch9 switch9~combout data_program:sending_out_the_data|data_reg[9]~feeder data_program:sending_out_the_data|data_reg[9] } { 0.000ns 0.000ns 1.189ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { FiftyMHz_int_ref_clock clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { FiftyMHz_int_ref_clock FiftyMHz_int_ref_clock~combout clock_maker:clock_outputting|TenMHz_receiver clock_maker:clock_outputting|TenMHz_receiver~clkctrl data_program:sending_out_the_data|data_reg[9] } { 0.000ns 0.000ns 0.331ns 0.633ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { switch9 data_program:sending_out_the_data|data_reg[9]~feeder data_program:sending_out_the_data|data_reg[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { switch9 switch9~combout data_program:sending_out_the_data|data_reg[9]~feeder data_program:sending_out_the_data|data_reg[9] } { 0.000ns 0.000ns 1.189ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "117 " "Info: Allocated 117 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 19:14:35 2010 " "Info: Processing ended: Tue Jun 08 19:14:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
