/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  reg [9:0] celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [6:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = ~((celloutsig_0_14z | celloutsig_0_14z) & (celloutsig_0_0z[7] | celloutsig_0_57z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_57z = celloutsig_0_2z[6] ^ celloutsig_0_4z;
  assign celloutsig_1_0z = in_data[144] ^ in_data[167];
  assign celloutsig_0_1z = celloutsig_0_0z[2] ^ in_data[92];
  assign celloutsig_1_19z = in_data[189:164] % { 1'h1, in_data[142:120], celloutsig_1_0z, celloutsig_1_18z };
  assign celloutsig_0_0z = ~ in_data[61:40];
  assign celloutsig_0_2z = ~ { celloutsig_0_0z[16:5], celloutsig_0_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_7z[6:4], celloutsig_1_1z };
  assign celloutsig_0_14z = ~^ { in_data[41:10], celloutsig_0_9z, celloutsig_0_57z };
  assign celloutsig_0_4z = ^ in_data[46:43];
  assign celloutsig_0_9z = ^ celloutsig_0_2z[8:2];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_59z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_59z = celloutsig_0_2z[10:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_7z = in_data[147:141];
  assign { out_data[128], out_data[121:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
