#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* SS */
#define SS__0__DR CYREG_GPIO_PRT0_DR
#define SS__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SS__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SS__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SS__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SS__0__HSIOM_MASK 0x000F0000u
#define SS__0__HSIOM_SHIFT 16u
#define SS__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SS__0__INTR CYREG_GPIO_PRT0_INTR
#define SS__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SS__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SS__0__MASK 0x10u
#define SS__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SS__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SS__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SS__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SS__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SS__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SS__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SS__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SS__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SS__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SS__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SS__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SS__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SS__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SS__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SS__0__PC CYREG_GPIO_PRT0_PC
#define SS__0__PC2 CYREG_GPIO_PRT0_PC2
#define SS__0__PORT 0u
#define SS__0__PS CYREG_GPIO_PRT0_PS
#define SS__0__SHIFT 4
#define SS__DR CYREG_GPIO_PRT0_DR
#define SS__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SS__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SS__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SS__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SS__INTR CYREG_GPIO_PRT0_INTR
#define SS__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SS__INTSTAT CYREG_GPIO_PRT0_INTR
#define SS__MASK 0x10u
#define SS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SS__PC CYREG_GPIO_PRT0_PC
#define SS__PC2 CYREG_GPIO_PRT0_PC2
#define SS__PORT 0u
#define SS__PS CYREG_GPIO_PRT0_PS
#define SS__SHIFT 4

/* RED */
#define RED__0__DR CYREG_GPIO_PRT1_DR
#define RED__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RED__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RED__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define RED__0__HSIOM_MASK 0x0000000Fu
#define RED__0__HSIOM_SHIFT 0u
#define RED__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RED__0__INTR CYREG_GPIO_PRT1_INTR
#define RED__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RED__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define RED__0__MASK 0x01u
#define RED__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define RED__0__OUT_SEL_SHIFT 0u
#define RED__0__OUT_SEL_VAL 0u
#define RED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RED__0__PC CYREG_GPIO_PRT1_PC
#define RED__0__PC2 CYREG_GPIO_PRT1_PC2
#define RED__0__PORT 1u
#define RED__0__PS CYREG_GPIO_PRT1_PS
#define RED__0__SHIFT 0
#define RED__DR CYREG_GPIO_PRT1_DR
#define RED__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RED__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RED__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RED__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RED__INTR CYREG_GPIO_PRT1_INTR
#define RED__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RED__INTSTAT CYREG_GPIO_PRT1_INTR
#define RED__MASK 0x01u
#define RED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RED__PC CYREG_GPIO_PRT1_PC
#define RED__PC2 CYREG_GPIO_PRT1_PC2
#define RED__PORT 1u
#define RED__PS CYREG_GPIO_PRT1_PS
#define RED__SHIFT 0

/* BLUE */
#define BLUE__0__DR CYREG_GPIO_PRT1_DR
#define BLUE__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define BLUE__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define BLUE__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define BLUE__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define BLUE__0__HSIOM_MASK 0x00000F00u
#define BLUE__0__HSIOM_SHIFT 8u
#define BLUE__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define BLUE__0__INTR CYREG_GPIO_PRT1_INTR
#define BLUE__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define BLUE__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define BLUE__0__MASK 0x04u
#define BLUE__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define BLUE__0__OUT_SEL_SHIFT 4u
#define BLUE__0__OUT_SEL_VAL 2u
#define BLUE__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BLUE__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BLUE__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BLUE__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BLUE__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BLUE__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BLUE__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BLUE__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BLUE__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BLUE__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BLUE__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BLUE__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BLUE__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BLUE__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BLUE__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BLUE__0__PC CYREG_GPIO_PRT1_PC
#define BLUE__0__PC2 CYREG_GPIO_PRT1_PC2
#define BLUE__0__PORT 1u
#define BLUE__0__PS CYREG_GPIO_PRT1_PS
#define BLUE__0__SHIFT 2
#define BLUE__DR CYREG_GPIO_PRT1_DR
#define BLUE__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define BLUE__DR_INV CYREG_GPIO_PRT1_DR_INV
#define BLUE__DR_SET CYREG_GPIO_PRT1_DR_SET
#define BLUE__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define BLUE__INTR CYREG_GPIO_PRT1_INTR
#define BLUE__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define BLUE__INTSTAT CYREG_GPIO_PRT1_INTR
#define BLUE__MASK 0x04u
#define BLUE__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BLUE__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BLUE__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BLUE__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BLUE__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BLUE__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BLUE__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BLUE__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BLUE__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BLUE__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BLUE__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BLUE__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BLUE__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BLUE__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BLUE__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BLUE__PC CYREG_GPIO_PRT1_PC
#define BLUE__PC2 CYREG_GPIO_PRT1_PC2
#define BLUE__PORT 1u
#define BLUE__PS CYREG_GPIO_PRT1_PS
#define BLUE__SHIFT 2

/* UART_rx */
#define UART_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_rx__0__HSIOM_MASK 0x000F0000u
#define UART_rx__0__HSIOM_SHIFT 16u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__0__MASK 0x10u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__0__PORT 1u
#define UART_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_rx__0__SHIFT 4
#define UART_rx__DR CYREG_GPIO_PRT1_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__MASK 0x10u
#define UART_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__PC CYREG_GPIO_PRT1_PC
#define UART_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__PORT 1u
#define UART_rx__PS CYREG_GPIO_PRT1_PS
#define UART_rx__SHIFT 4

/* UART_SCB */
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define UART_SCBCLK__DIV_ID 0x00000041u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_tx__0__HSIOM_MASK 0x00F00000u
#define UART_tx__0__HSIOM_SHIFT 20u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__0__MASK 0x20u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 10u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__0__PORT 1u
#define UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_tx__0__SHIFT 5
#define UART_tx__DR CYREG_GPIO_PRT1_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__MASK 0x20u
#define UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__PC CYREG_GPIO_PRT1_PC
#define UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__PORT 1u
#define UART_tx__PS CYREG_GPIO_PRT1_PS
#define UART_tx__SHIFT 5

/* GREEN */
#define GREEN__0__DR CYREG_GPIO_PRT1_DR
#define GREEN__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GREEN__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GREEN__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GREEN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define GREEN__0__HSIOM_MASK 0x000000F0u
#define GREEN__0__HSIOM_SHIFT 4u
#define GREEN__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GREEN__0__INTR CYREG_GPIO_PRT1_INTR
#define GREEN__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GREEN__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define GREEN__0__MASK 0x02u
#define GREEN__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define GREEN__0__OUT_SEL_SHIFT 2u
#define GREEN__0__OUT_SEL_VAL 1u
#define GREEN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define GREEN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define GREEN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define GREEN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define GREEN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define GREEN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define GREEN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define GREEN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define GREEN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define GREEN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define GREEN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define GREEN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define GREEN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define GREEN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define GREEN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define GREEN__0__PC CYREG_GPIO_PRT1_PC
#define GREEN__0__PC2 CYREG_GPIO_PRT1_PC2
#define GREEN__0__PORT 1u
#define GREEN__0__PS CYREG_GPIO_PRT1_PS
#define GREEN__0__SHIFT 1
#define GREEN__DR CYREG_GPIO_PRT1_DR
#define GREEN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GREEN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GREEN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GREEN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GREEN__INTR CYREG_GPIO_PRT1_INTR
#define GREEN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GREEN__INTSTAT CYREG_GPIO_PRT1_INTR
#define GREEN__MASK 0x02u
#define GREEN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define GREEN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define GREEN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define GREEN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define GREEN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define GREEN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define GREEN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define GREEN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define GREEN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define GREEN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define GREEN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define GREEN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define GREEN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define GREEN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define GREEN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define GREEN__PC CYREG_GPIO_PRT1_PC
#define GREEN__PC2 CYREG_GPIO_PRT1_PC2
#define GREEN__PORT 1u
#define GREEN__PS CYREG_GPIO_PRT1_PS
#define GREEN__SHIFT 1

/* Reset */
#define Reset__0__DR CYREG_GPIO_PRT3_DR
#define Reset__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Reset__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Reset__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Reset__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Reset__0__HSIOM_MASK 0x00F00000u
#define Reset__0__HSIOM_SHIFT 20u
#define Reset__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset__0__INTR CYREG_GPIO_PRT3_INTR
#define Reset__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Reset__0__MASK 0x20u
#define Reset__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Reset__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Reset__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Reset__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Reset__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Reset__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Reset__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Reset__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Reset__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Reset__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Reset__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Reset__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Reset__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Reset__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Reset__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Reset__0__PC CYREG_GPIO_PRT3_PC
#define Reset__0__PC2 CYREG_GPIO_PRT3_PC2
#define Reset__0__PORT 3u
#define Reset__0__PS CYREG_GPIO_PRT3_PS
#define Reset__0__SHIFT 5
#define Reset__DR CYREG_GPIO_PRT3_DR
#define Reset__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Reset__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Reset__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Reset__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset__INTR CYREG_GPIO_PRT3_INTR
#define Reset__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset__INTSTAT CYREG_GPIO_PRT3_INTR
#define Reset__MASK 0x20u
#define Reset__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Reset__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Reset__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Reset__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Reset__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Reset__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Reset__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Reset__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Reset__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Reset__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Reset__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Reset__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Reset__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Reset__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Reset__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Reset__PC CYREG_GPIO_PRT3_PC
#define Reset__PC2 CYREG_GPIO_PRT3_PC2
#define Reset__PORT 3u
#define Reset__PS CYREG_GPIO_PRT3_PS
#define Reset__SHIFT 5

/* Reset2 */
#define Reset2__0__DR CYREG_GPIO_PRT3_DR
#define Reset2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Reset2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Reset2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Reset2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Reset2__0__HSIOM_MASK 0x000F0000u
#define Reset2__0__HSIOM_SHIFT 16u
#define Reset2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset2__0__INTR CYREG_GPIO_PRT3_INTR
#define Reset2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Reset2__0__MASK 0x10u
#define Reset2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Reset2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Reset2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Reset2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Reset2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Reset2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Reset2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Reset2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Reset2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Reset2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Reset2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Reset2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Reset2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Reset2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Reset2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Reset2__0__PC CYREG_GPIO_PRT3_PC
#define Reset2__0__PC2 CYREG_GPIO_PRT3_PC2
#define Reset2__0__PORT 3u
#define Reset2__0__PS CYREG_GPIO_PRT3_PS
#define Reset2__0__SHIFT 4
#define Reset2__DR CYREG_GPIO_PRT3_DR
#define Reset2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Reset2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Reset2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Reset2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset2__INTR CYREG_GPIO_PRT3_INTR
#define Reset2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Reset2__INTSTAT CYREG_GPIO_PRT3_INTR
#define Reset2__MASK 0x10u
#define Reset2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Reset2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Reset2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Reset2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Reset2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Reset2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Reset2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Reset2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Reset2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Reset2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Reset2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Reset2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Reset2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Reset2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Reset2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Reset2__PC CYREG_GPIO_PRT3_PC
#define Reset2__PC2 CYREG_GPIO_PRT3_PC2
#define Reset2__PORT 3u
#define Reset2__PS CYREG_GPIO_PRT3_PS
#define Reset2__SHIFT 4

/* SenBLE_bless_isr */
#define SenBLE_bless_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SenBLE_bless_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SenBLE_bless_isr__INTC_MASK 0x1000u
#define SenBLE_bless_isr__INTC_NUMBER 12u
#define SenBLE_bless_isr__INTC_PRIOR_MASK 0xC0u
#define SenBLE_bless_isr__INTC_PRIOR_NUM 3u
#define SenBLE_bless_isr__INTC_PRIOR_REG CYREG_CM0_IPR3
#define SenBLE_bless_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define SenBLE_bless_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SenBLE_cy_m0s8_ble */
#define SenBLE_cy_m0s8_ble__ADC_BUMP1 CYREG_BLE_BLERD_ADC_BUMP1
#define SenBLE_cy_m0s8_ble__ADC_BUMP2 CYREG_BLE_BLERD_ADC_BUMP2
#define SenBLE_cy_m0s8_ble__ADV_CH_TX_POWER CYREG_BLE_BLELL_ADV_CH_TX_POWER
#define SenBLE_cy_m0s8_ble__ADV_CONFIG CYREG_BLE_BLELL_ADV_CONFIG
#define SenBLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
#define SenBLE_cy_m0s8_ble__ADV_INTR CYREG_BLE_BLELL_ADV_INTR
#define SenBLE_cy_m0s8_ble__ADV_NEXT_INSTANT CYREG_BLE_BLELL_ADV_NEXT_INSTANT
#define SenBLE_cy_m0s8_ble__ADV_PARAMS CYREG_BLE_BLELL_ADV_PARAMS
#define SenBLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
#define SenBLE_cy_m0s8_ble__ADV_TX_DATA_FIFO CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
#define SenBLE_cy_m0s8_ble__AGC CYREG_BLE_BLERD_AGC
#define SenBLE_cy_m0s8_ble__BALUN CYREG_BLE_BLERD_BALUN
#define SenBLE_cy_m0s8_ble__BB_BUMP1 CYREG_BLE_BLERD_BB_BUMP1
#define SenBLE_cy_m0s8_ble__BB_BUMP2 CYREG_BLE_BLERD_BB_BUMP2
#define SenBLE_cy_m0s8_ble__BB_XO CYREG_BLE_BLERD_BB_XO
#define SenBLE_cy_m0s8_ble__BB_XO_CAPTRIM CYREG_BLE_BLERD_BB_XO_CAPTRIM
#define SenBLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
#define SenBLE_cy_m0s8_ble__CE_LENGTH CYREG_BLE_BLELL_CE_LENGTH
#define SenBLE_cy_m0s8_ble__CFG_1_FCAL CYREG_BLE_BLERD_CFG_1_FCAL
#define SenBLE_cy_m0s8_ble__CFG_2_FCAL CYREG_BLE_BLERD_CFG_2_FCAL
#define SenBLE_cy_m0s8_ble__CFG_3_FCAL CYREG_BLE_BLERD_CFG_3_FCAL
#define SenBLE_cy_m0s8_ble__CFG_4_FCAL CYREG_BLE_BLERD_CFG_4_FCAL
#define SenBLE_cy_m0s8_ble__CFG_5_FCAL CYREG_BLE_BLERD_CFG_5_FCAL
#define SenBLE_cy_m0s8_ble__CFG_6_FCAL CYREG_BLE_BLERD_CFG_6_FCAL
#define SenBLE_cy_m0s8_ble__CFG1 CYREG_BLE_BLERD_CFG1
#define SenBLE_cy_m0s8_ble__CFG2 CYREG_BLE_BLERD_CFG2
#define SenBLE_cy_m0s8_ble__CFGCTRL CYREG_BLE_BLERD_CFGCTRL
#define SenBLE_cy_m0s8_ble__CLOCK_CONFIG CYREG_BLE_BLELL_CLOCK_CONFIG
#define SenBLE_cy_m0s8_ble__COMMAND_REGISTER CYREG_BLE_BLELL_COMMAND_REGISTER
#define SenBLE_cy_m0s8_ble__CONN_CE_COUNTER CYREG_BLE_BLELL_CONN_CE_COUNTER
#define SenBLE_cy_m0s8_ble__CONN_CE_INSTANT CYREG_BLE_BLELL_CONN_CE_INSTANT
#define SenBLE_cy_m0s8_ble__CONN_CH_TX_POWER CYREG_BLE_BLELL_CONN_CH_TX_POWER
#define SenBLE_cy_m0s8_ble__CONN_CONFIG CYREG_BLE_BLELL_CONN_CONFIG
#define SenBLE_cy_m0s8_ble__CONN_INDEX CYREG_BLE_BLELL_CONN_INDEX
#define SenBLE_cy_m0s8_ble__CONN_INTERVAL CYREG_BLE_BLELL_CONN_INTERVAL
#define SenBLE_cy_m0s8_ble__CONN_INTR CYREG_BLE_BLELL_CONN_INTR
#define SenBLE_cy_m0s8_ble__CONN_INTR_MASK CYREG_BLE_BLELL_CONN_INTR_MASK
#define SenBLE_cy_m0s8_ble__CONN_PARAM1 CYREG_BLE_BLELL_CONN_PARAM1
#define SenBLE_cy_m0s8_ble__CONN_PARAM2 CYREG_BLE_BLELL_CONN_PARAM2
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD0 CYREG_BLE_BLELL_CONN_REQ_WORD0
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD1 CYREG_BLE_BLELL_CONN_REQ_WORD1
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD10 CYREG_BLE_BLELL_CONN_REQ_WORD10
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD11 CYREG_BLE_BLELL_CONN_REQ_WORD11
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD2 CYREG_BLE_BLELL_CONN_REQ_WORD2
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD3 CYREG_BLE_BLELL_CONN_REQ_WORD3
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD4 CYREG_BLE_BLELL_CONN_REQ_WORD4
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD5 CYREG_BLE_BLELL_CONN_REQ_WORD5
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD6 CYREG_BLE_BLELL_CONN_REQ_WORD6
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD7 CYREG_BLE_BLELL_CONN_REQ_WORD7
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD8 CYREG_BLE_BLELL_CONN_REQ_WORD8
#define SenBLE_cy_m0s8_ble__CONN_REQ_WORD9 CYREG_BLE_BLELL_CONN_REQ_WORD9
#define SenBLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
#define SenBLE_cy_m0s8_ble__CONN_STATUS CYREG_BLE_BLELL_CONN_STATUS
#define SenBLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
#define SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
#define SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
#define SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
#define SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
#define SenBLE_cy_m0s8_ble__CTR1 CYREG_BLE_BLERD_CTR1
#define SenBLE_cy_m0s8_ble__DATA_CHANNELS_H0 CYREG_BLE_BLELL_DATA_CHANNELS_H0
#define SenBLE_cy_m0s8_ble__DATA_CHANNELS_H1 CYREG_BLE_BLELL_DATA_CHANNELS_H1
#define SenBLE_cy_m0s8_ble__DATA_CHANNELS_L0 CYREG_BLE_BLELL_DATA_CHANNELS_L0
#define SenBLE_cy_m0s8_ble__DATA_CHANNELS_L1 CYREG_BLE_BLELL_DATA_CHANNELS_L1
#define SenBLE_cy_m0s8_ble__DATA_CHANNELS_M0 CYREG_BLE_BLELL_DATA_CHANNELS_M0
#define SenBLE_cy_m0s8_ble__DATA_CHANNELS_M1 CYREG_BLE_BLELL_DATA_CHANNELS_M1
#define SenBLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
#define SenBLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
#define SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
#define SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
#define SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
#define SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
#define SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
#define SenBLE_cy_m0s8_ble__DATA0 CYREG_BLE_BLELL_DATA0
#define SenBLE_cy_m0s8_ble__DATA1 CYREG_BLE_BLELL_DATA1
#define SenBLE_cy_m0s8_ble__DATA10 CYREG_BLE_BLELL_DATA10
#define SenBLE_cy_m0s8_ble__DATA11 CYREG_BLE_BLELL_DATA11
#define SenBLE_cy_m0s8_ble__DATA12 CYREG_BLE_BLELL_DATA12
#define SenBLE_cy_m0s8_ble__DATA13 CYREG_BLE_BLELL_DATA13
#define SenBLE_cy_m0s8_ble__DATA2 CYREG_BLE_BLELL_DATA2
#define SenBLE_cy_m0s8_ble__DATA3 CYREG_BLE_BLELL_DATA3
#define SenBLE_cy_m0s8_ble__DATA4 CYREG_BLE_BLELL_DATA4
#define SenBLE_cy_m0s8_ble__DATA5 CYREG_BLE_BLELL_DATA5
#define SenBLE_cy_m0s8_ble__DATA6 CYREG_BLE_BLELL_DATA6
#define SenBLE_cy_m0s8_ble__DATA7 CYREG_BLE_BLELL_DATA7
#define SenBLE_cy_m0s8_ble__DATA8 CYREG_BLE_BLELL_DATA8
#define SenBLE_cy_m0s8_ble__DATA9 CYREG_BLE_BLELL_DATA9
#define SenBLE_cy_m0s8_ble__DBG_1 CYREG_BLE_BLERD_DBG_1
#define SenBLE_cy_m0s8_ble__DBG_2 CYREG_BLE_BLERD_DBG_2
#define SenBLE_cy_m0s8_ble__DBG_3 CYREG_BLE_BLERD_DBG_3
#define SenBLE_cy_m0s8_ble__DBG_BB CYREG_BLE_BLERD_DBG_BB
#define SenBLE_cy_m0s8_ble__DBUS CYREG_BLE_BLERD_DBUS
#define SenBLE_cy_m0s8_ble__DC CYREG_BLE_BLERD_DC
#define SenBLE_cy_m0s8_ble__DCCAL CYREG_BLE_BLERD_DCCAL
#define SenBLE_cy_m0s8_ble__DEV_PUB_ADDR_H CYREG_BLE_BLELL_DEV_PUB_ADDR_H
#define SenBLE_cy_m0s8_ble__DEV_PUB_ADDR_L CYREG_BLE_BLELL_DEV_PUB_ADDR_L
#define SenBLE_cy_m0s8_ble__DEV_PUB_ADDR_M CYREG_BLE_BLELL_DEV_PUB_ADDR_M
#define SenBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
#define SenBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
#define SenBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
#define SenBLE_cy_m0s8_ble__DIAG1 CYREG_BLE_BLERD_DIAG1
#define SenBLE_cy_m0s8_ble__DPLL_CONFIG CYREG_BLE_BLELL_DPLL_CONFIG
#define SenBLE_cy_m0s8_ble__DSM1 CYREG_BLE_BLERD_DSM1
#define SenBLE_cy_m0s8_ble__DSM2 CYREG_BLE_BLERD_DSM2
#define SenBLE_cy_m0s8_ble__DSM3 CYREG_BLE_BLERD_DSM3
#define SenBLE_cy_m0s8_ble__DSM4 CYREG_BLE_BLERD_DSM4
#define SenBLE_cy_m0s8_ble__DSM5 CYREG_BLE_BLERD_DSM5
#define SenBLE_cy_m0s8_ble__DSM6 CYREG_BLE_BLERD_DSM6
#define SenBLE_cy_m0s8_ble__DTM_RX_PKT_COUNT CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
#define SenBLE_cy_m0s8_ble__ENC_CONFIG CYREG_BLE_BLELL_ENC_CONFIG
#define SenBLE_cy_m0s8_ble__ENC_INTR CYREG_BLE_BLELL_ENC_INTR
#define SenBLE_cy_m0s8_ble__ENC_INTR_EN CYREG_BLE_BLELL_ENC_INTR_EN
#define SenBLE_cy_m0s8_ble__ENC_KEY0 CYREG_BLE_BLELL_ENC_KEY0
#define SenBLE_cy_m0s8_ble__ENC_KEY1 CYREG_BLE_BLELL_ENC_KEY1
#define SenBLE_cy_m0s8_ble__ENC_KEY2 CYREG_BLE_BLELL_ENC_KEY2
#define SenBLE_cy_m0s8_ble__ENC_KEY3 CYREG_BLE_BLELL_ENC_KEY3
#define SenBLE_cy_m0s8_ble__ENC_KEY4 CYREG_BLE_BLELL_ENC_KEY4
#define SenBLE_cy_m0s8_ble__ENC_KEY5 CYREG_BLE_BLELL_ENC_KEY5
#define SenBLE_cy_m0s8_ble__ENC_KEY6 CYREG_BLE_BLELL_ENC_KEY6
#define SenBLE_cy_m0s8_ble__ENC_KEY7 CYREG_BLE_BLELL_ENC_KEY7
#define SenBLE_cy_m0s8_ble__ENC_PARAMS CYREG_BLE_BLELL_ENC_PARAMS
#define SenBLE_cy_m0s8_ble__EVENT_ENABLE CYREG_BLE_BLELL_EVENT_ENABLE
#define SenBLE_cy_m0s8_ble__EVENT_INTR CYREG_BLE_BLELL_EVENT_INTR
#define SenBLE_cy_m0s8_ble__FCAL_TEST CYREG_BLE_BLERD_FCAL_TEST
#define SenBLE_cy_m0s8_ble__FPD_TEST CYREG_BLE_BLERD_FPD_TEST
#define SenBLE_cy_m0s8_ble__FSM CYREG_BLE_BLERD_FSM
#define SenBLE_cy_m0s8_ble__IM CYREG_BLE_BLERD_IM
#define SenBLE_cy_m0s8_ble__INIT_CONFIG CYREG_BLE_BLELL_INIT_CONFIG
#define SenBLE_cy_m0s8_ble__INIT_INTERVAL CYREG_BLE_BLELL_INIT_INTERVAL
#define SenBLE_cy_m0s8_ble__INIT_INTR CYREG_BLE_BLELL_INIT_INTR
#define SenBLE_cy_m0s8_ble__INIT_NEXT_INSTANT CYREG_BLE_BLELL_INIT_NEXT_INSTANT
#define SenBLE_cy_m0s8_ble__INIT_PARAM CYREG_BLE_BLELL_INIT_PARAM
#define SenBLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
#define SenBLE_cy_m0s8_ble__INIT_WINDOW CYREG_BLE_BLELL_INIT_WINDOW
#define SenBLE_cy_m0s8_ble__IQMIS CYREG_BLE_BLERD_IQMIS
#define SenBLE_cy_m0s8_ble__IV_MASTER0 CYREG_BLE_BLELL_IV_MASTER0
#define SenBLE_cy_m0s8_ble__IV_MASTER1 CYREG_BLE_BLELL_IV_MASTER1
#define SenBLE_cy_m0s8_ble__IV_SLAVE0 CYREG_BLE_BLELL_IV_SLAVE0
#define SenBLE_cy_m0s8_ble__IV_SLAVE1 CYREG_BLE_BLELL_IV_SLAVE1
#define SenBLE_cy_m0s8_ble__KVCAL CYREG_BLE_BLERD_KVCAL
#define SenBLE_cy_m0s8_ble__LDO CYREG_BLE_BLERD_LDO
#define SenBLE_cy_m0s8_ble__LDO_BYPASS CYREG_BLE_BLERD_LDO_BYPASS
#define SenBLE_cy_m0s8_ble__LE_PING_TIMER_ADDR CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
#define SenBLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
#define SenBLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
#define SenBLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
#define SenBLE_cy_m0s8_ble__LE_RF_TEST_MODE CYREG_BLE_BLELL_LE_RF_TEST_MODE
#define SenBLE_cy_m0s8_ble__LF_CLK_CTRL CYREG_BLE_BLESS_LF_CLK_CTRL
#define SenBLE_cy_m0s8_ble__LL_CLK_EN CYREG_BLE_BLESS_LL_CLK_EN
#define SenBLE_cy_m0s8_ble__LL_DSM_CTRL CYREG_BLE_BLESS_LL_DSM_CTRL
#define SenBLE_cy_m0s8_ble__LL_DSM_INTR_STAT CYREG_BLE_BLESS_LL_DSM_INTR_STAT
#define SenBLE_cy_m0s8_ble__LLH_FEATURE_CONFIG CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
#define SenBLE_cy_m0s8_ble__MIC_IN0 CYREG_BLE_BLELL_MIC_IN0
#define SenBLE_cy_m0s8_ble__MIC_IN1 CYREG_BLE_BLELL_MIC_IN1
#define SenBLE_cy_m0s8_ble__MIC_OUT0 CYREG_BLE_BLELL_MIC_OUT0
#define SenBLE_cy_m0s8_ble__MIC_OUT1 CYREG_BLE_BLELL_MIC_OUT1
#define SenBLE_cy_m0s8_ble__MODEM CYREG_BLE_BLERD_MODEM
#define SenBLE_cy_m0s8_ble__MONI CYREG_BLE_BLERD_MONI
#define SenBLE_cy_m0s8_ble__NEXT_CE_INSTANT CYREG_BLE_BLELL_NEXT_CE_INSTANT
#define SenBLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
#define SenBLE_cy_m0s8_ble__NEXT_SUP_TO CYREG_BLE_BLELL_NEXT_SUP_TO
#define SenBLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
#define SenBLE_cy_m0s8_ble__PACKET_COUNTER0 CYREG_BLE_BLELL_PACKET_COUNTER0
#define SenBLE_cy_m0s8_ble__PACKET_COUNTER1 CYREG_BLE_BLELL_PACKET_COUNTER1
#define SenBLE_cy_m0s8_ble__PACKET_COUNTER2 CYREG_BLE_BLELL_PACKET_COUNTER2
#define SenBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
#define SenBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
#define SenBLE_cy_m0s8_ble__PDU_RESP_TIMER CYREG_BLE_BLELL_PDU_RESP_TIMER
#define SenBLE_cy_m0s8_ble__PEER_ADDR_H CYREG_BLE_BLELL_PEER_ADDR_H
#define SenBLE_cy_m0s8_ble__PEER_ADDR_L CYREG_BLE_BLELL_PEER_ADDR_L
#define SenBLE_cy_m0s8_ble__PEER_ADDR_M CYREG_BLE_BLELL_PEER_ADDR_M
#define SenBLE_cy_m0s8_ble__POC_REG__TIM_CONTROL CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
#define SenBLE_cy_m0s8_ble__RCCAL CYREG_BLE_BLERD_RCCAL
#define SenBLE_cy_m0s8_ble__READ_IQ_1 CYREG_BLE_BLERD_READ_IQ_1
#define SenBLE_cy_m0s8_ble__READ_IQ_2 CYREG_BLE_BLERD_READ_IQ_2
#define SenBLE_cy_m0s8_ble__READ_IQ_3 CYREG_BLE_BLERD_READ_IQ_3
#define SenBLE_cy_m0s8_ble__READ_IQ_4 CYREG_BLE_BLERD_READ_IQ_4
#define SenBLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
#define SenBLE_cy_m0s8_ble__RF_CONFIG CYREG_BLE_BLESS_RF_CONFIG
#define SenBLE_cy_m0s8_ble__RMAP CYREG_BLE_BLERD_RMAP
#define SenBLE_cy_m0s8_ble__RSSI CYREG_BLE_BLERD_RSSI
#define SenBLE_cy_m0s8_ble__RX CYREG_BLE_BLERD_RX
#define SenBLE_cy_m0s8_ble__RX_BUMP1 CYREG_BLE_BLERD_RX_BUMP1
#define SenBLE_cy_m0s8_ble__RX_BUMP2 CYREG_BLE_BLERD_RX_BUMP2
#define SenBLE_cy_m0s8_ble__SCAN_CONFIG CYREG_BLE_BLELL_SCAN_CONFIG
#define SenBLE_cy_m0s8_ble__SCAN_INTERVAL CYREG_BLE_BLELL_SCAN_INTERVAL
#define SenBLE_cy_m0s8_ble__SCAN_INTR CYREG_BLE_BLELL_SCAN_INTR
#define SenBLE_cy_m0s8_ble__SCAN_NEXT_INSTANT CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
#define SenBLE_cy_m0s8_ble__SCAN_PARAM CYREG_BLE_BLELL_SCAN_PARAM
#define SenBLE_cy_m0s8_ble__SCAN_WINDOW CYREG_BLE_BLELL_SCAN_WINDOW
#define SenBLE_cy_m0s8_ble__SL_CONN_INTERVAL CYREG_BLE_BLELL_SL_CONN_INTERVAL
#define SenBLE_cy_m0s8_ble__SLAVE_LATENCY CYREG_BLE_BLELL_SLAVE_LATENCY
#define SenBLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
#define SenBLE_cy_m0s8_ble__SLV_WIN_ADJ CYREG_BLE_BLELL_SLV_WIN_ADJ
#define SenBLE_cy_m0s8_ble__SUP_TIMEOUT CYREG_BLE_BLELL_SUP_TIMEOUT
#define SenBLE_cy_m0s8_ble__SY CYREG_BLE_BLERD_SY
#define SenBLE_cy_m0s8_ble__SY_BUMP1 CYREG_BLE_BLERD_SY_BUMP1
#define SenBLE_cy_m0s8_ble__SY_BUMP2 CYREG_BLE_BLERD_SY_BUMP2
#define SenBLE_cy_m0s8_ble__TEST CYREG_BLE_BLERD_TEST
#define SenBLE_cy_m0s8_ble__TEST2_SY CYREG_BLE_BLERD_TEST2_SY
#define SenBLE_cy_m0s8_ble__THRSHD1 CYREG_BLE_BLERD_THRSHD1
#define SenBLE_cy_m0s8_ble__THRSHD2 CYREG_BLE_BLERD_THRSHD2
#define SenBLE_cy_m0s8_ble__THRSHD3 CYREG_BLE_BLERD_THRSHD3
#define SenBLE_cy_m0s8_ble__THRSHD4 CYREG_BLE_BLERD_THRSHD4
#define SenBLE_cy_m0s8_ble__THRSHD5 CYREG_BLE_BLERD_THRSHD5
#define SenBLE_cy_m0s8_ble__TIM_COUNTER_L CYREG_BLE_BLELL_TIM_COUNTER_L
#define SenBLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
#define SenBLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
#define SenBLE_cy_m0s8_ble__TX CYREG_BLE_BLERD_TX
#define SenBLE_cy_m0s8_ble__TX_BUMP1 CYREG_BLE_BLERD_TX_BUMP1
#define SenBLE_cy_m0s8_ble__TX_BUMP2 CYREG_BLE_BLERD_TX_BUMP2
#define SenBLE_cy_m0s8_ble__TX_EN_EXT_DELAY CYREG_BLE_BLELL_TX_EN_EXT_DELAY
#define SenBLE_cy_m0s8_ble__TX_RX_ON_DELAY CYREG_BLE_BLELL_TX_RX_ON_DELAY
#define SenBLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
#define SenBLE_cy_m0s8_ble__TXRX_HOP CYREG_BLE_BLELL_TXRX_HOP
#define SenBLE_cy_m0s8_ble__WAKEUP_CONFIG CYREG_BLE_BLELL_WAKEUP_CONFIG
#define SenBLE_cy_m0s8_ble__WAKEUP_CONTROL CYREG_BLE_BLELL_WAKEUP_CONTROL
#define SenBLE_cy_m0s8_ble__WCO_CONFIG CYREG_BLE_BLESS_WCO_CONFIG
#define SenBLE_cy_m0s8_ble__WCO_STATUS CYREG_BLE_BLESS_WCO_STATUS
#define SenBLE_cy_m0s8_ble__WCO_TRIM CYREG_BLE_BLESS_WCO_TRIM
#define SenBLE_cy_m0s8_ble__WHITELIST_BASE_ADDR CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
#define SenBLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
#define SenBLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
#define SenBLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
#define SenBLE_cy_m0s8_ble__WL_ADDR_TYPE CYREG_BLE_BLELL_WL_ADDR_TYPE
#define SenBLE_cy_m0s8_ble__WL_ENABLE CYREG_BLE_BLELL_WL_ENABLE
#define SenBLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* PrISM_1 */
#define PrISM_1_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define PrISM_1_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define PrISM_1_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define PrISM_1_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define PrISM_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PrISM_1_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define PrISM_1_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define PrISM_1_sC8_PrISMdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define PrISM_1_sC8_PrISMdp_u0__A0_REG CYREG_UDB_W8_A02
#define PrISM_1_sC8_PrISMdp_u0__A1_REG CYREG_UDB_W8_A12
#define PrISM_1_sC8_PrISMdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define PrISM_1_sC8_PrISMdp_u0__D0_REG CYREG_UDB_W8_D02
#define PrISM_1_sC8_PrISMdp_u0__D1_REG CYREG_UDB_W8_D12
#define PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PrISM_1_sC8_PrISMdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define PrISM_1_sC8_PrISMdp_u0__F0_REG CYREG_UDB_W8_F02
#define PrISM_1_sC8_PrISMdp_u0__F1_REG CYREG_UDB_W8_F12
#define PrISM_1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PrISM_1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PrISM_1_SyncCtl_ControlReg__0__MASK 0x01u
#define PrISM_1_SyncCtl_ControlReg__0__POS 0
#define PrISM_1_SyncCtl_ControlReg__1__MASK 0x02u
#define PrISM_1_SyncCtl_ControlReg__1__POS 1
#define PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define PrISM_1_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define PrISM_1_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define PrISM_1_SyncCtl_ControlReg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define PrISM_1_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define PrISM_1_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define PrISM_1_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define PrISM_1_SyncCtl_ControlReg__2__MASK 0x04u
#define PrISM_1_SyncCtl_ControlReg__2__POS 2
#define PrISM_1_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PrISM_1_SyncCtl_ControlReg__CONTROL_REG CYREG_UDB_W8_CTL2
#define PrISM_1_SyncCtl_ControlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define PrISM_1_SyncCtl_ControlReg__COUNT_REG CYREG_UDB_W8_CTL2
#define PrISM_1_SyncCtl_ControlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define PrISM_1_SyncCtl_ControlReg__MASK 0x07u
#define PrISM_1_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PrISM_1_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PrISM_1_SyncCtl_ControlReg__PERIOD_REG CYREG_UDB_W8_MSK2

/* PrISM_2 */
#define PrISM_2_sC8_PrISMdp_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define PrISM_2_sC8_PrISMdp_u0__A0_REG CYREG_UDB_W8_A03
#define PrISM_2_sC8_PrISMdp_u0__A1_REG CYREG_UDB_W8_A13
#define PrISM_2_sC8_PrISMdp_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define PrISM_2_sC8_PrISMdp_u0__D0_REG CYREG_UDB_W8_D03
#define PrISM_2_sC8_PrISMdp_u0__D1_REG CYREG_UDB_W8_D13
#define PrISM_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PrISM_2_sC8_PrISMdp_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define PrISM_2_sC8_PrISMdp_u0__F0_REG CYREG_UDB_W8_F03
#define PrISM_2_sC8_PrISMdp_u0__F1_REG CYREG_UDB_W8_F13
#define PrISM_2_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PrISM_2_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PrISM_2_SyncCtl_ControlReg__0__MASK 0x01u
#define PrISM_2_SyncCtl_ControlReg__0__POS 0
#define PrISM_2_SyncCtl_ControlReg__1__MASK 0x02u
#define PrISM_2_SyncCtl_ControlReg__1__POS 1
#define PrISM_2_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PrISM_2_SyncCtl_ControlReg__CONTROL_REG CYREG_UDB_W8_CTL3
#define PrISM_2_SyncCtl_ControlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PrISM_2_SyncCtl_ControlReg__COUNT_REG CYREG_UDB_W8_CTL3
#define PrISM_2_SyncCtl_ControlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PrISM_2_SyncCtl_ControlReg__MASK 0x03u
#define PrISM_2_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PrISM_2_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PrISM_2_SyncCtl_ControlReg__PERIOD_REG CYREG_UDB_W8_MSK3

/* SenTimer_cy_m0s8_tcpwm_1 */
#define SenTimer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define SenTimer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define SenTimer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define SenTimer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define SenTimer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define SenTimer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define SenTimer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define SenTimer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define SenTimer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define SenTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define SenTimer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define SenTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define SenTimer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define SenTimer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define SenTimer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* SPI_Master_miso_m */
#define SPI_Master_miso_m__0__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_miso_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_miso_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_miso_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_Master_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPI_Master_miso_m__0__HSIOM_SHIFT 4u
#define SPI_Master_miso_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_miso_m__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_miso_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_miso_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_miso_m__0__MASK 0x02u
#define SPI_Master_miso_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_miso_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_miso_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_miso_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_miso_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_miso_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_miso_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_miso_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_miso_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_miso_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_miso_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_miso_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_miso_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_miso_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_miso_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_miso_m__0__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_miso_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_miso_m__0__PORT 0u
#define SPI_Master_miso_m__0__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_miso_m__0__SHIFT 1
#define SPI_Master_miso_m__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_miso_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_miso_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_miso_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_miso_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_miso_m__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_miso_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_miso_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_miso_m__MASK 0x02u
#define SPI_Master_miso_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_miso_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_miso_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_miso_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_miso_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_miso_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_miso_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_miso_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_miso_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_miso_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_miso_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_miso_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_miso_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_miso_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_miso_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_miso_m__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_miso_m__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_miso_m__PORT 0u
#define SPI_Master_miso_m__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_miso_m__SHIFT 1

/* SPI_Master_mosi_m */
#define SPI_Master_mosi_m__0__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_mosi_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_mosi_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_mosi_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_Master_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_Master_mosi_m__0__HSIOM_SHIFT 0u
#define SPI_Master_mosi_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_mosi_m__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_mosi_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_mosi_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_mosi_m__0__MASK 0x01u
#define SPI_Master_mosi_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_Master_mosi_m__0__OUT_SEL_SHIFT 0u
#define SPI_Master_mosi_m__0__OUT_SEL_VAL -1u
#define SPI_Master_mosi_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_mosi_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_mosi_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_mosi_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_mosi_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_mosi_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_mosi_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_mosi_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_mosi_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_mosi_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_mosi_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_mosi_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_mosi_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_mosi_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_mosi_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_mosi_m__0__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_mosi_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_mosi_m__0__PORT 0u
#define SPI_Master_mosi_m__0__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_mosi_m__0__SHIFT 0
#define SPI_Master_mosi_m__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_mosi_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_mosi_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_mosi_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_mosi_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_mosi_m__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_mosi_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_mosi_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_mosi_m__MASK 0x01u
#define SPI_Master_mosi_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_mosi_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_mosi_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_mosi_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_mosi_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_mosi_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_mosi_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_mosi_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_mosi_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_mosi_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_mosi_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_mosi_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_mosi_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_mosi_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_mosi_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_mosi_m__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_mosi_m__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_mosi_m__PORT 0u
#define SPI_Master_mosi_m__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_mosi_m__SHIFT 0

/* SPI_Master_SCB */
#define SPI_Master_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_Master_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_Master_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_Master_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_Master_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_Master_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_Master_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_Master_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_Master_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_Master_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_Master_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_Master_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_Master_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_Master_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_Master_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_Master_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_Master_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_Master_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_Master_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_Master_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_Master_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_Master_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_Master_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_Master_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_Master_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_Master_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_Master_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_Master_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_Master_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_Master_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_Master_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_Master_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_Master_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_Master_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_Master_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_Master_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_Master_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_Master_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_Master_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_Master_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_Master_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_Master_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_Master_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_Master_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_Master_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_Master_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_Master_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_Master_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_Master_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_Master_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_Master_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_Master_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_Master_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_Master_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_Master_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_Master_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_Master_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_Master_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_Master_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_Master_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_Master_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_Master_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_Master_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_Master_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_Master_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_Master_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_Master_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_Master_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_Master_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_Master_SCB__SS0_POSISTION 0u
#define SPI_Master_SCB__SS1_POSISTION 1u
#define SPI_Master_SCB__SS2_POSISTION 2u
#define SPI_Master_SCB__SS3_POSISTION 3u
#define SPI_Master_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_Master_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_Master_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_Master_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_Master_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_Master_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_Master_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_Master_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_Master_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_Master_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* SPI_Master_SCBCLK */
#define SPI_Master_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define SPI_Master_SCBCLK__DIV_ID 0x00000040u
#define SPI_Master_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define SPI_Master_SCBCLK__PA_DIV_ID 0x000000FFu

/* SPI_Master_sclk_m */
#define SPI_Master_sclk_m__0__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_sclk_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_sclk_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_sclk_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_Master_sclk_m__0__HSIOM_MASK 0x0000F000u
#define SPI_Master_sclk_m__0__HSIOM_SHIFT 12u
#define SPI_Master_sclk_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_sclk_m__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_sclk_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_sclk_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_sclk_m__0__MASK 0x08u
#define SPI_Master_sclk_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_Master_sclk_m__0__OUT_SEL_SHIFT 6u
#define SPI_Master_sclk_m__0__OUT_SEL_VAL -1u
#define SPI_Master_sclk_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_sclk_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_sclk_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_sclk_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_sclk_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_sclk_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_sclk_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_sclk_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_sclk_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_sclk_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_sclk_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_sclk_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_sclk_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_sclk_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_sclk_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_sclk_m__0__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_sclk_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_sclk_m__0__PORT 0u
#define SPI_Master_sclk_m__0__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_sclk_m__0__SHIFT 3
#define SPI_Master_sclk_m__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_sclk_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_sclk_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_sclk_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_sclk_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_sclk_m__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_sclk_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_sclk_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_sclk_m__MASK 0x08u
#define SPI_Master_sclk_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_sclk_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_sclk_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_sclk_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_sclk_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_sclk_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_sclk_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_sclk_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_sclk_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_sclk_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_sclk_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_sclk_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_sclk_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_sclk_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_sclk_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_sclk_m__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_sclk_m__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_sclk_m__PORT 0u
#define SPI_Master_sclk_m__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_sclk_m__SHIFT 3

/* SPI_Master_ss0_m */
#define SPI_Master_ss0_m__0__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_ss0_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_ss0_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_ss0_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_Master_ss0_m__0__HSIOM_MASK 0x00000F00u
#define SPI_Master_ss0_m__0__HSIOM_SHIFT 8u
#define SPI_Master_ss0_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_ss0_m__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_ss0_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_ss0_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_ss0_m__0__MASK 0x04u
#define SPI_Master_ss0_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_Master_ss0_m__0__OUT_SEL_SHIFT 4u
#define SPI_Master_ss0_m__0__OUT_SEL_VAL -1u
#define SPI_Master_ss0_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_ss0_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_ss0_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_ss0_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_ss0_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_ss0_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_ss0_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_ss0_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_ss0_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_ss0_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_ss0_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_ss0_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_ss0_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_ss0_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_ss0_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_ss0_m__0__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_ss0_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_ss0_m__0__PORT 0u
#define SPI_Master_ss0_m__0__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_ss0_m__0__SHIFT 2
#define SPI_Master_ss0_m__DR CYREG_GPIO_PRT0_DR
#define SPI_Master_ss0_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_Master_ss0_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_Master_ss0_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_Master_ss0_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_ss0_m__INTR CYREG_GPIO_PRT0_INTR
#define SPI_Master_ss0_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_Master_ss0_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_Master_ss0_m__MASK 0x04u
#define SPI_Master_ss0_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_Master_ss0_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_Master_ss0_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_Master_ss0_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_Master_ss0_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_Master_ss0_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_Master_ss0_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_Master_ss0_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_Master_ss0_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_Master_ss0_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_Master_ss0_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_Master_ss0_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_Master_ss0_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_Master_ss0_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_Master_ss0_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_Master_ss0_m__PC CYREG_GPIO_PRT0_PC
#define SPI_Master_ss0_m__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_Master_ss0_m__PORT 0u
#define SPI_Master_ss0_m__PS CYREG_GPIO_PRT0_PS
#define SPI_Master_ss0_m__SHIFT 2

/* PrISM_Clock */
#define PrISM_Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define PrISM_Clock__DIV_ID 0x00000043u
#define PrISM_Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define PrISM_Clock__PA_DIV_ID 0x000000FFu

/* PrISM_Clock_1 */
#define PrISM_Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define PrISM_Clock_1__DIV_ID 0x00000042u
#define PrISM_Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define PrISM_Clock_1__PA_DIV_ID 0x000000FFu

/* SenTimerISR */
#define SenTimerISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SenTimerISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SenTimerISR__INTC_MASK 0x20000u
#define SenTimerISR__INTC_NUMBER 17u
#define SenTimerISR__INTC_PRIOR_MASK 0xC000u
#define SenTimerISR__INTC_PRIOR_NUM 3u
#define SenTimerISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define SenTimerISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define SenTimerISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "SenOpticalFlowPixelsOTA"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
