// Seed: 2102381024
module module_0 #(
    parameter id_1 = 32'd48,
    parameter id_4 = 32'd72,
    parameter id_5 = 32'd59
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  output wire _id_1;
  logic [id_1 : id_4] _id_5;
  ;
  wire id_6, id_7;
  always @(posedge id_2 < -1) id_3[id_5] = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd7,
    parameter id_13 = 32'd18,
    parameter id_3  = 32'd16,
    parameter id_8  = 32'd83
) (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    input supply0 _id_3
    , id_6,
    output uwire id_4
);
  wire id_7;
  wire _id_8;
  logic [1 : 1 'h0] id_9;
  wire id_10;
  parameter id_11 = 1 + 1 * 1;
  assign id_7 = (id_9[id_8]);
  wire id_12;
  wire _id_13;
  localparam id_14 = id_11;
  wire [-1 : { "" <=  id_13  ,  id_11  ==  id_3  ,  1  }] id_15;
  assign id_2 = id_13;
  module_0 modCall_1 (
      id_11,
      id_15,
      id_9,
      id_11
  );
  wire id_16;
endmodule
