I 000051 55 1481          1766002834417 Behavioral
(_unit VHDL (adder 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1766002834416 2025.12.17 22:20:34)
  (_source (\./src/Adder.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834403)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2651          1766002834580 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1766002834580 2025.12.17 22:20:34)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal B ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(2)(0)(1)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((ALU_Result)(result)))(_target(3))(_sensitivity(5)))))
      (line__36(_architecture 2 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 1761          1766002834708 Behavioral
(_unit VHDL (alu_control 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1766002834707 2025.12.17 22:20:34)
  (_source (\./src/ALU_Control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834701)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Funct ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Control_Out ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 3 2 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1332          1766002834834 Behavioral
(_unit VHDL (comparator 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1766002834834 2025.12.17 22:20:34)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834826)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2190          1766002834954 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 26 ))
  (_version v33)
  (_time 1766002834953 2025.12.17 22:20:34)
  (_source (\./src/ControlUnit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834946)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(1)(2)(6)(7)(8)(9)(4)(3)(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 3368          1766002835088 Behavioral
(_unit VHDL (datamemory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1766002835087 2025.12.17 22:20:35)
  (_source (\./src/DataMemory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835071)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal mem_write ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal mem_read ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_type 0 18 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal RAM ram_type 0 19 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_variable (_internal addr_int ~extSTD.STANDARD.INTEGER 0 23 (_process 0 )))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal addr_int ~extSTD.STANDARD.INTEGER 0 40 (_process 1 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6))(_sensitivity(0))(_read(1)(2(d_7_0))(2(d_15_8))(2(d_23_16))(2(d_31_24))(3)))))
      (line__39(_architecture 1 0 39 (_process (_simple)(_target(5))(_sensitivity(1)(4)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 3414          1766002835214 Behavioral
(_unit VHDL (ex_mem_register 0 4 (behavioral 0 32 ))
  (_version v33)
  (_time 1766002835214 2025.12.17 22:20:35)
  (_source (\./src/EX_MEM_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835206)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data_in ~std_logic_vector{31~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~12 0 18 (_entity (_in ))))
    (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~124 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data_out ~std_logic_vector{31~downto~0}~126 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~128 0 28 (_entity (_out ))))
    (_process
      (line__34(_architecture 0 0 34 (_process (_simple)(_target(14)(15)(9)(10)(12)(11)(13))(_sensitivity(1)(0))(_read(2)(3)(6)(4)(5)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2510          1766002835341 Behavioral
(_unit VHDL (forwardingunit 0 4 (behavioral 0 22 ))
  (_version v33)
  (_time 1766002835340 2025.12.17 22:20:35)
  (_source (\./src/ForwardingUnit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835334)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal id_ex_rs ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ex_mem_rd ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_in ))))
    (_port (_internal ex_mem_reg_write ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal mem_wb_rd ~std_logic_vector{4~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal forward_a ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal forward_b ~std_logic_vector{1~downto~0}~128 0 18 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(6))(_sensitivity(2)(3)(0)(1)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 2 2 2 )
    (3 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (2 2 2 2 2 )
    (2 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1871          1766002835469 Behavioral
(_unit VHDL (hazarddetectionunit 0 4 (behavioral 0 20 ))
  (_version v33)
  (_time 1766002835468 2025.12.17 22:20:35)
  (_source (\./src/HazardDetectionUnit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835460)
    (_use )
  )
  (_object
    (_port (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal if_id_rs ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal if_id_rt ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_in ))))
    (_port (_internal pc_write ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal if_id_write ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal mux_hazard ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(4)(6))(_sensitivity(0)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 6304          1766002835647 Behavioral
(_unit VHDL (id_ex_register 0 4 (behavioral 0 52 ))
  (_version v33)
  (_time 1766002835647 2025.12.17 22:20:35)
  (_source (\./src/ID_EX_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835638)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal ex_reg_dst_in ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal ex_alu_src_in ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ex_alu_op_in ~std_logic_vector{1~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data1_in ~std_logic_vector{31~downto~0}~122 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data2_in ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_ext_imm_in ~std_logic_vector{31~downto~0}~126 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs_addr_in ~std_logic_vector{4~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rt_addr_in ~std_logic_vector{4~downto~0}~128 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd_addr_in ~std_logic_vector{4~downto~0}~1210 0 30 (_entity (_in ))))
    (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal ex_reg_dst_out ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal ex_alu_src_out ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ex_alu_op_out ~std_logic_vector{1~downto~0}~1212 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1214 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1214 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1216 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data1_out ~std_logic_vector{31~downto~0}~1216 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1218 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data2_out ~std_logic_vector{31~downto~0}~1218 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1220 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_ext_imm_out ~std_logic_vector{31~downto~0}~1220 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs_addr_out ~std_logic_vector{4~downto~0}~1222 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rt_addr_out ~std_logic_vector{4~downto~0}~1224 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd_addr_out ~std_logic_vector{4~downto~0}~1226 0 48 (_entity (_out ))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(25)(24)(23)(27)(28)(26)(29)(16)(17)(19)(18)(20)(21)(22))(_sensitivity(1)(0))(_read(7)(8)(4)(6)(5)(2)(3)(9)(10)(11)(13)(12)(15)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 3067          1766002835778 Behavioral
(_unit VHDL (if_id_register 0 4 (behavioral 0 21 ))
  (_version v33)
  (_time 1766002835777 2025.12.17 22:20:35)
  (_source (\./src/IF_ID_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835770)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal flush ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal write_en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction_in ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction_out ~std_logic_vector{31~downto~0}~126 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pc_reg ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal instr_reg ~std_logic_vector{31~downto~0}~13 0 24 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9))(_sensitivity(1)(0))(_read(5)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((pc_plus4_out)(pc_reg)))(_target(6))(_sensitivity(8)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_alias((instruction_out)(instr_reg)))(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 7988          1766002835918 Behavioral
(_unit VHDL (instructionmemory 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1766002835918 2025.12.17 22:20:35)
  (_source (\./src/InstructionMemory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835901)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal memory_type 0 14 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal RAM memory_type 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(4((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(8((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(21((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(22((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(33((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(34((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(35((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(36((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(37((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(38((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(39((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(40((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(41((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(42((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(43((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(44((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(45((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(46((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(47((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(48((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(49((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(50((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(51((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(52((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(53((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(54((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(55((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(56((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(57((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(58((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(59((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(60((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(61((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(62((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(63((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(64((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(65((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(66((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(67((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(68((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(69((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(70((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(71((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(72((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(73((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(74((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(75((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(76((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(77((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(78((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(79((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(80((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(81((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(82((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(83((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(84((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(85((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(86((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(87((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(88((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(89((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(90((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(91((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(92((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(93((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(94((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(95((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(96((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(97((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(98((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(99((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_variable (_internal addr_int ~extSTD.STANDARD.INTEGER 0 124 (_process 0 )))
    (_process
      (line__123(_architecture 0 0 123 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 3018          1766002836050 Behavioral
(_unit VHDL (mem_wb_register 0 4 (behavioral 0 27 ))
  (_version v33)
  (_time 1766002836049 2025.12.17 22:20:36)
  (_source (\./src/MEM_WB_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data_in ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data_out ~std_logic_vector{31~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~128 0 23 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(10)(7)(8)(9)(11))(_sensitivity(1)(0))(_read(3)(2)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1510          1766002836186 Behavioral
(_unit VHDL (mips_tb 0 4 (behavioral 0 8 ))
  (_version v33)
  (_time 1766002836186 2025.12.17 22:20:36)
  (_source (\./src/MIPS_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836178)
    (_use )
  )
  (_component
    (MIPS_TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
      )
    )
  )
  (_instantiation uut 0 23 (_component MIPS_TopLevel )
    (_port
      ((clk)(clk))
      ((rst)(rst))
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 19 (_architecture ((ns 4621819117588971520)))))
    (_process
      (clk_process(_architecture 0 0 28 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 36 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 40962         1766002836474 Behavioral
(_unit VHDL (mips_toplevel 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1766002836473 2025.12.17 22:20:36)
  (_source (\./src/MIPS_TopLevel.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836316)
    (_use )
  )
  (_component
    (Mux2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{31~downto~0}~1314 0 31 (_entity (_out ))))
      )
    )
    (PC_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal pc_in ~std_logic_vector{31~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal pc_out ~std_logic_vector{31~downto~0}~132 0 20 (_entity (_out ))))
      )
    )
    (Adder
      (_object
        (_port (_internal in0 ~std_logic_vector{31~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{31~downto~0}~138 0 25 (_entity (_out ))))
      )
    )
    (InstructionMemory
      (_object
        (_port (_internal address ~std_logic_vector{31~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (IF_ID_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal flush ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal write_en ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal instruction_in ~std_logic_vector{31~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1326 0 42 (_entity (_out ))))
        (_port (_internal instruction_out ~std_logic_vector{31~downto~0}~1326 0 42 (_entity (_out ))))
      )
    )
    (ControlUnit
      (_object
        (_port (_internal Opcode ~std_logic_vector{5~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 48 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (RegisterFile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reg_write ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal write_reg ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~1332 0 56 (_entity (_in ))))
        (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~1336 0 57 (_entity (_out ))))
        (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (SignExtender
      (_object
        (_port (_internal input_16 ~std_logic_vector{15~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal output_32 ~std_logic_vector{31~downto~0}~1338 0 62 (_entity (_out ))))
      )
    )
    (Comparator
      (_object
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{31~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (HazardDetectionUnit
      (_object
        (_port (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~1344 0 73 (_entity (_in ))))
        (_port (_internal if_id_rs ~std_logic_vector{4~downto~0}~1346 0 74 (_entity (_in ))))
        (_port (_internal if_id_rt ~std_logic_vector{4~downto~0}~1348 0 75 (_entity (_in ))))
        (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
        (_port (_internal if_id_write ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
        (_port (_internal mux_hazard ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
      )
    )
    (ID_EX_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal ex_reg_dst_in ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal ex_alu_src_in ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal ex_alu_op_in ~std_logic_vector{1~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal read_data1_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal read_data2_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal sign_ext_imm_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal rs_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal rt_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal rd_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal ex_reg_dst_out ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal ex_alu_src_out ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal ex_alu_op_out ~std_logic_vector{1~downto~0}~1378 0 108 (_entity (_out ))))
        (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal read_data1_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal read_data2_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal sign_ext_imm_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal rs_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
        (_port (_internal rt_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
        (_port (_internal rd_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
      )
    )
    (ForwardingUnit
      (_object
        (_port (_internal id_ex_rs ~std_logic_vector{4~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~1352 0 85 (_entity (_in ))))
        (_port (_internal ex_mem_rd ~std_logic_vector{4~downto~0}~1354 0 86 (_entity (_in ))))
        (_port (_internal mem_wb_rd ~std_logic_vector{4~downto~0}~1356 0 87 (_entity (_in ))))
        (_port (_internal ex_mem_reg_write ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal forward_a ~std_logic_vector{1~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal forward_b ~std_logic_vector{1~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
    (ALU_Control
      (_object
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~1394 0 115 (_entity (_in ))))
        (_port (_internal Funct ~std_logic_vector{5~downto~0}~1396 0 116 (_entity (_in ))))
        (_port (_internal ALU_Control_Out ~std_logic_vector{3~downto~0}~13 0 117 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~13100 0 121 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~13100 0 121 (_entity (_in ))))
        (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~13102 0 122 (_entity (_in ))))
        (_port (_internal ALU_Result ~std_logic_vector{31~downto~0}~13104 0 123 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (EX_MEM_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~13108 0 132 (_entity (_in ))))
        (_port (_internal write_data_in ~std_logic_vector{31~downto~0}~13108 0 132 (_entity (_in ))))
        (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~13110 0 133 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 135 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 135 (_entity (_out ))))
        (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~13114 0 137 (_entity (_out ))))
        (_port (_internal write_data_out ~std_logic_vector{31~downto~0}~13114 0 137 (_entity (_out ))))
        (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~13116 0 138 (_entity (_out ))))
      )
    )
    (DataMemory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{31~downto~0}~13120 0 144 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~13120 0 144 (_entity (_in ))))
        (_port (_internal mem_write ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal mem_read ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~13122 0 146 (_entity (_out ))))
      )
    )
    (MEM_WB_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ))))
        (_port (_internal read_data_in ~std_logic_vector{31~downto~0}~13126 0 153 (_entity (_in ))))
        (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~13126 0 153 (_entity (_in ))))
        (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~13128 0 154 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 156 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 156 (_entity (_out ))))
        (_port (_internal read_data_out ~std_logic_vector{31~downto~0}~13132 0 157 (_entity (_out ))))
        (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~13132 0 157 (_entity (_out ))))
        (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~13134 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation Branch_Mux 0 243 (_component Mux2x1 )
    (_port
      ((sel)(branch_decision))
      ((in0)(pc_plus4))
      ((in1)(branch_target_address))
      ((output)(pc_after_branch))
    )
  )
  (_instantiation Jump_Mux 0 246 (_component Mux2x1 )
    (_port
      ((sel)(jump_ctrl))
      ((in0)(pc_after_branch))
      ((in1)(jump_address))
      ((output)(pc_next))
    )
  )
  (_instantiation PC 0 248 (_component PC_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((PC_Write)(pc_write_enable))
      ((pc_in)(pc_next))
      ((pc_out)(pc_current))
    )
  )
  (_instantiation PC_Adder 0 249 (_component Adder )
    (_port
      ((in0)(pc_current))
      ((in1)(_string \x"00000004"\))
      ((output)(pc_plus4))
    )
    (_use (_entity . adder)
      (_port
        ((in0)(in0))
        ((in1)(in1))
        ((output)(output))
      )
    )
  )
  (_instantiation IMem 0 250 (_component InstructionMemory )
    (_port
      ((address)(pc_current))
      ((instruction)(instr_fetched))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation Pipe_IF_ID 0 256 (_component IF_ID_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((flush)(if_id_flush))
      ((write_en)(if_id_write_enable))
      ((pc_plus4_in)(pc_plus4))
      ((instruction_in)(instr_fetched))
      ((pc_plus4_out)(if_id_pc_plus4))
      ((instruction_out)(if_id_instr))
    )
    (_use (_entity . if_id_register)
    )
  )
  (_instantiation Control 0 265 (_component ControlUnit )
    (_port
      ((Opcode)(if_id_instr(d_31_26)))
      ((RegDst)(reg_dst_ctrl))
      ((ALUSrc)(alu_src_ctrl))
      ((ALUOp)(alu_op_ctrl))
      ((Branch)(branch_ctrl))
      ((MemRead)(mem_read_ctrl))
      ((MemWrite)(mem_write_ctrl))
      ((RegWrite)(reg_write_ctrl))
      ((MemtoReg)(mem_to_reg_ctrl))
      ((Jump)(jump_ctrl))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation RegFile 0 273 (_component RegisterFile )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((reg_write)(mem_wb_wb_reg_write))
      ((read_reg1)(if_id_instr(d_25_21)))
      ((read_reg2)(if_id_instr(d_20_16)))
      ((write_reg)(mem_wb_write_reg))
      ((write_data)(final_write_data))
      ((read_data1)(read_data1))
      ((read_data2)(read_data2))
    )
  )
  (_instantiation SignExt 0 282 (_component SignExtender )
    (_port
      ((input_16)(if_id_instr(d_15_0)))
      ((output_32)(sign_ext_imm))
    )
  )
  (_instantiation Branch_Comp 0 283 (_component Comparator )
    (_port
      ((in1)(read_data1))
      ((in2)(read_data2))
      ((equal)(branch_taken_flag))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation Branch_Adder 0 285 (_component Adder )
    (_port
      ((in0)(if_id_pc_plus4))
      ((in1)(shifted_imm))
      ((output)(branch_target_address))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation HazardUnit 0 289 (_component HazardDetectionUnit )
    (_port
      ((id_ex_mem_read)(id_ex_mem_read))
      ((id_ex_rt)(id_ex_rt))
      ((if_id_rs)(if_id_instr(d_25_21)))
      ((if_id_rt)(if_id_instr(d_20_16)))
      ((PC_Write)(pc_write_enable))
      ((if_id_write)(if_id_write_enable))
      ((mux_hazard)(hazard_stall_flag))
    )
    (_use (_entity . hazarddetectionunit)
    )
  )
  (_instantiation Pipe_ID_EX 0 310 (_component ID_EX_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(safe_reg_write))
      ((wb_mem_to_reg_in)(safe_mem_to_reg))
      ((mem_read_in)(safe_mem_read))
      ((mem_write_in)(safe_mem_write))
      ((ex_reg_dst_in)(safe_reg_dst))
      ((ex_alu_src_in)(safe_alu_src))
      ((ex_alu_op_in)(safe_alu_op))
      ((pc_plus4_in)(if_id_pc_plus4))
      ((read_data1_in)(read_data1))
      ((read_data2_in)(read_data2))
      ((sign_ext_imm_in)(sign_ext_imm))
      ((rs_addr_in)(if_id_instr(d_25_21)))
      ((rt_addr_in)(if_id_instr(d_20_16)))
      ((rd_addr_in)(if_id_instr(d_15_11)))
      ((wb_reg_write_out)(id_ex_wb_reg_write))
      ((wb_mem_to_reg_out)(id_ex_wb_mem_to_reg))
      ((mem_read_out)(id_ex_mem_read))
      ((mem_write_out)(id_ex_mem_write))
      ((ex_reg_dst_out)(id_ex_reg_dst))
      ((ex_alu_src_out)(id_ex_alu_src))
      ((ex_alu_op_out)(id_ex_alu_op))
      ((read_data1_out)(id_ex_read_data1))
      ((read_data2_out)(id_ex_read_data2))
      ((sign_ext_imm_out)(id_ex_sign_ext))
      ((rs_addr_out)(id_ex_rs))
      ((rt_addr_out)(id_ex_rt))
      ((rd_addr_out)(id_ex_rd))
    )
    (_use (_entity . id_ex_register)
    )
  )
  (_instantiation FwdUnit 0 329 (_component ForwardingUnit )
    (_port
      ((id_ex_rs)(id_ex_rs))
      ((id_ex_rt)(id_ex_rt))
      ((ex_mem_rd)(ex_mem_write_reg))
      ((mem_wb_rd)(mem_wb_write_reg))
      ((ex_mem_reg_write)(ex_mem_wb_reg_write))
      ((mem_wb_reg_write)(mem_wb_wb_reg_write))
      ((forward_a)(forward_a_sel))
      ((forward_b)(forward_b_sel))
    )
    (_use (_entity . forwardingunit)
      (_port
        ((id_ex_rs)(id_ex_rs))
        ((id_ex_rt)(id_ex_rt))
        ((ex_mem_rd)(ex_mem_rd))
        ((ex_mem_reg_write)(ex_mem_reg_write))
        ((mem_wb_rd)(mem_wb_rd))
        ((mem_wb_reg_write)(mem_wb_reg_write))
        ((forward_a)(forward_a))
        ((forward_b)(forward_b))
      )
    )
  )
  (_instantiation ALU_Input_Mux 0 355 (_component Mux2x1 )
    (_port
      ((sel)(id_ex_alu_src))
      ((in0)(alu_in_b_forwarded))
      ((in1)(id_ex_sign_ext))
      ((output)(alu_input_b))
    )
  )
  (_instantiation ALU_Ctrl_Unit 0 363 (_component ALU_Control )
    (_port
      ((ALUOp)(id_ex_alu_op))
      ((Funct)(id_ex_sign_ext(d_5_0)))
      ((ALU_Control_Out)(alu_control_signal))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation Main_ALU 0 367 (_component ALU )
    (_port
      ((A)(alu_in_a_final))
      ((B)(alu_input_b))
      ((ALU_Control)(alu_control_signal))
      ((ALU_Result)(alu_result_out))
      ((Zero)(alu_zero_out))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation Pipe_EX_MEM 0 376 (_component EX_MEM_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(id_ex_wb_reg_write))
      ((wb_mem_to_reg_in)(id_ex_wb_mem_to_reg))
      ((mem_read_in)(id_ex_mem_read))
      ((mem_write_in)(id_ex_mem_write))
      ((alu_result_in)(alu_result_out))
      ((write_data_in)(alu_in_b_forwarded))
      ((write_reg_addr_in)(write_reg_dest_5bit))
      ((wb_reg_write_out)(ex_mem_wb_reg_write))
      ((wb_mem_to_reg_out)(ex_mem_wb_mem_to_reg))
      ((mem_read_out)(ex_mem_mem_read))
      ((mem_write_out)(ex_mem_mem_write))
      ((alu_result_out)(ex_mem_alu_result))
      ((write_data_out)(ex_mem_write_data))
      ((write_reg_addr_out)(ex_mem_write_reg))
    )
    (_use (_entity . ex_mem_register)
    )
  )
  (_instantiation DataMem 0 390 (_component DataMemory )
    (_port
      ((clk)(clk))
      ((address)(ex_mem_alu_result))
      ((write_data)(ex_mem_write_data))
      ((mem_write)(ex_mem_mem_write))
      ((mem_read)(ex_mem_mem_read))
      ((read_data)(mem_read_data))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation Pipe_MEM_WB 0 396 (_component MEM_WB_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(ex_mem_wb_reg_write))
      ((wb_mem_to_reg_in)(ex_mem_wb_mem_to_reg))
      ((read_data_in)(mem_read_data))
      ((alu_result_in)(ex_mem_alu_result))
      ((write_reg_addr_in)(ex_mem_write_reg))
      ((wb_reg_write_out)(mem_wb_wb_reg_write))
      ((wb_mem_to_reg_out)(mem_wb_wb_mem_to_reg))
      ((read_data_out)(mem_wb_read_data))
      ((alu_result_out)(mem_wb_alu_result))
      ((write_reg_addr_out)(mem_wb_write_reg))
    )
    (_use (_entity . mem_wb_register)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1356 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1370 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1378 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1386 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1392 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1394 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1396 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13100 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13102 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13104 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13108 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13110 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13114 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13116 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13120 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13122 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13126 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13128 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13132 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13134 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13136 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pc_current ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal pc_next ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal instr_fetched ~std_logic_vector{31~downto~0}~13136 0 167 (_architecture (_uni ))))
    (_signal (_internal pc_after_branch ~std_logic_vector{31~downto~0}~13136 0 170 (_architecture (_uni ))))
    (_signal (_internal if_id_pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 173 (_architecture (_uni ))))
    (_signal (_internal if_id_instr ~std_logic_vector{31~downto~0}~13136 0 173 (_architecture (_uni ))))
    (_signal (_internal if_id_flush ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal read_data1 ~std_logic_vector{31~downto~0}~13136 0 177 (_architecture (_uni ))))
    (_signal (_internal read_data2 ~std_logic_vector{31~downto~0}~13136 0 177 (_architecture (_uni ))))
    (_signal (_internal sign_ext_imm ~std_logic_vector{31~downto~0}~13136 0 178 (_architecture (_uni ))))
    (_signal (_internal branch_target_address ~std_logic_vector{31~downto~0}~13136 0 179 (_architecture (_uni ))))
    (_signal (_internal shifted_imm ~std_logic_vector{31~downto~0}~13136 0 179 (_architecture (_uni ))))
    (_signal (_internal branch_decision ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal branch_taken_flag ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal jump_ctrl ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal jump_address ~std_logic_vector{31~downto~0}~13136 0 184 (_architecture (_uni ))))
    (_signal (_internal reg_dst_ctrl ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal alu_src_ctrl ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13138 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op_ctrl ~std_logic_vector{1~downto~0}~13138 0 188 (_architecture (_uni ))))
    (_signal (_internal branch_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_read_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_write_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal reg_write_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_to_reg_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal safe_reg_dst ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal safe_alu_src ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal safe_alu_op ~std_logic_vector{1~downto~0}~13138 0 193 (_architecture (_uni ))))
    (_signal (_internal safe_mem_read ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal safe_mem_write ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal safe_reg_write ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal safe_mem_to_reg ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal id_ex_wb_reg_write ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal id_ex_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 199 (_architecture (_uni ))))
    (_signal (_internal id_ex_mem_write ~extieee.std_logic_1164.std_logic 0 199 (_architecture (_uni ))))
    (_signal (_internal id_ex_reg_dst ~extieee.std_logic_1164.std_logic 0 200 (_architecture (_uni ))))
    (_signal (_internal id_ex_alu_src ~extieee.std_logic_1164.std_logic 0 200 (_architecture (_uni ))))
    (_signal (_internal id_ex_alu_op ~std_logic_vector{1~downto~0}~13138 0 201 (_architecture (_uni ))))
    (_signal (_internal id_ex_pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_read_data1 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_read_data2 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_sign_ext ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13140 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal id_ex_rs ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_signal (_internal id_ex_rt ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_signal (_internal id_ex_rd ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13142 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal alu_control_signal ~std_logic_vector{3~downto~0}~13142 0 206 (_architecture (_uni ))))
    (_signal (_internal alu_input_b ~std_logic_vector{31~downto~0}~13136 0 207 (_architecture (_uni ))))
    (_signal (_internal alu_result_out ~std_logic_vector{31~downto~0}~13136 0 207 (_architecture (_uni ))))
    (_signal (_internal alu_zero_out ~extieee.std_logic_1164.std_logic 0 208 (_architecture (_uni ))))
    (_signal (_internal write_reg_dest_5bit ~std_logic_vector{4~downto~0}~13140 0 209 (_architecture (_uni ))))
    (_signal (_internal forward_a_sel ~std_logic_vector{1~downto~0}~13138 0 212 (_architecture (_uni ))))
    (_signal (_internal forward_b_sel ~std_logic_vector{1~downto~0}~13138 0 212 (_architecture (_uni ))))
    (_signal (_internal alu_in_a_final ~std_logic_vector{31~downto~0}~13136 0 213 (_architecture (_uni ))))
    (_signal (_internal alu_in_b_forwarded ~std_logic_vector{31~downto~0}~13136 0 213 (_architecture (_uni ))))
    (_signal (_internal ex_mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 216 (_architecture (_uni ))))
    (_signal (_internal ex_mem_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 216 (_architecture (_uni ))))
    (_signal (_internal ex_mem_mem_read ~extieee.std_logic_1164.std_logic 0 217 (_architecture (_uni ))))
    (_signal (_internal ex_mem_mem_write ~extieee.std_logic_1164.std_logic 0 217 (_architecture (_uni ))))
    (_signal (_internal ex_mem_alu_result ~std_logic_vector{31~downto~0}~13136 0 218 (_architecture (_uni ))))
    (_signal (_internal ex_mem_write_data ~std_logic_vector{31~downto~0}~13136 0 218 (_architecture (_uni ))))
    (_signal (_internal ex_mem_write_reg ~std_logic_vector{4~downto~0}~13140 0 219 (_architecture (_uni ))))
    (_signal (_internal mem_read_data ~std_logic_vector{31~downto~0}~13136 0 222 (_architecture (_uni ))))
    (_signal (_internal mem_wb_wb_reg_write ~extieee.std_logic_1164.std_logic 0 225 (_architecture (_uni ))))
    (_signal (_internal mem_wb_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 225 (_architecture (_uni ))))
    (_signal (_internal mem_wb_read_data ~std_logic_vector{31~downto~0}~13136 0 226 (_architecture (_uni ))))
    (_signal (_internal mem_wb_alu_result ~std_logic_vector{31~downto~0}~13136 0 226 (_architecture (_uni ))))
    (_signal (_internal mem_wb_write_reg ~std_logic_vector{4~downto~0}~13140 0 227 (_architecture (_uni ))))
    (_signal (_internal final_write_data ~std_logic_vector{31~downto~0}~13136 0 230 (_architecture (_uni ))))
    (_signal (_internal pc_write_enable ~extieee.std_logic_1164.std_logic 0 233 (_architecture (_uni ))))
    (_signal (_internal if_id_write_enable ~extieee.std_logic_1164.std_logic 0 234 (_architecture (_uni ))))
    (_signal (_internal hazard_stall_flag ~extieee.std_logic_1164.std_logic 0 235 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{29~downto~0}~13 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13143 0 292 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13144 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13145 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13146 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__254(_architecture 0 0 254 (_assignment (_simple)(_target(9))(_sensitivity(15)(17)))))
      (line__263(_architecture 1 0 263 (_assignment (_simple)(_target(18))(_sensitivity(7(d_31_28))(8(d_25_0))))))
      (line__284(_architecture 2 0 284 (_assignment (_simple)(_target(14))(_sensitivity(12(d_29_0))))))
      (line__286(_architecture 3 0 286 (_assignment (_simple)(_target(15))(_sensitivity(16)(22)))))
      (line__301(_architecture 4 0 301 (_assignment (_simple)(_target(27))(_sensitivity(19)(73)))))
      (line__302(_architecture 5 0 302 (_assignment (_simple)(_target(28))(_sensitivity(20)(73)))))
      (line__303(_architecture 6 0 303 (_assignment (_simple)(_target(29))(_sensitivity(21)(73)))))
      (line__304(_architecture 7 0 304 (_assignment (_simple)(_target(30))(_sensitivity(23)(73)))))
      (line__305(_architecture 8 0 305 (_assignment (_simple)(_target(31))(_sensitivity(24)(73)))))
      (line__306(_architecture 9 0 306 (_assignment (_simple)(_target(32))(_sensitivity(25)(73)))))
      (line__307(_architecture 10 0 307 (_assignment (_simple)(_target(33))(_sensitivity(26)(73)))))
      (line__341(_architecture 11 0 341 (_assignment (_simple)(_target(55))(_sensitivity(42)(53)(61)(70)))))
      (line__348(_architecture 12 0 348 (_assignment (_simple)(_target(56))(_sensitivity(43)(54)(61)(70)))))
      (line__365(_architecture 13 0 365 (_assignment (_simple)(_target(52))(_sensitivity(38)(46)(47)))))
      (line__407(_architecture 14 0 407 (_assignment (_simple)(_target(70))(_sensitivity(66)(67)(68)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 3 )
  )
  (_model . Behavioral 15 -1
  )
)
I 000051 55 1544          1766002836607 Behavioral
(_unit VHDL (mux2x1 0 4 (behavioral 0 13 ))
  (_version v33)
  (_time 1766002836607 2025.12.17 22:20:36)
  (_source (\./src/Mux2x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836597)
    (_use )
  )
  (_object
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2235          1766002836735 Behavioral
(_unit VHDL (mux4x1 0 4 (behavioral 0 15 ))
  (_version v33)
  (_time 1766002836735 2025.12.17 22:20:36)
  (_source (\./src/Mux4x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2083          1766002836864 Behavioral
(_unit VHDL (pc_register 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1766002836863 2025.12.17 22:20:36)
  (_source (\./src/PC_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836850)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_in ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_out ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal current_pc ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(3)(2)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((pc_out)(current_pc)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 5261          1766002836994 Behavioral
(_unit VHDL (registerfile 0 5 (behavioral 0 17 ))
  (_version v33)
  (_time 1766002836993 2025.12.17 22:20:36)
  (_source (\./src/RegisterFile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836980)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reg_write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~128 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers reg_array 0 19 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(2)(5)(6)))))
      (line__35(_architecture 1 0 35 (_process (_simple)(_target(7))(_sensitivity(9)(2)(3)(5)(6)))))
      (line__44(_architecture 2 0 44 (_process (_simple)(_target(8))(_sensitivity(9)(2)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 1353          1766002837114 Behavioral
(_unit VHDL (signextender 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1766002837114 2025.12.17 22:20:37)
  (_source (\./src/SignExtender.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002837107)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input_16 ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output_32 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 41201         1766002837434 Behavioral
(_unit VHDL (mips_toplevel 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1766002837433 2025.12.17 22:20:37)
  (_source (\./src/MIPS_TopLevel.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836316)
    (_use )
  )
  (_component
    (Mux2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{31~downto~0}~1314 0 31 (_entity (_out ))))
      )
    )
    (PC_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal pc_in ~std_logic_vector{31~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal pc_out ~std_logic_vector{31~downto~0}~132 0 20 (_entity (_out ))))
      )
    )
    (Adder
      (_object
        (_port (_internal in0 ~std_logic_vector{31~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{31~downto~0}~138 0 25 (_entity (_out ))))
      )
    )
    (InstructionMemory
      (_object
        (_port (_internal address ~std_logic_vector{31~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (IF_ID_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal flush ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal write_en ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal instruction_in ~std_logic_vector{31~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1326 0 42 (_entity (_out ))))
        (_port (_internal instruction_out ~std_logic_vector{31~downto~0}~1326 0 42 (_entity (_out ))))
      )
    )
    (ControlUnit
      (_object
        (_port (_internal Opcode ~std_logic_vector{5~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 48 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (RegisterFile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reg_write ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal write_reg ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~1332 0 56 (_entity (_in ))))
        (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~1336 0 57 (_entity (_out ))))
        (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (SignExtender
      (_object
        (_port (_internal input_16 ~std_logic_vector{15~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal output_32 ~std_logic_vector{31~downto~0}~1338 0 62 (_entity (_out ))))
      )
    )
    (Comparator
      (_object
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{31~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (HazardDetectionUnit
      (_object
        (_port (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~1344 0 73 (_entity (_in ))))
        (_port (_internal if_id_rs ~std_logic_vector{4~downto~0}~1346 0 74 (_entity (_in ))))
        (_port (_internal if_id_rt ~std_logic_vector{4~downto~0}~1348 0 75 (_entity (_in ))))
        (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
        (_port (_internal if_id_write ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
        (_port (_internal mux_hazard ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
      )
    )
    (ID_EX_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal ex_reg_dst_in ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal ex_alu_src_in ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal ex_alu_op_in ~std_logic_vector{1~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal read_data1_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal read_data2_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal sign_ext_imm_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal rs_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal rt_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal rd_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal ex_reg_dst_out ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal ex_alu_src_out ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal ex_alu_op_out ~std_logic_vector{1~downto~0}~1378 0 108 (_entity (_out ))))
        (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal read_data1_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal read_data2_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal sign_ext_imm_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal rs_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
        (_port (_internal rt_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
        (_port (_internal rd_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
      )
    )
    (ForwardingUnit
      (_object
        (_port (_internal id_ex_rs ~std_logic_vector{4~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~1352 0 85 (_entity (_in ))))
        (_port (_internal ex_mem_rd ~std_logic_vector{4~downto~0}~1354 0 86 (_entity (_in ))))
        (_port (_internal mem_wb_rd ~std_logic_vector{4~downto~0}~1356 0 87 (_entity (_in ))))
        (_port (_internal ex_mem_reg_write ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal forward_a ~std_logic_vector{1~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal forward_b ~std_logic_vector{1~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
    (ALU_Control
      (_object
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~1394 0 115 (_entity (_in ))))
        (_port (_internal Funct ~std_logic_vector{5~downto~0}~1396 0 116 (_entity (_in ))))
        (_port (_internal ALU_Control_Out ~std_logic_vector{3~downto~0}~13 0 117 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~13100 0 121 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~13100 0 121 (_entity (_in ))))
        (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~13102 0 122 (_entity (_in ))))
        (_port (_internal ALU_Result ~std_logic_vector{31~downto~0}~13104 0 123 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (EX_MEM_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~13108 0 132 (_entity (_in ))))
        (_port (_internal write_data_in ~std_logic_vector{31~downto~0}~13108 0 132 (_entity (_in ))))
        (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~13110 0 133 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 135 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 135 (_entity (_out ))))
        (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~13114 0 137 (_entity (_out ))))
        (_port (_internal write_data_out ~std_logic_vector{31~downto~0}~13114 0 137 (_entity (_out ))))
        (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~13116 0 138 (_entity (_out ))))
      )
    )
    (DataMemory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{31~downto~0}~13120 0 144 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~13120 0 144 (_entity (_in ))))
        (_port (_internal mem_write ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal mem_read ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~13122 0 146 (_entity (_out ))))
      )
    )
    (MEM_WB_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ))))
        (_port (_internal read_data_in ~std_logic_vector{31~downto~0}~13126 0 153 (_entity (_in ))))
        (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~13126 0 153 (_entity (_in ))))
        (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~13128 0 154 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 156 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 156 (_entity (_out ))))
        (_port (_internal read_data_out ~std_logic_vector{31~downto~0}~13132 0 157 (_entity (_out ))))
        (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~13132 0 157 (_entity (_out ))))
        (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~13134 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation Branch_Mux 0 243 (_component Mux2x1 )
    (_port
      ((sel)(branch_decision))
      ((in0)(pc_plus4))
      ((in1)(branch_target_address))
      ((output)(pc_after_branch))
    )
    (_use (_entity . mux2x1)
    )
  )
  (_instantiation Jump_Mux 0 246 (_component Mux2x1 )
    (_port
      ((sel)(jump_ctrl))
      ((in0)(pc_after_branch))
      ((in1)(jump_address))
      ((output)(pc_next))
    )
    (_use (_entity . mux2x1)
    )
  )
  (_instantiation PC 0 248 (_component PC_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((PC_Write)(pc_write_enable))
      ((pc_in)(pc_next))
      ((pc_out)(pc_current))
    )
    (_use (_entity . pc_register)
    )
  )
  (_instantiation PC_Adder 0 249 (_component Adder )
    (_port
      ((in0)(pc_current))
      ((in1)(_string \x"00000004"\))
      ((output)(pc_plus4))
    )
    (_use (_entity . adder)
      (_port
        ((in0)(in0))
        ((in1)(in1))
        ((output)(output))
      )
    )
  )
  (_instantiation IMem 0 250 (_component InstructionMemory )
    (_port
      ((address)(pc_current))
      ((instruction)(instr_fetched))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation Pipe_IF_ID 0 256 (_component IF_ID_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((flush)(if_id_flush))
      ((write_en)(if_id_write_enable))
      ((pc_plus4_in)(pc_plus4))
      ((instruction_in)(instr_fetched))
      ((pc_plus4_out)(if_id_pc_plus4))
      ((instruction_out)(if_id_instr))
    )
    (_use (_entity . if_id_register)
    )
  )
  (_instantiation Control 0 265 (_component ControlUnit )
    (_port
      ((Opcode)(if_id_instr(d_31_26)))
      ((RegDst)(reg_dst_ctrl))
      ((ALUSrc)(alu_src_ctrl))
      ((ALUOp)(alu_op_ctrl))
      ((Branch)(branch_ctrl))
      ((MemRead)(mem_read_ctrl))
      ((MemWrite)(mem_write_ctrl))
      ((RegWrite)(reg_write_ctrl))
      ((MemtoReg)(mem_to_reg_ctrl))
      ((Jump)(jump_ctrl))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation RegFile 0 273 (_component RegisterFile )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((reg_write)(mem_wb_wb_reg_write))
      ((read_reg1)(if_id_instr(d_25_21)))
      ((read_reg2)(if_id_instr(d_20_16)))
      ((write_reg)(mem_wb_write_reg))
      ((write_data)(final_write_data))
      ((read_data1)(read_data1))
      ((read_data2)(read_data2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation SignExt 0 282 (_component SignExtender )
    (_port
      ((input_16)(if_id_instr(d_15_0)))
      ((output_32)(sign_ext_imm))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation Branch_Comp 0 283 (_component Comparator )
    (_port
      ((in1)(read_data1))
      ((in2)(read_data2))
      ((equal)(branch_taken_flag))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation Branch_Adder 0 285 (_component Adder )
    (_port
      ((in0)(if_id_pc_plus4))
      ((in1)(shifted_imm))
      ((output)(branch_target_address))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation HazardUnit 0 289 (_component HazardDetectionUnit )
    (_port
      ((id_ex_mem_read)(id_ex_mem_read))
      ((id_ex_rt)(id_ex_rt))
      ((if_id_rs)(if_id_instr(d_25_21)))
      ((if_id_rt)(if_id_instr(d_20_16)))
      ((PC_Write)(pc_write_enable))
      ((if_id_write)(if_id_write_enable))
      ((mux_hazard)(hazard_stall_flag))
    )
    (_use (_entity . hazarddetectionunit)
    )
  )
  (_instantiation Pipe_ID_EX 0 310 (_component ID_EX_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(safe_reg_write))
      ((wb_mem_to_reg_in)(safe_mem_to_reg))
      ((mem_read_in)(safe_mem_read))
      ((mem_write_in)(safe_mem_write))
      ((ex_reg_dst_in)(safe_reg_dst))
      ((ex_alu_src_in)(safe_alu_src))
      ((ex_alu_op_in)(safe_alu_op))
      ((pc_plus4_in)(if_id_pc_plus4))
      ((read_data1_in)(read_data1))
      ((read_data2_in)(read_data2))
      ((sign_ext_imm_in)(sign_ext_imm))
      ((rs_addr_in)(if_id_instr(d_25_21)))
      ((rt_addr_in)(if_id_instr(d_20_16)))
      ((rd_addr_in)(if_id_instr(d_15_11)))
      ((wb_reg_write_out)(id_ex_wb_reg_write))
      ((wb_mem_to_reg_out)(id_ex_wb_mem_to_reg))
      ((mem_read_out)(id_ex_mem_read))
      ((mem_write_out)(id_ex_mem_write))
      ((ex_reg_dst_out)(id_ex_reg_dst))
      ((ex_alu_src_out)(id_ex_alu_src))
      ((ex_alu_op_out)(id_ex_alu_op))
      ((read_data1_out)(id_ex_read_data1))
      ((read_data2_out)(id_ex_read_data2))
      ((sign_ext_imm_out)(id_ex_sign_ext))
      ((rs_addr_out)(id_ex_rs))
      ((rt_addr_out)(id_ex_rt))
      ((rd_addr_out)(id_ex_rd))
    )
    (_use (_entity . id_ex_register)
    )
  )
  (_instantiation FwdUnit 0 329 (_component ForwardingUnit )
    (_port
      ((id_ex_rs)(id_ex_rs))
      ((id_ex_rt)(id_ex_rt))
      ((ex_mem_rd)(ex_mem_write_reg))
      ((mem_wb_rd)(mem_wb_write_reg))
      ((ex_mem_reg_write)(ex_mem_wb_reg_write))
      ((mem_wb_reg_write)(mem_wb_wb_reg_write))
      ((forward_a)(forward_a_sel))
      ((forward_b)(forward_b_sel))
    )
    (_use (_entity . forwardingunit)
      (_port
        ((id_ex_rs)(id_ex_rs))
        ((id_ex_rt)(id_ex_rt))
        ((ex_mem_rd)(ex_mem_rd))
        ((ex_mem_reg_write)(ex_mem_reg_write))
        ((mem_wb_rd)(mem_wb_rd))
        ((mem_wb_reg_write)(mem_wb_reg_write))
        ((forward_a)(forward_a))
        ((forward_b)(forward_b))
      )
    )
  )
  (_instantiation ALU_Input_Mux 0 355 (_component Mux2x1 )
    (_port
      ((sel)(id_ex_alu_src))
      ((in0)(alu_in_b_forwarded))
      ((in1)(id_ex_sign_ext))
      ((output)(alu_input_b))
    )
    (_use (_entity . mux2x1)
    )
  )
  (_instantiation ALU_Ctrl_Unit 0 363 (_component ALU_Control )
    (_port
      ((ALUOp)(id_ex_alu_op))
      ((Funct)(id_ex_sign_ext(d_5_0)))
      ((ALU_Control_Out)(alu_control_signal))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation Main_ALU 0 367 (_component ALU )
    (_port
      ((A)(alu_in_a_final))
      ((B)(alu_input_b))
      ((ALU_Control)(alu_control_signal))
      ((ALU_Result)(alu_result_out))
      ((Zero)(alu_zero_out))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation Pipe_EX_MEM 0 376 (_component EX_MEM_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(id_ex_wb_reg_write))
      ((wb_mem_to_reg_in)(id_ex_wb_mem_to_reg))
      ((mem_read_in)(id_ex_mem_read))
      ((mem_write_in)(id_ex_mem_write))
      ((alu_result_in)(alu_result_out))
      ((write_data_in)(alu_in_b_forwarded))
      ((write_reg_addr_in)(write_reg_dest_5bit))
      ((wb_reg_write_out)(ex_mem_wb_reg_write))
      ((wb_mem_to_reg_out)(ex_mem_wb_mem_to_reg))
      ((mem_read_out)(ex_mem_mem_read))
      ((mem_write_out)(ex_mem_mem_write))
      ((alu_result_out)(ex_mem_alu_result))
      ((write_data_out)(ex_mem_write_data))
      ((write_reg_addr_out)(ex_mem_write_reg))
    )
    (_use (_entity . ex_mem_register)
    )
  )
  (_instantiation DataMem 0 390 (_component DataMemory )
    (_port
      ((clk)(clk))
      ((address)(ex_mem_alu_result))
      ((write_data)(ex_mem_write_data))
      ((mem_write)(ex_mem_mem_write))
      ((mem_read)(ex_mem_mem_read))
      ((read_data)(mem_read_data))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation Pipe_MEM_WB 0 396 (_component MEM_WB_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(ex_mem_wb_reg_write))
      ((wb_mem_to_reg_in)(ex_mem_wb_mem_to_reg))
      ((read_data_in)(mem_read_data))
      ((alu_result_in)(ex_mem_alu_result))
      ((write_reg_addr_in)(ex_mem_write_reg))
      ((wb_reg_write_out)(mem_wb_wb_reg_write))
      ((wb_mem_to_reg_out)(mem_wb_wb_mem_to_reg))
      ((read_data_out)(mem_wb_read_data))
      ((alu_result_out)(mem_wb_alu_result))
      ((write_reg_addr_out)(mem_wb_write_reg))
    )
    (_use (_entity . mem_wb_register)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1356 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1370 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1378 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1386 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1392 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1394 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1396 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13100 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13102 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13104 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13108 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13110 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13114 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13116 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13120 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13122 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13126 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13128 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13132 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13134 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13136 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pc_current ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal pc_next ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal instr_fetched ~std_logic_vector{31~downto~0}~13136 0 167 (_architecture (_uni ))))
    (_signal (_internal pc_after_branch ~std_logic_vector{31~downto~0}~13136 0 170 (_architecture (_uni ))))
    (_signal (_internal if_id_pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 173 (_architecture (_uni ))))
    (_signal (_internal if_id_instr ~std_logic_vector{31~downto~0}~13136 0 173 (_architecture (_uni ))))
    (_signal (_internal if_id_flush ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal read_data1 ~std_logic_vector{31~downto~0}~13136 0 177 (_architecture (_uni ))))
    (_signal (_internal read_data2 ~std_logic_vector{31~downto~0}~13136 0 177 (_architecture (_uni ))))
    (_signal (_internal sign_ext_imm ~std_logic_vector{31~downto~0}~13136 0 178 (_architecture (_uni ))))
    (_signal (_internal branch_target_address ~std_logic_vector{31~downto~0}~13136 0 179 (_architecture (_uni ))))
    (_signal (_internal shifted_imm ~std_logic_vector{31~downto~0}~13136 0 179 (_architecture (_uni ))))
    (_signal (_internal branch_decision ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal branch_taken_flag ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal jump_ctrl ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal jump_address ~std_logic_vector{31~downto~0}~13136 0 184 (_architecture (_uni ))))
    (_signal (_internal reg_dst_ctrl ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal alu_src_ctrl ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13138 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op_ctrl ~std_logic_vector{1~downto~0}~13138 0 188 (_architecture (_uni ))))
    (_signal (_internal branch_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_read_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_write_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal reg_write_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_to_reg_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal safe_reg_dst ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal safe_alu_src ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal safe_alu_op ~std_logic_vector{1~downto~0}~13138 0 193 (_architecture (_uni ))))
    (_signal (_internal safe_mem_read ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal safe_mem_write ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal safe_reg_write ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal safe_mem_to_reg ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal id_ex_wb_reg_write ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal id_ex_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 199 (_architecture (_uni ))))
    (_signal (_internal id_ex_mem_write ~extieee.std_logic_1164.std_logic 0 199 (_architecture (_uni ))))
    (_signal (_internal id_ex_reg_dst ~extieee.std_logic_1164.std_logic 0 200 (_architecture (_uni ))))
    (_signal (_internal id_ex_alu_src ~extieee.std_logic_1164.std_logic 0 200 (_architecture (_uni ))))
    (_signal (_internal id_ex_alu_op ~std_logic_vector{1~downto~0}~13138 0 201 (_architecture (_uni ))))
    (_signal (_internal id_ex_pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_read_data1 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_read_data2 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_sign_ext ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13140 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal id_ex_rs ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_signal (_internal id_ex_rt ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_signal (_internal id_ex_rd ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13142 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal alu_control_signal ~std_logic_vector{3~downto~0}~13142 0 206 (_architecture (_uni ))))
    (_signal (_internal alu_input_b ~std_logic_vector{31~downto~0}~13136 0 207 (_architecture (_uni ))))
    (_signal (_internal alu_result_out ~std_logic_vector{31~downto~0}~13136 0 207 (_architecture (_uni ))))
    (_signal (_internal alu_zero_out ~extieee.std_logic_1164.std_logic 0 208 (_architecture (_uni ))))
    (_signal (_internal write_reg_dest_5bit ~std_logic_vector{4~downto~0}~13140 0 209 (_architecture (_uni ))))
    (_signal (_internal forward_a_sel ~std_logic_vector{1~downto~0}~13138 0 212 (_architecture (_uni ))))
    (_signal (_internal forward_b_sel ~std_logic_vector{1~downto~0}~13138 0 212 (_architecture (_uni ))))
    (_signal (_internal alu_in_a_final ~std_logic_vector{31~downto~0}~13136 0 213 (_architecture (_uni ))))
    (_signal (_internal alu_in_b_forwarded ~std_logic_vector{31~downto~0}~13136 0 213 (_architecture (_uni ))))
    (_signal (_internal ex_mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 216 (_architecture (_uni ))))
    (_signal (_internal ex_mem_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 216 (_architecture (_uni ))))
    (_signal (_internal ex_mem_mem_read ~extieee.std_logic_1164.std_logic 0 217 (_architecture (_uni ))))
    (_signal (_internal ex_mem_mem_write ~extieee.std_logic_1164.std_logic 0 217 (_architecture (_uni ))))
    (_signal (_internal ex_mem_alu_result ~std_logic_vector{31~downto~0}~13136 0 218 (_architecture (_uni ))))
    (_signal (_internal ex_mem_write_data ~std_logic_vector{31~downto~0}~13136 0 218 (_architecture (_uni ))))
    (_signal (_internal ex_mem_write_reg ~std_logic_vector{4~downto~0}~13140 0 219 (_architecture (_uni ))))
    (_signal (_internal mem_read_data ~std_logic_vector{31~downto~0}~13136 0 222 (_architecture (_uni ))))
    (_signal (_internal mem_wb_wb_reg_write ~extieee.std_logic_1164.std_logic 0 225 (_architecture (_uni ))))
    (_signal (_internal mem_wb_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 225 (_architecture (_uni ))))
    (_signal (_internal mem_wb_read_data ~std_logic_vector{31~downto~0}~13136 0 226 (_architecture (_uni ))))
    (_signal (_internal mem_wb_alu_result ~std_logic_vector{31~downto~0}~13136 0 226 (_architecture (_uni ))))
    (_signal (_internal mem_wb_write_reg ~std_logic_vector{4~downto~0}~13140 0 227 (_architecture (_uni ))))
    (_signal (_internal final_write_data ~std_logic_vector{31~downto~0}~13136 0 230 (_architecture (_uni ))))
    (_signal (_internal pc_write_enable ~extieee.std_logic_1164.std_logic 0 233 (_architecture (_uni ))))
    (_signal (_internal if_id_write_enable ~extieee.std_logic_1164.std_logic 0 234 (_architecture (_uni ))))
    (_signal (_internal hazard_stall_flag ~extieee.std_logic_1164.std_logic 0 235 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{29~downto~0}~13 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13143 0 292 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13144 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13145 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13146 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__254(_architecture 0 0 254 (_assignment (_simple)(_target(9))(_sensitivity(15)(17)))))
      (line__263(_architecture 1 0 263 (_assignment (_simple)(_target(18))(_sensitivity(7(d_31_28))(8(d_25_0))))))
      (line__284(_architecture 2 0 284 (_assignment (_simple)(_target(14))(_sensitivity(12(d_29_0))))))
      (line__286(_architecture 3 0 286 (_assignment (_simple)(_target(15))(_sensitivity(16)(22)))))
      (line__301(_architecture 4 0 301 (_assignment (_simple)(_target(27))(_sensitivity(19)(73)))))
      (line__302(_architecture 5 0 302 (_assignment (_simple)(_target(28))(_sensitivity(20)(73)))))
      (line__303(_architecture 6 0 303 (_assignment (_simple)(_target(29))(_sensitivity(21)(73)))))
      (line__304(_architecture 7 0 304 (_assignment (_simple)(_target(30))(_sensitivity(23)(73)))))
      (line__305(_architecture 8 0 305 (_assignment (_simple)(_target(31))(_sensitivity(24)(73)))))
      (line__306(_architecture 9 0 306 (_assignment (_simple)(_target(32))(_sensitivity(25)(73)))))
      (line__307(_architecture 10 0 307 (_assignment (_simple)(_target(33))(_sensitivity(26)(73)))))
      (line__341(_architecture 11 0 341 (_assignment (_simple)(_target(55))(_sensitivity(42)(53)(61)(70)))))
      (line__348(_architecture 12 0 348 (_assignment (_simple)(_target(56))(_sensitivity(43)(54)(61)(70)))))
      (line__365(_architecture 13 0 365 (_assignment (_simple)(_target(52))(_sensitivity(38)(46)(47)))))
      (line__407(_architecture 14 0 407 (_assignment (_simple)(_target(70))(_sensitivity(66)(67)(68)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 3 )
  )
  (_model . Behavioral 15 -1
  )
)
I 000051 55 1554          1766002837566 Behavioral
(_unit VHDL (mips_tb 0 4 (behavioral 0 8 ))
  (_version v33)
  (_time 1766002837565 2025.12.17 22:20:37)
  (_source (\./src/MIPS_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836178)
    (_use )
  )
  (_component
    (MIPS_TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
      )
    )
  )
  (_instantiation uut 0 23 (_component MIPS_TopLevel )
    (_port
      ((clk)(clk))
      ((rst)(rst))
    )
    (_use (_entity . mips_toplevel)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 19 (_architecture ((ns 4621819117588971520)))))
    (_process
      (clk_process(_architecture 0 0 28 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 36 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 2651          1766036856959 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1766036856959 2025.12.18 07:47:36)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal B ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_Result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((ALU_Result)(result)))(_target(3))(_sensitivity(5)))))
      (line__36(_architecture 2 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 3 -1
  )
)
V 000051 55 1481          1766036857084 Behavioral
(_unit VHDL (adder 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1766036857083 2025.12.18 07:47:37)
  (_source (\./src/Adder.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834403)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1761          1766036857193 Behavioral
(_unit VHDL (alu_control 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1766036857192 2025.12.18 07:47:37)
  (_source (\./src/ALU_Control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834701)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Funct ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Control_Out ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 3 2 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 2190          1766036857302 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 26 ))
  (_version v33)
  (_time 1766036857301 2025.12.18 07:47:37)
  (_source (\./src/ControlUnit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834946)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(9)(6)(4)(5)(3)(7)(8)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 3414          1766036857416 Behavioral
(_unit VHDL (ex_mem_register 0 4 (behavioral 0 32 ))
  (_version v33)
  (_time 1766036857415 2025.12.18 07:47:37)
  (_source (\./src/EX_MEM_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835206)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data_in ~std_logic_vector{31~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~12 0 18 (_entity (_in ))))
    (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~124 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data_out ~std_logic_vector{31~downto~0}~126 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~128 0 28 (_entity (_out ))))
    (_process
      (line__34(_architecture 0 0 34 (_process (_simple)(_target(15)(14)(9)(11)(12)(10)(13))(_sensitivity(1)(0))(_read(6)(4)(3)(2)(5)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 3368          1766036857530 Behavioral
(_unit VHDL (datamemory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1766036857529 2025.12.18 07:47:37)
  (_source (\./src/DataMemory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835071)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal mem_write ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal mem_read ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_type 0 18 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal RAM ram_type 0 19 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_variable (_internal addr_int ~extSTD.STANDARD.INTEGER 0 23 (_process 0 )))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal addr_int ~extSTD.STANDARD.INTEGER 0 40 (_process 1 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6))(_sensitivity(0))(_read(1)(3)(2(d_7_0))(2(d_15_8))(2(d_23_16))(2(d_31_24))))))
      (line__39(_architecture 1 0 39 (_process (_simple)(_target(5))(_sensitivity(6)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 1332          1766036857646 Behavioral
(_unit VHDL (comparator 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1766036857645 2025.12.18 07:47:37)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002834826)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1871          1766036857753 Behavioral
(_unit VHDL (hazarddetectionunit 0 4 (behavioral 0 20 ))
  (_version v33)
  (_time 1766036857752 2025.12.18 07:47:37)
  (_source (\./src/HazardDetectionUnit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835460)
    (_use )
  )
  (_object
    (_port (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal if_id_rs ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal if_id_rt ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_in ))))
    (_port (_internal pc_write ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal if_id_write ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal mux_hazard ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 3067          1766036857866 Behavioral
(_unit VHDL (if_id_register 0 4 (behavioral 0 21 ))
  (_version v33)
  (_time 1766036857865 2025.12.18 07:47:37)
  (_source (\./src/IF_ID_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835770)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal flush ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal write_en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction_in ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction_out ~std_logic_vector{31~downto~0}~126 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pc_reg ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal instr_reg ~std_logic_vector{31~downto~0}~13 0 24 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1))(_read(5)(2)(4)(3)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((pc_plus4_out)(pc_reg)))(_target(6))(_sensitivity(8)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_alias((instruction_out)(instr_reg)))(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 3 -1
  )
)
V 000051 55 6304          1766036857981 Behavioral
(_unit VHDL (id_ex_register 0 4 (behavioral 0 52 ))
  (_version v33)
  (_time 1766036857980 2025.12.18 07:47:37)
  (_source (\./src/ID_EX_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835638)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal ex_reg_dst_in ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal ex_alu_src_in ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ex_alu_op_in ~std_logic_vector{1~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data1_in ~std_logic_vector{31~downto~0}~122 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data2_in ~std_logic_vector{31~downto~0}~124 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_ext_imm_in ~std_logic_vector{31~downto~0}~126 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs_addr_in ~std_logic_vector{4~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rt_addr_in ~std_logic_vector{4~downto~0}~128 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd_addr_in ~std_logic_vector{4~downto~0}~1210 0 30 (_entity (_in ))))
    (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal ex_reg_dst_out ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal ex_alu_src_out ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ex_alu_op_out ~std_logic_vector{1~downto~0}~1212 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1214 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1214 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1216 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data1_out ~std_logic_vector{31~downto~0}~1216 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1218 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data2_out ~std_logic_vector{31~downto~0}~1218 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1220 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_ext_imm_out ~std_logic_vector{31~downto~0}~1220 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs_addr_out ~std_logic_vector{4~downto~0}~1222 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rt_addr_out ~std_logic_vector{4~downto~0}~1224 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd_addr_out ~std_logic_vector{4~downto~0}~1226 0 48 (_entity (_out ))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(18)(16)(17)(19)(20)(21)(22)(24)(23)(27)(28)(26)(25)(29))(_sensitivity(0)(1))(_read(14)(13)(12)(11)(9)(10)(4)(8)(2)(5)(7)(6)(3)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 3018          1766036858094 Behavioral
(_unit VHDL (mem_wb_register 0 4 (behavioral 0 27 ))
  (_version v33)
  (_time 1766036858093 2025.12.18 07:47:38)
  (_source (\./src/MEM_WB_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data_in ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data_out ~std_logic_vector{31~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~128 0 23 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(11)(10)(8)(7)(9))(_sensitivity(0)(1))(_read(3)(2)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 7508          1766036858215 Behavioral
(_unit VHDL (instructionmemory 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1766036858214 2025.12.18 07:47:38)
  (_source (\./src/InstructionMemory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835901)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal memory_type 0 14 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal RAM memory_type 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(4((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(8((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(21((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(22((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(33((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(34((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(35((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(36((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(37((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(38((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(39((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(40((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(41((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(42((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(43((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(44((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(45((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(46((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(47((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(48((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(49((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(50((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(51((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(52((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(53((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(54((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(55((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(56((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(57((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(58((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(59((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(60((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(61((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(62((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(63((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(64((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(65((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(66((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(67((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(68((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(69((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(70((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(71((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(72((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(73((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(74((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(75((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(76((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(77((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(78((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(79((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(80((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(81((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(82((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(83((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(84((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(85((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(86((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(87((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(88((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(89((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(90((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(91((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_variable (_internal addr_int ~extSTD.STANDARD.INTEGER 0 118 (_process 0 )))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 2235          1766036858325 Behavioral
(_unit VHDL (mux4x1 0 4 (behavioral 0 15 ))
  (_version v33)
  (_time 1766036858324 2025.12.18 07:47:38)
  (_source (\./src/Mux4x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(5))(_sensitivity(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1353          1766036858434 Behavioral
(_unit VHDL (signextender 0 4 (behavioral 0 11 ))
  (_version v33)
  (_time 1766036858434 2025.12.18 07:47:38)
  (_source (\./src/SignExtender.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002837107)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input_16 ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output_32 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 5261          1766036858551 Behavioral
(_unit VHDL (registerfile 0 5 (behavioral 0 17 ))
  (_version v33)
  (_time 1766036858551 2025.12.18 07:47:38)
  (_source (\./src/RegisterFile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836980)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reg_write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write_reg ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~128 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers reg_array 0 19 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(6)(2)(5)))))
      (line__35(_architecture 1 0 35 (_process (_simple)(_target(7))(_sensitivity(3)(6)(9)(2)(5)))))
      (line__44(_architecture 2 0 44 (_process (_simple)(_target(8))(_sensitivity(4)(6)(9)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Behavioral 3 -1
  )
)
V 000051 55 2083          1766036858670 Behavioral
(_unit VHDL (pc_register 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1766036858669 2025.12.18 07:47:38)
  (_source (\./src/PC_Register.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836850)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_in ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal pc_out ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal current_pc ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(3)(2)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((pc_out)(current_pc)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 1544          1766036858775 Behavioral
(_unit VHDL (mux2x1 0 4 (behavioral 0 13 ))
  (_version v33)
  (_time 1766036858774 2025.12.18 07:47:38)
  (_source (\./src/Mux2x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836597)
    (_use )
  )
  (_object
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 2510          1766036858883 Behavioral
(_unit VHDL (forwardingunit 0 4 (behavioral 0 22 ))
  (_version v33)
  (_time 1766036858882 2025.12.18 07:47:38)
  (_source (\./src/ForwardingUnit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002835334)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal id_ex_rs ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ex_mem_rd ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_in ))))
    (_port (_internal ex_mem_reg_write ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal mem_wb_rd ~std_logic_vector{4~downto~0}~126 0 14 (_entity (_in ))))
    (_port (_internal mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal forward_a ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal forward_b ~std_logic_vector{1~downto~0}~128 0 18 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(6)(7))(_sensitivity(2)(3)(1)(4)(5)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 2 2 2 )
    (3 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (2 2 2 2 2 )
    (2 3 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 41201         1766036859149 Behavioral
(_unit VHDL (mips_toplevel 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1766036859148 2025.12.18 07:47:39)
  (_source (\./src/MIPS_TopLevel.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836316)
    (_use )
  )
  (_component
    (Mux2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{31~downto~0}~1314 0 31 (_entity (_out ))))
      )
    )
    (PC_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal pc_in ~std_logic_vector{31~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal pc_out ~std_logic_vector{31~downto~0}~132 0 20 (_entity (_out ))))
      )
    )
    (Adder
      (_object
        (_port (_internal in0 ~std_logic_vector{31~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{31~downto~0}~138 0 25 (_entity (_out ))))
      )
    )
    (InstructionMemory
      (_object
        (_port (_internal address ~std_logic_vector{31~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (IF_ID_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal flush ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal write_en ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal instruction_in ~std_logic_vector{31~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1326 0 42 (_entity (_out ))))
        (_port (_internal instruction_out ~std_logic_vector{31~downto~0}~1326 0 42 (_entity (_out ))))
      )
    )
    (ControlUnit
      (_object
        (_port (_internal Opcode ~std_logic_vector{5~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 48 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (RegisterFile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reg_write ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal read_reg1 ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal read_reg2 ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal write_reg ~std_logic_vector{4~downto~0}~1330 0 55 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~1332 0 56 (_entity (_in ))))
        (_port (_internal read_data1 ~std_logic_vector{31~downto~0}~1336 0 57 (_entity (_out ))))
        (_port (_internal read_data2 ~std_logic_vector{31~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (SignExtender
      (_object
        (_port (_internal input_16 ~std_logic_vector{15~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal output_32 ~std_logic_vector{31~downto~0}~1338 0 62 (_entity (_out ))))
      )
    )
    (Comparator
      (_object
        (_port (_internal in1 ~std_logic_vector{31~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{31~downto~0}~1342 0 66 (_entity (_in ))))
        (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (HazardDetectionUnit
      (_object
        (_port (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~1344 0 73 (_entity (_in ))))
        (_port (_internal if_id_rs ~std_logic_vector{4~downto~0}~1346 0 74 (_entity (_in ))))
        (_port (_internal if_id_rt ~std_logic_vector{4~downto~0}~1348 0 75 (_entity (_in ))))
        (_port (_internal PC_Write ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
        (_port (_internal if_id_write ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
        (_port (_internal mux_hazard ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
      )
    )
    (ID_EX_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal ex_reg_dst_in ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal ex_alu_src_in ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal ex_alu_op_in ~std_logic_vector{1~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal pc_plus4_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal read_data1_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal read_data2_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal sign_ext_imm_in ~std_logic_vector{31~downto~0}~1370 0 102 (_entity (_in ))))
        (_port (_internal rs_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal rt_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal rd_addr_in ~std_logic_vector{4~downto~0}~1376 0 103 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal ex_reg_dst_out ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal ex_alu_src_out ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal ex_alu_op_out ~std_logic_vector{1~downto~0}~1378 0 108 (_entity (_out ))))
        (_port (_internal pc_plus4_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal read_data1_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal read_data2_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal sign_ext_imm_out ~std_logic_vector{31~downto~0}~1386 0 109 (_entity (_out ))))
        (_port (_internal rs_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
        (_port (_internal rt_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
        (_port (_internal rd_addr_out ~std_logic_vector{4~downto~0}~1392 0 110 (_entity (_out ))))
      )
    )
    (ForwardingUnit
      (_object
        (_port (_internal id_ex_rs ~std_logic_vector{4~downto~0}~1350 0 84 (_entity (_in ))))
        (_port (_internal id_ex_rt ~std_logic_vector{4~downto~0}~1352 0 85 (_entity (_in ))))
        (_port (_internal ex_mem_rd ~std_logic_vector{4~downto~0}~1354 0 86 (_entity (_in ))))
        (_port (_internal mem_wb_rd ~std_logic_vector{4~downto~0}~1356 0 87 (_entity (_in ))))
        (_port (_internal ex_mem_reg_write ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal forward_a ~std_logic_vector{1~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal forward_b ~std_logic_vector{1~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
    (ALU_Control
      (_object
        (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~1394 0 115 (_entity (_in ))))
        (_port (_internal Funct ~std_logic_vector{5~downto~0}~1396 0 116 (_entity (_in ))))
        (_port (_internal ALU_Control_Out ~std_logic_vector{3~downto~0}~13 0 117 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{31~downto~0}~13100 0 121 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{31~downto~0}~13100 0 121 (_entity (_in ))))
        (_port (_internal ALU_Control ~std_logic_vector{3~downto~0}~13102 0 122 (_entity (_in ))))
        (_port (_internal ALU_Result ~std_logic_vector{31~downto~0}~13104 0 123 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (EX_MEM_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal mem_read_in ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal mem_write_in ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~13108 0 132 (_entity (_in ))))
        (_port (_internal write_data_in ~std_logic_vector{31~downto~0}~13108 0 132 (_entity (_in ))))
        (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~13110 0 133 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 135 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 135 (_entity (_out ))))
        (_port (_internal mem_read_out ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal mem_write_out ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~13114 0 137 (_entity (_out ))))
        (_port (_internal write_data_out ~std_logic_vector{31~downto~0}~13114 0 137 (_entity (_out ))))
        (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~13116 0 138 (_entity (_out ))))
      )
    )
    (DataMemory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{31~downto~0}~13120 0 144 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~13120 0 144 (_entity (_in ))))
        (_port (_internal mem_write ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal mem_read ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~13122 0 146 (_entity (_out ))))
      )
    )
    (MEM_WB_Register
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ))))
        (_port (_internal wb_reg_write_in ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ))))
        (_port (_internal wb_mem_to_reg_in ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ))))
        (_port (_internal read_data_in ~std_logic_vector{31~downto~0}~13126 0 153 (_entity (_in ))))
        (_port (_internal alu_result_in ~std_logic_vector{31~downto~0}~13126 0 153 (_entity (_in ))))
        (_port (_internal write_reg_addr_in ~std_logic_vector{4~downto~0}~13128 0 154 (_entity (_in ))))
        (_port (_internal wb_reg_write_out ~extieee.std_logic_1164.std_logic 0 156 (_entity (_out ))))
        (_port (_internal wb_mem_to_reg_out ~extieee.std_logic_1164.std_logic 0 156 (_entity (_out ))))
        (_port (_internal read_data_out ~std_logic_vector{31~downto~0}~13132 0 157 (_entity (_out ))))
        (_port (_internal alu_result_out ~std_logic_vector{31~downto~0}~13132 0 157 (_entity (_out ))))
        (_port (_internal write_reg_addr_out ~std_logic_vector{4~downto~0}~13134 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation Branch_Mux 0 243 (_component Mux2x1 )
    (_port
      ((sel)(branch_decision))
      ((in0)(pc_plus4))
      ((in1)(branch_target_address))
      ((output)(pc_after_branch))
    )
    (_use (_entity . mux2x1)
    )
  )
  (_instantiation Jump_Mux 0 246 (_component Mux2x1 )
    (_port
      ((sel)(jump_ctrl))
      ((in0)(pc_after_branch))
      ((in1)(jump_address))
      ((output)(pc_next))
    )
    (_use (_entity . mux2x1)
    )
  )
  (_instantiation PC 0 248 (_component PC_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((PC_Write)(pc_write_enable))
      ((pc_in)(pc_next))
      ((pc_out)(pc_current))
    )
    (_use (_entity . pc_register)
    )
  )
  (_instantiation PC_Adder 0 249 (_component Adder )
    (_port
      ((in0)(pc_current))
      ((in1)(_string \x"00000004"\))
      ((output)(pc_plus4))
    )
    (_use (_entity . adder)
      (_port
        ((in0)(in0))
        ((in1)(in1))
        ((output)(output))
      )
    )
  )
  (_instantiation IMem 0 250 (_component InstructionMemory )
    (_port
      ((address)(pc_current))
      ((instruction)(instr_fetched))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation Pipe_IF_ID 0 256 (_component IF_ID_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((flush)(if_id_flush))
      ((write_en)(if_id_write_enable))
      ((pc_plus4_in)(pc_plus4))
      ((instruction_in)(instr_fetched))
      ((pc_plus4_out)(if_id_pc_plus4))
      ((instruction_out)(if_id_instr))
    )
    (_use (_entity . if_id_register)
    )
  )
  (_instantiation Control 0 265 (_component ControlUnit )
    (_port
      ((Opcode)(if_id_instr(d_31_26)))
      ((RegDst)(reg_dst_ctrl))
      ((ALUSrc)(alu_src_ctrl))
      ((ALUOp)(alu_op_ctrl))
      ((Branch)(branch_ctrl))
      ((MemRead)(mem_read_ctrl))
      ((MemWrite)(mem_write_ctrl))
      ((RegWrite)(reg_write_ctrl))
      ((MemtoReg)(mem_to_reg_ctrl))
      ((Jump)(jump_ctrl))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation RegFile 0 273 (_component RegisterFile )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((reg_write)(mem_wb_wb_reg_write))
      ((read_reg1)(if_id_instr(d_25_21)))
      ((read_reg2)(if_id_instr(d_20_16)))
      ((write_reg)(mem_wb_write_reg))
      ((write_data)(final_write_data))
      ((read_data1)(read_data1))
      ((read_data2)(read_data2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation SignExt 0 282 (_component SignExtender )
    (_port
      ((input_16)(if_id_instr(d_15_0)))
      ((output_32)(sign_ext_imm))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation Branch_Comp 0 283 (_component Comparator )
    (_port
      ((in1)(read_data1))
      ((in2)(read_data2))
      ((equal)(branch_taken_flag))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation Branch_Adder 0 285 (_component Adder )
    (_port
      ((in0)(if_id_pc_plus4))
      ((in1)(shifted_imm))
      ((output)(branch_target_address))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation HazardUnit 0 289 (_component HazardDetectionUnit )
    (_port
      ((id_ex_mem_read)(id_ex_mem_read))
      ((id_ex_rt)(id_ex_rt))
      ((if_id_rs)(if_id_instr(d_25_21)))
      ((if_id_rt)(if_id_instr(d_20_16)))
      ((PC_Write)(pc_write_enable))
      ((if_id_write)(if_id_write_enable))
      ((mux_hazard)(hazard_stall_flag))
    )
    (_use (_entity . hazarddetectionunit)
    )
  )
  (_instantiation Pipe_ID_EX 0 310 (_component ID_EX_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(safe_reg_write))
      ((wb_mem_to_reg_in)(safe_mem_to_reg))
      ((mem_read_in)(safe_mem_read))
      ((mem_write_in)(safe_mem_write))
      ((ex_reg_dst_in)(safe_reg_dst))
      ((ex_alu_src_in)(safe_alu_src))
      ((ex_alu_op_in)(safe_alu_op))
      ((pc_plus4_in)(if_id_pc_plus4))
      ((read_data1_in)(read_data1))
      ((read_data2_in)(read_data2))
      ((sign_ext_imm_in)(sign_ext_imm))
      ((rs_addr_in)(if_id_instr(d_25_21)))
      ((rt_addr_in)(if_id_instr(d_20_16)))
      ((rd_addr_in)(if_id_instr(d_15_11)))
      ((wb_reg_write_out)(id_ex_wb_reg_write))
      ((wb_mem_to_reg_out)(id_ex_wb_mem_to_reg))
      ((mem_read_out)(id_ex_mem_read))
      ((mem_write_out)(id_ex_mem_write))
      ((ex_reg_dst_out)(id_ex_reg_dst))
      ((ex_alu_src_out)(id_ex_alu_src))
      ((ex_alu_op_out)(id_ex_alu_op))
      ((read_data1_out)(id_ex_read_data1))
      ((read_data2_out)(id_ex_read_data2))
      ((sign_ext_imm_out)(id_ex_sign_ext))
      ((rs_addr_out)(id_ex_rs))
      ((rt_addr_out)(id_ex_rt))
      ((rd_addr_out)(id_ex_rd))
    )
    (_use (_entity . id_ex_register)
    )
  )
  (_instantiation FwdUnit 0 329 (_component ForwardingUnit )
    (_port
      ((id_ex_rs)(id_ex_rs))
      ((id_ex_rt)(id_ex_rt))
      ((ex_mem_rd)(ex_mem_write_reg))
      ((mem_wb_rd)(mem_wb_write_reg))
      ((ex_mem_reg_write)(ex_mem_wb_reg_write))
      ((mem_wb_reg_write)(mem_wb_wb_reg_write))
      ((forward_a)(forward_a_sel))
      ((forward_b)(forward_b_sel))
    )
    (_use (_entity . forwardingunit)
      (_port
        ((id_ex_rs)(id_ex_rs))
        ((id_ex_rt)(id_ex_rt))
        ((ex_mem_rd)(ex_mem_rd))
        ((ex_mem_reg_write)(ex_mem_reg_write))
        ((mem_wb_rd)(mem_wb_rd))
        ((mem_wb_reg_write)(mem_wb_reg_write))
        ((forward_a)(forward_a))
        ((forward_b)(forward_b))
      )
    )
  )
  (_instantiation ALU_Input_Mux 0 355 (_component Mux2x1 )
    (_port
      ((sel)(id_ex_alu_src))
      ((in0)(alu_in_b_forwarded))
      ((in1)(id_ex_sign_ext))
      ((output)(alu_input_b))
    )
    (_use (_entity . mux2x1)
    )
  )
  (_instantiation ALU_Ctrl_Unit 0 363 (_component ALU_Control )
    (_port
      ((ALUOp)(id_ex_alu_op))
      ((Funct)(id_ex_sign_ext(d_5_0)))
      ((ALU_Control_Out)(alu_control_signal))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation Main_ALU 0 367 (_component ALU )
    (_port
      ((A)(alu_in_a_final))
      ((B)(alu_input_b))
      ((ALU_Control)(alu_control_signal))
      ((ALU_Result)(alu_result_out))
      ((Zero)(alu_zero_out))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation Pipe_EX_MEM 0 376 (_component EX_MEM_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(id_ex_wb_reg_write))
      ((wb_mem_to_reg_in)(id_ex_wb_mem_to_reg))
      ((mem_read_in)(id_ex_mem_read))
      ((mem_write_in)(id_ex_mem_write))
      ((alu_result_in)(alu_result_out))
      ((write_data_in)(alu_in_b_forwarded))
      ((write_reg_addr_in)(write_reg_dest_5bit))
      ((wb_reg_write_out)(ex_mem_wb_reg_write))
      ((wb_mem_to_reg_out)(ex_mem_wb_mem_to_reg))
      ((mem_read_out)(ex_mem_mem_read))
      ((mem_write_out)(ex_mem_mem_write))
      ((alu_result_out)(ex_mem_alu_result))
      ((write_data_out)(ex_mem_write_data))
      ((write_reg_addr_out)(ex_mem_write_reg))
    )
    (_use (_entity . ex_mem_register)
    )
  )
  (_instantiation DataMem 0 390 (_component DataMemory )
    (_port
      ((clk)(clk))
      ((address)(ex_mem_alu_result))
      ((write_data)(ex_mem_write_data))
      ((mem_write)(ex_mem_mem_write))
      ((mem_read)(ex_mem_mem_read))
      ((read_data)(mem_read_data))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation Pipe_MEM_WB 0 396 (_component MEM_WB_Register )
    (_port
      ((clk)(clk))
      ((rst)(rst))
      ((wb_reg_write_in)(ex_mem_wb_reg_write))
      ((wb_mem_to_reg_in)(ex_mem_wb_mem_to_reg))
      ((read_data_in)(mem_read_data))
      ((alu_result_in)(ex_mem_alu_result))
      ((write_reg_addr_in)(ex_mem_write_reg))
      ((wb_reg_write_out)(mem_wb_wb_reg_write))
      ((wb_mem_to_reg_out)(mem_wb_wb_mem_to_reg))
      ((read_data_out)(mem_wb_read_data))
      ((alu_result_out)(mem_wb_alu_result))
      ((write_reg_addr_out)(mem_wb_write_reg))
    )
    (_use (_entity . mem_wb_register)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1342 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1356 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1370 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1378 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1386 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1392 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1394 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1396 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13100 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13102 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13104 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13108 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13110 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13114 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13116 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13120 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13122 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13126 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13128 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13132 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13134 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13136 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pc_current ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal pc_next ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 166 (_architecture (_uni ))))
    (_signal (_internal instr_fetched ~std_logic_vector{31~downto~0}~13136 0 167 (_architecture (_uni ))))
    (_signal (_internal pc_after_branch ~std_logic_vector{31~downto~0}~13136 0 170 (_architecture (_uni ))))
    (_signal (_internal if_id_pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 173 (_architecture (_uni ))))
    (_signal (_internal if_id_instr ~std_logic_vector{31~downto~0}~13136 0 173 (_architecture (_uni ))))
    (_signal (_internal if_id_flush ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal read_data1 ~std_logic_vector{31~downto~0}~13136 0 177 (_architecture (_uni ))))
    (_signal (_internal read_data2 ~std_logic_vector{31~downto~0}~13136 0 177 (_architecture (_uni ))))
    (_signal (_internal sign_ext_imm ~std_logic_vector{31~downto~0}~13136 0 178 (_architecture (_uni ))))
    (_signal (_internal branch_target_address ~std_logic_vector{31~downto~0}~13136 0 179 (_architecture (_uni ))))
    (_signal (_internal shifted_imm ~std_logic_vector{31~downto~0}~13136 0 179 (_architecture (_uni ))))
    (_signal (_internal branch_decision ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal branch_taken_flag ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal jump_ctrl ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal jump_address ~std_logic_vector{31~downto~0}~13136 0 184 (_architecture (_uni ))))
    (_signal (_internal reg_dst_ctrl ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal alu_src_ctrl ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13138 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op_ctrl ~std_logic_vector{1~downto~0}~13138 0 188 (_architecture (_uni ))))
    (_signal (_internal branch_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_read_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_write_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal reg_write_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal mem_to_reg_ctrl ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal safe_reg_dst ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal safe_alu_src ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal safe_alu_op ~std_logic_vector{1~downto~0}~13138 0 193 (_architecture (_uni ))))
    (_signal (_internal safe_mem_read ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal safe_mem_write ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal safe_reg_write ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal safe_mem_to_reg ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal id_ex_wb_reg_write ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal id_ex_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal id_ex_mem_read ~extieee.std_logic_1164.std_logic 0 199 (_architecture (_uni ))))
    (_signal (_internal id_ex_mem_write ~extieee.std_logic_1164.std_logic 0 199 (_architecture (_uni ))))
    (_signal (_internal id_ex_reg_dst ~extieee.std_logic_1164.std_logic 0 200 (_architecture (_uni ))))
    (_signal (_internal id_ex_alu_src ~extieee.std_logic_1164.std_logic 0 200 (_architecture (_uni ))))
    (_signal (_internal id_ex_alu_op ~std_logic_vector{1~downto~0}~13138 0 201 (_architecture (_uni ))))
    (_signal (_internal id_ex_pc_plus4 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_read_data1 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_read_data2 ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_signal (_internal id_ex_sign_ext ~std_logic_vector{31~downto~0}~13136 0 202 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13140 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal id_ex_rs ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_signal (_internal id_ex_rt ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_signal (_internal id_ex_rd ~std_logic_vector{4~downto~0}~13140 0 203 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13142 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal alu_control_signal ~std_logic_vector{3~downto~0}~13142 0 206 (_architecture (_uni ))))
    (_signal (_internal alu_input_b ~std_logic_vector{31~downto~0}~13136 0 207 (_architecture (_uni ))))
    (_signal (_internal alu_result_out ~std_logic_vector{31~downto~0}~13136 0 207 (_architecture (_uni ))))
    (_signal (_internal alu_zero_out ~extieee.std_logic_1164.std_logic 0 208 (_architecture (_uni ))))
    (_signal (_internal write_reg_dest_5bit ~std_logic_vector{4~downto~0}~13140 0 209 (_architecture (_uni ))))
    (_signal (_internal forward_a_sel ~std_logic_vector{1~downto~0}~13138 0 212 (_architecture (_uni ))))
    (_signal (_internal forward_b_sel ~std_logic_vector{1~downto~0}~13138 0 212 (_architecture (_uni ))))
    (_signal (_internal alu_in_a_final ~std_logic_vector{31~downto~0}~13136 0 213 (_architecture (_uni ))))
    (_signal (_internal alu_in_b_forwarded ~std_logic_vector{31~downto~0}~13136 0 213 (_architecture (_uni ))))
    (_signal (_internal ex_mem_wb_reg_write ~extieee.std_logic_1164.std_logic 0 216 (_architecture (_uni ))))
    (_signal (_internal ex_mem_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 216 (_architecture (_uni ))))
    (_signal (_internal ex_mem_mem_read ~extieee.std_logic_1164.std_logic 0 217 (_architecture (_uni ))))
    (_signal (_internal ex_mem_mem_write ~extieee.std_logic_1164.std_logic 0 217 (_architecture (_uni ))))
    (_signal (_internal ex_mem_alu_result ~std_logic_vector{31~downto~0}~13136 0 218 (_architecture (_uni ))))
    (_signal (_internal ex_mem_write_data ~std_logic_vector{31~downto~0}~13136 0 218 (_architecture (_uni ))))
    (_signal (_internal ex_mem_write_reg ~std_logic_vector{4~downto~0}~13140 0 219 (_architecture (_uni ))))
    (_signal (_internal mem_read_data ~std_logic_vector{31~downto~0}~13136 0 222 (_architecture (_uni ))))
    (_signal (_internal mem_wb_wb_reg_write ~extieee.std_logic_1164.std_logic 0 225 (_architecture (_uni ))))
    (_signal (_internal mem_wb_wb_mem_to_reg ~extieee.std_logic_1164.std_logic 0 225 (_architecture (_uni ))))
    (_signal (_internal mem_wb_read_data ~std_logic_vector{31~downto~0}~13136 0 226 (_architecture (_uni ))))
    (_signal (_internal mem_wb_alu_result ~std_logic_vector{31~downto~0}~13136 0 226 (_architecture (_uni ))))
    (_signal (_internal mem_wb_write_reg ~std_logic_vector{4~downto~0}~13140 0 227 (_architecture (_uni ))))
    (_signal (_internal final_write_data ~std_logic_vector{31~downto~0}~13136 0 230 (_architecture (_uni ))))
    (_signal (_internal pc_write_enable ~extieee.std_logic_1164.std_logic 0 233 (_architecture (_uni ))))
    (_signal (_internal if_id_write_enable ~extieee.std_logic_1164.std_logic 0 234 (_architecture (_uni ))))
    (_signal (_internal hazard_stall_flag ~extieee.std_logic_1164.std_logic 0 235 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{29~downto~0}~13 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13143 0 292 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13144 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13145 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13146 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__254(_architecture 0 0 254 (_assignment (_simple)(_target(9))(_sensitivity(15)(17)))))
      (line__263(_architecture 1 0 263 (_assignment (_simple)(_target(18))(_sensitivity(7(d_31_28))(8(d_25_0))))))
      (line__284(_architecture 2 0 284 (_assignment (_simple)(_target(14))(_sensitivity(12(d_29_0))))))
      (line__286(_architecture 3 0 286 (_assignment (_simple)(_target(15))(_sensitivity(16)(22)))))
      (line__301(_architecture 4 0 301 (_assignment (_simple)(_target(27))(_sensitivity(19)(73)))))
      (line__302(_architecture 5 0 302 (_assignment (_simple)(_target(28))(_sensitivity(20)(73)))))
      (line__303(_architecture 6 0 303 (_assignment (_simple)(_target(29))(_sensitivity(21)(73)))))
      (line__304(_architecture 7 0 304 (_assignment (_simple)(_target(30))(_sensitivity(23)(73)))))
      (line__305(_architecture 8 0 305 (_assignment (_simple)(_target(31))(_sensitivity(24)(73)))))
      (line__306(_architecture 9 0 306 (_assignment (_simple)(_target(32))(_sensitivity(25)(73)))))
      (line__307(_architecture 10 0 307 (_assignment (_simple)(_target(33))(_sensitivity(26)(73)))))
      (line__341(_architecture 11 0 341 (_assignment (_simple)(_target(55))(_sensitivity(42)(53)(61)(70)))))
      (line__348(_architecture 12 0 348 (_assignment (_simple)(_target(56))(_sensitivity(43)(54)(61)(70)))))
      (line__365(_architecture 13 0 365 (_assignment (_simple)(_target(52))(_sensitivity(38)(46)(47)))))
      (line__407(_architecture 14 0 407 (_assignment (_simple)(_target(70))(_sensitivity(66)(67)(68)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 3 )
  )
  (_model . Behavioral 15 -1
  )
)
V 000051 55 1554          1766036859262 Behavioral
(_unit VHDL (mips_tb 0 4 (behavioral 0 8 ))
  (_version v33)
  (_time 1766036859261 2025.12.18 07:47:39)
  (_source (\./src/MIPS_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1766002836178)
    (_use )
  )
  (_component
    (MIPS_TopLevel
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
      )
    )
  )
  (_instantiation uut 0 23 (_component MIPS_TopLevel )
    (_port
      ((clk)(clk))
      ((rst)(rst))
    )
    (_use (_entity . mips_toplevel)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 19 (_architecture ((ns 4621819117588971520)))))
    (_process
      (clk_process(_architecture 0 0 28 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 36 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
