--------------- ARRAY A ---------------
103 86 222 122 
126 158 170 113 
200 111 106 218 
215 165 220 135 
1 208 157 182 
97 46 74 157 
31 215 229 70 
241 56 123 157 
--------------- ARRAY B ---------------
226 194 4 200 83 227 139 182 63 54 143 251 195 247 168 219 
221 185 110 164 116 91 150 66 152 56 94 13 12 158 44 229 
1 130 113 129 37 113 212 4 220 202 141 209 205 43 14 161 
161 41 233 211 7 68 238 3 252 25 147 221 73 218 154 51 
---------------SW_ARRAY ---------------
62148 69754 63384 89084 27593 64589 103317 25676 99145 58272 72049 100331 75533 75171 42984 84215 
81757 80407 63423 96885 35867 69874 104148 34379 97830 52817 73451 94183 69565 88030 47902 96909 
104935 82053 75782 117876 34924 82303 118806 44804 107728 43878 86026 121975 77976 119020 73540 97403 
107010 106370 75325 126925 46070 97860 133405 51305 121045 68665 97120 131925 98860 118065 67250 127175 
75653 66546 83031 92967 31294 49272 107939 15084 112083 47966 68586 75990 48162 79538 39546 82410 
57439 43385 50391 69617 17224 45243 73437 21457 68947 26687 51708 75108 46098 68635 43534 51698 
66020 78429 65961 85771 36476 57239 101767 20958 102653 61722 67222 73907 60680 66734 28654 96463 
92242 79541 57604 106378 32149 84378 105341 48521 90319 44921 80149 121623 84343 107890 68852 93413 
---------------HW_ARRAY ---------------
62148 69754 63384 89084 27593 64589 103317 25676 99145 58272 72049 100331 75533 75171 42984 84215 
81757 80407 63423 96885 35867 69874 104148 34379 97830 52817 73451 94183 69565 88030 47902 96909 
104935 82053 75782 117876 34924 82303 118806 44804 107728 43878 86026 121975 77976 119020 73540 97403 
107010 106370 75325 126925 46070 97860 133405 51305 121045 68665 97120 131925 98860 118065 67250 127175 
75653 66546 83031 92967 31294 49272 107939 15084 112083 47966 68586 75990 48162 79538 39546 82410 
57439 43385 50391 69617 17224 45243 73437 21457 68947 26687 51708 75108 46098 68635 43534 51698 
66020 78429 65961 85771 36476 57239 101767 20958 102653 61722 67222 73907 60680 66734 28654 96463 
92242 79541 57604 106378 32149 84378 105341 48521 90319 44921 80149 121623 84343 107890 68852 93413 
TEST PASSED

C:\Users\charisvt\Desktop\hls\lab1\matmul\lab1sol1\sim\verilog>set PATH= 

C:\Users\charisvt\Desktop\hls\lab1\matmul\lab1sol1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_mult_hw_top glbl -Oenable_linking_all_libraries  -prj mult_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s mult_hw -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mult_hw_top glbl -Oenable_linking_all_libraries -prj mult_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s mult_hw -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mult_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_A_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_A_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_B_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_B_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_C_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_C_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mul_8ns_8ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mul_8ns_8ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mult_hw_A_V_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.mult_hw_B_V_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.mult_hw_C_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.mult_hw_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_VITIS_L...
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_VITIS_L...
Compiling module xil_defaultlib.mult_hw_mul_8ns_8ns_16_1_1(NUM_S...
Compiling module xil_defaultlib.mult_hw_mac_muladd_8ns_8ns_16ns_...
Compiling module xil_defaultlib.mult_hw_mac_muladd_8ns_8ns_16ns_...
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_VITIS_L...
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_VITIS_L...
Compiling module xil_defaultlib.mult_hw_control_s_axi
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.mult_hw
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mult_hw_top
Compiling module work.glbl
Built simulation snapshot mult_hw

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mult_hw/xsim_script.tcl
# xsim {mult_hw} -view {{mult_hw_dataflow_ana.wcfg}} -tclbatch {mult_hw.tcl} -protoinst {mult_hw.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file mult_hw.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw//AESL_inst_mult_hw_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_108/grp_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_108_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_119/grp_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_119_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_128/grp_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_128_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9_fu_135/grp_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9_fu_135_activity
Time resolution is 1 ps
open_wave_config mult_hw_dataflow_ana.wcfg
source mult_hw.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_mult_hw_top/AESL_inst_mult_hw/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set in1__in2__out_r_group [add_wave_group in1__in2__out_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $in1__in2__out_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $in1__in2__out_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $in1__in2__out_r_group]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in1__in2__out_r_group [add_wave_group in1__in2__out_r(axi_slave) -into $cinputgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_BRESP -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_BREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_BVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RRESP -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RDATA -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_ARREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_ARVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_ARADDR -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WSTRB -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WDATA -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_AWREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_AWVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_AWADDR -into $in1__in2__out_r_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_start -into $blocksiggroup
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_done -into $blocksiggroup
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_idle -into $blocksiggroup
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_clk -into $clockgroup
## save_wave_config mult_hw.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "5415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5475 ns : File "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw.autotb.v" Line 491
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov 13 12:41:58 2024...
--------------- ARRAY A ---------------
146 40 8 113 
71 5 184 203 
66 58 231 22 
21 227 206 250 
219 120 148 82 
19 82 195 211 
174 107 249 238 
102 102 224 247 
--------------- ARRAY B ---------------
82 207 95 134 183 163 18 30 34 19 248 12 179 133 108 146 
188 220 87 69 139 249 163 180 131 129 243 74 114 225 145 118 
30 144 167 8 33 148 179 223 247 72 53 193 86 92 170 138 
189 29 190 137 80 247 190 39 227 56 76 201 85 22 86 248 
---------------SW_ARRAY ---------------
41089 43451 40156 37869 41582 62853 32050 17771 37831 14838 54940 28969 40987 31640 32646 55164 
50649 48180 76478 39142 36000 90191 73599 51979 94598 26610 44003 77537 46358 31962 57131 86692 
27404 60324 54073 17708 29523 64822 56171 64791 71893 26600 44377 54089 40162 43564 56700 53814 
97828 91201 103646 54375 62194 152184 121753 97178 138083 58514 90287 107058 68603 78320 91703 120280 
60456 95423 71541 50044 68201 107735 65574 64372 78336 34889 97548 56554 72579 71547 73264 86894 
62703 56172 81594 38671 38190 104492 88703 67044 107450 36795 51009 86342 47454 43559 65238 91688 
86836 102316 112642 65297 73972 150643 110364 89289 135462 48365 100438 105901 84988 75361 97105 131416 
80943 82973 102902 56337 59996 136185 105488 81005 128227 45056 80726 101651 70145 62558 85128 119096 
---------------HW_ARRAY ---------------
62148 69754 63384 89084 27593 64589 103317 25676 99145 58272 72049 100331 75533 75171 42984 84215 
81757 80407 63423 96885 35867 69874 104148 34379 97830 52817 73451 94183 69565 88030 47902 96909 
104935 82053 75782 117876 34924 82303 118806 44804 107728 43878 86026 121975 77976 119020 73540 97403 
107010 106370 75325 126925 46070 97860 133405 51305 121045 68665 97120 131925 98860 118065 67250 127175 
75653 66546 83031 92967 31294 49272 107939 15084 112083 47966 68586 75990 48162 79538 39546 82410 
57439 43385 50391 69617 17224 45243 73437 21457 68947 26687 51708 75108 46098 68635 43534 51698 
66020 78429 65961 85771 36476 57239 101767 20958 102653 61722 67222 73907 60680 66734 28654 96463 
92242 79541 57604 106378 32149 84378 105341 48521 90319 44921 80149 121623 84343 107890 68852 93413 
Mismatch on Row:0 Column:0 | CPU Output:41089	 HW output:62148
Mismatch on Row:1 Column:0 | CPU Output:50649	 HW output:81757
Mismatch on Row:2 Column:0 | CPU Output:27404	 HW output:104935
Mismatch on Row:3 Column:0 | CPU Output:97828	 HW output:107010
Mismatch on Row:4 Column:0 | CPU Output:60456	 HW output:75653
Mismatch on Row:5 Column:0 | CPU Output:62703	 HW output:57439
Mismatch on Row:6 Column:0 | CPU Output:86836	 HW output:66020
Mismatch on Row:7 Column:0 | CPU Output:80943	 HW output:92242
TEST FAILED
