<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='434' type='llvm::Align llvm::SITargetLowering::computeKnownAlignForTargetInstr(llvm::GISelKnownBits &amp; Analysis, llvm::Register R, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Depth = 0) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3402' c='_ZNK4llvm14TargetLowering31computeKnownAlignForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERKNS_19MachineRegisterInfoEj'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11554' ll='11573' type='llvm::Align llvm::SITargetLowering::computeKnownAlignForTargetInstr(llvm::GISelKnownBits &amp; KB, llvm::Register R, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Depth = 0) const'/>
