{
  "design": {
    "design_info": {
      "boundary_crc": "0x517C61B950414230",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../RP-Production.gen/sources_1/bd/Differental_Phasemeter",
      "name": "Differental_Phasemeter",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "axis_red_pitaya_adc_0": "",
      "DAC_Interface": {
        "axis_constant_0": "",
        "clk_wiz_0": "",
        "axis_red_pitaya_dac_1": "",
        "DAC_Interface_0": ""
      },
      "GPIO_Interface": {
        "GPIO_Ki": "",
        "GPIO_Kp": "",
        "GPIO_PLL_GUESS_Freq": "",
        "GPIO_FreqMeasureA": "",
        "GPIO_Integrator_Reset": "",
        "GPIO_FreqMeasureB": "",
        "GPIO_KiB": "",
        "GPIO_KpB": "",
        "GPIO_PRBS_Scale": "",
        "GPIO_PRBS_DIV": "",
        "GPIO_PRBS_Delay": "",
        "GPIO_Samping_Div": "",
        "GPIO_Taps": "",
        "GPIO_SamplingReset": "",
        "GPIO_LoggerStatus": "",
        "GPIO_LoggerStatus1": "",
        "GPIO_Kii": "",
        "GPIO_fKp": "",
        "GPIO_fKi": "",
        "GPIO_fKii": "",
        "GPIO_fKiiB": "",
        "GPIO_fKiB": "",
        "GPIO_fKpB": "",
        "GPIO_KiiB": ""
      },
      "PS7": {
        "processing_system7_0": "",
        "proc_sys_reset_0": "",
        "axi_interconnect_1": {
          "xbar": "",
          "tier2_xbar_0": "",
          "tier2_xbar_1": "",
          "tier2_xbar_2": "",
          "i00_couplers": {},
          "i01_couplers": {},
          "i02_couplers": {},
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {},
          "m11_couplers": {},
          "m12_couplers": {},
          "m13_couplers": {},
          "m14_couplers": {},
          "m15_couplers": {},
          "m16_couplers": {},
          "m17_couplers": {},
          "m18_couplers": {},
          "m19_couplers": {},
          "m20_couplers": {},
          "m21_couplers": {},
          "m22_couplers": {},
          "m23_couplers": {}
        },
        "DMA_Engine": {
          "axi_dma_0": "",
          "axi_protocol_convert_0": "",
          "axi_interconnect_2": {
            "s00_couplers": {}
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {},
            "s01_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {
              "auto_ds": "",
              "auto_pc": ""
            }
          }
        },
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        }
      },
      "PRBS": {
        "LFSR_0": "",
        "Clock_Divider_0": "",
        "Variable_Delay_0": ""
      },
      "DMA_Interconnect_0": "",
      "AXI_Stream_Writer_0": "",
      "PRBS_Multiply_0": "",
      "Reset_Gen_0": "",
      "Subtractor_0": "",
      "Test_Pattern_Gen_0": "",
      "DATA_LOGGER_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "NCO_Wrapper_0": "",
      "Costa_Demodulator_0": "",
      "Costa_Demodulator_1": ""
    },
    "interface_ports": {
      "Vaux0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Differental_Phasemeter_axis_red_pitaya_dac_1_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      }
    },
    "components": {
      "axis_red_pitaya_adc_0": {
        "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
        "xci_name": "Differental_Phasemeter_axis_red_pitaya_adc_0_0",
        "xci_path": "ip\\Differental_Phasemeter_axis_red_pitaya_adc_0_0\\Differental_Phasemeter_axis_red_pitaya_adc_0_0.xci",
        "inst_hier_path": "axis_red_pitaya_adc_0"
      },
      "DAC_Interface": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "dac_clk_o": {
            "type": "clk",
            "direction": "O"
          },
          "dac_rst_o": {
            "type": "rst",
            "direction": "O"
          },
          "dac_sel_o": {
            "direction": "O"
          },
          "dac_wrt_o": {
            "direction": "O"
          },
          "dac_dat_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Input_C2": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "Input_C1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "axis_constant_0": {
            "vlnv": "pavel-demin:user:axis_constant:1.0",
            "xci_name": "Differental_Phasemeter_axis_constant_0_0",
            "xci_path": "ip\\Differental_Phasemeter_axis_constant_0_0\\Differental_Phasemeter_axis_constant_0_0.xci",
            "inst_hier_path": "DAC_Interface/axis_constant_0",
            "parameters": {
              "AXIS_TDATA_WIDTH": {
                "value": "32"
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "Differental_Phasemeter_clk_wiz_0_0",
            "xci_path": "ip\\Differental_Phasemeter_clk_wiz_0_0\\Differental_Phasemeter_clk_wiz_0_0.xci",
            "inst_hier_path": "DAC_Interface/clk_wiz_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "104.759"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "250"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "4.000"
              }
            }
          },
          "axis_red_pitaya_dac_1": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
            "xci_name": "Differental_Phasemeter_axis_red_pitaya_dac_1_0",
            "xci_path": "ip\\Differental_Phasemeter_axis_red_pitaya_dac_1_0\\Differental_Phasemeter_axis_red_pitaya_dac_1_0.xci",
            "inst_hier_path": "DAC_Interface/axis_red_pitaya_dac_1"
          },
          "DAC_Interface_0": {
            "vlnv": "xilinx.com:module_ref:DAC_Interface:1.0",
            "xci_name": "Differental_Phasemeter_DAC_Interface_0_0",
            "xci_path": "ip\\Differental_Phasemeter_DAC_Interface_0_0\\Differental_Phasemeter_DAC_Interface_0_0.xci",
            "inst_hier_path": "DAC_Interface/DAC_Interface_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC_Interface",
              "boundary_crc": "0x0"
            },
            "ports": {
              "Input_C1": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "Input_C2": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "DAC_Data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "axis_constant_0_M_AXIS": {
            "interface_ports": [
              "axis_red_pitaya_dac_1/S_AXIS",
              "axis_constant_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "Custom_System_0_Reset": {
            "ports": [
              "reset",
              "clk_wiz_0/reset"
            ]
          },
          "DAC_Interface_0_DAC_Data": {
            "ports": [
              "DAC_Interface_0/DAC_Data",
              "axis_constant_0/cfg_data"
            ]
          },
          "Input_C1_1": {
            "ports": [
              "Input_C1",
              "DAC_Interface_0/Input_C1"
            ]
          },
          "Input_C2_1": {
            "ports": [
              "Input_C2",
              "DAC_Interface_0/Input_C2"
            ]
          },
          "Net": {
            "ports": [
              "aclk",
              "axis_red_pitaya_dac_1/aclk",
              "clk_wiz_0/clk_in1",
              "axis_constant_0/aclk"
            ]
          },
          "axis_red_pitaya_dac_1_dac_clk": {
            "ports": [
              "axis_red_pitaya_dac_1/dac_clk",
              "dac_clk_o"
            ]
          },
          "axis_red_pitaya_dac_1_dac_dat": {
            "ports": [
              "axis_red_pitaya_dac_1/dac_dat",
              "dac_dat_o"
            ]
          },
          "axis_red_pitaya_dac_1_dac_rst": {
            "ports": [
              "axis_red_pitaya_dac_1/dac_rst",
              "dac_rst_o"
            ]
          },
          "axis_red_pitaya_dac_1_dac_sel": {
            "ports": [
              "axis_red_pitaya_dac_1/dac_sel",
              "dac_sel_o"
            ]
          },
          "axis_red_pitaya_dac_1_dac_wrt": {
            "ports": [
              "axis_red_pitaya_dac_1/dac_wrt",
              "dac_wrt_o"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "axis_red_pitaya_dac_1/ddr_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "axis_red_pitaya_dac_1/locked"
            ]
          }
        }
      },
      "GPIO_Interface": {
        "interface_ports": {
          "S_AXI_Ki": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_Kp": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_PLL_Guess": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_FreqMeasured": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_Integrator_Reset": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_FreqMeasured_B": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI8": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI9": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI10": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI11": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI12": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI13": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI14": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI15": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI16": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI17": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gpio_Ki": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_Kp": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_PLL_Guess_Freq": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_Freq_Measured": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_Integrator_Reset": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FMeasuredB": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_KiB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_KpB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_PRBS_Scale": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "gpio_PRBS_Delay": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "gpio_PRBS_Div": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "gpio_Taps": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_io_o1": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "gpio_io_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_io_i1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "gpio_io_o2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o4": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o5": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o6": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o7": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o8": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o9": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "GPIO_Ki": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Ki_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Ki_0\\Differental_Phasemeter_GPIO_Ki_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_Ki",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_Kp": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_0\\Differental_Phasemeter_GPIO_Kp_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_Kp",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_PLL_GUESS_Freq": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0\\Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_PLL_GUESS_Freq",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_FreqMeasureA": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_FreqMeasure_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_FreqMeasure_0\\Differental_Phasemeter_GPIO_FreqMeasure_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_FreqMeasureA",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_Integrator_Reset": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Integrator_Reset_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Integrator_Reset_0\\Differental_Phasemeter_GPIO_Integrator_Reset_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_Integrator_Reset",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "GPIO_FreqMeasureB": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_FreqMeasureA_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_FreqMeasureA_0\\Differental_Phasemeter_GPIO_FreqMeasureA_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_FreqMeasureB",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_KiB": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Ki_1",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Ki_1\\Differental_Phasemeter_GPIO_Ki_1.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_KiB",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_KpB": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_1",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_1\\Differental_Phasemeter_GPIO_Kp_1.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_KpB",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_PRBS_Scale": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_KpB_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_KpB_0\\Differental_Phasemeter_GPIO_KpB_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_PRBS_Scale",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "14"
              }
            }
          },
          "GPIO_PRBS_DIV": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_PRBS_Scale_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_PRBS_Scale_0\\Differental_Phasemeter_GPIO_PRBS_Scale_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_PRBS_DIV",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "5"
              }
            }
          },
          "GPIO_PRBS_Delay": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_PRBS_Scale_1",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_PRBS_Scale_1\\Differental_Phasemeter_GPIO_PRBS_Scale_1.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_PRBS_Delay",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "7"
              }
            }
          },
          "GPIO_Samping_Div": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_PRBS_Scale_2",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_PRBS_Scale_2\\Differental_Phasemeter_GPIO_PRBS_Scale_2.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_Samping_Div",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "5"
              }
            }
          },
          "GPIO_Taps": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_PRBS_DIV_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_PRBS_DIV_0\\Differental_Phasemeter_GPIO_PRBS_DIV_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_Taps",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              }
            }
          },
          "GPIO_SamplingReset": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Taps_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Taps_0\\Differental_Phasemeter_GPIO_Taps_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_SamplingReset",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "GPIO_LoggerStatus": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_SamplingReset_1",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_SamplingReset_1\\Differental_Phasemeter_GPIO_SamplingReset_1.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_LoggerStatus",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "8"
              }
            }
          },
          "GPIO_LoggerStatus1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_LoggerStatus_0",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_LoggerStatus_0\\Differental_Phasemeter_GPIO_LoggerStatus_0.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_LoggerStatus1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "GPIO_Kii": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_2",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_2\\Differental_Phasemeter_GPIO_Kp_2.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_Kii",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_fKp": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_3",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_3\\Differental_Phasemeter_GPIO_Kp_3.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_fKp",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_fKi": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_4",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_4\\Differental_Phasemeter_GPIO_Kp_4.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_fKi",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_fKii": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_5",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_5\\Differental_Phasemeter_GPIO_Kp_5.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_fKii",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_fKiiB": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_6",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_6\\Differental_Phasemeter_GPIO_Kp_6.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_fKiiB",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_fKiB": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_7",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_7\\Differental_Phasemeter_GPIO_Kp_7.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_fKiB",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_fKpB": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_8",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_8\\Differental_Phasemeter_GPIO_Kp_8.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_fKpB",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "GPIO_KiiB": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Differental_Phasemeter_GPIO_Kp_9",
            "xci_path": "ip\\Differental_Phasemeter_GPIO_Kp_9\\Differental_Phasemeter_GPIO_Kp_9.xci",
            "inst_hier_path": "GPIO_Interface/GPIO_KiiB",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI_FreqMeasured_B",
              "GPIO_FreqMeasureB/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "GPIO_KiB/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI1",
              "GPIO_KpB/S_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S_AXI2",
              "GPIO_PRBS_Delay/S_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_AXI3",
              "GPIO_PRBS_DIV/S_AXI"
            ]
          },
          "PS7_M00_AXI": {
            "interface_ports": [
              "S_AXI_PLL_Guess",
              "GPIO_PLL_GUESS_Freq/S_AXI"
            ]
          },
          "PS7_M04_AXI": {
            "interface_ports": [
              "S_AXI_Kp",
              "GPIO_Kp/S_AXI"
            ]
          },
          "PS7_M05_AXI": {
            "interface_ports": [
              "S_AXI_Ki",
              "GPIO_Ki/S_AXI"
            ]
          },
          "S_AXI10_1": {
            "interface_ports": [
              "S_AXI_Integrator_Reset",
              "GPIO_Integrator_Reset/S_AXI"
            ]
          },
          "S_AXI10_2": {
            "interface_ports": [
              "S_AXI10",
              "GPIO_fKi/S_AXI"
            ]
          },
          "S_AXI11_1": {
            "interface_ports": [
              "S_AXI11",
              "GPIO_fKiB/S_AXI"
            ]
          },
          "S_AXI12_1": {
            "interface_ports": [
              "S_AXI12",
              "GPIO_fKii/S_AXI"
            ]
          },
          "S_AXI13_1": {
            "interface_ports": [
              "S_AXI13",
              "GPIO_fKiiB/S_AXI"
            ]
          },
          "S_AXI14_1": {
            "interface_ports": [
              "S_AXI14",
              "GPIO_fKp/S_AXI"
            ]
          },
          "S_AXI15_1": {
            "interface_ports": [
              "S_AXI15",
              "GPIO_fKpB/S_AXI"
            ]
          },
          "S_AXI16_1": {
            "interface_ports": [
              "S_AXI16",
              "GPIO_Kii/S_AXI"
            ]
          },
          "S_AXI17_1": {
            "interface_ports": [
              "S_AXI17",
              "GPIO_KiiB/S_AXI"
            ]
          },
          "S_AXI4_1": {
            "interface_ports": [
              "S_AXI4",
              "GPIO_PRBS_Scale/S_AXI"
            ]
          },
          "S_AXI5_1": {
            "interface_ports": [
              "S_AXI5",
              "GPIO_Samping_Div/S_AXI"
            ]
          },
          "S_AXI6_1": {
            "interface_ports": [
              "S_AXI6",
              "GPIO_Taps/S_AXI"
            ]
          },
          "S_AXI7_1": {
            "interface_ports": [
              "S_AXI_FreqMeasured",
              "GPIO_FreqMeasureA/S_AXI"
            ]
          },
          "S_AXI7_2": {
            "interface_ports": [
              "S_AXI7",
              "GPIO_LoggerStatus/S_AXI"
            ]
          },
          "S_AXI8_1": {
            "interface_ports": [
              "S_AXI8",
              "GPIO_SamplingReset/S_AXI"
            ]
          },
          "S_AXI9_1": {
            "interface_ports": [
              "S_AXI9",
              "GPIO_LoggerStatus1/S_AXI"
            ]
          }
        },
        "nets": {
          "GPIO_Integrator_Reset_gpio_io_o": {
            "ports": [
              "GPIO_Integrator_Reset/gpio_io_o",
              "gpio_Integrator_Reset"
            ]
          },
          "GPIO_KiB_gpio_io_o": {
            "ports": [
              "GPIO_KiB/gpio_io_o",
              "gpio_KiB"
            ]
          },
          "GPIO_Ki_gpio_io_o": {
            "ports": [
              "GPIO_Ki/gpio_io_o",
              "gpio_Ki"
            ]
          },
          "GPIO_KiiB_gpio_io_o": {
            "ports": [
              "GPIO_KiiB/gpio_io_o",
              "gpio_io_o3"
            ]
          },
          "GPIO_Kii_gpio_io_o": {
            "ports": [
              "GPIO_Kii/gpio_io_o",
              "gpio_io_o2"
            ]
          },
          "GPIO_KpB_gpio_io_o": {
            "ports": [
              "GPIO_KpB/gpio_io_o",
              "gpio_KpB"
            ]
          },
          "GPIO_Kp_gpio_io_o": {
            "ports": [
              "GPIO_Kp/gpio_io_o",
              "gpio_Kp"
            ]
          },
          "GPIO_PLL_GUESS_Freq_gpio_io_o": {
            "ports": [
              "GPIO_PLL_GUESS_Freq/gpio_io_o",
              "gpio_PLL_Guess_Freq"
            ]
          },
          "GPIO_PRBS_DIV_gpio_io_o": {
            "ports": [
              "GPIO_PRBS_DIV/gpio_io_o",
              "gpio_PRBS_Div"
            ]
          },
          "GPIO_PRBS_Delay_gpio_io_o": {
            "ports": [
              "GPIO_PRBS_Delay/gpio_io_o",
              "gpio_PRBS_Delay"
            ]
          },
          "GPIO_PRBS_Scale_gpio_io_o": {
            "ports": [
              "GPIO_PRBS_Scale/gpio_io_o",
              "gpio_PRBS_Scale"
            ]
          },
          "GPIO_Samping_Div_gpio_io_o": {
            "ports": [
              "GPIO_Samping_Div/gpio_io_o",
              "gpio_io_o1"
            ]
          },
          "GPIO_SamplingReset_gpio_io_o": {
            "ports": [
              "GPIO_SamplingReset/gpio_io_o",
              "gpio_io_o"
            ]
          },
          "GPIO_Taps_gpio_io_o": {
            "ports": [
              "GPIO_Taps/gpio_io_o",
              "gpio_Taps"
            ]
          },
          "GPIO_fKiB_gpio_io_o": {
            "ports": [
              "GPIO_fKiB/gpio_io_o",
              "gpio_io_o5"
            ]
          },
          "GPIO_fKi_gpio_io_o": {
            "ports": [
              "GPIO_fKi/gpio_io_o",
              "gpio_io_o4"
            ]
          },
          "GPIO_fKiiB_gpio_io_o": {
            "ports": [
              "GPIO_fKiiB/gpio_io_o",
              "gpio_io_o7"
            ]
          },
          "GPIO_fKii_gpio_io_o": {
            "ports": [
              "GPIO_fKii/gpio_io_o",
              "gpio_io_o6"
            ]
          },
          "GPIO_fKpB_gpio_io_o": {
            "ports": [
              "GPIO_fKpB/gpio_io_o",
              "gpio_io_o8"
            ]
          },
          "GPIO_fKp_gpio_io_o": {
            "ports": [
              "GPIO_fKp/gpio_io_o",
              "gpio_io_o9"
            ]
          },
          "Net": {
            "ports": [
              "s_axi_aclk",
              "GPIO_Ki/s_axi_aclk",
              "GPIO_Kp/s_axi_aclk",
              "GPIO_PLL_GUESS_Freq/s_axi_aclk",
              "GPIO_FreqMeasureA/s_axi_aclk",
              "GPIO_Integrator_Reset/s_axi_aclk",
              "GPIO_FreqMeasureB/s_axi_aclk",
              "GPIO_KpB/s_axi_aclk",
              "GPIO_KiB/s_axi_aclk",
              "GPIO_PRBS_Scale/s_axi_aclk",
              "GPIO_PRBS_DIV/s_axi_aclk",
              "GPIO_PRBS_Delay/s_axi_aclk",
              "GPIO_Samping_Div/s_axi_aclk",
              "GPIO_Taps/s_axi_aclk",
              "GPIO_LoggerStatus/s_axi_aclk",
              "GPIO_SamplingReset/s_axi_aclk",
              "GPIO_LoggerStatus1/s_axi_aclk",
              "GPIO_fKi/s_axi_aclk",
              "GPIO_fKiB/s_axi_aclk",
              "GPIO_fKii/s_axi_aclk",
              "GPIO_fKiiB/s_axi_aclk",
              "GPIO_fKp/s_axi_aclk",
              "GPIO_fKpB/s_axi_aclk",
              "GPIO_Kii/s_axi_aclk",
              "GPIO_KiiB/s_axi_aclk"
            ]
          },
          "Net1": {
            "ports": [
              "s_axi_aresetn",
              "GPIO_PLL_GUESS_Freq/s_axi_aresetn",
              "GPIO_Kp/s_axi_aresetn",
              "GPIO_Ki/s_axi_aresetn",
              "GPIO_FreqMeasureA/s_axi_aresetn",
              "GPIO_Integrator_Reset/s_axi_aresetn",
              "GPIO_FreqMeasureB/s_axi_aresetn",
              "GPIO_KpB/s_axi_aresetn",
              "GPIO_KiB/s_axi_aresetn",
              "GPIO_PRBS_Scale/s_axi_aresetn",
              "GPIO_Samping_Div/s_axi_aresetn",
              "GPIO_PRBS_Delay/s_axi_aresetn",
              "GPIO_PRBS_DIV/s_axi_aresetn",
              "GPIO_Taps/s_axi_aresetn",
              "GPIO_LoggerStatus/s_axi_aresetn",
              "GPIO_SamplingReset/s_axi_aresetn",
              "GPIO_LoggerStatus1/s_axi_aresetn",
              "GPIO_fKi/s_axi_aresetn",
              "GPIO_fKiB/s_axi_aresetn",
              "GPIO_fKii/s_axi_aresetn",
              "GPIO_fKiiB/s_axi_aresetn",
              "GPIO_fKp/s_axi_aresetn",
              "GPIO_fKpB/s_axi_aresetn",
              "GPIO_Kii/s_axi_aresetn",
              "GPIO_KiiB/s_axi_aresetn"
            ]
          },
          "gpio_io_i1_1": {
            "ports": [
              "gpio_io_i1",
              "GPIO_LoggerStatus1/gpio_io_i"
            ]
          },
          "gpio_io_i2_1": {
            "ports": [
              "FMeasuredB",
              "GPIO_FreqMeasureB/gpio_io_i"
            ]
          },
          "gpio_io_i_1": {
            "ports": [
              "gpio_Freq_Measured",
              "GPIO_FreqMeasureA/gpio_io_i"
            ]
          },
          "gpio_io_i_2": {
            "ports": [
              "gpio_io_i",
              "GPIO_LoggerStatus/gpio_io_i"
            ]
          }
        }
      },
      "PS7": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "m_axi_s2mm_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "Differental_Phasemeter_processing_system7_0_0",
            "xci_path": "ip\\Differental_Phasemeter_processing_system7_0_0\\Differental_Phasemeter_processing_system7_0_0.xci",
            "inst_hier_path": "PS7/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "152.380966"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666672"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "152380966"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_BASEADDR": {
                "value": "0x00100000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_DM_WIDTH": {
                "value": "4"
              },
              "PCW_DQS_WIDTH": {
                "value": "4"
              },
              "PCW_DQ_WIDTH": {
                "value": "32"
              },
              "PCW_ENET0_BASEADDR": {
                "value": "0xE000B000"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_HIGHADDR": {
                "value": "0xE000BFFF"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG0_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "1"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET0": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET1": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST0_PORT": {
                "value": "1"
              },
              "PCW_EN_RST1_PORT": {
                "value": "1"
              },
              "PCW_EN_RST2_PORT": {
                "value": "0"
              },
              "PCW_EN_RST3_PORT": {
                "value": "0"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "1"
              },
              "PCW_EN_SPI1": {
                "value": "1"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "1"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK1_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "150"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK1_ENABLE": {
                "value": "1"
              },
              "PCW_GP0_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP0_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP0_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GP1_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP1_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP1_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GPIO_BASEADDR": {
                "value": "0xE000A000"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_HIGHADDR": {
                "value": "0xE000AFFF"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_BASEADDR": {
                "value": "0xE0004000"
              },
              "PCW_I2C0_GRP_INT_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_HIGHADDR": {
                "value": "0xE0004FFF"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "cfg/red_pitaya.xml"
              },
              "PCW_INCLUDE_ACP_TRANS_CHECK": {
                "value": "0"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "out"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_PRIMITIVE": {
                "value": "54"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": [
                  "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
                  "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
                ]
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
              },
              "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_ID_WIDTH": {
                "value": "12"
              },
              "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
                "value": "12"
              },
              "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
                "value": "0"
              },
              "PCW_M_AXI_GP1_ID_WIDTH": {
                "value": "12"
              },
              "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
                "value": "0"
              },
              "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
                "value": "12"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PACKAGE_NAME": {
                "value": "clg400"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PERIPHERAL_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_PS7_SI_REV": {
                "value": "PRODUCTION"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 46"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO0_BASEADDR": {
                "value": "0xE0100000"
              },
              "PCW_SDIO0_HIGHADDR": {
                "value": "0xE0100FFF"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_BASEADDR": {
                "value": "0xE0006000"
              },
              "PCW_SPI0_HIGHADDR": {
                "value": "0xE0006FFF"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI0_SPI0_IO": {
                "value": "EMIO"
              },
              "PCW_SPI1_BASEADDR": {
                "value": "0xE0007000"
              },
              "PCW_SPI1_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_GRP_SS2_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_HIGHADDR": {
                "value": "0xE0007FFF"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI1_SPI1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666666"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "32"
              },
              "PCW_S_AXI_HP0_ID_WIDTH": {
                "value": "6"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP2_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP3_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_BASEADDR": {
                "value": "0xE0104000"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_HIGHADDR": {
                "value": "0xE0104fff"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_TTC0_TTC0_IO": {
                "value": "EMIO"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART0_BASEADDR": {
                "value": "0xE0000000"
              },
              "PCW_UART0_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_HIGHADDR": {
                "value": "0xE0000FFF"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 14 .. 15"
              },
              "PCW_UART1_BASEADDR": {
                "value": "0xE0001000"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_HIGHADDR": {
                "value": "0xE0001FFF"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 8 .. 9"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_UIPARAM_GENERATE_SUMMARY": {
                "value": "NA"
              },
              "PCW_USB0_BASEADDR": {
                "value": "0xE0102000"
              },
              "PCW_USB0_HIGHADDR": {
                "value": "0xE0102fff"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 48"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_FABRIC_IDLE": {
                "value": "0"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CORESIGHT": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_CR_FABRIC": {
                "value": "1"
              },
              "PCW_USE_DDR_BYPASS": {
                "value": "0"
              },
              "PCW_USE_DEBUG": {
                "value": "0"
              },
              "PCW_USE_DMA0": {
                "value": "0"
              },
              "PCW_USE_DMA1": {
                "value": "0"
              },
              "PCW_USE_DMA2": {
                "value": "0"
              },
              "PCW_USE_DMA3": {
                "value": "0"
              },
              "PCW_USE_EXPANDED_IOP": {
                "value": "0"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "0"
              },
              "PCW_USE_HIGH_OCM": {
                "value": "0"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP1": {
                "value": "1"
              },
              "PCW_USE_PROC_EVENT_BUS": {
                "value": "0"
              },
              "PCW_USE_PS_SLCR_REGISTERS": {
                "value": "0"
              },
              "PCW_USE_S_AXI_ACP": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP2": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP3": {
                "value": "0"
              },
              "PCW_USE_TRACE": {
                "value": "0"
              },
              "PCW_VALUE_SILVERSION": {
                "value": "3"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_GP1": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x80000000",
                  "maximum": "0xBFFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "Differental_Phasemeter_proc_sys_reset_0_0",
            "xci_path": "ip\\Differental_Phasemeter_proc_sys_reset_0_0\\Differental_Phasemeter_proc_sys_reset_0_0.xci",
            "inst_hier_path": "PS7/proc_sys_reset_0"
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\Differental_Phasemeter_axi_interconnect_1_0\\Differental_Phasemeter_axi_interconnect_1_0.xci",
            "inst_hier_path": "PS7/axi_interconnect_1",
            "xci_name": "Differental_Phasemeter_axi_interconnect_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "24"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M16_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M17_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M18_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M19_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M20_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M21_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M22_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M23_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M16_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M16_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M16_ARESETN"
                  }
                }
              },
              "M16_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M17_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M17_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M17_ARESETN"
                  }
                }
              },
              "M17_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M18_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M18_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M18_ARESETN"
                  }
                }
              },
              "M18_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M19_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M19_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M19_ARESETN"
                  }
                }
              },
              "M19_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M20_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M20_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M20_ARESETN"
                  }
                }
              },
              "M20_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M21_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M21_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M21_ARESETN"
                  }
                }
              },
              "M21_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M22_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M22_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M22_ARESETN"
                  }
                }
              },
              "M22_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M23_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M23_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M23_ARESETN"
                  }
                }
              },
              "M23_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "Differental_Phasemeter_xbar_0",
                "xci_path": "ip\\Differental_Phasemeter_xbar_0\\Differental_Phasemeter_xbar_0.xci",
                "inst_hier_path": "PS7/axi_interconnect_1/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_0": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "Differental_Phasemeter_tier2_xbar_0_0",
                "xci_path": "ip\\Differental_Phasemeter_tier2_xbar_0_0\\Differental_Phasemeter_tier2_xbar_0_0.xci",
                "inst_hier_path": "PS7/axi_interconnect_1/tier2_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_1": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "Differental_Phasemeter_tier2_xbar_1_0",
                "xci_path": "ip\\Differental_Phasemeter_tier2_xbar_1_0\\Differental_Phasemeter_tier2_xbar_1_0.xci",
                "inst_hier_path": "PS7/axi_interconnect_1/tier2_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_2": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "Differental_Phasemeter_tier2_xbar_2_0",
                "xci_path": "ip\\Differental_Phasemeter_tier2_xbar_2_0\\Differental_Phasemeter_tier2_xbar_2_0.xci",
                "inst_hier_path": "PS7/axi_interconnect_1/tier2_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "i00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i00_couplers_to_i00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i01_couplers_to_i01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i02_couplers_to_i02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "Differental_Phasemeter_auto_pc_0",
                    "xci_path": "ip\\Differental_Phasemeter_auto_pc_0\\Differental_Phasemeter_auto_pc_0.xci",
                    "inst_hier_path": "PS7/axi_interconnect_1/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m13_couplers_to_m13_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m16_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m16_couplers_to_m16_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m17_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m17_couplers_to_m17_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m18_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m18_couplers_to_m18_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m19_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m19_couplers_to_m19_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m20_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m20_couplers_to_m20_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m21_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m21_couplers_to_m21_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m22_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m22_couplers_to_m22_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m23_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m23_couplers_to_m23_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "i00_couplers_to_tier2_xbar_0": {
                "interface_ports": [
                  "i00_couplers/M_AXI",
                  "tier2_xbar_0/S00_AXI"
                ]
              },
              "i01_couplers_to_tier2_xbar_1": {
                "interface_ports": [
                  "i01_couplers/M_AXI",
                  "tier2_xbar_1/S00_AXI"
                ]
              },
              "i02_couplers_to_tier2_xbar_2": {
                "interface_ports": [
                  "i02_couplers/M_AXI",
                  "tier2_xbar_2/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "m09_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m10_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m11_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "m12_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "m13_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "m14_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "m15_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "m16_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M16_AXI",
                  "m16_couplers/M_AXI"
                ]
              },
              "m17_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M17_AXI",
                  "m17_couplers/M_AXI"
                ]
              },
              "m18_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M18_AXI",
                  "m18_couplers/M_AXI"
                ]
              },
              "m19_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M19_AXI",
                  "m19_couplers/M_AXI"
                ]
              },
              "m20_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M20_AXI",
                  "m20_couplers/M_AXI"
                ]
              },
              "m21_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M21_AXI",
                  "m21_couplers/M_AXI"
                ]
              },
              "m22_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M22_AXI",
                  "m22_couplers/M_AXI"
                ]
              },
              "m23_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M23_AXI",
                  "m23_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "tier2_xbar_0_to_m00_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m01_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m02_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m03_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m04_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m05_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m06_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m07_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m08_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M00_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m09_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M01_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m10_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M02_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m11_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M03_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m12_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M04_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m13_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M05_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m14_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M06_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m15_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M07_AXI",
                  "m15_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m16_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M00_AXI",
                  "m16_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m17_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M01_AXI",
                  "m17_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m18_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M02_AXI",
                  "m18_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m19_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M03_AXI",
                  "m19_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m20_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M04_AXI",
                  "m20_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m21_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M05_AXI",
                  "m21_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m22_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M06_AXI",
                  "m22_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m23_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M07_AXI",
                  "m23_couplers/S_AXI"
                ]
              },
              "xbar_to_i00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "i00_couplers/S_AXI"
                ]
              },
              "xbar_to_i01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "i01_couplers/S_AXI"
                ]
              },
              "xbar_to_i02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "i02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "M11_ACLK_1": {
                "ports": [
                  "M11_ACLK",
                  "m11_couplers/M_ACLK"
                ]
              },
              "M11_ARESETN_1": {
                "ports": [
                  "M11_ARESETN",
                  "m11_couplers/M_ARESETN"
                ]
              },
              "M12_ACLK_1": {
                "ports": [
                  "M12_ACLK",
                  "m12_couplers/M_ACLK"
                ]
              },
              "M12_ARESETN_1": {
                "ports": [
                  "M12_ARESETN",
                  "m12_couplers/M_ARESETN"
                ]
              },
              "M13_ACLK_1": {
                "ports": [
                  "M13_ACLK",
                  "m13_couplers/M_ACLK"
                ]
              },
              "M13_ARESETN_1": {
                "ports": [
                  "M13_ARESETN",
                  "m13_couplers/M_ARESETN"
                ]
              },
              "M14_ACLK_1": {
                "ports": [
                  "M14_ACLK",
                  "m14_couplers/M_ACLK"
                ]
              },
              "M14_ARESETN_1": {
                "ports": [
                  "M14_ARESETN",
                  "m14_couplers/M_ARESETN"
                ]
              },
              "M15_ACLK_1": {
                "ports": [
                  "M15_ACLK",
                  "m15_couplers/M_ACLK"
                ]
              },
              "M15_ARESETN_1": {
                "ports": [
                  "M15_ARESETN",
                  "m15_couplers/M_ARESETN"
                ]
              },
              "M16_ACLK_1": {
                "ports": [
                  "M16_ACLK",
                  "m16_couplers/M_ACLK"
                ]
              },
              "M16_ARESETN_1": {
                "ports": [
                  "M16_ARESETN",
                  "m16_couplers/M_ARESETN"
                ]
              },
              "M17_ACLK_1": {
                "ports": [
                  "M17_ACLK",
                  "m17_couplers/M_ACLK"
                ]
              },
              "M17_ARESETN_1": {
                "ports": [
                  "M17_ARESETN",
                  "m17_couplers/M_ARESETN"
                ]
              },
              "M18_ACLK_1": {
                "ports": [
                  "M18_ACLK",
                  "m18_couplers/M_ACLK"
                ]
              },
              "M18_ARESETN_1": {
                "ports": [
                  "M18_ARESETN",
                  "m18_couplers/M_ARESETN"
                ]
              },
              "M19_ACLK_1": {
                "ports": [
                  "M19_ACLK",
                  "m19_couplers/M_ACLK"
                ]
              },
              "M19_ARESETN_1": {
                "ports": [
                  "M19_ARESETN",
                  "m19_couplers/M_ARESETN"
                ]
              },
              "M20_ACLK_1": {
                "ports": [
                  "M20_ACLK",
                  "m20_couplers/M_ACLK"
                ]
              },
              "M20_ARESETN_1": {
                "ports": [
                  "M20_ARESETN",
                  "m20_couplers/M_ARESETN"
                ]
              },
              "M21_ACLK_1": {
                "ports": [
                  "M21_ACLK",
                  "m21_couplers/M_ACLK"
                ]
              },
              "M21_ARESETN_1": {
                "ports": [
                  "M21_ARESETN",
                  "m21_couplers/M_ARESETN"
                ]
              },
              "M22_ACLK_1": {
                "ports": [
                  "M22_ACLK",
                  "m22_couplers/M_ACLK"
                ]
              },
              "M22_ARESETN_1": {
                "ports": [
                  "M22_ARESETN",
                  "m22_couplers/M_ARESETN"
                ]
              },
              "M23_ACLK_1": {
                "ports": [
                  "M23_ACLK",
                  "m23_couplers/M_ACLK"
                ]
              },
              "M23_ARESETN_1": {
                "ports": [
                  "M23_ARESETN",
                  "m23_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "tier2_xbar_0/aclk",
                  "tier2_xbar_1/aclk",
                  "tier2_xbar_2/aclk",
                  "i00_couplers/S_ACLK",
                  "i00_couplers/M_ACLK",
                  "i01_couplers/S_ACLK",
                  "i01_couplers/M_ACLK",
                  "i02_couplers/S_ACLK",
                  "i02_couplers/M_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK",
                  "m16_couplers/S_ACLK",
                  "m17_couplers/S_ACLK",
                  "m18_couplers/S_ACLK",
                  "m19_couplers/S_ACLK",
                  "m20_couplers/S_ACLK",
                  "m21_couplers/S_ACLK",
                  "m22_couplers/S_ACLK",
                  "m23_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "tier2_xbar_0/aresetn",
                  "tier2_xbar_1/aresetn",
                  "tier2_xbar_2/aresetn",
                  "i00_couplers/S_ARESETN",
                  "i00_couplers/M_ARESETN",
                  "i01_couplers/S_ARESETN",
                  "i01_couplers/M_ARESETN",
                  "i02_couplers/S_ARESETN",
                  "i02_couplers/M_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN",
                  "m16_couplers/S_ARESETN",
                  "m17_couplers/S_ARESETN",
                  "m18_couplers/S_ARESETN",
                  "m19_couplers/S_ARESETN",
                  "m20_couplers/S_ARESETN",
                  "m21_couplers/S_ARESETN",
                  "m22_couplers/S_ARESETN",
                  "m23_couplers/S_ARESETN"
                ]
              }
            }
          },
          "DMA_Engine": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXIS_S2MM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_S2MM1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_S2MM2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "FCLK_CLK0": {
                "type": "clk",
                "direction": "I"
              },
              "m_axi_s2mm_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_dma_0": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "Differental_Phasemeter_axi_dma_0_1",
                "xci_path": "ip\\Differental_Phasemeter_axi_dma_0_1\\Differental_Phasemeter_axi_dma_0_1.xci",
                "inst_hier_path": "PS7/DMA_Engine/axi_dma_0",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_include_sg": {
                    "value": "0"
                  },
                  "c_s2mm_burst_size": {
                    "value": "256"
                  },
                  "c_sg_length_width": {
                    "value": "20"
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "axi_protocol_convert_0": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "Differental_Phasemeter_axi_protocol_convert_0_1",
                "xci_path": "ip\\Differental_Phasemeter_axi_protocol_convert_0_1\\Differental_Phasemeter_axi_protocol_convert_0_1.xci",
                "inst_hier_path": "PS7/DMA_Engine/axi_protocol_convert_0",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "axi_interconnect_2": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\Differental_Phasemeter_axi_interconnect_2_1\\Differental_Phasemeter_axi_interconnect_2_1.xci",
                "inst_hier_path": "PS7/DMA_Engine/axi_interconnect_2",
                "xci_name": "Differental_Phasemeter_axi_interconnect_2_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_2_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_axi_interconnect_2": {
                    "interface_ports": [
                      "M00_AXI",
                      "s00_couplers/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "axi_interconnect_2_ACLK_net": {
                    "ports": [
                      "M00_ACLK",
                      "s00_couplers/M_ACLK"
                    ]
                  },
                  "axi_interconnect_2_ARESETN_net": {
                    "ports": [
                      "M00_ARESETN",
                      "s00_couplers/M_ARESETN"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\Differental_Phasemeter_axi_interconnect_0_2\\Differental_Phasemeter_axi_interconnect_0_2.xci",
                "inst_hier_path": "PS7/DMA_Engine/axi_interconnect_0",
                "xci_name": "Differental_Phasemeter_axi_interconnect_0_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "Differental_Phasemeter_xbar_3",
                    "xci_path": "ip\\Differental_Phasemeter_xbar_3\\Differental_Phasemeter_xbar_3.xci",
                    "inst_hier_path": "PS7/DMA_Engine/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "xci_name": "Differental_Phasemeter_auto_us_0",
                        "xci_path": "ip\\Differental_Phasemeter_auto_us_0\\Differental_Phasemeter_auto_us_0.xci",
                        "inst_hier_path": "PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "64"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ds": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "xci_name": "Differental_Phasemeter_auto_ds_0",
                        "xci_path": "ip\\Differental_Phasemeter_auto_ds_0\\Differental_Phasemeter_auto_ds_0.xci",
                        "inst_hier_path": "PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds",
                        "parameters": {
                          "MAX_SPLIT_BEATS": {
                            "value": "16"
                          },
                          "MI_DATA_WIDTH": {
                            "value": "32"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "64"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "Differental_Phasemeter_auto_pc_1",
                        "xci_path": "ip\\Differental_Phasemeter_auto_pc_1\\Differental_Phasemeter_auto_pc_1.xci",
                        "inst_hier_path": "PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI3"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          },
                          "TRANSLATION_MODE": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_ds_to_auto_pc": {
                        "interface_ports": [
                          "auto_ds/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_m00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "m00_couplers_to_auto_ds": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_ds/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_ds/s_axi_aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_ds/s_axi_aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "S01_ACLK_1": {
                    "ports": [
                      "S01_ACLK",
                      "s01_couplers/S_ACLK"
                    ]
                  },
                  "S01_ARESETN_1": {
                    "ports": [
                      "S01_ARESETN",
                      "s01_couplers/S_ARESETN"
                    ]
                  },
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXIS_S2MM2",
                  "axi_dma_0/S_AXIS_S2MM"
                ]
              },
              "axi_dma_0_M_AXI_S2MM": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_S2MM",
                  "axi_interconnect_0/S01_AXI"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "M00_AXI",
                  "axi_interconnect_0/M00_AXI"
                ]
              },
              "axi_interconnect_2_M00_AXI": {
                "interface_ports": [
                  "axi_interconnect_2/M00_AXI",
                  "axi_dma_0/S_AXI_LITE"
                ]
              },
              "axi_protocol_convert_0_M_AXI": {
                "interface_ports": [
                  "axi_protocol_convert_0/M_AXI",
                  "axi_interconnect_2/S00_AXI"
                ]
              },
              "processing_system7_0_M_AXI_GP1": {
                "interface_ports": [
                  "S_AXI",
                  "axi_protocol_convert_0/S_AXI"
                ]
              }
            },
            "nets": {
              "ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_2/M00_ARESETN",
                  "axi_interconnect_2/S00_ARESETN",
                  "axi_dma_0/axi_resetn"
                ]
              },
              "Net": {
                "ports": [
                  "m_axi_s2mm_aclk",
                  "axi_dma_0/m_axi_s2mm_aclk",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/S01_ACLK"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FCLK_CLK0",
                  "axi_interconnect_2/S00_ACLK",
                  "axi_interconnect_2/M00_ACLK",
                  "axi_protocol_convert_0/aclk",
                  "axi_dma_0/s_axi_lite_aclk",
                  "axi_interconnect_2/ACLK"
                ]
              },
              "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                  "ARESETN",
                  "axi_interconnect_2/ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_protocol_convert_0/aresetn"
                ]
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\Differental_Phasemeter_axi_interconnect_0_3\\Differental_Phasemeter_axi_interconnect_0_3.xci",
            "inst_hier_path": "PS7/axi_interconnect_0",
            "xci_name": "Differental_Phasemeter_axi_interconnect_0_3",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "Differental_Phasemeter_xbar_4",
                "xci_path": "ip\\Differental_Phasemeter_xbar_4\\Differental_Phasemeter_xbar_4.xci",
                "inst_hier_path": "PS7/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "Differental_Phasemeter_auto_pc_2",
                    "xci_path": "ip\\Differental_Phasemeter_auto_pc_2\\Differental_Phasemeter_auto_pc_2.xci",
                    "inst_hier_path": "PS7/axi_interconnect_0/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M03_AXI",
              "axi_interconnect_1/M03_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M04_AXI",
              "axi_interconnect_1/M04_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M01_AXI1",
              "axi_interconnect_0/M01_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_1/M00_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M01_AXI",
              "axi_interconnect_1/M01_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M02_AXI",
              "axi_interconnect_1/M02_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "DMA_Engine/S_AXIS_S2MM2"
            ]
          },
          "DMA_Engine_M00_AXI": {
            "interface_ports": [
              "DMA_Engine/M00_AXI",
              "processing_system7_0/S_AXI_HP0"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "axi_interconnect_0/S00_AXI",
              "processing_system7_0/M_AXI_GP1"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "DMA_Engine/S_AXI"
            ]
          },
          "axi_interconnect_1_M05_AXI": {
            "interface_ports": [
              "M05_AXI",
              "axi_interconnect_1/M05_AXI"
            ]
          },
          "axi_interconnect_1_M06_AXI": {
            "interface_ports": [
              "M06_AXI",
              "axi_interconnect_1/M06_AXI"
            ]
          },
          "axi_interconnect_1_M07_AXI": {
            "interface_ports": [
              "M07_AXI",
              "axi_interconnect_1/M07_AXI"
            ]
          },
          "axi_interconnect_1_M08_AXI": {
            "interface_ports": [
              "M08_AXI",
              "axi_interconnect_1/M08_AXI"
            ]
          },
          "axi_interconnect_1_M09_AXI": {
            "interface_ports": [
              "M09_AXI",
              "axi_interconnect_1/M09_AXI"
            ]
          },
          "axi_interconnect_1_M10_AXI": {
            "interface_ports": [
              "M10_AXI",
              "axi_interconnect_1/M10_AXI"
            ]
          },
          "axi_interconnect_1_M11_AXI": {
            "interface_ports": [
              "M11_AXI",
              "axi_interconnect_1/M11_AXI"
            ]
          },
          "axi_interconnect_1_M12_AXI": {
            "interface_ports": [
              "M12_AXI",
              "axi_interconnect_1/M12_AXI"
            ]
          },
          "axi_interconnect_1_M13_AXI": {
            "interface_ports": [
              "M13_AXI",
              "axi_interconnect_1/M13_AXI"
            ]
          },
          "axi_interconnect_1_M14_AXI": {
            "interface_ports": [
              "M14_AXI",
              "axi_interconnect_1/M14_AXI"
            ]
          },
          "axi_interconnect_1_M15_AXI": {
            "interface_ports": [
              "M15_AXI",
              "axi_interconnect_1/M15_AXI"
            ]
          },
          "axi_interconnect_1_M16_AXI": {
            "interface_ports": [
              "M16_AXI",
              "axi_interconnect_1/M16_AXI"
            ]
          },
          "axi_interconnect_1_M17_AXI": {
            "interface_ports": [
              "M17_AXI",
              "axi_interconnect_1/M17_AXI"
            ]
          },
          "axi_interconnect_1_M18_AXI": {
            "interface_ports": [
              "M18_AXI",
              "axi_interconnect_1/M18_AXI"
            ]
          },
          "axi_interconnect_1_M19_AXI": {
            "interface_ports": [
              "M19_AXI",
              "axi_interconnect_1/M19_AXI"
            ]
          },
          "axi_interconnect_1_M20_AXI": {
            "interface_ports": [
              "M20_AXI",
              "axi_interconnect_1/M20_AXI"
            ]
          },
          "axi_interconnect_1_M21_AXI": {
            "interface_ports": [
              "M21_AXI",
              "axi_interconnect_1/M21_AXI"
            ]
          },
          "axi_interconnect_1_M22_AXI": {
            "interface_ports": [
              "M22_AXI",
              "axi_interconnect_1/M22_AXI"
            ]
          },
          "axi_interconnect_1_M23_AXI": {
            "interface_ports": [
              "M23_AXI",
              "axi_interconnect_1/M23_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "axi_interconnect_1/S00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ARESETN_1": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/M03_ARESETN",
              "axi_interconnect_1/M01_ARESETN",
              "axi_interconnect_1/M02_ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_1/M04_ARESETN",
              "DMA_Engine/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_1/M06_ARESETN",
              "axi_interconnect_1/M05_ARESETN",
              "axi_interconnect_1/M07_ARESETN",
              "axi_interconnect_1/M08_ARESETN",
              "axi_interconnect_1/M09_ARESETN",
              "axi_interconnect_1/M10_ARESETN",
              "axi_interconnect_1/M11_ARESETN",
              "axi_interconnect_1/M12_ARESETN",
              "axi_interconnect_1/M13_ARESETN",
              "axi_interconnect_1/M14_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_1/M15_ARESETN",
              "axi_interconnect_1/M16_ARESETN",
              "axi_interconnect_1/M17_ARESETN",
              "axi_interconnect_1/M18_ARESETN",
              "axi_interconnect_1/M19_ARESETN",
              "axi_interconnect_1/M20_ARESETN",
              "axi_interconnect_1/M21_ARESETN",
              "axi_interconnect_1/M22_ARESETN",
              "axi_interconnect_1/M23_ARESETN"
            ]
          },
          "m_axi_s2mm_aclk_1": {
            "ports": [
              "m_axi_s2mm_aclk",
              "DMA_Engine/m_axi_s2mm_aclk",
              "processing_system7_0/S_AXI_HP0_ACLK"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "axi_interconnect_1/ARESETN",
              "DMA_Engine/ARESETN",
              "axi_interconnect_0/ARESETN"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "processing_system7_0/M_AXI_GP1_ACLK",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/M01_ACLK",
              "axi_interconnect_1/M02_ACLK",
              "axi_interconnect_1/M03_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "proc_sys_reset_0/slowest_sync_clk",
              "axi_interconnect_1/M04_ACLK",
              "DMA_Engine/FCLK_CLK0",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_1/M05_ACLK",
              "axi_interconnect_1/M06_ACLK",
              "axi_interconnect_1/M07_ACLK",
              "axi_interconnect_1/M08_ACLK",
              "axi_interconnect_1/M09_ACLK",
              "axi_interconnect_1/M10_ACLK",
              "axi_interconnect_1/M11_ACLK",
              "axi_interconnect_1/M12_ACLK",
              "axi_interconnect_1/M13_ACLK",
              "axi_interconnect_1/M14_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_1/M15_ACLK",
              "axi_interconnect_1/M16_ACLK",
              "axi_interconnect_1/M17_ACLK",
              "axi_interconnect_1/M18_ACLK",
              "axi_interconnect_1/M19_ACLK",
              "axi_interconnect_1/M20_ACLK",
              "axi_interconnect_1/M21_ACLK",
              "axi_interconnect_1/M22_ACLK",
              "axi_interconnect_1/M23_ACLK"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "proc_sys_reset_0/ext_reset_in"
            ]
          }
        }
      },
      "PRBS": {
        "ports": {
          "Taps": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Reference": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "DivClock_In": {
            "direction": "I"
          },
          "Delayed": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Delay_Select": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "Div_Select": {
            "direction": "I",
            "left": "4",
            "right": "0"
          }
        },
        "components": {
          "LFSR_0": {
            "vlnv": "xilinx.com:module_ref:LFSR:1.0",
            "xci_name": "Differental_Phasemeter_LFSR_0_0",
            "xci_path": "ip\\Differental_Phasemeter_LFSR_0_0\\Differental_Phasemeter_LFSR_0_0.xci",
            "inst_hier_path": "PRBS/LFSR_0",
            "parameters": {
              "Size": {
                "value": "8"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "LFSR",
              "boundary_crc": "0x0"
            },
            "ports": {
              "Taps": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  }
                }
              },
              "PRBS": {
                "direction": "O"
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              },
              "State": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          },
          "Clock_Divider_0": {
            "vlnv": "xilinx.com:module_ref:Clock_Divider:1.0",
            "xci_name": "Differental_Phasemeter_Clock_Divider_0_0",
            "xci_path": "ip\\Differental_Phasemeter_Clock_Divider_0_0\\Differental_Phasemeter_Clock_Divider_0_0.xci",
            "inst_hier_path": "PRBS/Clock_Divider_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Clock_Divider",
              "boundary_crc": "0x0"
            },
            "ports": {
              "DivClock_In": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "DivClock_Out": {
                "direction": "O"
              },
              "Div_Select": {
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "Reset": {
                "type": "rst",
                "direction": "I"
              }
            }
          },
          "Variable_Delay_0": {
            "vlnv": "xilinx.com:module_ref:Variable_Delay:1.0",
            "xci_name": "Differental_Phasemeter_Variable_Delay_0_0",
            "xci_path": "ip\\Differental_Phasemeter_Variable_Delay_0_0\\Differental_Phasemeter_Variable_Delay_0_0.xci",
            "inst_hier_path": "PRBS/Variable_Delay_0",
            "parameters": {
              "Bus_Size": {
                "value": "1"
              },
              "Delay_Select_Bits": {
                "value": "7"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Variable_Delay",
              "boundary_crc": "0x0"
            },
            "ports": {
              "D_In": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "D_Out": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Delay_Select": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "Clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "Reset",
                    "value_src": "constant"
                  }
                }
              },
              "Reset": {
                "type": "rst",
                "direction": "I"
              }
            }
          }
        },
        "nets": {
          "Clock_Divider_0_DivClock_Out": {
            "ports": [
              "Clock_Divider_0/DivClock_Out",
              "LFSR_0/clock",
              "Variable_Delay_0/Clock"
            ]
          },
          "Div_Select_1": {
            "ports": [
              "Div_Select",
              "Clock_Divider_0/Div_Select"
            ]
          },
          "GPIO_Interface_gpio_io_o1": {
            "ports": [
              "Taps",
              "LFSR_0/Taps"
            ]
          },
          "GPIO_Interface_gpio_io_o3": {
            "ports": [
              "Delay_Select",
              "Variable_Delay_0/Delay_Select"
            ]
          },
          "LFSR_0_PRBS": {
            "ports": [
              "LFSR_0/PRBS",
              "Reference",
              "Variable_Delay_0/D_In"
            ]
          },
          "Net": {
            "ports": [
              "DivClock_In",
              "Clock_Divider_0/DivClock_In"
            ]
          },
          "Squared_Phase_Locked_0_Reset_Out": {
            "ports": [
              "Reset",
              "LFSR_0/reset",
              "Clock_Divider_0/Reset",
              "Variable_Delay_0/Reset"
            ]
          },
          "Variable_Delay_0_D_Out": {
            "ports": [
              "Variable_Delay_0/D_Out",
              "Delayed"
            ]
          }
        }
      },
      "DMA_Interconnect_0": {
        "vlnv": "xilinx.com:module_ref:DMA_Interconnect:1.0",
        "xci_name": "Differental_Phasemeter_DMA_Interconnect_0_0",
        "xci_path": "ip\\Differental_Phasemeter_DMA_Interconnect_0_0\\Differental_Phasemeter_DMA_Interconnect_0_0.xci",
        "inst_hier_path": "DMA_Interconnect_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DMA_Interconnect",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "ADC_s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "ADC_s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "ADC_s_axis_tvalid",
                "direction": "I"
              }
            }
          },
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "Demodulated_PRBS": {
            "direction": "I"
          },
          "Demodulated_PRBS_B": {
            "direction": "I"
          },
          "Reference_PRBS": {
            "direction": "I"
          },
          "Debug": {
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "ADC_Data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ADC_C1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "ADC_C2": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "ADC_s_axis:m_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "AXI_Stream_Writer_0": {
        "vlnv": "xilinx.com:module_ref:AXI_Stream_Writer:1.0",
        "xci_name": "Differental_Phasemeter_AXI_Stream_Writer_0_0",
        "xci_path": "ip\\Differental_Phasemeter_AXI_Stream_Writer_0_0\\Differental_Phasemeter_AXI_Stream_Writer_0_0.xci",
        "inst_hier_path": "AXI_Stream_Writer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AXI_Stream_Writer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "D_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "PRBS_Multiply_0": {
        "vlnv": "xilinx.com:module_ref:PRBS_Multiply:1.0",
        "xci_name": "Differental_Phasemeter_PRBS_Multiply_0_0",
        "xci_path": "ip\\Differental_Phasemeter_PRBS_Multiply_0_0\\Differental_Phasemeter_PRBS_Multiply_0_0.xci",
        "inst_hier_path": "PRBS_Multiply_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PRBS_Multiply",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PRBS": {
            "direction": "I"
          },
          "Scale": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "Output_Signal": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "Reset_Gen_0": {
        "vlnv": "xilinx.com:module_ref:Reset_Gen:1.0",
        "xci_name": "Differental_Phasemeter_Reset_Gen_0_0",
        "xci_path": "ip\\Differental_Phasemeter_Reset_Gen_0_0\\Differental_Phasemeter_Reset_Gen_0_0.xci",
        "inst_hier_path": "Reset_Gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Reset_Gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "O"
          },
          "ResetN": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "Subtractor_0": {
        "vlnv": "xilinx.com:module_ref:Subtractor:1.0",
        "xci_name": "Differental_Phasemeter_Subtractor_0_0",
        "xci_path": "ip\\Differental_Phasemeter_Subtractor_0_0\\Differental_Phasemeter_Subtractor_0_0.xci",
        "inst_hier_path": "Subtractor_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Subtractor",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Dplus": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dminus": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "Test_Pattern_Gen_0": {
        "vlnv": "xilinx.com:module_ref:Test_Pattern_Gen:1.0",
        "xci_name": "Differental_Phasemeter_Test_Pattern_Gen_0_0",
        "xci_path": "ip\\Differental_Phasemeter_Test_Pattern_Gen_0_0\\Differental_Phasemeter_Test_Pattern_Gen_0_0.xci",
        "inst_hier_path": "Test_Pattern_Gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Test_Pattern_Gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "DATA_LOGGER_0": {
        "vlnv": "xilinx.com:module_ref:DATA_LOGGER:1.0",
        "xci_name": "Differental_Phasemeter_DATA_LOGGER_0_0",
        "xci_path": "ip\\Differental_Phasemeter_DATA_LOGGER_0_0\\Differental_Phasemeter_DATA_LOGGER_0_0.xci",
        "inst_hier_path": "DATA_LOGGER_0",
        "parameters": {
          "DMA_BUFFER": {
            "value": "36864"
          },
          "VAR_DS": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DATA_LOGGER",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_S2MMD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "8",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_S2MMD_tdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_S2MMD_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_S2MMD_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_S2MMD_tready",
                "direction": "I"
              }
            }
          },
          "m_axis_S2MMS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_S2MMS_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_S2MMS_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_S2MMS_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_S2MMS_tready",
                "direction": "I"
              }
            }
          },
          "s_axis_CH1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_CH1_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_CH1_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_CH1_tready",
                "direction": "O"
              }
            }
          },
          "s_axis_CH2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_CH2_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_CH2_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_CH2_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "down_sample": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "trigger": {
            "direction": "O"
          },
          "AFULL": {
            "direction": "O"
          },
          "AEMPTY": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Differental_Phasemeter_xlconstant_0_0",
        "xci_path": "ip\\Differental_Phasemeter_xlconstant_0_0\\Differental_Phasemeter_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "343597384"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Differental_Phasemeter_xlconstant_0_1",
        "xci_path": "ip\\Differental_Phasemeter_xlconstant_0_1\\Differental_Phasemeter_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "26"
          }
        }
      },
      "NCO_Wrapper_0": {
        "vlnv": "xilinx.com:module_ref:NCO_Wrapper:1.0",
        "xci_name": "Differental_Phasemeter_NCO_Wrapper_0_0",
        "xci_path": "ip\\Differental_Phasemeter_NCO_Wrapper_0_0\\Differental_Phasemeter_NCO_Wrapper_0_0.xci",
        "inst_hier_path": "NCO_Wrapper_0",
        "parameters": {
          "DAC_SIZE": {
            "value": "14"
          },
          "ROM_Size": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "NCO_Wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Frequency": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PhaseOffset": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Dout": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Quadrature_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Phase_Out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Costa_Demodulator_0": {
        "vlnv": "xilinx.com:module_ref:Costa_Demodulator:1.0",
        "xci_name": "Differental_Phasemeter_Costa_Demodulator_0_0",
        "xci_path": "ip\\Differental_Phasemeter_Costa_Demodulator_0_0\\Differental_Phasemeter_Costa_Demodulator_0_0.xci",
        "inst_hier_path": "Costa_Demodulator_0",
        "parameters": {
          "RAM_Size": {
            "value": "14"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Costa_Demodulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input_Signal": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "PLL_Guess_Freq": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_Kp": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_Ki": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_Kii": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_fKp": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_fKi": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_fKii": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Integrator_Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Threshold": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "Freq_Measured": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Phase_Measured": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Phase_Error": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Lock_Strength": {
            "direction": "O",
            "left": "25",
            "right": "0"
          },
          "Message": {
            "direction": "O"
          },
          "Locked_Carrier": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Debug": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "Costa_Demodulator_1": {
        "vlnv": "xilinx.com:module_ref:Costa_Demodulator:1.0",
        "xci_name": "Differental_Phasemeter_Costa_Demodulator_1_0",
        "xci_path": "ip\\Differental_Phasemeter_Costa_Demodulator_1_0\\Differental_Phasemeter_Costa_Demodulator_1_0.xci",
        "inst_hier_path": "Costa_Demodulator_1",
        "parameters": {
          "RAM_Size": {
            "value": "14"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Costa_Demodulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input_Signal": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "PLL_Guess_Freq": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_Kp": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_Ki": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_Kii": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_fKp": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_fKi": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Control_fKii": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Integrator_Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Threshold": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "Freq_Measured": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Phase_Measured": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Phase_Error": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Lock_Strength": {
            "direction": "O",
            "left": "25",
            "right": "0"
          },
          "Message": {
            "direction": "O"
          },
          "Locked_Carrier": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Debug": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "Differental_Phasemeter_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "AXI_Stream_Writer_0_m_axis": {
        "interface_ports": [
          "DATA_LOGGER_0/s_axis_CH1",
          "AXI_Stream_Writer_0/m_axis"
        ]
      },
      "DATA_LOGGER_0_m_axis_S2MMS": {
        "interface_ports": [
          "DATA_LOGGER_0/m_axis_S2MMS",
          "PS7/S_AXIS_S2MM"
        ]
      },
      "PS7_M00_AXI": {
        "interface_ports": [
          "PS7/M00_AXI",
          "GPIO_Interface/S_AXI_Kp"
        ]
      },
      "PS7_M03_AXI": {
        "interface_ports": [
          "PS7/M03_AXI",
          "GPIO_Interface/S_AXI_Ki"
        ]
      },
      "PS7_M05_AXI": {
        "interface_ports": [
          "PS7/M05_AXI",
          "GPIO_Interface/S_AXI"
        ]
      },
      "PS7_M06_AXI": {
        "interface_ports": [
          "PS7/M06_AXI",
          "GPIO_Interface/S_AXI1"
        ]
      },
      "PS7_M07_AXI": {
        "interface_ports": [
          "PS7/M07_AXI",
          "GPIO_Interface/S_AXI2"
        ]
      },
      "PS7_M08_AXI": {
        "interface_ports": [
          "PS7/M08_AXI",
          "GPIO_Interface/S_AXI_FreqMeasured_B"
        ]
      },
      "PS7_M09_AXI": {
        "interface_ports": [
          "PS7/M09_AXI",
          "GPIO_Interface/S_AXI3"
        ]
      },
      "PS7_M10_AXI": {
        "interface_ports": [
          "PS7/M04_AXI",
          "GPIO_Interface/S_AXI_Integrator_Reset"
        ]
      },
      "PS7_M10_AXI1": {
        "interface_ports": [
          "PS7/M10_AXI",
          "GPIO_Interface/S_AXI4"
        ]
      },
      "PS7_M11_AXI": {
        "interface_ports": [
          "PS7/M11_AXI",
          "GPIO_Interface/S_AXI5"
        ]
      },
      "PS7_M12_AXI": {
        "interface_ports": [
          "PS7/M12_AXI",
          "GPIO_Interface/S_AXI6"
        ]
      },
      "PS7_M13_AXI": {
        "interface_ports": [
          "PS7/M13_AXI",
          "GPIO_Interface/S_AXI7"
        ]
      },
      "PS7_M14_AXI": {
        "interface_ports": [
          "PS7/M14_AXI",
          "GPIO_Interface/S_AXI8"
        ]
      },
      "PS7_M15_AXI": {
        "interface_ports": [
          "PS7/M15_AXI",
          "GPIO_Interface/S_AXI9"
        ]
      },
      "PS7_M16_AXI": {
        "interface_ports": [
          "PS7/M16_AXI",
          "GPIO_Interface/S_AXI10"
        ]
      },
      "PS7_M17_AXI": {
        "interface_ports": [
          "PS7/M17_AXI",
          "GPIO_Interface/S_AXI11"
        ]
      },
      "PS7_M18_AXI": {
        "interface_ports": [
          "PS7/M18_AXI",
          "GPIO_Interface/S_AXI12"
        ]
      },
      "PS7_M19_AXI": {
        "interface_ports": [
          "PS7/M19_AXI",
          "GPIO_Interface/S_AXI13"
        ]
      },
      "PS7_M20_AXI": {
        "interface_ports": [
          "PS7/M20_AXI",
          "GPIO_Interface/S_AXI14"
        ]
      },
      "PS7_M21_AXI": {
        "interface_ports": [
          "PS7/M21_AXI",
          "GPIO_Interface/S_AXI15"
        ]
      },
      "PS7_M22_AXI": {
        "interface_ports": [
          "PS7/M22_AXI",
          "GPIO_Interface/S_AXI16"
        ]
      },
      "PS7_M23_AXI": {
        "interface_ports": [
          "PS7/M23_AXI",
          "GPIO_Interface/S_AXI17"
        ]
      },
      "S_AXI6_1": {
        "interface_ports": [
          "GPIO_Interface/S_AXI_PLL_Guess",
          "PS7/M01_AXI"
        ]
      },
      "S_AXI7_1": {
        "interface_ports": [
          "GPIO_Interface/S_AXI_FreqMeasured",
          "PS7/M02_AXI"
        ]
      },
      "axis_red_pitaya_adc_0_M_AXIS": {
        "interface_ports": [
          "axis_red_pitaya_adc_0/M_AXIS",
          "DMA_Interconnect_0/ADC_s_axis"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS7/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS7/FIXED_IO"
        ]
      }
    },
    "nets": {
      "Costa_Demodulator_0_Freq_Measured": {
        "ports": [
          "Costa_Demodulator_0/Freq_Measured",
          "GPIO_Interface/gpio_Freq_Measured"
        ]
      },
      "Costa_Demodulator_0_Message": {
        "ports": [
          "Costa_Demodulator_0/Message",
          "DMA_Interconnect_0/Demodulated_PRBS"
        ]
      },
      "Costa_Demodulator_0_Phase_Error": {
        "ports": [
          "Costa_Demodulator_0/Phase_Error",
          "Subtractor_0/Dplus"
        ]
      },
      "Costa_Demodulator_1_Freq_Measured": {
        "ports": [
          "Costa_Demodulator_1/Freq_Measured",
          "GPIO_Interface/FMeasuredB"
        ]
      },
      "Costa_Demodulator_1_Message": {
        "ports": [
          "Costa_Demodulator_1/Message",
          "DMA_Interconnect_0/Demodulated_PRBS_B"
        ]
      },
      "Costa_Demodulator_1_Phase_Error": {
        "ports": [
          "Costa_Demodulator_1/Phase_Error",
          "Subtractor_0/Dminus"
        ]
      },
      "DATA_LOGGER_0_trigger": {
        "ports": [
          "DATA_LOGGER_0/trigger",
          "GPIO_Interface/gpio_io_i1"
        ]
      },
      "DMA_Interconnect_0_ADC_C1": {
        "ports": [
          "DMA_Interconnect_0/ADC_C1",
          "Costa_Demodulator_0/Input_Signal",
          "Costa_Demodulator_1/Input_Signal"
        ]
      },
      "Delay_Select_1": {
        "ports": [
          "GPIO_Interface/gpio_PRBS_Delay",
          "PRBS/Delay_Select"
        ]
      },
      "Div_Select_1": {
        "ports": [
          "GPIO_Interface/gpio_PRBS_Div",
          "PRBS/Div_Select"
        ]
      },
      "GPIO_Interface_gpio_Ki": {
        "ports": [
          "GPIO_Interface/gpio_Ki",
          "Costa_Demodulator_0/Control_Ki"
        ]
      },
      "GPIO_Interface_gpio_KiB": {
        "ports": [
          "GPIO_Interface/gpio_KiB",
          "Costa_Demodulator_1/Control_Ki"
        ]
      },
      "GPIO_Interface_gpio_Kp": {
        "ports": [
          "GPIO_Interface/gpio_Kp",
          "Costa_Demodulator_0/Control_Kp"
        ]
      },
      "GPIO_Interface_gpio_KpB": {
        "ports": [
          "GPIO_Interface/gpio_KpB",
          "Costa_Demodulator_1/Control_Kp"
        ]
      },
      "GPIO_Interface_gpio_io_o": {
        "ports": [
          "GPIO_Interface/gpio_PRBS_Scale",
          "PRBS_Multiply_0/Scale"
        ]
      },
      "GPIO_Interface_gpio_io_o1": {
        "ports": [
          "GPIO_Interface/gpio_io_o",
          "Test_Pattern_Gen_0/Reset"
        ]
      },
      "GPIO_Interface_gpio_io_o2": {
        "ports": [
          "GPIO_Interface/gpio_io_o1",
          "DATA_LOGGER_0/down_sample"
        ]
      },
      "GPIO_Interface_gpio_io_o3": {
        "ports": [
          "GPIO_Interface/gpio_io_o2",
          "Costa_Demodulator_0/Control_Kii"
        ]
      },
      "GPIO_Interface_gpio_io_o4": {
        "ports": [
          "GPIO_Interface/gpio_io_o3",
          "Costa_Demodulator_1/Control_Kii"
        ]
      },
      "GPIO_Interface_gpio_io_o5": {
        "ports": [
          "GPIO_Interface/gpio_io_o4",
          "Costa_Demodulator_0/Control_fKi"
        ]
      },
      "GPIO_Interface_gpio_io_o6": {
        "ports": [
          "GPIO_Interface/gpio_io_o5",
          "Costa_Demodulator_1/Control_fKi"
        ]
      },
      "GPIO_Interface_gpio_io_o7": {
        "ports": [
          "GPIO_Interface/gpio_io_o6",
          "Costa_Demodulator_0/Control_fKii"
        ]
      },
      "GPIO_Interface_gpio_io_o8": {
        "ports": [
          "GPIO_Interface/gpio_io_o7",
          "Costa_Demodulator_1/Control_fKii"
        ]
      },
      "GPIO_Interface_gpio_io_o9": {
        "ports": [
          "GPIO_Interface/gpio_io_o8",
          "Costa_Demodulator_1/Control_fKp"
        ]
      },
      "GPIO_Interface_gpio_io_o10": {
        "ports": [
          "GPIO_Interface/gpio_io_o9",
          "Costa_Demodulator_0/Control_fKp"
        ]
      },
      "Input_C2_1": {
        "ports": [
          "Costa_Demodulator_0/Locked_Carrier",
          "DAC_Interface/Input_C2"
        ]
      },
      "NCO_Wrapper_0_Dout": {
        "ports": [
          "NCO_Wrapper_0/Dout",
          "DAC_Interface/Input_C1"
        ]
      },
      "Net": {
        "ports": [
          "axis_red_pitaya_adc_0/adc_clk",
          "DAC_Interface/aclk",
          "PS7/m_axi_s2mm_aclk",
          "PRBS/DivClock_In",
          "DMA_Interconnect_0/aclk",
          "PRBS_Multiply_0/Clock",
          "Reset_Gen_0/Clock",
          "Subtractor_0/clock",
          "Test_Pattern_Gen_0/Clock",
          "DATA_LOGGER_0/m_axis_aclk",
          "DATA_LOGGER_0/s_axis_aclk",
          "NCO_Wrapper_0/clock",
          "Costa_Demodulator_0/Clock",
          "Costa_Demodulator_1/Clock"
        ]
      },
      "Net1": {
        "ports": [
          "GPIO_Interface/gpio_PLL_Guess_Freq",
          "Costa_Demodulator_0/PLL_Guess_Freq",
          "Costa_Demodulator_1/PLL_Guess_Freq"
        ]
      },
      "Net2": {
        "ports": [
          "GPIO_Interface/gpio_Integrator_Reset",
          "Costa_Demodulator_0/Integrator_Reset",
          "Costa_Demodulator_1/Integrator_Reset"
        ]
      },
      "Net3": {
        "ports": [
          "xlconstant_1/dout",
          "Costa_Demodulator_0/Threshold",
          "Costa_Demodulator_1/Threshold"
        ]
      },
      "Net5": {
        "ports": [
          "Reset_Gen_0/Reset",
          "PRBS/Reset",
          "DATA_LOGGER_0/rst",
          "NCO_Wrapper_0/rst",
          "Costa_Demodulator_0/Reset",
          "Costa_Demodulator_1/Reset"
        ]
      },
      "PRBS_Delayed": {
        "ports": [
          "PRBS/Delayed",
          "PRBS_Multiply_0/PRBS"
        ]
      },
      "PRBS_Reference": {
        "ports": [
          "PRBS/Reference",
          "DMA_Interconnect_0/Reference_PRBS"
        ]
      },
      "PS7_FCLK_CLK1": {
        "ports": [
          "PS7/FCLK_CLK0",
          "GPIO_Interface/s_axi_aclk"
        ]
      },
      "PS7_peripheral_aresetn1": {
        "ports": [
          "PS7/peripheral_aresetn",
          "GPIO_Interface/s_axi_aresetn"
        ]
      },
      "Subtractor_0_Q": {
        "ports": [
          "Subtractor_0/Q",
          "AXI_Stream_Writer_0/D_In"
        ]
      },
      "Taps_1": {
        "ports": [
          "GPIO_Interface/gpio_Taps",
          "PRBS/Taps"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "axis_red_pitaya_adc_0/adc_clk_n"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "axis_red_pitaya_adc_0/adc_clk_p"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "axis_red_pitaya_adc_0/adc_dat_a"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "axis_red_pitaya_adc_0/adc_dat_b"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "axis_red_pitaya_adc_0/adc_csn",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_dac_1_dac_clk": {
        "ports": [
          "DAC_Interface/dac_clk_o",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_1_dac_dat": {
        "ports": [
          "DAC_Interface/dac_dat_o",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_1_dac_rst": {
        "ports": [
          "DAC_Interface/dac_rst_o",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_1_dac_sel": {
        "ports": [
          "DAC_Interface/dac_sel_o",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_1_dac_wrt": {
        "ports": [
          "DAC_Interface/dac_wrt_o",
          "dac_wrt_o"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "NCO_Wrapper_0/Frequency"
        ]
      }
    },
    "addressing": {
      "/PS7/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_GPIO_FreqMeasureB_Reg": {
                "address_block": "/GPIO_Interface/GPIO_FreqMeasureB/S_AXI/Reg",
                "offset": "0x41280000",
                "range": "64K"
              },
              "SEG_GPIO_FreqMeasure_Reg": {
                "address_block": "/GPIO_Interface/GPIO_FreqMeasureA/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_GPIO_Integrator_Reset_Reg": {
                "address_block": "/GPIO_Interface/GPIO_Integrator_Reset/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_GPIO_KiB_Reg": {
                "address_block": "/GPIO_Interface/GPIO_KiB/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_GPIO_Ki_Reg": {
                "address_block": "/GPIO_Interface/GPIO_Ki/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_GPIO_KiiB_Reg": {
                "address_block": "/GPIO_Interface/GPIO_KiiB/S_AXI/Reg",
                "offset": "0x41370000",
                "range": "64K"
              },
              "SEG_GPIO_Kii_Reg": {
                "address_block": "/GPIO_Interface/GPIO_Kii/S_AXI/Reg",
                "offset": "0x41360000",
                "range": "64K"
              },
              "SEG_GPIO_KpB_Reg": {
                "address_block": "/GPIO_Interface/GPIO_KpB/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_GPIO_Kp_Reg": {
                "address_block": "/GPIO_Interface/GPIO_Kp/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_GPIO_LoggerStatus1_Reg": {
                "address_block": "/GPIO_Interface/GPIO_LoggerStatus1/S_AXI/Reg",
                "offset": "0x412F0000",
                "range": "64K"
              },
              "SEG_GPIO_LoggerStatus_Reg": {
                "address_block": "/GPIO_Interface/GPIO_LoggerStatus/S_AXI/Reg",
                "offset": "0x412D0000",
                "range": "64K"
              },
              "SEG_GPIO_PLL_GUESS_Freq_Reg": {
                "address_block": "/GPIO_Interface/GPIO_PLL_GUESS_Freq/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_GPIO_PRBS_DIV_Reg": {
                "address_block": "/GPIO_Interface/GPIO_PRBS_DIV/S_AXI/Reg",
                "offset": "0x41290000",
                "range": "64K"
              },
              "SEG_GPIO_PRBS_Delay_Reg": {
                "address_block": "/GPIO_Interface/GPIO_PRBS_Delay/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              },
              "SEG_GPIO_PRBS_Scale_Reg": {
                "address_block": "/GPIO_Interface/GPIO_PRBS_Scale/S_AXI/Reg",
                "offset": "0x412A0000",
                "range": "64K"
              },
              "SEG_GPIO_Samping_Div_Reg": {
                "address_block": "/GPIO_Interface/GPIO_Samping_Div/S_AXI/Reg",
                "offset": "0x412B0000",
                "range": "64K"
              },
              "SEG_GPIO_SamplingReset_Reg": {
                "address_block": "/GPIO_Interface/GPIO_SamplingReset/S_AXI/Reg",
                "offset": "0x412E0000",
                "range": "64K"
              },
              "SEG_GPIO_Taps_Reg": {
                "address_block": "/GPIO_Interface/GPIO_Taps/S_AXI/Reg",
                "offset": "0x412C0000",
                "range": "64K"
              },
              "SEG_GPIO_fKiB_Reg": {
                "address_block": "/GPIO_Interface/GPIO_fKiB/S_AXI/Reg",
                "offset": "0x41310000",
                "range": "64K"
              },
              "SEG_GPIO_fKi_Reg": {
                "address_block": "/GPIO_Interface/GPIO_fKi/S_AXI/Reg",
                "offset": "0x41300000",
                "range": "64K"
              },
              "SEG_GPIO_fKiiB_Reg": {
                "address_block": "/GPIO_Interface/GPIO_fKiiB/S_AXI/Reg",
                "offset": "0x41330000",
                "range": "64K"
              },
              "SEG_GPIO_fKii_Reg": {
                "address_block": "/GPIO_Interface/GPIO_fKii/S_AXI/Reg",
                "offset": "0x41320000",
                "range": "64K"
              },
              "SEG_GPIO_fKpB_Reg": {
                "address_block": "/GPIO_Interface/GPIO_fKpB/S_AXI/Reg",
                "offset": "0x41350000",
                "range": "64K"
              },
              "SEG_GPIO_fKp_Reg": {
                "address_block": "/GPIO_Interface/GPIO_fKp/S_AXI/Reg",
                "offset": "0x41340000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/PS7/DMA_Engine/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x80400000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/PS7/DMA_Engine/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/PS7/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}