// Seed: 1353593193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd9,
    parameter id_8 = 32'd81
) (
    input tri _id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri id_4,
    output logic id_5,
    input wire id_6
);
  assign id_5 = -1;
  always @(posedge id_2 or 1) id_5 = id_2;
  wire _id_8, id_9;
  logic [-1 : (  id_0  )] id_10;
  ;
  wire [id_0 : id_8] id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_11,
      id_10,
      id_11,
      id_11,
      id_9,
      id_9
  );
endmodule
