 ----> In this you can find SYNCHRONOUS FIFO design in verilog and verification done SV without UVM, Monitor, and Scoreboard.


 
-----> Verification_of_syn_FIFO file Was verified the FIFO in SV Along with UVM
