--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2204 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.010ns.
--------------------------------------------------------------------------------
Slack:                  14.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_26 (FF)
  Destination:          servo_controller/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.289 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_26 to servo_controller/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   M_ctr_value[16]
                                                       ctr/M_ctr_q_26
    SLICE_X19Y22.B3      net (fanout=25)       1.169   M_ctr_value[16]
    SLICE_X19Y22.B       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/_n00361
    SLICE_X19Y22.A4      net (fanout=2)        0.510   servo_controller/_n00361
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.C4      net (fanout=9)        1.123   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_2_rstpot1
                                                       servo_controller/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (1.626ns logic, 3.338ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_26 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_26 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   M_ctr_value[16]
                                                       ctr/M_ctr_q_26
    SLICE_X19Y22.B3      net (fanout=25)       1.169   M_ctr_value[16]
    SLICE_X19Y22.B       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/_n00361
    SLICE_X19Y22.A4      net (fanout=2)        0.510   servo_controller/_n00361
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X13Y21.A3      net (fanout=9)        1.099   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (1.626ns logic, 3.314ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_26 (FF)
  Destination:          servo_controller/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.289 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_26 to servo_controller/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   M_ctr_value[16]
                                                       ctr/M_ctr_q_26
    SLICE_X19Y22.B3      net (fanout=25)       1.169   M_ctr_value[16]
    SLICE_X19Y22.B       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/_n00361
    SLICE_X19Y22.A4      net (fanout=2)        0.510   servo_controller/_n00361
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.B5      net (fanout=9)        1.038   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_1_rstpot1
                                                       servo_controller/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.626ns logic, 3.253ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_26 (FF)
  Destination:          servo_controller/M_pos_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.874ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.289 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_26 to servo_controller/M_pos_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   M_ctr_value[16]
                                                       ctr/M_ctr_q_26
    SLICE_X19Y22.B3      net (fanout=25)       1.169   M_ctr_value[16]
    SLICE_X19Y22.B       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/_n00361
    SLICE_X19Y22.A4      net (fanout=2)        0.510   servo_controller/_n00361
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.A5      net (fanout=9)        1.033   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_0_rstpot1
                                                       servo_controller/M_pos_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (1.626ns logic, 3.248ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_8 (FF)
  Destination:          servo_controller/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_8 to servo_controller/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   servo_controller/M_ctr_q[11]
                                                       servo_controller/M_ctr_q_8
    SLICE_X19Y22.D5      net (fanout=3)        1.122   servo_controller/M_ctr_q[8]
    SLICE_X19Y22.D       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>3
    SLICE_X18Y21.A6      net (fanout=3)        0.597   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X18Y21.A       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>4
    SLICE_X15Y22.C3      net (fanout=13)       0.884   servo_controller/GND_3_o_GND_3_o_equal_2_o1
    SLICE_X15Y22.C       Tilo                  0.259   servo_controller/M_pos_q[3]
                                                       servo_controller/_n00365
    SLICE_X18Y21.C6      net (fanout=4)        0.630   servo_controller/_n0036
    SLICE_X18Y21.CLK     Tas                   0.349   servo_controller/M_pos_q[5]
                                                       servo_controller/position[15]_GND_3_o_mux_4_OUT<5>1
                                                       servo_controller/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (1.627ns logic, 3.233ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_8 (FF)
  Destination:          servo_controller/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_8 to servo_controller/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   servo_controller/M_ctr_q[11]
                                                       servo_controller/M_ctr_q_8
    SLICE_X19Y22.D5      net (fanout=3)        1.122   servo_controller/M_ctr_q[8]
    SLICE_X19Y22.D       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>3
    SLICE_X19Y22.A3      net (fanout=3)        0.375   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.C4      net (fanout=9)        1.123   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_2_rstpot1
                                                       servo_controller/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.675ns logic, 3.156ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  15.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_8 (FF)
  Destination:          servo_controller/M_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_8 to servo_controller/M_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   servo_controller/M_ctr_q[11]
                                                       servo_controller/M_ctr_q_8
    SLICE_X19Y22.D5      net (fanout=3)        1.122   servo_controller/M_ctr_q[8]
    SLICE_X19Y22.D       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>3
    SLICE_X18Y21.A6      net (fanout=3)        0.597   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X18Y21.A       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>4
    SLICE_X15Y22.C3      net (fanout=13)       0.884   servo_controller/GND_3_o_GND_3_o_equal_2_o1
    SLICE_X15Y22.C       Tilo                  0.259   servo_controller/M_pos_q[3]
                                                       servo_controller/_n00365
    SLICE_X15Y22.A2      net (fanout=4)        0.563   servo_controller/_n0036
    SLICE_X15Y22.CLK     Tas                   0.373   servo_controller/M_pos_q[3]
                                                       servo_controller/position[15]_GND_3_o_mux_4_OUT<7>1
                                                       servo_controller/M_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (1.651ns logic, 3.166ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  15.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_8 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_8 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   servo_controller/M_ctr_q[11]
                                                       servo_controller/M_ctr_q_8
    SLICE_X19Y22.D5      net (fanout=3)        1.122   servo_controller/M_ctr_q[8]
    SLICE_X19Y22.D       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>3
    SLICE_X19Y22.A3      net (fanout=3)        0.375   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X13Y21.A3      net (fanout=9)        1.099   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.675ns logic, 3.132ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  15.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_15 (FF)
  Destination:          servo_controller/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_15 to servo_controller/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.DQ      Tcko                  0.476   M_ctr_value[5]
                                                       ctr/M_ctr_q_15
    SLICE_X12Y20.D1      net (fanout=6)        1.070   M_ctr_value[5]
    SLICE_X12Y20.CMUX    Topdc                 0.456   servo_controller/_n00364
                                                       servo_controller/_n00364_F
                                                       servo_controller/_n00364
    SLICE_X19Y23.B1      net (fanout=2)        1.037   servo_controller/_n00364
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.C4      net (fanout=9)        1.123   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_2_rstpot1
                                                       servo_controller/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (1.564ns logic, 3.230ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_15 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_15 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.DQ      Tcko                  0.476   M_ctr_value[5]
                                                       ctr/M_ctr_q_15
    SLICE_X12Y20.D1      net (fanout=6)        1.070   M_ctr_value[5]
    SLICE_X12Y20.CMUX    Topdc                 0.456   servo_controller/_n00364
                                                       servo_controller/_n00364_F
                                                       servo_controller/_n00364
    SLICE_X19Y23.B1      net (fanout=2)        1.037   servo_controller/_n00364
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X13Y21.A3      net (fanout=9)        1.099   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (1.564ns logic, 3.206ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          servo_controller/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to servo_controller/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.CQ      Tcko                  0.476   M_ctr_value[9]
                                                       ctr/M_ctr_q_18
    SLICE_X21Y22.B2      net (fanout=5)        1.495   M_ctr_value[8]
    SLICE_X21Y22.B       Tilo                  0.259   servo_controller/_n00363
                                                       servo_controller/_n00363
    SLICE_X19Y23.B6      net (fanout=2)        0.780   servo_controller/_n00363
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.C4      net (fanout=9)        1.123   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_2_rstpot1
                                                       servo_controller/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (1.367ns logic, 3.398ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          servo_controller/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to servo_controller/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.CQ      Tcko                  0.476   M_ctr_value[9]
                                                       ctr/M_ctr_q_18
    SLICE_X14Y25.C1      net (fanout=5)        1.284   M_ctr_value[8]
    SLICE_X14Y25.CMUX    Tilo                  0.403   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22_G
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22
    SLICE_X14Y25.A2      net (fanout=1)        0.725   servo_controller/position[15]_GND_3_o_LessThan_4_o21
    SLICE_X14Y25.A       Tilo                  0.235   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o23
    SLICE_X18Y21.C1      net (fanout=13)       1.287   servo_controller/position[15]_GND_3_o_LessThan_4_o
    SLICE_X18Y21.CLK     Tas                   0.349   servo_controller/M_pos_q[5]
                                                       servo_controller/position[15]_GND_3_o_mux_4_OUT<5>1
                                                       servo_controller/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (1.463ns logic, 3.296ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_8 (FF)
  Destination:          servo_controller/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_8 to servo_controller/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   servo_controller/M_ctr_q[11]
                                                       servo_controller/M_ctr_q_8
    SLICE_X19Y22.D5      net (fanout=3)        1.122   servo_controller/M_ctr_q[8]
    SLICE_X19Y22.D       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>3
    SLICE_X19Y22.A3      net (fanout=3)        0.375   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.B5      net (fanout=9)        1.038   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_1_rstpot1
                                                       servo_controller/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (1.675ns logic, 3.071ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  15.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.CQ      Tcko                  0.476   M_ctr_value[9]
                                                       ctr/M_ctr_q_18
    SLICE_X14Y25.C1      net (fanout=5)        1.284   M_ctr_value[8]
    SLICE_X14Y25.CMUX    Tilo                  0.403   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22_G
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22
    SLICE_X14Y25.A2      net (fanout=1)        0.725   servo_controller/position[15]_GND_3_o_LessThan_4_o21
    SLICE_X14Y25.A       Tilo                  0.235   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o23
    SLICE_X13Y21.A1      net (fanout=13)       1.247   servo_controller/position[15]_GND_3_o_LessThan_4_o
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.487ns logic, 3.256ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.CQ      Tcko                  0.476   M_ctr_value[9]
                                                       ctr/M_ctr_q_18
    SLICE_X21Y22.B2      net (fanout=5)        1.495   M_ctr_value[8]
    SLICE_X21Y22.B       Tilo                  0.259   servo_controller/_n00363
                                                       servo_controller/_n00363
    SLICE_X19Y23.B6      net (fanout=2)        0.780   servo_controller/_n00363
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X13Y21.A3      net (fanout=9)        1.099   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (1.367ns logic, 3.374ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  15.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_8 (FF)
  Destination:          servo_controller/M_pos_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_8 to servo_controller/M_pos_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   servo_controller/M_ctr_q[11]
                                                       servo_controller/M_ctr_q_8
    SLICE_X19Y22.D5      net (fanout=3)        1.122   servo_controller/M_ctr_q[8]
    SLICE_X19Y22.D       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>3
    SLICE_X19Y22.A3      net (fanout=3)        0.375   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.A5      net (fanout=9)        1.033   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_0_rstpot1
                                                       servo_controller/M_pos_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (1.675ns logic, 3.066ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  15.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_4 (FF)
  Destination:          servo_controller/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_4 to servo_controller/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.476   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_4
    SLICE_X18Y21.B2      net (fanout=4)        1.052   M_ctr_q_4
    SLICE_X18Y21.B       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A5      net (fanout=3)        0.426   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.C4      net (fanout=9)        1.123   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_2_rstpot1
                                                       servo_controller/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (1.602ns logic, 3.137ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_4 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.287 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_4 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.476   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_4
    SLICE_X18Y21.B2      net (fanout=4)        1.052   M_ctr_q_4
    SLICE_X18Y21.B       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A5      net (fanout=3)        0.426   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X13Y21.A3      net (fanout=9)        1.099   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (1.602ns logic, 3.113ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_5 (FF)
  Destination:          servo_controller/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_5 to servo_controller/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_5
    SLICE_X18Y21.B1      net (fanout=4)        1.022   M_ctr_q_5
    SLICE_X18Y21.B       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A5      net (fanout=3)        0.426   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.C4      net (fanout=9)        1.123   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_2_rstpot1
                                                       servo_controller/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (1.602ns logic, 3.107ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_15 (FF)
  Destination:          servo_controller/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_15 to servo_controller/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.DQ      Tcko                  0.476   M_ctr_value[5]
                                                       ctr/M_ctr_q_15
    SLICE_X12Y20.D1      net (fanout=6)        1.070   M_ctr_value[5]
    SLICE_X12Y20.CMUX    Topdc                 0.456   servo_controller/_n00364
                                                       servo_controller/_n00364_F
                                                       servo_controller/_n00364
    SLICE_X19Y23.B1      net (fanout=2)        1.037   servo_controller/_n00364
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.B5      net (fanout=9)        1.038   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_1_rstpot1
                                                       servo_controller/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (1.564ns logic, 3.145ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_15 (FF)
  Destination:          servo_controller/M_pos_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_15 to servo_controller/M_pos_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.DQ      Tcko                  0.476   M_ctr_value[5]
                                                       ctr/M_ctr_q_15
    SLICE_X12Y20.D1      net (fanout=6)        1.070   M_ctr_value[5]
    SLICE_X12Y20.CMUX    Topdc                 0.456   servo_controller/_n00364
                                                       servo_controller/_n00364_F
                                                       servo_controller/_n00364
    SLICE_X19Y23.B1      net (fanout=2)        1.037   servo_controller/_n00364
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.A5      net (fanout=9)        1.033   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_0_rstpot1
                                                       servo_controller/M_pos_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.564ns logic, 3.140ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_13 (FF)
  Destination:          servo_controller/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.289 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_13 to servo_controller/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.BQ      Tcko                  0.476   M_ctr_value[5]
                                                       ctr/M_ctr_q_13
    SLICE_X14Y25.D2      net (fanout=6)        1.223   M_ctr_value[3]
    SLICE_X14Y25.CMUX    Topdc                 0.402   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22_F
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22
    SLICE_X14Y25.A2      net (fanout=1)        0.725   servo_controller/position[15]_GND_3_o_LessThan_4_o21
    SLICE_X14Y25.A       Tilo                  0.235   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o23
    SLICE_X18Y21.C1      net (fanout=13)       1.287   servo_controller/position[15]_GND_3_o_LessThan_4_o
    SLICE_X18Y21.CLK     Tas                   0.349   servo_controller/M_pos_q[5]
                                                       servo_controller/position[15]_GND_3_o_mux_4_OUT<5>1
                                                       servo_controller/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (1.462ns logic, 3.235ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_5 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.287 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_5 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_5
    SLICE_X18Y21.B1      net (fanout=4)        1.022   M_ctr_q_5
    SLICE_X18Y21.B       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A5      net (fanout=3)        0.426   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X13Y21.A3      net (fanout=9)        1.099   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.602ns logic, 3.083ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_13 (FF)
  Destination:          servo_controller/M_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_13 to servo_controller/M_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.BQ      Tcko                  0.476   M_ctr_value[5]
                                                       ctr/M_ctr_q_13
    SLICE_X14Y25.D2      net (fanout=6)        1.223   M_ctr_value[3]
    SLICE_X14Y25.CMUX    Topdc                 0.402   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22_F
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o22
    SLICE_X14Y25.A2      net (fanout=1)        0.725   servo_controller/position[15]_GND_3_o_LessThan_4_o21
    SLICE_X14Y25.A       Tilo                  0.235   M_servo_controller_position[11]
                                                       servo_controller/position[15]_GND_3_o_LessThan_4_o23
    SLICE_X13Y21.A1      net (fanout=13)       1.247   servo_controller/position[15]_GND_3_o_LessThan_4_o
    SLICE_X13Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[4]
                                                       servo_controller/M_pos_q_4_rstpot1
                                                       servo_controller/M_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.486ns logic, 3.195ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_19 (FF)
  Destination:          servo_controller/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_19 to servo_controller/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.DQ      Tcko                  0.525   servo_controller/M_ctr_q[19]
                                                       servo_controller/M_ctr_q_19
    SLICE_X19Y22.C2      net (fanout=3)        0.991   servo_controller/M_ctr_q[19]
    SLICE_X19Y22.C       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X18Y21.A3      net (fanout=3)        0.546   servo_controller/GND_3_o_GND_3_o_equal_2_o[19]
    SLICE_X18Y21.A       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>4
    SLICE_X15Y22.C3      net (fanout=13)       0.884   servo_controller/GND_3_o_GND_3_o_equal_2_o1
    SLICE_X15Y22.C       Tilo                  0.259   servo_controller/M_pos_q[3]
                                                       servo_controller/_n00365
    SLICE_X18Y21.C6      net (fanout=4)        0.630   servo_controller/_n0036
    SLICE_X18Y21.CLK     Tas                   0.349   servo_controller/M_pos_q[5]
                                                       servo_controller/position[15]_GND_3_o_mux_4_OUT<5>1
                                                       servo_controller/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.627ns logic, 3.051ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  15.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          servo_controller/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to servo_controller/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.CQ      Tcko                  0.476   M_ctr_value[9]
                                                       ctr/M_ctr_q_18
    SLICE_X21Y22.B2      net (fanout=5)        1.495   M_ctr_value[8]
    SLICE_X21Y22.B       Tilo                  0.259   servo_controller/_n00363
                                                       servo_controller/_n00363
    SLICE_X19Y23.B6      net (fanout=2)        0.780   servo_controller/_n00363
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.B5      net (fanout=9)        1.038   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_1_rstpot1
                                                       servo_controller/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (1.367ns logic, 3.313ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          servo_controller/M_pos_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to servo_controller/M_pos_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.CQ      Tcko                  0.476   M_ctr_value[9]
                                                       ctr/M_ctr_q_18
    SLICE_X21Y22.B2      net (fanout=5)        1.495   M_ctr_value[8]
    SLICE_X21Y22.B       Tilo                  0.259   servo_controller/_n00363
                                                       servo_controller/_n00363
    SLICE_X19Y23.B6      net (fanout=2)        0.780   servo_controller/_n00363
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.A5      net (fanout=9)        1.033   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_0_rstpot1
                                                       servo_controller/M_pos_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.367ns logic, 3.308ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_18 (FF)
  Destination:          servo_controller/M_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_18 to servo_controller/M_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.525   servo_controller/M_ctr_q[19]
                                                       servo_controller/M_ctr_q_18
    SLICE_X19Y22.C1      net (fanout=3)        0.981   servo_controller/M_ctr_q[18]
    SLICE_X19Y22.C       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X18Y21.A3      net (fanout=3)        0.546   servo_controller/GND_3_o_GND_3_o_equal_2_o[19]
    SLICE_X18Y21.A       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>4
    SLICE_X15Y22.C3      net (fanout=13)       0.884   servo_controller/GND_3_o_GND_3_o_equal_2_o1
    SLICE_X15Y22.C       Tilo                  0.259   servo_controller/M_pos_q[3]
                                                       servo_controller/_n00365
    SLICE_X18Y21.C6      net (fanout=4)        0.630   servo_controller/_n0036
    SLICE_X18Y21.CLK     Tas                   0.349   servo_controller/M_pos_q[5]
                                                       servo_controller/position[15]_GND_3_o_mux_4_OUT<5>1
                                                       servo_controller/M_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.627ns logic, 3.041ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               servo_controller/M_ctr_q_19 (FF)
  Destination:          servo_controller/M_pos_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: servo_controller/M_ctr_q_19 to servo_controller/M_pos_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.DQ      Tcko                  0.525   servo_controller/M_ctr_q[19]
                                                       servo_controller/M_ctr_q_19
    SLICE_X19Y22.C2      net (fanout=3)        0.991   servo_controller/M_ctr_q[19]
    SLICE_X19Y22.C       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X19Y22.A6      net (fanout=3)        0.339   servo_controller/GND_3_o_GND_3_o_equal_2_o[19]
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.C4      net (fanout=9)        1.123   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_2_rstpot1
                                                       servo_controller/M_pos_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (1.675ns logic, 2.989ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  15.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_4 (FF)
  Destination:          servo_controller/M_pos_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_4 to servo_controller/M_pos_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.476   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_4
    SLICE_X18Y21.B2      net (fanout=4)        1.052   M_ctr_q_4
    SLICE_X18Y21.B       Tilo                  0.235   servo_controller/M_pos_q[5]
                                                       servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
    SLICE_X19Y22.A5      net (fanout=3)        0.426   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>1
    SLICE_X19Y22.A       Tilo                  0.259   servo_controller/GND_3_o_GND_3_o_equal_2_o<19>2
                                                       servo_controller/Reset_OR_DriverANDClockEnable1_SW0
    SLICE_X19Y23.B4      net (fanout=1)        0.536   servo_controller/N3
    SLICE_X19Y23.B       Tilo                  0.259   servo_controller/M_pos_q[12]
                                                       servo_controller/Reset_OR_DriverANDClockEnable1
    SLICE_X15Y21.B5      net (fanout=9)        1.038   servo_controller/Reset_OR_DriverANDClockEnable
    SLICE_X15Y21.CLK     Tas                   0.373   servo_controller/M_pos_q[2]
                                                       servo_controller/M_pos_q_1_rstpot1
                                                       servo_controller/M_pos_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.602ns logic, 3.052ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[7]/CLK
  Logical resource: servo_controller/M_ctr_q_6/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[7]/CLK
  Logical resource: servo_controller/M_ctr_q_7/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[11]/CLK
  Logical resource: servo_controller/M_ctr_q_8/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[11]/CLK
  Logical resource: servo_controller/M_ctr_q_9/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[11]/CLK
  Logical resource: servo_controller/M_ctr_q_10/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[11]/CLK
  Logical resource: servo_controller/M_ctr_q_11/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[15]/CLK
  Logical resource: servo_controller/M_ctr_q_12/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[15]/CLK
  Logical resource: servo_controller/M_ctr_q_13/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[15]/CLK
  Logical resource: servo_controller/M_ctr_q_14/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[15]/CLK
  Logical resource: servo_controller/M_ctr_q_15/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[19]/CLK
  Logical resource: servo_controller/M_ctr_q_16/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[19]/CLK
  Logical resource: servo_controller/M_ctr_q_17/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[19]/CLK
  Logical resource: servo_controller/M_ctr_q_18/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: servo_controller/M_ctr_q[19]/CLK
  Logical resource: servo_controller/M_ctr_q_19/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X8Y16.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_value[1]/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_value[1]/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.010|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2204 paths, 0 nets, and 276 connections

Design statistics:
   Minimum period:   5.010ns{1}   (Maximum frequency: 199.601MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 13 22:37:15 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



