Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\txw043\SpiderRobot-Update\Dev\ADC-EnabledSpider\DE0_NANO_SOC_SPIDER\soc_system.qsys --block-symbol-file --output-directory=C:\Users\txw043\SpiderRobot-Update\Dev\ADC-EnabledSpider\DE0_NANO_SOC_SPIDER\soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_SPIDER/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 17.0]
Progress: Parameterizing module adc_0
Progress: Adding button_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding dipsw_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module led_pio
Progress: Adding master_non_sec [altera_jtag_avalon_master 17.0]
Progress: Parameterizing module master_non_sec
Progress: Adding master_secure [altera_jtag_avalon_master 17.0]
Progress: Parameterizing module master_secure
Progress: Adding pwm0 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm0
Progress: Adding pwm1 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm1
Progress: Adding pwm10 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm10
Progress: Adding pwm11 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm11
Progress: Adding pwm12 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm12
Progress: Adding pwm13 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm13
Progress: Adding pwm14 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm14
Progress: Adding pwm15 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm15
Progress: Adding pwm16 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm16
Progress: Adding pwm17 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm17
Progress: Adding pwm2 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm2
Progress: Adding pwm3 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm3
Progress: Adding pwm4 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm4
Progress: Adding pwm5 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm5
Progress: Adding pwm6 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm6
Progress: Adding pwm7 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm7
Progress: Adding pwm8 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm8
Progress: Adding pwm9 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm9
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\txw043\SpiderRobot-Update\Dev\ADC-EnabledSpider\DE0_NANO_SOC_SPIDER\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\txw043\SpiderRobot-Update\Dev\ADC-EnabledSpider\DE0_NANO_SOC_SPIDER\soc_system\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_SPIDER/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 17.0]
Progress: Parameterizing module adc_0
Progress: Adding button_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding dipsw_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module led_pio
Progress: Adding master_non_sec [altera_jtag_avalon_master 17.0]
Progress: Parameterizing module master_non_sec
Progress: Adding master_secure [altera_jtag_avalon_master 17.0]
Progress: Parameterizing module master_secure
Progress: Adding pwm0 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm0
Progress: Adding pwm1 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm1
Progress: Adding pwm10 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm10
Progress: Adding pwm11 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm11
Progress: Adding pwm12 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm12
Progress: Adding pwm13 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm13
Progress: Adding pwm14 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm14
Progress: Adding pwm15 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm15
Progress: Adding pwm16 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm16
Progress: Adding pwm17 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm17
Progress: Adding pwm2 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm2
Progress: Adding pwm3 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm3
Progress: Adding pwm4 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm4
Progress: Adding pwm5 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm5
Progress: Adding pwm6 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm6
Progress: Adding pwm7 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm7
Progress: Adding pwm8 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm8
Progress: Adding pwm9 [TERASIC_PWM_EX 1.0]
Progress: Parameterizing module pwm9
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: adc_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_0: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0001_sopcgen/soc_system_adc_0.v
Info: adc_0: "soc_system" instantiated altera_up_avalon_adc "adc_0"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0004_button_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/txw043/AppData/Local/Temp/alt7482_502694980257316364.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: master_non_sec: "soc_system" instantiated altera_jtag_avalon_master "master_non_sec"
Info: pwm0: "soc_system" instantiated TERASIC_PWM_EX "pwm0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_non_sec" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_non_sec" instantiated timing_adapter "timing_adt"
Info: fifo: "master_non_sec" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_non_sec" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_non_sec" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_non_sec" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_non_sec" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_non_sec" instantiated channel_adapter "p2b_adapter"
Info: master_non_sec_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_non_sec_master_translator"
Info: adc_0_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "adc_0_adc_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: master_non_sec_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_non_sec_master_agent"
Info: adc_0_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "adc_0_adc_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: adc_0_adc_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "adc_0_adc_slave_burst_adapter"
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/txw043/SpiderRobot-Update/Dev/ADC-EnabledSpider/DE0_NANO_SOC_SPIDER/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 49 modules, 115 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
