
---------- Begin Simulation Statistics ----------
final_tick                               2541875493500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223803                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   223800                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.76                       # Real time elapsed on the host
host_tick_rate                              632502394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198456                       # Number of instructions simulated
sim_ops                                       4198456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011866                       # Number of seconds simulated
sim_ticks                                 11865648500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.395284                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391365                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862127                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2394                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81511                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806458                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53040                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225970                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980745                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65012                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26792                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198456                       # Number of instructions committed
system.cpu.committedOps                       4198456                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.649135                       # CPI: cycles per instruction
system.cpu.discardedOps                        191406                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607794                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452739                       # DTB hits
system.cpu.dtb.data_misses                       7546                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405737                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849746                       # DTB read hits
system.cpu.dtb.read_misses                       6691                       # DTB read misses
system.cpu.dtb.write_accesses                  202057                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602993                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18054                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3391054                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033948                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663080                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727543                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177018                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979414                       # ITB accesses
system.cpu.itb.fetch_acv                          697                       # ITB acv
system.cpu.itb.fetch_hits                      972513                       # ITB hits
system.cpu.itb.fetch_misses                      6901                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10947228500     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9125500      0.08%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17705000      0.15%     92.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               895949000      7.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11870008000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7999753500     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3870254500     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23717645                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85458      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542842     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839938     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593029     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198456                       # Class of committed instruction
system.cpu.quiesceCycles                        13652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6990102                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22829456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22829456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22829456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22829456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117074.133333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117074.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117074.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117074.133333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13067489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13067489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13067489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13067489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67012.764103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67012.764103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67012.764103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67012.764103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22479959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22479959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117083.119792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117083.119792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12867992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12867992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67020.791667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67020.791667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.258514                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539457892000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.258514                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203657                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203657                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128070                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34850                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86514                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29000                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29000                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40861                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17809073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157380                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002815                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156937     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157380                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820611536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375801000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461835000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10041344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469474888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376778395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846253283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469474888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469474888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187971184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187971184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187971184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469474888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376778395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034224467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181866750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111634                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156896                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121148                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2249                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5704                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011667500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4760267500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13722.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32472.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80119                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156896                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.562820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.215975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.315115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34434     42.28%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24389     29.94%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9849     12.09%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4604      5.65%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2409      2.96%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1421      1.74%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          944      1.16%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.73%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2806      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.023494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.418888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.750442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1298     17.73%     17.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5553     75.85%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           276      3.77%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.34%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            30      0.41%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.742364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6541     89.36%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.34%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      6.38%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      2.09%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.78%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9381888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7607808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10041344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11865643500                       # Total gap between requests
system.mem_ctrls.avgGap                      42675.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4942208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7607808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416513939.377186179161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374162440.426243901253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641162427.826848268509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121148                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512680000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247587500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291279015250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28867.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32175.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404323.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313738740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166725735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559154820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308324520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5193203310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183185280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7660429125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.597173                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    424404250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11045264250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267892800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142365630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487512060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312161220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5123566410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241826880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7511421720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.039292                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    575655750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10894012750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11858448500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1666277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1666277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1666277                       # number of overall hits
system.cpu.icache.overall_hits::total         1666277                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87105                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87105                       # number of overall misses
system.cpu.icache.overall_misses::total         87105                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5362218000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5362218000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5362218000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5362218000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1753382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1753382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1753382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1753382                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049678                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049678                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049678                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61560.392630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61560.392630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61560.392630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61560.392630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86514                       # number of writebacks
system.cpu.icache.writebacks::total             86514                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87105                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87105                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87105                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87105                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5275114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5275114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5275114000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5275114000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049678                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049678                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049678                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049678                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60560.404110                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60560.404110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60560.404110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60560.404110                       # average overall mshr miss latency
system.cpu.icache.replacements                  86514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1666277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1666277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87105                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87105                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5362218000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5362218000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1753382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1753382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61560.392630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61560.392630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5275114000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5275114000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049678                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049678                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60560.404110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60560.404110                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.818428                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1688148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.495427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.818428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3593868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3593868                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313825                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105643                       # number of overall misses
system.cpu.dcache.overall_misses::total        105643                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778017500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778017500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778017500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778017500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419468                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419468                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074424                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074424                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074424                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074424                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64159.646167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64159.646167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64159.646167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64159.646167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34674                       # number of writebacks
system.cpu.dcache.writebacks::total             34674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36669                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36669                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395581500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395581500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048591                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63728.093195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63728.093195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63728.093195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63728.093195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3303228000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3303228000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67193.409276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67193.409276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2674157500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2674157500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66920.858358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66920.858358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474789500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474789500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61519.209320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61519.209320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59330.805818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59330.805818                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63512500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63512500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70569.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70569.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69569.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69569.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541875493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.483264                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.982406                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.483264                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953387                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625630729500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299581                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   299581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   196.90                       # Real time elapsed on the host
host_tick_rate                              413869465                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58987686                       # Number of instructions simulated
sim_ops                                      58987686                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081491                       # Number of seconds simulated
sim_ticks                                 81491130000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.865057                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5715800                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8949808                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1124                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            568951                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7862984                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192735                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          632142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           439407                       # Number of indirect misses.
system.cpu.branchPred.lookups                10062416                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392321                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35458                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047866                       # Number of instructions committed
system.cpu.committedOps                      54047866                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.013447                       # CPI: cycles per instruction
system.cpu.discardedOps                        919434                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15107615                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15634895                       # DTB hits
system.cpu.dtb.data_misses                       1418                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10627776                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10943934                       # DTB read hits
system.cpu.dtb.read_misses                       1163                       # DTB read misses
system.cpu.dtb.write_accesses                 4479839                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4690961                       # DTB write hits
system.cpu.dtb.write_misses                       255                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123528                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38056485                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11391082                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4892057                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89479499                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.331846                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18157447                       # ITB accesses
system.cpu.itb.fetch_acv                          125                       # ITB acv
system.cpu.itb.fetch_hits                    18156159                       # ITB hits
system.cpu.itb.fetch_misses                      1288                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4945      9.70%      9.97% # number of callpals executed
system.cpu.kern.callpal::rdps                     298      0.58%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.33% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.55% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50994                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52638                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1916     35.11%     35.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3421     62.69%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1914     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1914     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3948                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              78781957000     96.67%     96.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61349500      0.08%     96.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                91829000      0.11%     96.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2558403000      3.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81493538500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998956                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559486                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723474                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 350                      
system.cpu.kern.mode_good::user                   350                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 350                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669216                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.801833                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6526680000      8.01%      8.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74966858500     91.99%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        162870363                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897361      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37602042     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28369      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605633     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549419      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84795      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047866                       # Class of committed instruction
system.cpu.quiesceCycles                       111897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        73390864                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2604587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1839669846                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1839669846                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1839669846                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1839669846                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117972.928434                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117972.928434                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117972.928434                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117972.928434                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             5                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1059081086                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1059081086                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1059081086                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1059081086                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67915.934718                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67915.934718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67915.934718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67915.934718                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1834819371                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1834819371                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117979.640625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117979.640625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1056330611                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1056330611                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67922.492991                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67922.492991                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275391                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31487                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255738                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15009                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12087                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12087                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18891                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           34                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3767216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3767216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3894181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160734528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160734528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2999744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3002771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164732627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303776                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303626     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303776                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2563000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7886136264                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168714250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6417404750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80367296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1979904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82347200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80367296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80367296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2015168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2015168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31487                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         986209125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24295945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1010505070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    986209125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        986209125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24728679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24728679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24728679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        986209125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24295945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035233749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    980568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091358500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2221149                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             928042                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1287190                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1287190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787635                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306622                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            393019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6069434500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2495200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15426434500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12162.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30912.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        73                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  877631                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1287190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    221                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.291981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.136921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.488528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32289     15.66%     15.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37636     18.25%     33.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26082     12.65%     46.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22431     10.88%     57.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20659     10.02%     67.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18436      8.94%     76.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11210      5.44%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5708      2.77%     84.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31730     15.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206181                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.879488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.307016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50660     90.14%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5374      9.56%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           117      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            30      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.447279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.377073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.595154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27289     48.56%     48.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1632      2.90%     51.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10357     18.43%     69.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10346     18.41%     88.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5877     10.46%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              338      0.60%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              134      0.24%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.12%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               75      0.13%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               23      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31938560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50408640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62756608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82347200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82380160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       391.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       770.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1010.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1010.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81491130000                       # Total gap between requests
system.mem_ctrls.avgGap                      31661.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29999680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1938880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62756608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 368134298.788101255894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23792528.094775468111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 770103543.784458518028                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1287190                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14404364250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1022070250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1984699415500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11470.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33038.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1541885.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            242752860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            129007230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           392043120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276660000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6432822240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6508730820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25813563360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39795579630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.342469                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67046481000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2721160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11728712250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1229672220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            653567310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3171609420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4842327780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6432822240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36441516450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        606984480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53378499900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.022208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1278736500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2721160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77496398500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               353000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81272846                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1159000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               96000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83695236000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17455410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17455410                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17455410                       # number of overall hits
system.cpu.icache.overall_hits::total        17455410                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255739                       # number of overall misses
system.cpu.icache.overall_misses::total       1255739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48694591500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48694591500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48694591500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48694591500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18711149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18711149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18711149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18711149                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067112                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067112                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067112                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067112                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38777.637312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38777.637312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38777.637312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38777.637312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255738                       # number of writebacks
system.cpu.icache.writebacks::total           1255738                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255739                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47438852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47438852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47438852500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47438852500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067112                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067112                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067112                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067112                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37777.637312                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37777.637312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37777.637312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37777.637312                       # average overall mshr miss latency
system.cpu.icache.replacements                1255738                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17455410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17455410                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48694591500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48694591500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18711149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18711149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38777.637312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38777.637312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47438852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47438852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37777.637312                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37777.637312                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18711893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.901112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38678037                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38678037                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15491810                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15491810                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15491810                       # number of overall hits
system.cpu.dcache.overall_hits::total        15491810                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41748                       # number of overall misses
system.cpu.dcache.overall_misses::total         41748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2705244500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2705244500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2705244500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2705244500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15533558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15533558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15533558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15533558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64799.379611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64799.379611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64799.379611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64799.379611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15935                       # number of writebacks
system.cpu.dcache.writebacks::total             15935                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11189                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11189                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1970745500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1970745500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1970745500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1970745500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149780000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149780000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001967                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64489.855689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64489.855689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64489.855689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64489.855689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100120.320856                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100120.320856                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30902                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10877128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10877128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1391838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1391838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10897336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10897336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68875.593824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68875.593824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1746                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1746                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1255407000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1255407000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149780000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149780000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67999.512512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67999.512512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196819.973719                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196819.973719                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1313406500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1313406500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004646                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004646                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60975.232126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60975.232126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    715338500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    715338500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59133.545507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59133.545507                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          390                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          390                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     28720000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28720000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027357                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027357                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73641.025641                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73641.025641                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027217                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027217                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72774.484536                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72774.484536                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14103                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14103                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14103                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14103                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83755236000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.937662                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15541324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            502.370184                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.937662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31154770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31154770                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2978701574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260900                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   260900                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1578.84                       # Real time elapsed on the host
host_tick_rate                              223626175                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   411921095                       # Number of instructions simulated
sim_ops                                     411921095                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.353071                       # Number of seconds simulated
sim_ticks                                353070845000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.875688                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17462230                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             92511755                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2964042                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5756394                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          87427406                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9329295                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        59093987                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         49764692                       # Number of indirect misses.
system.cpu.branchPred.lookups               107793468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7653148                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1323830                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   352933409                       # Number of instructions committed
system.cpu.committedOps                     352933409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.000779                       # CPI: cycles per instruction
system.cpu.discardedOps                      31943785                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 35732104                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    116814382                       # DTB hits
system.cpu.dtb.data_misses                     164693                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 25646439                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     70420774                       # DTB read hits
system.cpu.dtb.read_misses                     164682                       # DTB read misses
system.cpu.dtb.write_accesses                10085665                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    46393608                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            57440753                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          295976826                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          83083976                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         69808538                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        47895855                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.499805                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               124801116                       # ITB accesses
system.cpu.itb.fetch_acv                       760830                       # ITB acv
system.cpu.itb.fetch_hits                   124801056                       # ITB hits
system.cpu.itb.fetch_misses                        60                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                993354     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     728      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   987997     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               987630     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               88193      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3057910                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3058364                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   989105     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     362      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  992246     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1981713                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    989105     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      362      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   989105     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1978572                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             285283190000     80.80%     80.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               238772500      0.07%     80.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             67548710500     19.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         353070673000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996834                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998415                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              987875                      
system.cpu.kern.mode_good::user                987874                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            988006                       # number of protection mode switches
system.cpu.kern.mode_switch::user              987874                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999867                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999934                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       163615850500     46.34%     46.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         189455293500     53.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        706141690                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15917296      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               154769939     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3319      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              29722197      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3807547      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4247738      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11419032      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                777444      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               166549      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               48811658     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39743676     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          18012294      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6650610      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18884110      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                352933409                       # Class of committed instruction
system.cpu.tickCycles                       658245835                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       642408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1284818                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             626809                       # Transaction distribution
system.membus.trans_dist::WriteReq                362                       # Transaction distribution
system.membus.trans_dist::WriteResp               362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17812                       # Transaction distribution
system.membus.trans_dist::WritebackClean       527429                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15600                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15600                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         527429                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99380                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1582287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1582287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       344940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       345664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1927951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67510912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67510912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8498688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8501584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76012496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            642771                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001764                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  642769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              642771                       # Request fanout histogram
system.membus.reqLayer0.occupancy              905000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3597805000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          621676500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2646689000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33755456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7358720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41114176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33755456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33755456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1139968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1139968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          527429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          114980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              642409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95605334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20842049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116447383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95605334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95605334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3228723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3228723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3228723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95605334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20842049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119676106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     25849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    110673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002386040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3060                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3060                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              904881                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      642409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     545240                       # Number of write requests accepted
system.mem_ctrls.readBursts                    642409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   545240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 505887                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                494154                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1507                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2176431250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  682610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4736218750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15941.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34691.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                642409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               545240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.971749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.223545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   104.216633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        81749     74.19%     74.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17043     15.47%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7781      7.06%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1976      1.79%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          832      0.76%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          308      0.28%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          195      0.18%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.11%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          185      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110189                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.604248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.949393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.416867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            837     27.35%     27.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1092     35.69%     63.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           171      5.59%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           179      5.85%     74.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           196      6.41%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           144      4.71%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           99      3.24%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           93      3.04%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           79      2.58%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           46      1.50%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           60      1.96%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           24      0.78%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           14      0.46%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           15      0.49%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            7      0.23%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3060                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.691503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.658082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2094     68.43%     68.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      2.03%     70.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              727     23.76%     94.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      3.59%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      2.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3060                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8737408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32376768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3268864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41114176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34895360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  353070602000                       # Total gap between requests
system.mem_ctrls.avgGap                     297285.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1654336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7083072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3268864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4685563.884494625963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20061333.583066027611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9258379.858580505475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       527429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       114980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       545240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    877181000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3859037750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8782480343500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1663.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33562.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16107549.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            494195100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            262689900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           556227420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169968420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27871465440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53628155880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      90418652160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       173401354320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.123401                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 234477046000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11789960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 106803839000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            292482960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            155477355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           418539660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           96648300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27871465440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38716923960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102975479040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170527016715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.982436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 267321926750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11789960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73958958250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 362                       # Transaction distribution
system.iobus.trans_dist::WriteResp                362                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               905000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              362000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    353070845000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    158733998                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        158733998                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    158733998                       # number of overall hits
system.cpu.icache.overall_hits::total       158733998                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       527428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         527428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       527428                       # number of overall misses
system.cpu.icache.overall_misses::total        527428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12918350500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12918350500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12918350500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12918350500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    159261426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159261426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    159261426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159261426                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003312                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24493.107116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24493.107116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24493.107116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24493.107116                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       527429                       # number of writebacks
system.cpu.icache.writebacks::total            527429                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       527428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       527428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       527428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       527428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12390921500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12390921500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12390921500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12390921500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23493.105220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23493.105220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23493.105220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23493.105220                       # average overall mshr miss latency
system.cpu.icache.replacements                 527429                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    158733998                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       158733998                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       527428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        527428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12918350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12918350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    159261426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159261426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24493.107116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24493.107116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       527428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       527428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12390921500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12390921500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23493.105220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23493.105220                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159293500                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            527941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.725950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         319050281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        319050281                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    114465964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        114465964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    114465964                       # number of overall hits
system.cpu.dcache.overall_hits::total       114465964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       119126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         119126                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       119126                       # number of overall misses
system.cpu.dcache.overall_misses::total        119126                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7731534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7731534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7731534000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7731534000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    114585090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    114585090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    114585090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    114585090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001040                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64902.154022                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64902.154022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64902.154022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64902.154022                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17812                       # number of writebacks
system.cpu.dcache.writebacks::total             17812                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4367                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4367                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       114759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       114759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       114759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          362                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          362                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7479254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7479254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7479254500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7479254500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65173.576800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65173.576800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65173.576800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65173.576800                       # average overall mshr miss latency
system.cpu.dcache.replacements                 114980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     69083031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        69083031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        99196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         99196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6719544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6719544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     69182227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69182227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67740.075205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67740.075205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        99159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        99159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6617337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6617337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66734.608054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66734.608054                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     45382933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45382933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1011989500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1011989500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     45402863                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45402863                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50777.195183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50777.195183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4330                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4330                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          362                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          362                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    861917500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    861917500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55251.121795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55251.121795                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2102                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2102                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          221                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     17675000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     17675000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.095136                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095136                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79977.375566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79977.375566                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     17454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095136                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095136                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78977.375566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78977.375566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2323                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2323                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2323                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2323                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 353070845000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           114626442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            116004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            988.124909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          650                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         229294452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        229294452                       # Number of data accesses

---------- End Simulation Statistics   ----------
