

================================================================
== Synthesis Summary Report of 'edge_detect'
================================================================
+ General Information: 
    * Date:           Tue Nov 22 23:34:29 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        vitishls
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsva2197-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+--------+----------+------+---------+-------------+------------+-----+
    |                                Modules                                | Issue|      |  Latency  |  Latency  | Iteration|           |  Trip  |          |      |         |             |            |     |
    |                                & Loops                                | Type | Slack|  (cycles) |    (ns)   |  Latency |  Interval |  Count | Pipelined| BRAM |   DSP   |      FF     |     LUT    | URAM|
    +-----------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+--------+----------+------+---------+-------------+------------+-----+
    |+ edge_detect                                                          |     -|  0.00|  131621843|  6.581e+08|         -|  131621844|       -|        no|     -|  6 (~0%)|   64777 (3%)|  89650 (9%)|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_12_2                                |     -|  0.00|     786590|  3.933e+06|         -|     786590|       -|        no|     -|  6 (~0%)|   4119 (~0%)|  11376 (1%)|    -|
    |  o VITIS_LOOP_10_1_VITIS_LOOP_12_2                                    |    II|  3.65|     786588|  3.933e+06|       160|          3|  262144|       yes|     -|        -|            -|           -|    -|
    | + convolve2d_286_288_290_1                                            |     -|  0.00|   43436867|  2.172e+08|         -|   43436867|       -|        no|     -|        -|  14581 (~0%)|  65920 (7%)|    -|
    |  + convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2  |     -|  0.00|         83|    415.000|         -|         83|       -|        no|     -|        -|    801 (~0%)|  2585 (~0%)|    -|
    |   o VITIS_LOOP_53_1_VITIS_LOOP_55_2                                   |     -|  3.65|         81|    405.000|        74|          1|       9|       yes|     -|        -|            -|           -|    -|
    |  + convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4  |     -|  0.00|   43436702|  2.172e+08|         -|   43436702|       -|        no|     -|        -|   8227 (~0%)|  41509 (4%)|    -|
    |   o VITIS_LOOP_64_3_VITIS_LOOP_66_4                                   |    II|  3.65|   43436700|  2.172e+08|       168|        167|  260100|       yes|     -|        -|            -|           -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2                |     -|  0.00|     524364|  2.622e+06|         -|     524364|       -|        no|     -|        -|   40528 (2%)|  2172 (~0%)|    -|
    |  o VITIS_LOOP_88_1_VITIS_LOOP_90_2                                    |    II|  3.65|     524362|  2.622e+06|        76|          2|  262144|       yes|     -|        -|            -|           -|    -|
    +-----------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+--------+----------+------+---------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | image_rgb_1  | 0x10   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_rgb_2  | 0x14   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_gray_1 | 0x1c   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | image_gray_2 | 0x20   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | temp_buf_1   | 0x28   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | temp_buf_2   | 0x2c   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | filter_1     | 0x34   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | filter_2     | 0x38   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | output_r_1   | 0x40   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2   | 0x44   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| image_rgb  | inout     | int*     |
| image_gray | inout     | int*     |
| temp_buf   | inout     | int*     |
| filter     | inout     | int*     |
| output     | inout     | int*     |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| image_rgb  | m_axi_gmem    | interface |          |                                        |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_1 offset=0x10 range=32  |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_2 offset=0x14 range=32  |
| image_gray | m_axi_gmem    | interface |          |                                        |
| image_gray | s_axi_control | register  | offset   | name=image_gray_1 offset=0x1c range=32 |
| image_gray | s_axi_control | register  | offset   | name=image_gray_2 offset=0x20 range=32 |
| temp_buf   | m_axi_gmem    | interface |          |                                        |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_1 offset=0x28 range=32   |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_2 offset=0x2c range=32   |
| filter     | m_axi_gmem    | interface |          |                                        |
| filter     | s_axi_control | register  | offset   | name=filter_1 offset=0x34 range=32     |
| filter     | s_axi_control | register  | offset   | name=filter_2 offset=0x38 range=32     |
| output     | m_axi_gmem    | interface |          |                                        |
| output     | s_axi_control | interface | offset   |                                        |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------------+
| HW Interface | Direction | Length | Width | Location           |
+--------------+-----------+--------+-------+--------------------+
| m_axi_gmem   | write     | 32     | 512   | src/common.c:12:26 |
| m_axi_gmem   | write     | 16384  | 512   | src/common.c:88:22 |
+--------------+-----------+--------+-------+--------------------+

* Inferred Bursts and Widening Missed
+----------------------+--------------+-----------------+----------------------------------------------------------------------------------------+------------+---------------------------------+
| HW Interface         | Variable     | Loop            | Problem                                                                                | Resolution | Location                        |
+----------------------+--------------+-----------------+----------------------------------------------------------------------------------------+------------+---------------------------------+
| m_axi_gmem           | image_gray   |                 | Access is clobbered by call                                                            | 214-231    | src/common.c:12:26              |
| m_axi_gmem,gmem,gmem | input_image  | VITIS_LOOP_69_5 | Stride is incompatible                                                                 | 214-230    | src/common.c:69:30              |
| m_axi_gmem,gmem,gmem | kernel       | VITIS_LOOP_66_4 | Could not analyze pattern                                                              | 214-229    | src/common.c:66:26              |
| m_axi_gmem,gmem,gmem | output_image | VITIS_LOOP_64_3 | Stride is incompatible                                                                 | 214-230    | src/common.c:64:22              |
| m_axi_gmem           | filter       |                 | Sequential access length is not divisible by 2                                         | 214-234    | src/edge_detect_tasks_v0.c:22:5 |
| m_axi_gmem           | filter       |                 | Sequential access length is not divisible by 2                                         | 214-234    | src/edge_detect_tasks_v0.c:34:5 |
| m_axi_gmem           | filter       |                 | Sequential access length is not divisible by 2                                         | 214-234    | src/edge_detect_tasks_v0.c:46:5 |
| m_axi_gmem,gmem,gmem | output_image | VITIS_LOOP_66_4 | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     | 214-307    | src/common.c:66:26              |
| m_axi_gmem,gmem,gmem | input_image  | VITIS_LOOP_71_6 | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     | 214-307    | src/common.c:71:34              |
| m_axi_gmem,gmem,gmem | kernel       | VITIS_LOOP_71_6 | Sequential access length is not divisible by 2                                         | 214-234    | src/common.c:71:34              |
| m_axi_gmem,gmem,gmem | kernel       | VITIS_LOOP_71_6 | Start index of the access is unaligned                                                 | 214-235    | src/common.c:71:34              |
| m_axi_gmem,gmem,gmem | kernel       | VITIS_LOOP_55_2 | Sequential access length is not divisible by 2                                         | 214-234    | src/common.c:55:26              |
| m_axi_gmem,gmem,gmem | kernel       | VITIS_LOOP_55_2 | Start index of the access is unaligned                                                 | 214-235    | src/common.c:55:26              |
| m_axi_gmem           |              |                 | Could not burst due to multiple potential reads to the same bundle in the same region. | 214-224    | src/common.c:88:22              |
+----------------------+--------------+-----------------+----------------------------------------------------------------------------------------+------------+---------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------+-----+--------+-----------------+------+--------+---------+
| Name                                                                  | DSP | Pragma | Variable        | Op   | Impl   | Latency |
+-----------------------------------------------------------------------+-----+--------+-----------------+------+--------+---------+
| + edge_detect                                                         | 6   |        |                 |      |        |         |
|  + edge_detect_Pipeline_VITIS_LOOP_12_2                               | 6   |        |                 |      |        |         |
|    add_ln10_fu_359_p2                                                 | -   |        | add_ln10        | add  | fabric | 0       |
|    sub_ln14_fu_393_p2                                                 | -   |        | sub_ln14        | sub  | fabric | 0       |
|    add_ln10_2_fu_420_p2                                               | -   |        | add_ln10_2      | add  | fabric | 0       |
|    sub_ln14_1_fu_454_p2                                               | -   |        | sub_ln14_1      | sub  | fabric | 0       |
|    add_ln10_1_fu_480_p2                                               | -   |        | add_ln10_1      | add  | fabric | 0       |
|    add_ln14_fu_513_p2                                                 | -   |        | add_ln14        | add  | fabric | 0       |
|    add_ln14_1_fu_534_p2                                               | -   |        | add_ln14_1      | add  | fabric | 0       |
|    add_ln14_2_fu_681_p2                                               | -   |        | add_ln14_2      | add  | fabric | 0       |
|    add_ln14_3_fu_595_p2                                               | -   |        | add_ln14_3      | add  | fabric | 0       |
|    add_ln14_4_fu_617_p2                                               | -   |        | add_ln14_4      | add  | fabric | 0       |
|    add_ln14_6_fu_703_p2                                               | -   |        | add_ln14_6      | add  | fabric | 0       |
|    add_ln14_7_fu_632_p2                                               | -   |        | add_ln14_7      | add  | fabric | 0       |
|    add_ln14_5_fu_726_p2                                               | -   |        | add_ln14_5      | add  | fabric | 0       |
|    add_ln14_8_fu_741_p2                                               | -   |        | add_ln14_8      | add  | fabric | 0       |
|    dmul_64ns_64ns_64_4_med_dsp_1_U4                                   | 6   |        | mul_i           | dmul | meddsp | 3       |
|    dmul_64ns_64ns_64_4_med_dsp_1_U4                                   | 6   |        | mul16_i         | dmul | meddsp | 3       |
|    dadd_64ns_64ns_64_5_no_dsp_1_U3                                    | -   |        | add17_i         | dadd | fabric | 4       |
|    dmul_64ns_64ns_64_4_med_dsp_1_U4                                   | 6   |        | mul19_i         | dmul | meddsp | 3       |
|    dadd_64ns_64ns_64_5_no_dsp_1_U3                                    | -   |        | add20_i         | dadd | fabric | 4       |
|    data_V_1_fu_902_p2                                                 | -   |        | data_V_1        | add  | fabric | 0       |
|    add_ln515_fu_1071_p2                                               | -   |        | add_ln515       | add  | fabric | 0       |
|    sub_ln1512_fu_1085_p2                                              | -   |        | sub_ln1512      | sub  | fabric | 0       |
|    result_V_2_fu_1172_p2                                              | -   |        | result_V_2      | sub  | fabric | 0       |
|    add_ln12_fu_648_p2                                                 | -   |        | add_ln12        | add  | fabric | 0       |
|    add_ln12_1_fu_746_p2                                               | -   |        | add_ln12_1      | add  | fabric | 0       |
|  + convolve2d_286_288_290_1                                           | 0   |        |                 |      |        |         |
|    add_ln73_4_fu_269_p2                                               | -   |        | add_ln73_4      | add  | fabric | 0       |
|    add_ln73_5_fu_489_p2                                               | -   |        | add_ln73_5      | add  | fabric | 0       |
|    add_ln73_6_fu_294_p2                                               | -   |        | add_ln73_6      | add  | fabric | 0       |
|    add_ln73_9_fu_515_p2                                               | -   |        | add_ln73_9      | add  | fabric | 0       |
|    add_ln73_10_fu_319_p2                                              | -   |        | add_ln73_10     | add  | fabric | 0       |
|    add_ln73_11_fu_541_p2                                              | -   |        | add_ln73_11     | add  | fabric | 0       |
|    add_ln73_13_fu_344_p2                                              | -   |        | add_ln73_13     | add  | fabric | 0       |
|    add_ln73_14_fu_567_p2                                              | -   |        | add_ln73_14     | add  | fabric | 0       |
|    add_ln73_15_fu_369_p2                                              | -   |        | add_ln73_15     | add  | fabric | 0       |
|    add_ln73_17_fu_593_p2                                              | -   |        | add_ln73_17     | add  | fabric | 0       |
|    add_ln73_18_fu_394_p2                                              | -   |        | add_ln73_18     | add  | fabric | 0       |
|    add_ln73_19_fu_619_p2                                              | -   |        | add_ln73_19     | add  | fabric | 0       |
|    add_ln73_fu_419_p2                                                 | -   |        | add_ln73        | add  | fabric | 0       |
|    add_ln73_20_fu_645_p2                                              | -   |        | add_ln73_20     | add  | fabric | 0       |
|    add_ln73_21_fu_434_p2                                              | -   |        | add_ln73_21     | add  | fabric | 0       |
|   + convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 | 0   |        |                 |      |        |         |
|     add_ln53_fu_153_p2                                                | -   |        | add_ln53        | add  | fabric | 0       |
|     sub_ln57_fu_175_p2                                                | -   |        | sub_ln57        | sub  | fabric | 0       |
|     add_ln53_1_fu_204_p2                                              | -   |        | add_ln53_1      | add  | fabric | 0       |
|     sub_ln57_1_fu_226_p2                                              | -   |        | sub_ln57_1      | sub  | fabric | 0       |
|     add_ln57_fu_252_p2                                                | -   |        | add_ln57        | add  | fabric | 0       |
|     add_ln57_1_fu_274_p2                                              | -   |        | add_ln57_1      | add  | fabric | 0       |
|     add_ln57_2_fu_328_p2                                              | -   |        | add_ln57_2      | add  | fabric | 0       |
|     neg_fu_362_p2                                                     | -   |        | neg             | sub  | fabric | 0       |
|     normal_factor_2_fu_373_p2                                         | -   |        | normal_factor_2 | add  | fabric | 0       |
|     add_ln55_fu_290_p2                                                | -   |        | add_ln55        | add  | fabric | 0       |
|   + convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 | 0   |        |                 |      |        |         |
|     add_ln64_fu_368_p2                                                | -   |        | add_ln64        | add  | fabric | 0       |
|     empty_fu_374_p2                                                   | -   |        | empty           | add  | fabric | 0       |
|     p_mid1_fu_557_p2                                                  | -   |        | p_mid1          | add  | fabric | 0       |
|     add_ln43_fu_692_p2                                                | -   |        | add_ln43        | add  | fabric | 0       |
|     empty_47_fu_455_p2                                                | -   |        | empty_47        | add  | fabric | 0       |
|     add_ln73_fu_460_p2                                                | -   |        | add_ln73        | add  | fabric | 0       |
|     add_ln73_1_fu_476_p2                                              | -   |        | add_ln73_1      | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U20                                            | -   |        | mul_ln73        | mul  | fabric | 0       |
|     add_ln73_2_fu_517_p2                                              | -   |        | add_ln73_2      | add  | fabric | 0       |
|     add_ln73_3_fu_818_p2                                              | -   |        | add_ln73_3      | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U21                                            | -   |        | mul_ln73_1      | mul  | fabric | 0       |
|     add_ln73_4_fu_532_p2                                              | -   |        | add_ln73_4      | add  | fabric | 0       |
|     add_ln73_5_fu_848_p2                                              | -   |        | add_ln73_5      | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U22                                            | -   |        | mul_ln73_2      | mul  | fabric | 0       |
|     add_ln73_6_fu_595_p2                                              | -   |        | add_ln73_6      | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U23                                            | -   |        | mul_ln73_3      | mul  | fabric | 0       |
|     add_ln73_7_fu_645_p2                                              | -   |        | add_ln73_7      | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U24                                            | -   |        | mul_ln73_4      | mul  | fabric | 0       |
|     add_ln73_8_fu_660_p2                                              | -   |        | add_ln73_8      | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U25                                            | -   |        | mul_ln73_5      | mul  | fabric | 0       |
|     add_ln73_9_fu_719_p2                                              | -   |        | add_ln73_9      | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U26                                            | -   |        | mul_ln73_6      | mul  | fabric | 0       |
|     add_ln73_10_fu_744_p2                                             | -   |        | add_ln73_10     | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U27                                            | -   |        | mul_ln73_7      | mul  | fabric | 0       |
|     add_ln73_11_fu_759_p2                                             | -   |        | add_ln73_11     | add  | fabric | 0       |
|     mul_32s_32s_32_1_1_U28                                            | -   |        | mul_ln73_8      | mul  | fabric | 0       |
|     add_ln73_12_fu_886_p2                                             | -   |        | add_ln73_12     | add  | fabric | 0       |
|     add_ln73_13_fu_914_p2                                             | -   |        | add_ln73_13     | add  | fabric | 0       |
|     add_ln76_fu_1027_p2                                               | -   |        | add_ln76        | add  | fabric | 0       |
|     add_ln76_2_fu_610_p2                                              | -   |        | add_ln76_2      | add  | fabric | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2               | 0   |        |                 |      |        |         |
|    add_ln88_fu_343_p2                                                 | -   |        | add_ln88        | add  | fabric | 0       |
|    add_ln88_1_fu_267_p2                                               | -   |        | add_ln88_1      | add  | fabric | 0       |
|    add_ln92_fu_301_p2                                                 | -   |        | add_ln92        | add  | fabric | 0       |
|    add_ln92_1_fu_327_p2                                               | -   |        | add_ln92_1      | add  | fabric | 0       |
|    neg_fu_429_p2                                                      | -   |        | neg             | sub  | fabric | 0       |
|    add_ln93_fu_332_p2                                                 | -   |        | add_ln93        | add  | fabric | 0       |
|    neg3_fu_483_p2                                                     | -   |        | neg3            | sub  | fabric | 0       |
|    add_ln90_fu_358_p2                                                 | -   |        | add_ln90        | add  | fabric | 0       |
+-----------------------------------------------------------------------+-----+--------+-----------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------+------+------+--------+------------+---------+------+---------+
| Name                                    | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+-----------------------------------------+------+------+--------+------------+---------+------+---------+
| + edge_detect                           | 0    | 0    |        |            |         |      |         |
|  + edge_detect_Pipeline_VITIS_LOOP_12_2 | 0    | 0    |        |            |         |      |         |
|    mask_table_U                         | -    | -    |        | mask_table | rom_1p  | auto | 1       |
+-----------------------------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

