window.SIDEBAR_ITEMS = {"mod":["ahb2axi_bresp_err_int_clr","ahb2axi_bresp_err_int_ena","ahb2axi_bresp_err_int_raw","ahb2axi_bresp_err_int_st","apb_sync_postw_en","bitscrambler_peri_sel","cache_apb_postw_en","cache_clk_config","cache_reset_config","clk_en","core_ahb_timeout","core_dbus_timeout","core_debug_runstall_conf","core_dmactive_lpcore","core_err_resp_dis","core_ibus_timeout","core_timeout_int_clr","core_timeout_int_ena","core_timeout_int_raw","core_timeout_int_st","cpu_corestalled_st","cpu_intr_from_cpu_0","cpu_intr_from_cpu_1","cpu_intr_from_cpu_2","cpu_intr_from_cpu_3","cpu_waiti_conf","crypto_ctrl","design_for_verification0","design_for_verification1","dma_addr_ctrl","ecc_pd_ctrl","gdma_ctrl","gmac_ctrl0","gmac_ctrl1","gmac_ctrl2","gpio_ded_hold_ctrl","gpio_o_hold_ctrl0","gpio_o_hold_ctrl1","gpio_o_hys_ctrl0","gpio_o_hys_ctrl1","icm_cpu_h2x_cfg","l1_cache_pwr_ctrl","l1cache_bus0_id","l1cache_bus1_id","l2_cache_pwr_ctrl","l2_mem_ahb_buffer_ctrl","l2_mem_err_resp_ctrl","l2_mem_int_clr","l2_mem_int_ena","l2_mem_int_raw","l2_mem_int_record0","l2_mem_int_record1","l2_mem_int_st","l2_mem_l2_cache_ecc","l2_mem_l2_ram_ecc","l2_mem_ram_pwr_ctrl0","l2_mem_rdn_eco_cs","l2_mem_rdn_eco_high","l2_mem_rdn_eco_low","l2_mem_refresh","l2_mem_subsize","l2_mem_sw_ecc_bwe_mask","l2_rom_pwr_ctrl0","peri1_apb_postw_en","peri_mem_clk_force_on","probe_out","probea_ctrl","probeb_ctrl","psram_flash_addr_interchange","rdn_eco_cs","rng_cfg","rsa_pd_ctrl","tcm_err_resp_ctrl","tcm_init","tcm_int_clr","tcm_int_ena","tcm_int_raw","tcm_int_st","tcm_parity_check_ctrl","tcm_parity_int_record","tcm_ram_pwr_ctrl0","tcm_ram_wrr_config","tcm_rdn_eco_cs","tcm_rdn_eco_high","tcm_rdn_eco_low","tcm_sw_parity_bwe_mask","uart_pd_ctrl","usb20otg_mem_ctrl","usbotg20_ctrl","ver_date","vpu_ctrl"],"struct":["RegisterBlock"],"type":["AHB2AXI_BRESP_ERR_INT_CLR","AHB2AXI_BRESP_ERR_INT_ENA","AHB2AXI_BRESP_ERR_INT_RAW","AHB2AXI_BRESP_ERR_INT_ST","APB_SYNC_POSTW_EN","BITSCRAMBLER_PERI_SEL","CACHE_APB_POSTW_EN","CACHE_CLK_CONFIG","CACHE_RESET_CONFIG","CLK_EN","CORE_AHB_TIMEOUT","CORE_DBUS_TIMEOUT","CORE_DEBUG_RUNSTALL_CONF","CORE_DMACTIVE_LPCORE","CORE_ERR_RESP_DIS","CORE_IBUS_TIMEOUT","CORE_TIMEOUT_INT_CLR","CORE_TIMEOUT_INT_ENA","CORE_TIMEOUT_INT_RAW","CORE_TIMEOUT_INT_ST","CPU_CORESTALLED_ST","CPU_INTR_FROM_CPU_0","CPU_INTR_FROM_CPU_1","CPU_INTR_FROM_CPU_2","CPU_INTR_FROM_CPU_3","CPU_WAITI_CONF","CRYPTO_CTRL","DESIGN_FOR_VERIFICATION0","DESIGN_FOR_VERIFICATION1","DMA_ADDR_CTRL","ECC_PD_CTRL","GDMA_CTRL","GMAC_CTRL0","GMAC_CTRL1","GMAC_CTRL2","GPIO_DED_HOLD_CTRL","GPIO_O_HOLD_CTRL0","GPIO_O_HOLD_CTRL1","GPIO_O_HYS_CTRL0","GPIO_O_HYS_CTRL1","ICM_CPU_H2X_CFG","L1CACHE_BUS0_ID","L1CACHE_BUS1_ID","L1_CACHE_PWR_CTRL","L2_CACHE_PWR_CTRL","L2_MEM_AHB_BUFFER_CTRL","L2_MEM_ERR_RESP_CTRL","L2_MEM_INT_CLR","L2_MEM_INT_ENA","L2_MEM_INT_RAW","L2_MEM_INT_RECORD0","L2_MEM_INT_RECORD1","L2_MEM_INT_ST","L2_MEM_L2_CACHE_ECC","L2_MEM_L2_RAM_ECC","L2_MEM_RAM_PWR_CTRL0","L2_MEM_RDN_ECO_CS","L2_MEM_RDN_ECO_HIGH","L2_MEM_RDN_ECO_LOW","L2_MEM_REFRESH","L2_MEM_SUBSIZE","L2_MEM_SW_ECC_BWE_MASK","L2_ROM_PWR_CTRL0","PERI1_APB_POSTW_EN","PERI_MEM_CLK_FORCE_ON","PROBEA_CTRL","PROBEB_CTRL","PROBE_OUT","PSRAM_FLASH_ADDR_INTERCHANGE","RDN_ECO_CS","RNG_CFG","RSA_PD_CTRL","TCM_ERR_RESP_CTRL","TCM_INIT","TCM_INT_CLR","TCM_INT_ENA","TCM_INT_RAW","TCM_INT_ST","TCM_PARITY_CHECK_CTRL","TCM_PARITY_INT_RECORD","TCM_RAM_PWR_CTRL0","TCM_RAM_WRR_CONFIG","TCM_RDN_ECO_CS","TCM_RDN_ECO_HIGH","TCM_RDN_ECO_LOW","TCM_SW_PARITY_BWE_MASK","UART_PD_CTRL","USB20OTG_MEM_CTRL","USBOTG20_CTRL","VER_DATE","VPU_CTRL"]};