Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  1 15:59:35 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.318        0.000                      0                11578        0.020        0.000                      0                11578        3.000        0.000                       0                  4517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.318        0.000                      0                11578        0.020        0.000                      0                11578        7.192        0.000                       0                  4513  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 7.091ns (48.965%)  route 7.391ns (51.035%))
  Logic Levels:           25  (CARRY4=16 LUT2=2 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 14.052 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.145    12.757    pg/notegen/CO[0]
    SLICE_X28Y43         LUT3 (Prop_lut3_I1_O)        0.329    13.086 r  pg/notegen/y18[9]_i_1/O
                         net (fo=10, routed)          0.657    13.743    pg/notegen/y18[9]_i_1_n_0
    SLICE_X24Y43         FDSE                                         r  pg/notegen/y18_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.688    14.052    pg/notegen/clk_out1
    SLICE_X24Y43         FDSE                                         r  pg/notegen/y18_reg[2]/C
                         clock pessimism              0.568    14.620    
                         clock uncertainty           -0.130    14.490    
    SLICE_X24Y43         FDSE (Setup_fdse_C_S)       -0.429    14.061    pg/notegen/y18_reg[2]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 7.091ns (48.965%)  route 7.391ns (51.035%))
  Logic Levels:           25  (CARRY4=16 LUT2=2 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 14.052 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.145    12.757    pg/notegen/CO[0]
    SLICE_X28Y43         LUT3 (Prop_lut3_I1_O)        0.329    13.086 r  pg/notegen/y18[9]_i_1/O
                         net (fo=10, routed)          0.657    13.743    pg/notegen/y18[9]_i_1_n_0
    SLICE_X24Y43         FDSE                                         r  pg/notegen/y18_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.688    14.052    pg/notegen/clk_out1
    SLICE_X24Y43         FDSE                                         r  pg/notegen/y18_reg[3]/C
                         clock pessimism              0.568    14.620    
                         clock uncertainty           -0.130    14.490    
    SLICE_X24Y43         FDSE (Setup_fdse_C_S)       -0.429    14.061    pg/notegen/y18_reg[3]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 7.091ns (48.965%)  route 7.391ns (51.035%))
  Logic Levels:           25  (CARRY4=16 LUT2=2 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 14.052 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.145    12.757    pg/notegen/CO[0]
    SLICE_X28Y43         LUT3 (Prop_lut3_I1_O)        0.329    13.086 r  pg/notegen/y18[9]_i_1/O
                         net (fo=10, routed)          0.657    13.743    pg/notegen/y18[9]_i_1_n_0
    SLICE_X24Y43         FDRE                                         r  pg/notegen/y18_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.688    14.052    pg/notegen/clk_out1
    SLICE_X24Y43         FDRE                                         r  pg/notegen/y18_reg[4]/C
                         clock pessimism              0.568    14.620    
                         clock uncertainty           -0.130    14.490    
    SLICE_X24Y43         FDRE (Setup_fdre_C_R)       -0.429    14.061    pg/notegen/y18_reg[4]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 7.091ns (49.321%)  route 7.286ns (50.679%))
  Logic Levels:           25  (CARRY4=16 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 14.044 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.015    12.627    db1/CO[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.329    12.956 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.683    13.638    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.680    14.044    pg/notegen/clk_out1
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[12]/C
                         clock pessimism              0.568    14.612    
                         clock uncertainty           -0.130    14.482    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524    13.958    pg/notegen/speed_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 7.091ns (49.321%)  route 7.286ns (50.679%))
  Logic Levels:           25  (CARRY4=16 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 14.044 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.015    12.627    db1/CO[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.329    12.956 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.683    13.638    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.680    14.044    pg/notegen/clk_out1
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[13]/C
                         clock pessimism              0.568    14.612    
                         clock uncertainty           -0.130    14.482    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524    13.958    pg/notegen/speed_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 7.091ns (49.321%)  route 7.286ns (50.679%))
  Logic Levels:           25  (CARRY4=16 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 14.044 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.015    12.627    db1/CO[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.329    12.956 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.683    13.638    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.680    14.044    pg/notegen/clk_out1
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[14]/C
                         clock pessimism              0.568    14.612    
                         clock uncertainty           -0.130    14.482    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524    13.958    pg/notegen/speed_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 7.091ns (49.321%)  route 7.286ns (50.679%))
  Logic Levels:           25  (CARRY4=16 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 14.044 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.015    12.627    db1/CO[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.329    12.956 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.683    13.638    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.680    14.044    pg/notegen/clk_out1
    SLICE_X38Y38         FDRE                                         r  pg/notegen/speed_counter_reg[15]/C
                         clock pessimism              0.568    14.612    
                         clock uncertainty           -0.130    14.482    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524    13.958    pg/notegen/speed_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 7.091ns (49.321%)  route 7.286ns (50.679%))
  Logic Levels:           25  (CARRY4=16 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 14.045 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.015    12.627    db1/CO[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.329    12.956 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.683    13.639    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y39         FDRE                                         r  pg/notegen/speed_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.681    14.045    pg/notegen/clk_out1
    SLICE_X38Y39         FDRE                                         r  pg/notegen/speed_counter_reg[16]/C
                         clock pessimism              0.568    14.613    
                         clock uncertainty           -0.130    14.483    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    13.959    pg/notegen/speed_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 7.091ns (49.321%)  route 7.286ns (50.679%))
  Logic Levels:           25  (CARRY4=16 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 14.045 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.015    12.627    db1/CO[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.329    12.956 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.683    13.639    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y39         FDRE                                         r  pg/notegen/speed_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.681    14.045    pg/notegen/clk_out1
    SLICE_X38Y39         FDRE                                         r  pg/notegen/speed_counter_reg[17]/C
                         clock pessimism              0.568    14.613    
                         clock uncertainty           -0.130    14.483    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    13.959    pg/notegen/speed_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 7.091ns (49.321%)  route 7.286ns (50.679%))
  Logic Levels:           25  (CARRY4=16 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 14.045 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.801    -0.739    pg/clk_out1
    SLICE_X37Y30         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.755     0.472    pg/bpm_reg_n_0_[10]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     0.596 r  pg/pixel_step_i_232/O
                         net (fo=2, routed)           0.453     1.049    pg/pixel_step_i_232_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     1.173    pg/pixel_step_i_236_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.571 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.571    pg/pixel_step_reg_i_200_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.685    pg/pixel_step_reg_i_196_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.799    pg/pixel_step_reg_i_170_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.913    pg/pixel_step_reg_i_155_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.152 r  pg/pixel_step_reg_i_135/O[2]
                         net (fo=4, routed)           0.601     2.753    pg/pixel_step_reg_i_135_n_5
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.294     3.047 r  pg/pixel_step_i_140/O
                         net (fo=2, routed)           0.590     3.637    pg/pixel_step_i_140_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.328     3.965 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.965    pg/pixel_step_i_101_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.498 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.498    pg/pixel_step_reg_i_57_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  pg/pixel_step_reg_i_50/O[0]
                         net (fo=6, routed)           0.700     5.417    pg/notegen/pixel_step_reg_i_103_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.295     5.712 r  pg/notegen/pixel_step_i_184/O
                         net (fo=1, routed)           0.000     5.712    pg/notegen/pixel_step_i_184_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.262 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.262    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.579     7.175    pg/notegen_n_1114
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.303     7.478 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.478    pg/pixel_step_i_153_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.028 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.028    pg/pixel_step_reg_i_108_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.142    pg/pixel_step_reg_i_61_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.752     9.165    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.373     9.538 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.814    10.352    pg/notegen/pixel_step_i_29_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.476 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.344    10.820    pg/notegen/pixel_step_i_38_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.205    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.319    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.433    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.611 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.015    12.627    db1/CO[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.329    12.956 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.683    13.639    pg/notegen/speed_counter_reg[26]_0
    SLICE_X38Y39         FDRE                                         r  pg/notegen/speed_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        1.681    14.045    pg/notegen/clk_out1
    SLICE_X38Y39         FDRE                                         r  pg/notegen/speed_counter_reg[18]/C
                         clock pessimism              0.568    14.613    
                         clock uncertainty           -0.130    14.483    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    13.959    pg/notegen/speed_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet164/lut_1/amp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d19_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.912%)  route 0.204ns (59.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.563    -0.601    pg/audio1/myrec/tonet164/lut_1/clk_out1
    SLICE_X41Y100        FDRE                                         r  pg/audio1/myrec/tonet164/lut_1/amp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pg/audio1/myrec/tonet164/lut_1/amp_out_reg[3]/Q
                         net (fo=1, routed)           0.204    -0.257    pg/audio1/myrec/tonet164_n_4
    SLICE_X41Y99         FDRE                                         r  pg/audio1/myrec/d19_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X41Y99         FDRE                                         r  pg/audio1/myrec/d19_reg[3]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.047    -0.276    pg/audio1/myrec/d19_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet164/lut_1/amp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d19_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.563    -0.601    pg/audio1/myrec/tonet164/lut_1/clk_out1
    SLICE_X41Y100        FDRE                                         r  pg/audio1/myrec/tonet164/lut_1/amp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pg/audio1/myrec/tonet164/lut_1/amp_out_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.239    pg/audio1/myrec/tonet164_n_6
    SLICE_X41Y99         FDRE                                         r  pg/audio1/myrec/d19_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X41Y99         FDRE                                         r  pg/audio1/myrec/d19_reg[1]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.047    -0.276    pg/audio1/myrec/d19_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet146/lut_1/amp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d17_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.800%)  route 0.222ns (61.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.563    -0.601    pg/audio1/myrec/tonet146/lut_1/clk_out1
    SLICE_X43Y101        FDRE                                         r  pg/audio1/myrec/tonet146/lut_1/amp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pg/audio1/myrec/tonet146/lut_1/amp_out_reg[3]/Q
                         net (fo=1, routed)           0.222    -0.238    pg/audio1/myrec/tonet146_n_4
    SLICE_X43Y98         FDRE                                         r  pg/audio1/myrec/d17_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.839    -0.834    pg/audio1/myrec/clk_out1
    SLICE_X43Y98         FDRE                                         r  pg/audio1/myrec/d17_reg[3]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.047    -0.278    pg/audio1/myrec/d17_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pg/n_array_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.427%)  route 0.246ns (63.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.558    -0.606    pg/clk_out1
    SLICE_X52Y67         FDRE                                         r  pg/n_array_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pg/n_array_reg[11]/Q
                         net (fo=8, routed)           0.246    -0.219    pg/p_0_in9_in
    SLICE_X48Y69         FDRE                                         r  pg/notes_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.827    -0.846    pg/clk_out1
    SLICE_X48Y69         FDRE                                         r  pg/notes_reg[11]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.070    -0.272    pg/notes_reg[11]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet261/lut_1/amp_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d27_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.850%)  route 0.228ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.559    -0.605    pg/audio1/myrec/tonet261/lut_1/clk_out1
    SLICE_X54Y100        FDRE                                         r  pg/audio1/myrec/tonet261/lut_1/amp_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  pg/audio1/myrec/tonet261/lut_1/amp_out_reg[2]/Q
                         net (fo=1, routed)           0.228    -0.213    pg/audio1/myrec/tonet261_n_5
    SLICE_X58Y99         FDRE                                         r  pg/audio1/myrec/d27_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.838    -0.835    pg/audio1/myrec/clk_out1
    SLICE_X58Y99         FDRE                                         r  pg/audio1/myrec/d27_reg[2]/C
                         clock pessimism              0.509    -0.326    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.059    -0.267    pg/audio1/myrec/d27_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet233/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet233/lut_1/amp_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.964%)  route 0.257ns (58.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.561    -0.603    pg/audio1/myrec/tonet233/clk_out1
    SLICE_X48Y101        FDRE                                         r  pg/audio1/myrec/tonet233/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pg/audio1/myrec/tonet233/phase_reg[27]/Q
                         net (fo=9, routed)           0.257    -0.205    pg/audio1/myrec/tonet233/lut_1/phase_reg[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.160 r  pg/audio1/myrec/tonet233/lut_1/g0_b6__24/O
                         net (fo=1, routed)           0.000    -0.160    pg/audio1/myrec/tonet233/lut_1/g0_b6__24_n_0
    SLICE_X51Y96         FDRE                                         r  pg/audio1/myrec/tonet233/lut_1/amp_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.835    -0.838    pg/audio1/myrec/tonet233/lut_1/clk_out1
    SLICE_X51Y96         FDRE                                         r  pg/audio1/myrec/tonet233/lut_1/amp_out_reg[6]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092    -0.237    pg/audio1/myrec/tonet233/lut_1/amp_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet233/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet233/lut_1/amp_out_reg[7]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.964%)  route 0.257ns (58.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.561    -0.603    pg/audio1/myrec/tonet233/clk_out1
    SLICE_X48Y101        FDRE                                         r  pg/audio1/myrec/tonet233/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pg/audio1/myrec/tonet233/phase_reg[27]/Q
                         net (fo=9, routed)           0.257    -0.205    pg/audio1/myrec/tonet233/lut_1/phase_reg[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.160 r  pg/audio1/myrec/tonet233/lut_1/g0_b7__24/O
                         net (fo=1, routed)           0.000    -0.160    pg/audio1/myrec/tonet233/lut_1/g0_b7__24_n_0
    SLICE_X51Y96         FDRE                                         r  pg/audio1/myrec/tonet233/lut_1/amp_out_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.835    -0.838    pg/audio1/myrec/tonet233/lut_1/clk_out1
    SLICE_X51Y96         FDRE                                         r  pg/audio1/myrec/tonet233/lut_1/amp_out_reg[7]_inv/C
                         clock pessimism              0.509    -0.329    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092    -0.237    pg/audio1/myrec/tonet233/lut_1/amp_out_reg[7]_inv
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet415/lut_1/amp_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d35_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.565    -0.599    pg/audio1/myrec/tonet415/lut_1/clk_out1
    SLICE_X67Y87         FDRE                                         r  pg/audio1/myrec/tonet415/lut_1/amp_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pg/audio1/myrec/tonet415/lut_1/amp_out_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.404    pg/audio1/myrec/tonet415_n_5
    SLICE_X66Y87         FDRE                                         r  pg/audio1/myrec/d35_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.836    -0.837    pg/audio1/myrec/clk_out1
    SLICE_X66Y87         FDRE                                         r  pg/audio1/myrec/d35_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.076    -0.510    pg/audio1/myrec/d35_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet261/lut_1/amp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d27_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.665%)  route 0.309ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.559    -0.605    pg/audio1/myrec/tonet261/lut_1/clk_out1
    SLICE_X54Y100        FDRE                                         r  pg/audio1/myrec/tonet261/lut_1/amp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  pg/audio1/myrec/tonet261/lut_1/amp_out_reg[1]/Q
                         net (fo=1, routed)           0.309    -0.132    pg/audio1/myrec/tonet261_n_6
    SLICE_X58Y98         FDRE                                         r  pg/audio1/myrec/d27_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.838    -0.835    pg/audio1/myrec/clk_out1
    SLICE_X58Y98         FDRE                                         r  pg/audio1/myrec/d27_reg[1]/C
                         clock pessimism              0.509    -0.326    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.086    -0.240    pg/audio1/myrec/d27_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pg/n_array_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.715%)  route 0.304ns (68.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.557    -0.607    pg/clk_out1
    SLICE_X52Y68         FDRE                                         r  pg/n_array_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  pg/n_array_reg[17]/Q
                         net (fo=4, routed)           0.304    -0.163    pg/p_0_in15_in
    SLICE_X47Y70         FDRE                                         r  pg/notes_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4511, routed)        0.826    -0.847    pg/clk_out1
    SLICE_X47Y70         FDRE                                         r  pg/notes_reg[17]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.070    -0.273    pg/notes_reg[17]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y3      pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y3      pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13     pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13     pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y55     pg/hd/d1000/pixel_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y55     pg/hd/d1000/pixel_out_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d11_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d11_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d11_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d11_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d11_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d11_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y94     pg/audio1/myrec/d11_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y98     pg/audio1/myrec/d18_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     pg/audio1/myrec/tonet55/phase_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     pg/audio1/myrec/tonet55/phase_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     pg/audio1/myrec/tonet55/phase_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     pg/audio1/myrec/tonet55/phase_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y78     pg/audio1/myrec/tonet55/phase_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y78     pg/audio1/myrec/tonet55/phase_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y78     pg/audio1/myrec/tonet55/phase_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y78     pg/audio1/myrec/tonet55/phase_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y85     pg/hd/d10/pixel_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y31     db1/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



