{'accMuxSel': {'DefVars': [None, None, None, None, None, None, None],
               'Lines': ['239:C',
                         '239:C',
                         '239:C',
                         '239:C',
                         '239:C',
                         '239:C',
                         '239:C'],
               'Sensitivities': [['accMuxSel'],
                                 ['accMuxSel'],
                                 ['accMuxSel'],
                                 ['accMuxSel'],
                                 ['accMuxSel'],
                                 ['accMuxSel'],
                                 ['accMuxSel']]},
 'aluOut': {'DefVars': ['accMuxOut'],
            'Lines': ['246:D'],
            'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f828170bbd0>]},
 'immData': {'DefVars': ['accMuxOut'],
             'Lines': ['242:D'],
             'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813bec90>]},
 'tcAccIn': {'DefVars': ['accMuxOut'],
             'Lines': ['255:D'],
             'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0210>]},
 'tcLoadIn': {'DefVars': ['accMuxOut'],
              'Lines': ['251:D'],
              'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f828169ecd0>]},
 'uartDataIn': {'DefVars': ['accMuxOut'],
                'Lines': ['261:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0490>]},
 'uartStatIn': {'DefVars': ['accMuxOut'],
                'Lines': ['265:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0710>]}}
