{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 24 15:33:00 2012 " "Info: Processing started: Fri Aug 24 15:33:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decod7seg -c decod7seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decod7seg -c decod7seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] s4\[1\] 32.929 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"s4\[1\]\" is 32.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns a\[1\] 1 PIN PIN_U3 133 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 133; PIN Node = 'a\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.128 ns) + CELL(0.275 ns) 8.245 ns Equal599~41 2 COMB LCCOMB_X31_Y19_N4 13 " "Info: 2: + IC(7.128 ns) + CELL(0.275 ns) = 8.245 ns; Loc. = LCCOMB_X31_Y19_N4; Fanout = 13; COMB Node = 'Equal599~41'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.403 ns" { a[1] Equal599~41 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.275 ns) 9.659 ns Equal39~64 3 COMB LCCOMB_X33_Y18_N26 8 " "Info: 3: + IC(1.139 ns) + CELL(0.275 ns) = 9.659 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 8; COMB Node = 'Equal39~64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { Equal599~41 Equal39~64 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.150 ns) 12.871 ns Equal295~63 4 COMB LCCOMB_X35_Y15_N24 3 " "Info: 4: + IC(3.062 ns) + CELL(0.150 ns) = 12.871 ns; Loc. = LCCOMB_X35_Y15_N24; Fanout = 3; COMB Node = 'Equal295~63'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Equal39~64 Equal295~63 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.438 ns) 14.325 ns WideOr9~457 5 COMB LCCOMB_X35_Y19_N14 1 " "Info: 5: + IC(1.016 ns) + CELL(0.438 ns) = 14.325 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 1; COMB Node = 'WideOr9~457'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Equal295~63 WideOr9~457 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.275 ns) 15.633 ns WideOr9~458 6 COMB LCCOMB_X36_Y17_N10 1 " "Info: 6: + IC(1.033 ns) + CELL(0.275 ns) = 15.633 ns; Loc. = LCCOMB_X36_Y17_N10; Fanout = 1; COMB Node = 'WideOr9~458'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { WideOr9~457 WideOr9~458 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.419 ns) 17.250 ns WideOr9~460 7 COMB LCCOMB_X43_Y18_N20 2 " "Info: 7: + IC(1.198 ns) + CELL(0.419 ns) = 17.250 ns; Loc. = LCCOMB_X43_Y18_N20; Fanout = 2; COMB Node = 'WideOr9~460'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { WideOr9~458 WideOr9~460 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.389 ns) 19.088 ns WideOr22~1547 8 COMB LCCOMB_X35_Y21_N14 3 " "Info: 8: + IC(1.449 ns) + CELL(0.389 ns) = 19.088 ns; Loc. = LCCOMB_X35_Y21_N14; Fanout = 3; COMB Node = 'WideOr22~1547'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { WideOr9~460 WideOr22~1547 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.150 ns) 20.709 ns WideOr21~2305 9 COMB LCCOMB_X43_Y19_N24 2 " "Info: 9: + IC(1.471 ns) + CELL(0.150 ns) = 20.709 ns; Loc. = LCCOMB_X43_Y19_N24; Fanout = 2; COMB Node = 'WideOr21~2305'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { WideOr22~1547 WideOr21~2305 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.410 ns) 22.477 ns WideOr15~760 10 COMB LCCOMB_X40_Y15_N8 3 " "Info: 10: + IC(1.358 ns) + CELL(0.410 ns) = 22.477 ns; Loc. = LCCOMB_X40_Y15_N8; Fanout = 3; COMB Node = 'WideOr15~760'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { WideOr21~2305 WideOr15~760 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 23.410 ns WideOr14~963 11 COMB LCCOMB_X44_Y15_N30 2 " "Info: 11: + IC(0.658 ns) + CELL(0.275 ns) = 23.410 ns; Loc. = LCCOMB_X44_Y15_N30; Fanout = 2; COMB Node = 'WideOr14~963'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { WideOr15~760 WideOr14~963 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.420 ns) 24.247 ns WideNor0~1662 12 COMB LCCOMB_X43_Y15_N28 15 " "Info: 12: + IC(0.417 ns) + CELL(0.420 ns) = 24.247 ns; Loc. = LCCOMB_X43_Y15_N28; Fanout = 15; COMB Node = 'WideNor0~1662'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { WideOr14~963 WideNor0~1662 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 1046 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.275 ns) 25.555 ns WideOr21~2313 13 COMB LCCOMB_X38_Y16_N24 2 " "Info: 13: + IC(1.033 ns) + CELL(0.275 ns) = 25.555 ns; Loc. = LCCOMB_X38_Y16_N24; Fanout = 2; COMB Node = 'WideOr21~2313'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { WideNor0~1662 WideOr21~2313 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.438 ns) 28.014 ns WideOr21 14 COMB LCCOMB_X43_Y19_N16 1 " "Info: 14: + IC(2.021 ns) + CELL(0.438 ns) = 28.014 ns; Loc. = LCCOMB_X43_Y19_N16; Fanout = 1; COMB Node = 'WideOr21'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { WideOr21~2313 WideOr21 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(2.622 ns) 32.929 ns s4\[1\] 15 PIN PIN_U22 0 " "Info: 15: + IC(2.293 ns) + CELL(2.622 ns) = 32.929 ns; Loc. = PIN_U22; Fanout = 0; PIN Node = 's4\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { WideOr21 s4[1] } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.653 ns ( 23.24 % ) " "Info: Total cell delay = 7.653 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "25.276 ns ( 76.76 % ) " "Info: Total interconnect delay = 25.276 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "32.929 ns" { a[1] Equal599~41 Equal39~64 Equal295~63 WideOr9~457 WideOr9~458 WideOr9~460 WideOr22~1547 WideOr21~2305 WideOr15~760 WideOr14~963 WideNor0~1662 WideOr21~2313 WideOr21 s4[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "32.929 ns" { a[1] {} a[1]~combout {} Equal599~41 {} Equal39~64 {} Equal295~63 {} WideOr9~457 {} WideOr9~458 {} WideOr9~460 {} WideOr22~1547 {} WideOr21~2305 {} WideOr15~760 {} WideOr14~963 {} WideNor0~1662 {} WideOr21~2313 {} WideOr21 {} s4[1] {} } { 0.000ns 0.000ns 7.128ns 1.139ns 3.062ns 1.016ns 1.033ns 1.198ns 1.449ns 1.471ns 1.358ns 0.658ns 0.417ns 1.033ns 2.021ns 2.293ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.419ns 0.389ns 0.150ns 0.410ns 0.275ns 0.420ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Allocated 170 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 24 15:33:01 2012 " "Info: Processing ended: Fri Aug 24 15:33:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
