Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 28 14:05:30 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.558        0.000                      0                  424        0.137        0.000                      0                  424        3.020        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.558        0.000                      0                  422        0.137        0.000                      0                  422        3.020        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.266        0.000                      0                    2        0.644        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.952ns (23.006%)  route 3.186ns (76.994%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.856     9.558    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.573    12.965    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[13]/C
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X36Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.952ns (23.006%)  route 3.186ns (76.994%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.856     9.558    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.573    12.965    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[18]/C
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X36Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.952ns (23.006%)  route 3.186ns (76.994%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.856     9.558    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.573    12.965    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[21]/C
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X36Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.952ns (23.006%)  route 3.186ns (76.994%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.856     9.558    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.573    12.965    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[40]/C
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X36Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.952ns (23.006%)  route 3.186ns (76.994%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.856     9.558    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.573    12.965    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[50]/C
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X36Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.952ns (23.006%)  route 3.186ns (76.994%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.856     9.558    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.573    12.965    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[53]/C
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X36Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.704ns (16.863%)  route 3.471ns (83.137%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.755     5.423    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  current_state_reg[2]/Q
                         net (fo=31, routed)          1.627     7.506    INST_CNT/current_state[2]
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.630 r  INST_CNT/temp_reg_reg[59]_srl2_i_2/O
                         net (fo=4, routed)           1.146     8.776    Simeck_DUT/INST_RIGHT_KEY_REG/current_state_reg[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[43]_srl2_i_1/O
                         net (fo=1, routed)           0.698     9.598    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]
    SLICE_X34Y37         SRL16E                                       r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.499    12.891    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X34Y37         SRL16E                                       r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/CLK
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.247    
    SLICE_X34Y37         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    13.200    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.952ns (23.812%)  route 3.046ns (76.188%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.716     9.418    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X39Y34         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.572    12.964    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[55]/C
                         clock pessimism              0.391    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.115    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.952ns (23.812%)  route 3.046ns (76.188%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.716     9.418    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X39Y34         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.572    12.964    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[57]/C
                         clock pessimism              0.391    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.115    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.952ns (23.812%)  route 3.046ns (76.188%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.752     5.420    Simeck_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X43Y36         FDSE                                         r  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.456     5.876 f  Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=5, routed)           0.678     6.555    Simeck_DUT/INST_SHORT_LFSR/lfsr_parallel_out[4]
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.679 f  Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0/O
                         net (fo=2, routed)           0.487     7.165    Simeck_DUT/INST_SHORT_LFSR/temp_reg[63]_i_2__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.289 f  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.445     7.734    Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_FSM_sequential_current_state_reg[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  Simeck_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_FSM_sequential_current_state[1]_i_1_1/O
                         net (fo=3, routed)           0.720     8.579    Simeck_DUT/INST_RIGHT_KEY_REG/pwropt_1
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.703 r  Simeck_DUT/INST_RIGHT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=64, routed)          0.716     9.418    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X39Y34         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.572    12.964    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[59]/C
                         clock pessimism              0.391    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.115    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  3.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_REG/temp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_REG/temp_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_IS_REG/temp_reg_reg[13]/Q
                         net (fo=4, routed)           0.067     1.710    Simeck_DUT/INST_IS_REG/IS_left_reg_out[13]
    SLICE_X39Y39         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.018    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[45]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.071     1.573    Simeck_DUT/INST_IS_REG/temp_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_REG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_REG/temp_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_IS_REG/temp_reg_reg[8]/Q
                         net (fo=4, routed)           0.070     1.713    Simeck_DUT/INST_IS_REG/IS_left_reg_out[8]
    SLICE_X36Y39         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.018    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[40]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.071     1.573    Simeck_DUT/INST_IS_REG/temp_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[15]/Q
                         net (fo=4, routed)           0.079     1.722    Simeck_DUT/INST_RIGHT_KEY_REG/KEY_REG_b_out[15]
    SLICE_X37Y38         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.018    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[47]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.075     1.577    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_REG/temp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_REG/temp_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_IS_REG/temp_reg_reg[6]/Q
                         net (fo=4, routed)           0.080     1.723    Simeck_DUT/INST_IS_REG/IS_left_reg_out[6]
    SLICE_X39Y38         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.018    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[38]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.071     1.573    Simeck_DUT/INST_IS_REG/temp_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.716%)  route 0.080ns (36.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[16]/Q
                         net (fo=4, routed)           0.080     1.723    Simeck_DUT/INST_RIGHT_KEY_REG/KEY_REG_b_out[16]
    SLICE_X37Y38         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.018    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[48]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.071     1.573    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[1]/Q
                         net (fo=4, routed)           0.090     1.733    Simeck_DUT/INST_RIGHT_KEY_REG/KEY_REG_b_out[1]
    SLICE_X41Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.858     2.017    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[33]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.075     1.577    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[37]/Q
                         net (fo=1, routed)           0.110     1.753    Simeck_DUT/INST_RIGHT_KEY_REG/D[3]
    SLICE_X41Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.858     2.017    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[5]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.076     1.593    Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.502    Simeck_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[31]/Q
                         net (fo=4, routed)           0.083     1.726    Simeck_DUT/INST_RIGHT_KEY_REG/KEY_REG_b_out[31]
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.771 r  Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_0
    SLICE_X40Y35         FDRE                                         r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.858     2.017    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.091     1.606    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.588     1.500    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[18]/Q
                         net (fo=1, routed)           0.113     1.754    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg_n_0_[18]
    SLICE_X36Y37         FDRE                                         r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.857     2.016    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[50]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.071     1.587    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_REG/temp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_REG/temp_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.592     1.504    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simeck_DUT/INST_IS_REG/temp_reg_reg[2]/Q
                         net (fo=4, routed)           0.121     1.766    Simeck_DUT/INST_IS_REG/IS_left_reg_out[2]
    SLICE_X41Y38         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.020    Simeck_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Simeck_DUT/INST_IS_REG/temp_reg_reg[34]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075     1.595    Simeck_DUT/INST_IS_REG/temp_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y41    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y41    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X42Y38    Simeck_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X38Y39    Simeck_DUT/INST_IS_REG/temp_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y37    Simeck_DUT/INST_IS_REG/temp_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X37Y39    Simeck_DUT/INST_IS_REG/temp_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y39    Simeck_DUT/INST_IS_REG/temp_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y40    Simeck_DUT/INST_IS_REG/temp_reg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X37Y39    Simeck_DUT/INST_IS_REG/temp_reg_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[44]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[49]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y38    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[51]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y38    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[52]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[56]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[57]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[36]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[36]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[40]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y38    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[51]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y38    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[52]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[56]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[57]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[59]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[60]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y37    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.642ns (28.294%)  route 1.627ns (71.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.756     5.424    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  current_state_reg[1]/Q
                         net (fo=12, routed)          1.093     7.036    INST_CNT/current_state[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.160 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.534     7.693    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.578    12.970    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.642ns (28.294%)  route 1.627ns (71.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.756     5.424    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  current_state_reg[1]/Q
                         net (fo=12, routed)          1.093     7.036    INST_CNT/current_state[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.160 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.534     7.693    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.578    12.970    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  5.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.821%)  route 0.359ns (63.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  current_state_reg[0]/Q
                         net (fo=31, routed)          0.179     1.848    INST_CNT/current_state[0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.893 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.180     2.072    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.021    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.821%)  route 0.359ns (63.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  current_state_reg[0]/Q
                         net (fo=31, routed)          0.179     1.848    INST_CNT/current_state[0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.893 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.180     2.072    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.021    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.644    





