$date
        2025-Sep-11 15:54:17
$end
$version
        Vivado v2023.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 24 " tinyriscv_soc_top_0/adc_data_1 [23:0] $end
$var reg 24 : parallel_data_out [23:0] $end
$var reg 24 R expected_data [23:0] $end
$var reg 32 j tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data [31:0] $end
$var reg 32 ," tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise [31:0] $end
$var reg 32 L" tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value [31:0] $end
$var reg 32 l" tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out [31:0] $end
$var reg 2 .# tinyriscv_soc_top_0/spi_0/dbg_spi_csn [1:0] $end
$var reg 1 0# tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cfg_udp_tx_enable $end
$var reg 1 1# tinyriscv_soc_top_0/u_ADC_UDP_top_inst/ctrl_udp_tx_enable $end
$var reg 1 2# tinyriscv_soc_top_0/data_ready_out_1 $end
$var reg 1 3# tinyriscv_soc_top_0/spi_0/dbg_spi_miso $end
$var reg 1 4# tinyriscv_soc_top_0/spi_0/dbg_spi_mosi $end
$var reg 1 5# tinyriscv_soc_top_0/spi_0/dbg_spi_sck $end
$var reg 1 6# _TRIGGER $end
$var reg 1 7# _WINDOW $end
$var reg 1 8# _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101001011010010110100101 "
b101001011010010110100101 :
b101001011010010110100101 R
b0 j
b0 ,"
b0 L"
b0 l"
b11 .#
10#
01#
02#
13#
04#
05#
06#
17#
08#
$end
#512
16#
