{"position": "Senior Engineering Manager", "company": "Intel Corporation", "profiles": ["Summary Senior level engineering & development manager responsible for team & product developments, customer/ODM relationship & engagements, and organizational leadership & decision-making Summary Senior level engineering & development manager responsible for team & product developments, customer/ODM relationship & engagements, and organizational leadership & decision-making Senior level engineering & development manager responsible for team & product developments, customer/ODM relationship & engagements, and organizational leadership & decision-making Senior level engineering & development manager responsible for team & product developments, customer/ODM relationship & engagements, and organizational leadership & decision-making Experience Senior Engineering Manager Intel Corporation April 2009  \u2013 Present (6 years 5 months) Hillsboro, Oregon PCCG, CST/PCSD, System Development & Archictecture  \n\u2022\tSenior Engineering manager responsible for internal & outsourced system development including HW & SW design & validation, direction & execution.  \n\u2022\tDirected multi-national system development team(s) consisting of employees in US, China & Taiwan. \n\u2022\tEngaged in all aspects of concept & product development efforts in notebook, tablet & gaming areas \n\u2022\tWorked closely with extended teams to deliver 1st Intel Tablets for Computex 2010 showcasing both Win7 & MeeGo OS; additionally worked to secure product design wins for MNCs  \n\u2022\tEstablished internal development capability for Ultrabook systems, set-up EMS model with out-sourced MFG for delivering systems to OSVs & ISVs. Mobile Board Product Family Manager Intel Corporation May 2007  \u2013  April 2009  (2 years) Malaysia Intel Client Board Organization \n\u2022\tSenior manager responsible for internal & outsourced mobile motherboard development including design & validation, direction, execution & overall product decision-maker.  \n\u2022\tDirected multi-geo team consisting of ~15 US pathfinding engineers & ~20 Malaysia product engineers w/responsibilities for delivering generation ahead mobile VV\u2019s & current generation mobile board product to market from feature concept to board production including Santa Rosa, Montevina & Calpella products. \n\u2022\tHands-on Manager in leading development activities from RFQ to product EOL. Work assignment located in Kulim Malaysia to build local development team and & provide local time zone interface to ODMs.  \n\u2022\tProduct Team Management included Software, BIOS, Mechanical, Finance & Manufacturing teams to deliver board products to marketplace to successfully meet cost, quality & schedule targets.  \n\u2022\tWorked closely with extended teams to deliver Mobile Standard for System & Board specifications & Reference Design to Channel & LOEMs Oregon Board Development Manager Intel Corporation November 2003  \u2013  May 2007  (3 years 7 months) Hillsboro, Oregon UPSD Desktop Board Organization \n\u2022\tSenior manager responsible for all US internal desktop motherboard hardware design & validation direction, strategy, execution & overall product decision-maker.  \n\u2022\tDirected multi-national team consisting of ~80 employees in US, Malaysia & China. \n\u2022\tStrong Product Family Manager skill-set in leading development activities from RFQ to product EOL. Directed engagements & relationships with external contractors for development & MFG. \n\u2022\tManaged overall engineering support & strategies w/multi national OEM customers in addition to Channel customers. \n\u2022\tDeveloped key business wins & directions such as System validation support model, Channel low-end servers development win for UPSD, server embedded board business & expanded custom board biz with Channel. \n\u2022\tRebuilt IDBO engineering organization into a strong integral part of UPSD through extensive new hiring\u2019s, FLM development plans & establishment of career ladder Engineering Manager Intel Corporation June 1998  \u2013  November 2003  (5 years 6 months) Hillsboro, Oregon DPSD Desktop Board Organization \n\u2022\tProvided successful profitable TTM engineering development of simultaneous motherboard product developments including daily high-level customer interface with OEMS customers.  \n\u2022\tLed expanded development team of ~50 members & directly managed ~11 engineers in meeting all customer technical requirement including cost, schedule features & quality. \n\u2022\tResponsible for working directly w/customer, account & Marketing teams in resolving product feature set & business strategies.  \n\u2022\tDirected daily engineering management & mentorship of Malaysia engineering team \n\u2022\tLed 1st DPSD engagements & audits with ODM\u2019s. Responsible for aligning 1st processes of BOM s, engineering developments & manufacturing with ODMS Senior Engineer Intel Corporation June 1996  \u2013  June 1998  (2 years 1 month) Hillsboro, Oregon OPSD Boards Organization \n\u2022\tLed development for motherboard products including circuit design, schematics, CAD routing. Directed engineering engagement for NLX specification & system reference design development w/internal & external customers. Senior System Engineer Zenith Data Systems June 1995  \u2013  June 1996  (1 year 1 month) Buffalo Grove, Illinois Desktops Systems & Motherboard Design \n\u2022\tTechnical Team Lead from conceptual design to product MFG of computer desktop systems.. Developed project direction, schedules, specifications, test plan qualifications Electrical Engineer Unisys January 1983  \u2013  May 1995  (12 years 5 months) Greater San Diego Area Electrical Engineer(11/90-5/95)Memory Engineering & Test Development(San Diego, CA) \n\u2022\tDesigned & validated memory devices, modules & boards. Generated design & PCB requirements, product specs & presented design reviews Developed tester hardware, software & fixture designs. \nEngineering Technician(1/83-11/90)Module Development(Roseville, MN & San Diego, CA) \n\u2022\tProvided electrical & mechanical support for development of multichip modules & packaging \n\u2022\tDesigned hardware & software for a variety of testers, backplanes & memory boards Senior Engineering Manager Intel Corporation April 2009  \u2013 Present (6 years 5 months) Hillsboro, Oregon PCCG, CST/PCSD, System Development & Archictecture  \n\u2022\tSenior Engineering manager responsible for internal & outsourced system development including HW & SW design & validation, direction & execution.  \n\u2022\tDirected multi-national system development team(s) consisting of employees in US, China & Taiwan. \n\u2022\tEngaged in all aspects of concept & product development efforts in notebook, tablet & gaming areas \n\u2022\tWorked closely with extended teams to deliver 1st Intel Tablets for Computex 2010 showcasing both Win7 & MeeGo OS; additionally worked to secure product design wins for MNCs  \n\u2022\tEstablished internal development capability for Ultrabook systems, set-up EMS model with out-sourced MFG for delivering systems to OSVs & ISVs. Senior Engineering Manager Intel Corporation April 2009  \u2013 Present (6 years 5 months) Hillsboro, Oregon PCCG, CST/PCSD, System Development & Archictecture  \n\u2022\tSenior Engineering manager responsible for internal & outsourced system development including HW & SW design & validation, direction & execution.  \n\u2022\tDirected multi-national system development team(s) consisting of employees in US, China & Taiwan. \n\u2022\tEngaged in all aspects of concept & product development efforts in notebook, tablet & gaming areas \n\u2022\tWorked closely with extended teams to deliver 1st Intel Tablets for Computex 2010 showcasing both Win7 & MeeGo OS; additionally worked to secure product design wins for MNCs  \n\u2022\tEstablished internal development capability for Ultrabook systems, set-up EMS model with out-sourced MFG for delivering systems to OSVs & ISVs. Mobile Board Product Family Manager Intel Corporation May 2007  \u2013  April 2009  (2 years) Malaysia Intel Client Board Organization \n\u2022\tSenior manager responsible for internal & outsourced mobile motherboard development including design & validation, direction, execution & overall product decision-maker.  \n\u2022\tDirected multi-geo team consisting of ~15 US pathfinding engineers & ~20 Malaysia product engineers w/responsibilities for delivering generation ahead mobile VV\u2019s & current generation mobile board product to market from feature concept to board production including Santa Rosa, Montevina & Calpella products. \n\u2022\tHands-on Manager in leading development activities from RFQ to product EOL. Work assignment located in Kulim Malaysia to build local development team and & provide local time zone interface to ODMs.  \n\u2022\tProduct Team Management included Software, BIOS, Mechanical, Finance & Manufacturing teams to deliver board products to marketplace to successfully meet cost, quality & schedule targets.  \n\u2022\tWorked closely with extended teams to deliver Mobile Standard for System & Board specifications & Reference Design to Channel & LOEMs Mobile Board Product Family Manager Intel Corporation May 2007  \u2013  April 2009  (2 years) Malaysia Intel Client Board Organization \n\u2022\tSenior manager responsible for internal & outsourced mobile motherboard development including design & validation, direction, execution & overall product decision-maker.  \n\u2022\tDirected multi-geo team consisting of ~15 US pathfinding engineers & ~20 Malaysia product engineers w/responsibilities for delivering generation ahead mobile VV\u2019s & current generation mobile board product to market from feature concept to board production including Santa Rosa, Montevina & Calpella products. \n\u2022\tHands-on Manager in leading development activities from RFQ to product EOL. Work assignment located in Kulim Malaysia to build local development team and & provide local time zone interface to ODMs.  \n\u2022\tProduct Team Management included Software, BIOS, Mechanical, Finance & Manufacturing teams to deliver board products to marketplace to successfully meet cost, quality & schedule targets.  \n\u2022\tWorked closely with extended teams to deliver Mobile Standard for System & Board specifications & Reference Design to Channel & LOEMs Oregon Board Development Manager Intel Corporation November 2003  \u2013  May 2007  (3 years 7 months) Hillsboro, Oregon UPSD Desktop Board Organization \n\u2022\tSenior manager responsible for all US internal desktop motherboard hardware design & validation direction, strategy, execution & overall product decision-maker.  \n\u2022\tDirected multi-national team consisting of ~80 employees in US, Malaysia & China. \n\u2022\tStrong Product Family Manager skill-set in leading development activities from RFQ to product EOL. Directed engagements & relationships with external contractors for development & MFG. \n\u2022\tManaged overall engineering support & strategies w/multi national OEM customers in addition to Channel customers. \n\u2022\tDeveloped key business wins & directions such as System validation support model, Channel low-end servers development win for UPSD, server embedded board business & expanded custom board biz with Channel. \n\u2022\tRebuilt IDBO engineering organization into a strong integral part of UPSD through extensive new hiring\u2019s, FLM development plans & establishment of career ladder Oregon Board Development Manager Intel Corporation November 2003  \u2013  May 2007  (3 years 7 months) Hillsboro, Oregon UPSD Desktop Board Organization \n\u2022\tSenior manager responsible for all US internal desktop motherboard hardware design & validation direction, strategy, execution & overall product decision-maker.  \n\u2022\tDirected multi-national team consisting of ~80 employees in US, Malaysia & China. \n\u2022\tStrong Product Family Manager skill-set in leading development activities from RFQ to product EOL. Directed engagements & relationships with external contractors for development & MFG. \n\u2022\tManaged overall engineering support & strategies w/multi national OEM customers in addition to Channel customers. \n\u2022\tDeveloped key business wins & directions such as System validation support model, Channel low-end servers development win for UPSD, server embedded board business & expanded custom board biz with Channel. \n\u2022\tRebuilt IDBO engineering organization into a strong integral part of UPSD through extensive new hiring\u2019s, FLM development plans & establishment of career ladder Engineering Manager Intel Corporation June 1998  \u2013  November 2003  (5 years 6 months) Hillsboro, Oregon DPSD Desktop Board Organization \n\u2022\tProvided successful profitable TTM engineering development of simultaneous motherboard product developments including daily high-level customer interface with OEMS customers.  \n\u2022\tLed expanded development team of ~50 members & directly managed ~11 engineers in meeting all customer technical requirement including cost, schedule features & quality. \n\u2022\tResponsible for working directly w/customer, account & Marketing teams in resolving product feature set & business strategies.  \n\u2022\tDirected daily engineering management & mentorship of Malaysia engineering team \n\u2022\tLed 1st DPSD engagements & audits with ODM\u2019s. Responsible for aligning 1st processes of BOM s, engineering developments & manufacturing with ODMS Engineering Manager Intel Corporation June 1998  \u2013  November 2003  (5 years 6 months) Hillsboro, Oregon DPSD Desktop Board Organization \n\u2022\tProvided successful profitable TTM engineering development of simultaneous motherboard product developments including daily high-level customer interface with OEMS customers.  \n\u2022\tLed expanded development team of ~50 members & directly managed ~11 engineers in meeting all customer technical requirement including cost, schedule features & quality. \n\u2022\tResponsible for working directly w/customer, account & Marketing teams in resolving product feature set & business strategies.  \n\u2022\tDirected daily engineering management & mentorship of Malaysia engineering team \n\u2022\tLed 1st DPSD engagements & audits with ODM\u2019s. Responsible for aligning 1st processes of BOM s, engineering developments & manufacturing with ODMS Senior Engineer Intel Corporation June 1996  \u2013  June 1998  (2 years 1 month) Hillsboro, Oregon OPSD Boards Organization \n\u2022\tLed development for motherboard products including circuit design, schematics, CAD routing. Directed engineering engagement for NLX specification & system reference design development w/internal & external customers. Senior Engineer Intel Corporation June 1996  \u2013  June 1998  (2 years 1 month) Hillsboro, Oregon OPSD Boards Organization \n\u2022\tLed development for motherboard products including circuit design, schematics, CAD routing. Directed engineering engagement for NLX specification & system reference design development w/internal & external customers. Senior System Engineer Zenith Data Systems June 1995  \u2013  June 1996  (1 year 1 month) Buffalo Grove, Illinois Desktops Systems & Motherboard Design \n\u2022\tTechnical Team Lead from conceptual design to product MFG of computer desktop systems.. Developed project direction, schedules, specifications, test plan qualifications Senior System Engineer Zenith Data Systems June 1995  \u2013  June 1996  (1 year 1 month) Buffalo Grove, Illinois Desktops Systems & Motherboard Design \n\u2022\tTechnical Team Lead from conceptual design to product MFG of computer desktop systems.. Developed project direction, schedules, specifications, test plan qualifications Electrical Engineer Unisys January 1983  \u2013  May 1995  (12 years 5 months) Greater San Diego Area Electrical Engineer(11/90-5/95)Memory Engineering & Test Development(San Diego, CA) \n\u2022\tDesigned & validated memory devices, modules & boards. Generated design & PCB requirements, product specs & presented design reviews Developed tester hardware, software & fixture designs. \nEngineering Technician(1/83-11/90)Module Development(Roseville, MN & San Diego, CA) \n\u2022\tProvided electrical & mechanical support for development of multichip modules & packaging \n\u2022\tDesigned hardware & software for a variety of testers, backplanes & memory boards Electrical Engineer Unisys January 1983  \u2013  May 1995  (12 years 5 months) Greater San Diego Area Electrical Engineer(11/90-5/95)Memory Engineering & Test Development(San Diego, CA) \n\u2022\tDesigned & validated memory devices, modules & boards. Generated design & PCB requirements, product specs & presented design reviews Developed tester hardware, software & fixture designs. \nEngineering Technician(1/83-11/90)Module Development(Roseville, MN & San Diego, CA) \n\u2022\tProvided electrical & mechanical support for development of multichip modules & packaging \n\u2022\tDesigned hardware & software for a variety of testers, backplanes & memory boards Skills Mobile Devices Embedded Systems Product Development Manufacturing Engineering Management Hardware PCB design Engineering Circuit Design PCB Design IC Cross-functional Team... Hardware Architecture Semiconductors Product Management Debugging See 1+ \u00a0 \u00a0 See less Skills  Mobile Devices Embedded Systems Product Development Manufacturing Engineering Management Hardware PCB design Engineering Circuit Design PCB Design IC Cross-functional Team... Hardware Architecture Semiconductors Product Management Debugging See 1+ \u00a0 \u00a0 See less Mobile Devices Embedded Systems Product Development Manufacturing Engineering Management Hardware PCB design Engineering Circuit Design PCB Design IC Cross-functional Team... Hardware Architecture Semiconductors Product Management Debugging See 1+ \u00a0 \u00a0 See less Mobile Devices Embedded Systems Product Development Manufacturing Engineering Management Hardware PCB design Engineering Circuit Design PCB Design IC Cross-functional Team... Hardware Architecture Semiconductors Product Management Debugging See 1+ \u00a0 \u00a0 See less Education San Diego State University-California State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1994 Northwestern Electronics Institute Associate's degree,  Electrical , Electronic and Communications Engineering Technology/Technician 1982 San Diego State University-California State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1994 San Diego State University-California State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1994 San Diego State University-California State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1994 Northwestern Electronics Institute Associate's degree,  Electrical , Electronic and Communications Engineering Technology/Technician 1982 Northwestern Electronics Institute Associate's degree,  Electrical , Electronic and Communications Engineering Technology/Technician 1982 Northwestern Electronics Institute Associate's degree,  Electrical , Electronic and Communications Engineering Technology/Technician 1982 ", "Summary GLOBAL MARKETING, BUSINESS DEVELOPMENT and GENERAL MANAGEMENT EXECUTIVE with extensive leadership experience in rapid growth high technology industries such as semiconductor, renewable energy, and electronic manufacturing services in both Fortune 500 and smaller private companies. A proven manager of successful world-class organizations which consistently exceed strategic corporate objectives and sales milestones, build solid customer relationships, penetrate new market segments, drive sophisticated products to market leadership positions, and achieve operational excellence. Strong technical background with a results-driven management style focused on bringing out the best in people and delivering outstanding P&L performance. Interested in exploring new senior level opportunities in electronics, photovoltaics, or consulting. \n \nSpecialties: Managing high growth and cyclical businesses, penetrating and retaining major customer accounts, strategic planning and market development, metrics and business processes, executive leadership, improving P&L performance, global operations management, turnarounds and change management, new product development and introduction, building high performance teams. Summary GLOBAL MARKETING, BUSINESS DEVELOPMENT and GENERAL MANAGEMENT EXECUTIVE with extensive leadership experience in rapid growth high technology industries such as semiconductor, renewable energy, and electronic manufacturing services in both Fortune 500 and smaller private companies. A proven manager of successful world-class organizations which consistently exceed strategic corporate objectives and sales milestones, build solid customer relationships, penetrate new market segments, drive sophisticated products to market leadership positions, and achieve operational excellence. Strong technical background with a results-driven management style focused on bringing out the best in people and delivering outstanding P&L performance. Interested in exploring new senior level opportunities in electronics, photovoltaics, or consulting. \n \nSpecialties: Managing high growth and cyclical businesses, penetrating and retaining major customer accounts, strategic planning and market development, metrics and business processes, executive leadership, improving P&L performance, global operations management, turnarounds and change management, new product development and introduction, building high performance teams. GLOBAL MARKETING, BUSINESS DEVELOPMENT and GENERAL MANAGEMENT EXECUTIVE with extensive leadership experience in rapid growth high technology industries such as semiconductor, renewable energy, and electronic manufacturing services in both Fortune 500 and smaller private companies. A proven manager of successful world-class organizations which consistently exceed strategic corporate objectives and sales milestones, build solid customer relationships, penetrate new market segments, drive sophisticated products to market leadership positions, and achieve operational excellence. Strong technical background with a results-driven management style focused on bringing out the best in people and delivering outstanding P&L performance. Interested in exploring new senior level opportunities in electronics, photovoltaics, or consulting. \n \nSpecialties: Managing high growth and cyclical businesses, penetrating and retaining major customer accounts, strategic planning and market development, metrics and business processes, executive leadership, improving P&L performance, global operations management, turnarounds and change management, new product development and introduction, building high performance teams. GLOBAL MARKETING, BUSINESS DEVELOPMENT and GENERAL MANAGEMENT EXECUTIVE with extensive leadership experience in rapid growth high technology industries such as semiconductor, renewable energy, and electronic manufacturing services in both Fortune 500 and smaller private companies. A proven manager of successful world-class organizations which consistently exceed strategic corporate objectives and sales milestones, build solid customer relationships, penetrate new market segments, drive sophisticated products to market leadership positions, and achieve operational excellence. Strong technical background with a results-driven management style focused on bringing out the best in people and delivering outstanding P&L performance. Interested in exploring new senior level opportunities in electronics, photovoltaics, or consulting. \n \nSpecialties: Managing high growth and cyclical businesses, penetrating and retaining major customer accounts, strategic planning and market development, metrics and business processes, executive leadership, improving P&L performance, global operations management, turnarounds and change management, new product development and introduction, building high performance teams. Experience Senior Vice President & General Manager JWA Systems, Inc. 2009  \u2013 Present (6 years) Carlsbad, CA Responsible for global business operations and P&L management for this $500M privately-held ODM/EMS enterprise with multiple development and manufacturing facilities in Korea and China. Directly manage all sales, marketing, channel partner development, product strategy, and financial performance associated with providing automated processing systems, sub-systems, and custom components to leading customers and OEMs in the solar, semiconductor, and FPD industries. Developed a thriving solar equipment and PV module distribution business plus several sales partnerships and turnkey service programs that has produced an annual growth rate greater than 20%. Vice President, Operations and Business Development Bentek Corporation 2006  \u2013  2008  (2 years) San Jose, CA Recruited by a private equity group to transform this domestic contract manufacturing firm into an efficient supplier of complex electro-mechanical systems to serve customers in the semiconductor, solar, defense, medical, and other major industrial markets. Directly managed all business development, sales operations, global supply chain activities, lean manufacturing, engineering, and IT. Refocused the company on its core strength in proprietary power distribution products and design services for long-term growth. Received a 'Supplier of the Year' award in 2008 from a major public company. Vice President Global Sales & Business Operations Mattson Technology 1999  \u2013  2005  (6 years) Fremont, CA General Manager, Intel Business Group 2004 to 2005 \nFull P&L responsible for this semiconductor equipment company\u2019s global business unit dedicated to all Intel account operations. Developed the business model and managed the daily activities of multi-functional teams tasked to support the world\u2019s largest chip maker on a 24/7 basis. Doubled the sales growth of all products and services at Intel. Opened Mattson Israel. \n \nVice President, Global Business Operations 2001 to 2004 \nManaged multiple field sales and service units throughout the US, Asia, and Europe, global key accounts, and all Corporate Sales and Service operations (staff >200 with a $20M annual budget) for this capital equipment supplier. Accountable for all sales penetration and global account plans, bookings, revenue acievement, field service, and customer support programs for three product divisions. Integrated the sales and service units of three companies with consolidated revenue of > $650M following an international merger. Increased customer satisfaction levels and led the acquisition of a Canadian company to obtain critical product technology.  \n \nVice President, Global Sales 1999 to 2001 \nHired to increase the organizational productivity of a worldwide direct sales team with > 45 professionals. Focused on improved penetration rate at top-tier customers and market share growth by upgrading sales systems and staff. Achieved record revenues for seven consecutive quarters and became the WW market share leader in a critical production equipment segment. Implemented a global account management strategy and executive sponsorship program that doubled revenue to > $250M. SVP, Sales and Marketing BOC Edwards 1993  \u2013  1999  (6 years) Santa Clara, CA Responsible for worldwide marketing of chemical management and sub-fab systems for this $1.2B electronics division of the world's second largest industrial gas company (The BOC Group PLC). Previously served as VP/GM and VP Sales and Marketing while this business was known as Systems Chemistry. Drove a successful business turnaround leading to an acquisition by BOC in 1997. Implemented a turnkey sales model based on facility design and project management services that increased revenue by 35% for three years running. Vice President, Marketing and Business Development Athens Corporation 1987  \u2013  1993  (6 years) Oceanside, CA A principal founder of this high tech environmental startup which developed and manufactured leading edge chemical reprocessors, purification and delivery systems for the semiconductor, FPD, and data storage industires. Managed all corporate marketing and development functions, product marketing, and key account sales. Developed a strategic partnership with Air Products & Chemicals for non-capital distribution plus a JV with Sumitomo and Taiyo Sanso to MFG and service the Japanese market. Raised over $20M in venture capital financing plus investments by corporate partners. Vice President, Sales, Marketing, and Japan Operations Lam Research 1984  \u2013  1986  (2 years) Fremont, CA Recruited out of Intel to lead worldwide sales, marketing, process development, service, and Japanese business operations (including P&L for the TEL-LAM JV). Completed the set-up of a direct global sales and service network which successfully grew marketshare from 12% to 19% (#2 WW ranking) by implementing a 'total solutions' sales concept. Also developed the marketing specifications and led the introduction of LAM's Rainbow series product line that generated > $1B in annual revenue. Senior Engineering Manager Intel Corporation 1981  \u2013  1984  (3 years) Santa Clara, CA Managed a Basic Technology engineering department with > 50 professionals engaged in patterning and thin film process module development. Introduced several new modules (combination of equipment and process) into volume production for the first time and worked closely with the product teams that launched many of Intel's most profitable MPU and memory devices. Senior Vice President & General Manager JWA Systems, Inc. 2009  \u2013 Present (6 years) Carlsbad, CA Responsible for global business operations and P&L management for this $500M privately-held ODM/EMS enterprise with multiple development and manufacturing facilities in Korea and China. Directly manage all sales, marketing, channel partner development, product strategy, and financial performance associated with providing automated processing systems, sub-systems, and custom components to leading customers and OEMs in the solar, semiconductor, and FPD industries. Developed a thriving solar equipment and PV module distribution business plus several sales partnerships and turnkey service programs that has produced an annual growth rate greater than 20%. Senior Vice President & General Manager JWA Systems, Inc. 2009  \u2013 Present (6 years) Carlsbad, CA Responsible for global business operations and P&L management for this $500M privately-held ODM/EMS enterprise with multiple development and manufacturing facilities in Korea and China. Directly manage all sales, marketing, channel partner development, product strategy, and financial performance associated with providing automated processing systems, sub-systems, and custom components to leading customers and OEMs in the solar, semiconductor, and FPD industries. Developed a thriving solar equipment and PV module distribution business plus several sales partnerships and turnkey service programs that has produced an annual growth rate greater than 20%. Vice President, Operations and Business Development Bentek Corporation 2006  \u2013  2008  (2 years) San Jose, CA Recruited by a private equity group to transform this domestic contract manufacturing firm into an efficient supplier of complex electro-mechanical systems to serve customers in the semiconductor, solar, defense, medical, and other major industrial markets. Directly managed all business development, sales operations, global supply chain activities, lean manufacturing, engineering, and IT. Refocused the company on its core strength in proprietary power distribution products and design services for long-term growth. Received a 'Supplier of the Year' award in 2008 from a major public company. Vice President, Operations and Business Development Bentek Corporation 2006  \u2013  2008  (2 years) San Jose, CA Recruited by a private equity group to transform this domestic contract manufacturing firm into an efficient supplier of complex electro-mechanical systems to serve customers in the semiconductor, solar, defense, medical, and other major industrial markets. Directly managed all business development, sales operations, global supply chain activities, lean manufacturing, engineering, and IT. Refocused the company on its core strength in proprietary power distribution products and design services for long-term growth. Received a 'Supplier of the Year' award in 2008 from a major public company. Vice President Global Sales & Business Operations Mattson Technology 1999  \u2013  2005  (6 years) Fremont, CA General Manager, Intel Business Group 2004 to 2005 \nFull P&L responsible for this semiconductor equipment company\u2019s global business unit dedicated to all Intel account operations. Developed the business model and managed the daily activities of multi-functional teams tasked to support the world\u2019s largest chip maker on a 24/7 basis. Doubled the sales growth of all products and services at Intel. Opened Mattson Israel. \n \nVice President, Global Business Operations 2001 to 2004 \nManaged multiple field sales and service units throughout the US, Asia, and Europe, global key accounts, and all Corporate Sales and Service operations (staff >200 with a $20M annual budget) for this capital equipment supplier. Accountable for all sales penetration and global account plans, bookings, revenue acievement, field service, and customer support programs for three product divisions. Integrated the sales and service units of three companies with consolidated revenue of > $650M following an international merger. Increased customer satisfaction levels and led the acquisition of a Canadian company to obtain critical product technology.  \n \nVice President, Global Sales 1999 to 2001 \nHired to increase the organizational productivity of a worldwide direct sales team with > 45 professionals. Focused on improved penetration rate at top-tier customers and market share growth by upgrading sales systems and staff. Achieved record revenues for seven consecutive quarters and became the WW market share leader in a critical production equipment segment. Implemented a global account management strategy and executive sponsorship program that doubled revenue to > $250M. Vice President Global Sales & Business Operations Mattson Technology 1999  \u2013  2005  (6 years) Fremont, CA General Manager, Intel Business Group 2004 to 2005 \nFull P&L responsible for this semiconductor equipment company\u2019s global business unit dedicated to all Intel account operations. Developed the business model and managed the daily activities of multi-functional teams tasked to support the world\u2019s largest chip maker on a 24/7 basis. Doubled the sales growth of all products and services at Intel. Opened Mattson Israel. \n \nVice President, Global Business Operations 2001 to 2004 \nManaged multiple field sales and service units throughout the US, Asia, and Europe, global key accounts, and all Corporate Sales and Service operations (staff >200 with a $20M annual budget) for this capital equipment supplier. Accountable for all sales penetration and global account plans, bookings, revenue acievement, field service, and customer support programs for three product divisions. Integrated the sales and service units of three companies with consolidated revenue of > $650M following an international merger. Increased customer satisfaction levels and led the acquisition of a Canadian company to obtain critical product technology.  \n \nVice President, Global Sales 1999 to 2001 \nHired to increase the organizational productivity of a worldwide direct sales team with > 45 professionals. Focused on improved penetration rate at top-tier customers and market share growth by upgrading sales systems and staff. Achieved record revenues for seven consecutive quarters and became the WW market share leader in a critical production equipment segment. Implemented a global account management strategy and executive sponsorship program that doubled revenue to > $250M. SVP, Sales and Marketing BOC Edwards 1993  \u2013  1999  (6 years) Santa Clara, CA Responsible for worldwide marketing of chemical management and sub-fab systems for this $1.2B electronics division of the world's second largest industrial gas company (The BOC Group PLC). Previously served as VP/GM and VP Sales and Marketing while this business was known as Systems Chemistry. Drove a successful business turnaround leading to an acquisition by BOC in 1997. Implemented a turnkey sales model based on facility design and project management services that increased revenue by 35% for three years running. SVP, Sales and Marketing BOC Edwards 1993  \u2013  1999  (6 years) Santa Clara, CA Responsible for worldwide marketing of chemical management and sub-fab systems for this $1.2B electronics division of the world's second largest industrial gas company (The BOC Group PLC). Previously served as VP/GM and VP Sales and Marketing while this business was known as Systems Chemistry. Drove a successful business turnaround leading to an acquisition by BOC in 1997. Implemented a turnkey sales model based on facility design and project management services that increased revenue by 35% for three years running. Vice President, Marketing and Business Development Athens Corporation 1987  \u2013  1993  (6 years) Oceanside, CA A principal founder of this high tech environmental startup which developed and manufactured leading edge chemical reprocessors, purification and delivery systems for the semiconductor, FPD, and data storage industires. Managed all corporate marketing and development functions, product marketing, and key account sales. Developed a strategic partnership with Air Products & Chemicals for non-capital distribution plus a JV with Sumitomo and Taiyo Sanso to MFG and service the Japanese market. Raised over $20M in venture capital financing plus investments by corporate partners. Vice President, Marketing and Business Development Athens Corporation 1987  \u2013  1993  (6 years) Oceanside, CA A principal founder of this high tech environmental startup which developed and manufactured leading edge chemical reprocessors, purification and delivery systems for the semiconductor, FPD, and data storage industires. Managed all corporate marketing and development functions, product marketing, and key account sales. Developed a strategic partnership with Air Products & Chemicals for non-capital distribution plus a JV with Sumitomo and Taiyo Sanso to MFG and service the Japanese market. Raised over $20M in venture capital financing plus investments by corporate partners. Vice President, Sales, Marketing, and Japan Operations Lam Research 1984  \u2013  1986  (2 years) Fremont, CA Recruited out of Intel to lead worldwide sales, marketing, process development, service, and Japanese business operations (including P&L for the TEL-LAM JV). Completed the set-up of a direct global sales and service network which successfully grew marketshare from 12% to 19% (#2 WW ranking) by implementing a 'total solutions' sales concept. Also developed the marketing specifications and led the introduction of LAM's Rainbow series product line that generated > $1B in annual revenue. Vice President, Sales, Marketing, and Japan Operations Lam Research 1984  \u2013  1986  (2 years) Fremont, CA Recruited out of Intel to lead worldwide sales, marketing, process development, service, and Japanese business operations (including P&L for the TEL-LAM JV). Completed the set-up of a direct global sales and service network which successfully grew marketshare from 12% to 19% (#2 WW ranking) by implementing a 'total solutions' sales concept. Also developed the marketing specifications and led the introduction of LAM's Rainbow series product line that generated > $1B in annual revenue. Senior Engineering Manager Intel Corporation 1981  \u2013  1984  (3 years) Santa Clara, CA Managed a Basic Technology engineering department with > 50 professionals engaged in patterning and thin film process module development. Introduced several new modules (combination of equipment and process) into volume production for the first time and worked closely with the product teams that launched many of Intel's most profitable MPU and memory devices. Senior Engineering Manager Intel Corporation 1981  \u2013  1984  (3 years) Santa Clara, CA Managed a Basic Technology engineering department with > 50 professionals engaged in patterning and thin film process module development. Introduced several new modules (combination of equipment and process) into volume production for the first time and worked closely with the product teams that launched many of Intel's most profitable MPU and memory devices. Languages   Skills Start-ups Product Marketing Business Development Strategic Planning Change Management Account Management Project Management Mergers & Acquisitions Semiconductors Cross-functional Team... Contract Manufacturing Product Development Management New Business Development Operations Management Contract Negotiation P&L Management Global Sales & Marketing Global Operations Market Development Turn Around Management Lean Manufacturing General Management Corporate Marketing Value Propositions Performance Metrics Service & Logistics Photovoltaics Corporate Budgeting Semiconductor Industry Strategy Electronics Strategic Partnerships Marketing Engineering Management Competitive Analysis Leadership International Sales Program Management Manufacturing CRM Enterprise Software Supply Chain Direct Sales Engineering Solar Energy Global Business... Executive Management Go-to-market Strategy International Business See 35+ \u00a0 \u00a0 See less Skills  Start-ups Product Marketing Business Development Strategic Planning Change Management Account Management Project Management Mergers & Acquisitions Semiconductors Cross-functional Team... Contract Manufacturing Product Development Management New Business Development Operations Management Contract Negotiation P&L Management Global Sales & Marketing Global Operations Market Development Turn Around Management Lean Manufacturing General Management Corporate Marketing Value Propositions Performance Metrics Service & Logistics Photovoltaics Corporate Budgeting Semiconductor Industry Strategy Electronics Strategic Partnerships Marketing Engineering Management Competitive Analysis Leadership International Sales Program Management Manufacturing CRM Enterprise Software Supply Chain Direct Sales Engineering Solar Energy Global Business... Executive Management Go-to-market Strategy International Business See 35+ \u00a0 \u00a0 See less Start-ups Product Marketing Business Development Strategic Planning Change Management Account Management Project Management Mergers & Acquisitions Semiconductors Cross-functional Team... Contract Manufacturing Product Development Management New Business Development Operations Management Contract Negotiation P&L Management Global Sales & Marketing Global Operations Market Development Turn Around Management Lean Manufacturing General Management Corporate Marketing Value Propositions Performance Metrics Service & Logistics Photovoltaics Corporate Budgeting Semiconductor Industry Strategy Electronics Strategic Partnerships Marketing Engineering Management Competitive Analysis Leadership International Sales Program Management Manufacturing CRM Enterprise Software Supply Chain Direct Sales Engineering Solar Energy Global Business... Executive Management Go-to-market Strategy International Business See 35+ \u00a0 \u00a0 See less Start-ups Product Marketing Business Development Strategic Planning Change Management Account Management Project Management Mergers & Acquisitions Semiconductors Cross-functional Team... Contract Manufacturing Product Development Management New Business Development Operations Management Contract Negotiation P&L Management Global Sales & Marketing Global Operations Market Development Turn Around Management Lean Manufacturing General Management Corporate Marketing Value Propositions Performance Metrics Service & Logistics Photovoltaics Corporate Budgeting Semiconductor Industry Strategy Electronics Strategic Partnerships Marketing Engineering Management Competitive Analysis Leadership International Sales Program Management Manufacturing CRM Enterprise Software Supply Chain Direct Sales Engineering Solar Energy Global Business... Executive Management Go-to-market Strategy International Business See 35+ \u00a0 \u00a0 See less Education Penn State University MSEE,  Electrical Engineering 1973  \u2013 1975 Additional post graduate work at Penn State in EE. Activities and Societies:\u00a0 Experimental MS thesis included development of a novel IC diffusion source that turned into a commercial success. Managed the university's solid state device lab as a graduate research assistant. University of Delaware BEE,  Electrical Engineering 1967  \u2013 1971 Activities and Societies:\u00a0 Phi Kappa Tau fraternity ,  ROTC Penn State University MSEE,  Electrical Engineering 1973  \u2013 1975 Additional post graduate work at Penn State in EE. Activities and Societies:\u00a0 Experimental MS thesis included development of a novel IC diffusion source that turned into a commercial success. Managed the university's solid state device lab as a graduate research assistant. Penn State University MSEE,  Electrical Engineering 1973  \u2013 1975 Additional post graduate work at Penn State in EE. Activities and Societies:\u00a0 Experimental MS thesis included development of a novel IC diffusion source that turned into a commercial success. Managed the university's solid state device lab as a graduate research assistant. Penn State University MSEE,  Electrical Engineering 1973  \u2013 1975 Additional post graduate work at Penn State in EE. Activities and Societies:\u00a0 Experimental MS thesis included development of a novel IC diffusion source that turned into a commercial success. Managed the university's solid state device lab as a graduate research assistant. University of Delaware BEE,  Electrical Engineering 1967  \u2013 1971 Activities and Societies:\u00a0 Phi Kappa Tau fraternity ,  ROTC University of Delaware BEE,  Electrical Engineering 1967  \u2013 1971 Activities and Societies:\u00a0 Phi Kappa Tau fraternity ,  ROTC University of Delaware BEE,  Electrical Engineering 1967  \u2013 1971 Activities and Societies:\u00a0 Phi Kappa Tau fraternity ,  ROTC Honors & Awards Additional Honors & Awards Listed in Strathmore's Who's Who Registry of Business Leaders \nMember, Society of Industry Leaders \nHonorably discharged as a 1LT U.S. Army Signal Corps \nPurple Heart \nCombat Infantryman Badge \nVietnam Service Medal \nNational Defense Service Medal \nArmy Commendation Medal Additional Honors & Awards Listed in Strathmore's Who's Who Registry of Business Leaders \nMember, Society of Industry Leaders \nHonorably discharged as a 1LT U.S. Army Signal Corps \nPurple Heart \nCombat Infantryman Badge \nVietnam Service Medal \nNational Defense Service Medal \nArmy Commendation Medal Additional Honors & Awards Listed in Strathmore's Who's Who Registry of Business Leaders \nMember, Society of Industry Leaders \nHonorably discharged as a 1LT U.S. Army Signal Corps \nPurple Heart \nCombat Infantryman Badge \nVietnam Service Medal \nNational Defense Service Medal \nArmy Commendation Medal Additional Honors & Awards Listed in Strathmore's Who's Who Registry of Business Leaders \nMember, Society of Industry Leaders \nHonorably discharged as a 1LT U.S. Army Signal Corps \nPurple Heart \nCombat Infantryman Badge \nVietnam Service Medal \nNational Defense Service Medal \nArmy Commendation Medal ", "Experience Senior Engineering Manager Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bangalore Audio Centre of Excellence for Android and Chrome Senior Engineering Manager Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bangalore Audio Centre of Excellence for Android and Chrome Senior Engineering Manager Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bangalore Audio Centre of Excellence for Android and Chrome Skills Wireless Mobile Devices Embedded Systems Skills  Wireless Mobile Devices Embedded Systems Wireless Mobile Devices Embedded Systems Wireless Mobile Devices Embedded Systems ", "Summary John Canfield has worked as an independent management consultant with hundreds of company leaders throughout the world helping organizations build improvement and innovation capability since 1990.  \n \nJohn is an experienced seminar leader, meeting facilitator, and keynote speaker who has been trained to facilitate a wide variety of planning, problem solving, creativity, and project leadership processes and tools.  \n \nWith thirty years of individual and organization development leadership experience in both the people and equipment sides of processes, John has an extensive background in working with all levels of employees in many types of organizations.  \n \nJohn has cross-cultural experience - 35+ countries in Americas, Caribbean, Europe, Africa, the Middle East, Asia, and South East Asia.  \n \nJohn has earned a B.S. in Mechanical & Industrial Engineering from the University of Minnesota and a B.A. in Political Science and Psychology from Williams College. \n \nPrior to 1990 John was a Senior Engineering Manager for Intel Corporation and later Director of Corporate Quality and Design Research for Herman Miller. \n \nSpecialties: Building High Performance Business Teams: \n \n- collaboration skills \n- process improvement \n- creative thinking skills \n- strategic planning \n- scenario planning \n- meeting facilitation Summary John Canfield has worked as an independent management consultant with hundreds of company leaders throughout the world helping organizations build improvement and innovation capability since 1990.  \n \nJohn is an experienced seminar leader, meeting facilitator, and keynote speaker who has been trained to facilitate a wide variety of planning, problem solving, creativity, and project leadership processes and tools.  \n \nWith thirty years of individual and organization development leadership experience in both the people and equipment sides of processes, John has an extensive background in working with all levels of employees in many types of organizations.  \n \nJohn has cross-cultural experience - 35+ countries in Americas, Caribbean, Europe, Africa, the Middle East, Asia, and South East Asia.  \n \nJohn has earned a B.S. in Mechanical & Industrial Engineering from the University of Minnesota and a B.A. in Political Science and Psychology from Williams College. \n \nPrior to 1990 John was a Senior Engineering Manager for Intel Corporation and later Director of Corporate Quality and Design Research for Herman Miller. \n \nSpecialties: Building High Performance Business Teams: \n \n- collaboration skills \n- process improvement \n- creative thinking skills \n- strategic planning \n- scenario planning \n- meeting facilitation John Canfield has worked as an independent management consultant with hundreds of company leaders throughout the world helping organizations build improvement and innovation capability since 1990.  \n \nJohn is an experienced seminar leader, meeting facilitator, and keynote speaker who has been trained to facilitate a wide variety of planning, problem solving, creativity, and project leadership processes and tools.  \n \nWith thirty years of individual and organization development leadership experience in both the people and equipment sides of processes, John has an extensive background in working with all levels of employees in many types of organizations.  \n \nJohn has cross-cultural experience - 35+ countries in Americas, Caribbean, Europe, Africa, the Middle East, Asia, and South East Asia.  \n \nJohn has earned a B.S. in Mechanical & Industrial Engineering from the University of Minnesota and a B.A. in Political Science and Psychology from Williams College. \n \nPrior to 1990 John was a Senior Engineering Manager for Intel Corporation and later Director of Corporate Quality and Design Research for Herman Miller. \n \nSpecialties: Building High Performance Business Teams: \n \n- collaboration skills \n- process improvement \n- creative thinking skills \n- strategic planning \n- scenario planning \n- meeting facilitation John Canfield has worked as an independent management consultant with hundreds of company leaders throughout the world helping organizations build improvement and innovation capability since 1990.  \n \nJohn is an experienced seminar leader, meeting facilitator, and keynote speaker who has been trained to facilitate a wide variety of planning, problem solving, creativity, and project leadership processes and tools.  \n \nWith thirty years of individual and organization development leadership experience in both the people and equipment sides of processes, John has an extensive background in working with all levels of employees in many types of organizations.  \n \nJohn has cross-cultural experience - 35+ countries in Americas, Caribbean, Europe, Africa, the Middle East, Asia, and South East Asia.  \n \nJohn has earned a B.S. in Mechanical & Industrial Engineering from the University of Minnesota and a B.A. in Political Science and Psychology from Williams College. \n \nPrior to 1990 John was a Senior Engineering Manager for Intel Corporation and later Director of Corporate Quality and Design Research for Herman Miller. \n \nSpecialties: Building High Performance Business Teams: \n \n- collaboration skills \n- process improvement \n- creative thinking skills \n- strategic planning \n- scenario planning \n- meeting facilitation Experience President Canfield & Associates December 1990  \u2013 Present (24 years 9 months) Lead and coach corporate change projects. Develop high performance business leaders and teams.  \n \nSince 1990 have led all phases of consulting engagements. Developed and presented 1400+ seminars and facilitated meetings to 120+ clients in North America, Caribbean, Europe, and Asia. Director of Corporate Quality, Design Research Herman Miller July 1988  \u2013  December 1990  (2 years 6 months) Developed and led Herman Miller's first internal research group which directed long-term product design, development, and applications while identifying and analyzing new customer needs and trends. Led corporate product and service quality efforts for 13 manufacturing sites and subsidiaries. Developed \"Customer Defined Quality\" process and defined the corporate quality vision, goals, and key strategies. Directed a staff of 28. Senior Engineering Manager Intel Corporation June 1982  \u2013  July 1988  (6 years 2 months) Launched, hired, and directed engineering, quality, and training staffs to support high volume semiconductor test facilities. Frequently assigned to develop new engineering teams. Provided strategic direction of the center and managed a staff of 32 engineers and technicians. President Canfield & Associates December 1990  \u2013 Present (24 years 9 months) Lead and coach corporate change projects. Develop high performance business leaders and teams.  \n \nSince 1990 have led all phases of consulting engagements. Developed and presented 1400+ seminars and facilitated meetings to 120+ clients in North America, Caribbean, Europe, and Asia. President Canfield & Associates December 1990  \u2013 Present (24 years 9 months) Lead and coach corporate change projects. Develop high performance business leaders and teams.  \n \nSince 1990 have led all phases of consulting engagements. Developed and presented 1400+ seminars and facilitated meetings to 120+ clients in North America, Caribbean, Europe, and Asia. Director of Corporate Quality, Design Research Herman Miller July 1988  \u2013  December 1990  (2 years 6 months) Developed and led Herman Miller's first internal research group which directed long-term product design, development, and applications while identifying and analyzing new customer needs and trends. Led corporate product and service quality efforts for 13 manufacturing sites and subsidiaries. Developed \"Customer Defined Quality\" process and defined the corporate quality vision, goals, and key strategies. Directed a staff of 28. Director of Corporate Quality, Design Research Herman Miller July 1988  \u2013  December 1990  (2 years 6 months) Developed and led Herman Miller's first internal research group which directed long-term product design, development, and applications while identifying and analyzing new customer needs and trends. Led corporate product and service quality efforts for 13 manufacturing sites and subsidiaries. Developed \"Customer Defined Quality\" process and defined the corporate quality vision, goals, and key strategies. Directed a staff of 28. Senior Engineering Manager Intel Corporation June 1982  \u2013  July 1988  (6 years 2 months) Launched, hired, and directed engineering, quality, and training staffs to support high volume semiconductor test facilities. Frequently assigned to develop new engineering teams. Provided strategic direction of the center and managed a staff of 32 engineers and technicians. Senior Engineering Manager Intel Corporation June 1982  \u2013  July 1988  (6 years 2 months) Launched, hired, and directed engineering, quality, and training staffs to support high volume semiconductor test facilities. Frequently assigned to develop new engineering teams. Provided strategic direction of the center and managed a staff of 32 engineers and technicians. Skills Strategic Planning Scenario Planning Problem Solving Leadership Development Team Building Creative Thinking Skills Collaboration Skills Process Improvement Critical Thinking Organizational... Humor Workshop Facilitation Manufacturing Program Management Leadership Project Planning Analysis Team Leadership Employee Training Public Speaking Staff Development Consulting Management Consulting Executive Management SDLC Executive Coaching See 11+ \u00a0 \u00a0 See less Skills  Strategic Planning Scenario Planning Problem Solving Leadership Development Team Building Creative Thinking Skills Collaboration Skills Process Improvement Critical Thinking Organizational... Humor Workshop Facilitation Manufacturing Program Management Leadership Project Planning Analysis Team Leadership Employee Training Public Speaking Staff Development Consulting Management Consulting Executive Management SDLC Executive Coaching See 11+ \u00a0 \u00a0 See less Strategic Planning Scenario Planning Problem Solving Leadership Development Team Building Creative Thinking Skills Collaboration Skills Process Improvement Critical Thinking Organizational... Humor Workshop Facilitation Manufacturing Program Management Leadership Project Planning Analysis Team Leadership Employee Training Public Speaking Staff Development Consulting Management Consulting Executive Management SDLC Executive Coaching See 11+ \u00a0 \u00a0 See less Strategic Planning Scenario Planning Problem Solving Leadership Development Team Building Creative Thinking Skills Collaboration Skills Process Improvement Critical Thinking Organizational... Humor Workshop Facilitation Manufacturing Program Management Leadership Project Planning Analysis Team Leadership Employee Training Public Speaking Staff Development Consulting Management Consulting Executive Management SDLC Executive Coaching See 11+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities B.S.,  Mechanical Engineering 1980  \u2013 1982 Williams College B.A.,  Political Science ,  Psychology 1967  \u2013 1971 Activities and Societies:\u00a0 Varsity Ice Hockey University of Minnesota-Twin Cities B.S.,  Mechanical Engineering 1980  \u2013 1982 University of Minnesota-Twin Cities B.S.,  Mechanical Engineering 1980  \u2013 1982 University of Minnesota-Twin Cities B.S.,  Mechanical Engineering 1980  \u2013 1982 Williams College B.A.,  Political Science ,  Psychology 1967  \u2013 1971 Activities and Societies:\u00a0 Varsity Ice Hockey Williams College B.A.,  Political Science ,  Psychology 1967  \u2013 1971 Activities and Societies:\u00a0 Varsity Ice Hockey Williams College B.A.,  Political Science ,  Psychology 1967  \u2013 1971 Activities and Societies:\u00a0 Varsity Ice Hockey ", "Experience Senior Engineering Manager Intel Corporation Sr. Engineering Manager Intel Corporation 1990  \u2013  2008  (18 years) Senior Engineering Manager Intel Corporation Senior Engineering Manager Intel Corporation Sr. Engineering Manager Intel Corporation 1990  \u2013  2008  (18 years) Sr. Engineering Manager Intel Corporation 1990  \u2013  2008  (18 years) Education The University of Texas at Austin 1986  \u2013 1988 The University of Texas at Austin 1986  \u2013 1988 The University of Texas at Austin 1986  \u2013 1988 The University of Texas at Austin 1986  \u2013 1988 ", "Summary Hands-on technical manager with demonstrated success in leading teams to deliver major portions of the world\u2019s highest performing microprocessors on aggressive schedules. Broad technical knowledge and expertise in the physical design of microprocessors as demonstrated by delivering significant portions of Xeon, Itanium, and Alpha microprocessor designs as both an individual contributor and technical manager. \n \nAdditional skills:  \nEffective in delivering results in collaboration with geographically dispersed teams. \nProficient in coaching and mentoring team members to achieve peak performance. \nStrong communication and presentation skills. Summary Hands-on technical manager with demonstrated success in leading teams to deliver major portions of the world\u2019s highest performing microprocessors on aggressive schedules. Broad technical knowledge and expertise in the physical design of microprocessors as demonstrated by delivering significant portions of Xeon, Itanium, and Alpha microprocessor designs as both an individual contributor and technical manager. \n \nAdditional skills:  \nEffective in delivering results in collaboration with geographically dispersed teams. \nProficient in coaching and mentoring team members to achieve peak performance. \nStrong communication and presentation skills. Hands-on technical manager with demonstrated success in leading teams to deliver major portions of the world\u2019s highest performing microprocessors on aggressive schedules. Broad technical knowledge and expertise in the physical design of microprocessors as demonstrated by delivering significant portions of Xeon, Itanium, and Alpha microprocessor designs as both an individual contributor and technical manager. \n \nAdditional skills:  \nEffective in delivering results in collaboration with geographically dispersed teams. \nProficient in coaching and mentoring team members to achieve peak performance. \nStrong communication and presentation skills. Hands-on technical manager with demonstrated success in leading teams to deliver major portions of the world\u2019s highest performing microprocessors on aggressive schedules. Broad technical knowledge and expertise in the physical design of microprocessors as demonstrated by delivering significant portions of Xeon, Itanium, and Alpha microprocessor designs as both an individual contributor and technical manager. \n \nAdditional skills:  \nEffective in delivering results in collaboration with geographically dispersed teams. \nProficient in coaching and mentoring team members to achieve peak performance. \nStrong communication and presentation skills. Experience Senior Engineering Manager Intel Corporation 2006  \u2013 Present (9 years) Led small teams to deliver section-level circuit design on several Intel microprocessor projects, including Tanglewood and pre-productions versions of Montecito and Tukwila. \n \nLed teams of design engineers and managers ranging in sizes of up to 25 direct and indirect reports to deliver the physical designs of significant portions of several generations of Xeon and Itanium microprocessors. \n \nMatrix Management across technical teams and business teams to see the project requirements are met. Also, internally management of teams across all technical areas like SW, HW, Logic unit ensuring proper co-ordination and bridging the gap. Senior Engineering Manager Intel Corporation 2006  \u2013 Present (9 years) Led small teams to deliver section-level circuit design on several Intel microprocessor projects, including Tanglewood and pre-productions versions of Montecito and Tukwila. \n \nLed teams of design engineers and managers ranging in sizes of up to 25 direct and indirect reports to deliver the physical designs of significant portions of several generations of Xeon and Itanium microprocessors. \n \nMatrix Management across technical teams and business teams to see the project requirements are met. Also, internally management of teams across all technical areas like SW, HW, Logic unit ensuring proper co-ordination and bridging the gap. Senior Engineering Manager Intel Corporation 2006  \u2013 Present (9 years) Led small teams to deliver section-level circuit design on several Intel microprocessor projects, including Tanglewood and pre-productions versions of Montecito and Tukwila. \n \nLed teams of design engineers and managers ranging in sizes of up to 25 direct and indirect reports to deliver the physical designs of significant portions of several generations of Xeon and Itanium microprocessors. \n \nMatrix Management across technical teams and business teams to see the project requirements are met. Also, internally management of teams across all technical areas like SW, HW, Logic unit ensuring proper co-ordination and bridging the gap. Education University of California, Berkeley Master of Science (MS),  Electrical Engineering 2006  \u2013 2007 Purdue University Bachelor of Science (BS),  Electrical Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 Chamber Chorale University of California, Berkeley Master of Science (MS),  Electrical Engineering 2006  \u2013 2007 University of California, Berkeley Master of Science (MS),  Electrical Engineering 2006  \u2013 2007 University of California, Berkeley Master of Science (MS),  Electrical Engineering 2006  \u2013 2007 Purdue University Bachelor of Science (BS),  Electrical Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 Chamber Chorale Purdue University Bachelor of Science (BS),  Electrical Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 Chamber Chorale Purdue University Bachelor of Science (BS),  Electrical Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 Chamber Chorale ", "Experience Senior Engineering Manager Intel Corporation China June 2011  \u2013 Present (4 years 3 months) Zizhu China Software Engineering Manager Dell (China) December 2006  \u2013  June 2011  (4 years 7 months) Manage the BIOS and Software Development teams at Dell's Shanghai Design Center. Software Engineer Dell May 2003  \u2013  December 2006  (3 years 8 months) Developed Server and Client BIOS BIOS Engineer AMI (American Megatrends Inc) June 1999  \u2013  May 2003  (4 years) Developed core BIOS technologies for AMI BIOS CORE 8. Responsible for creating and maintaining the core CPU support code. Also developed Chipset Support packages for new chipsets. Senior Research Engineer Mercer Engineering Research Center June 1995  \u2013  June 1999  (4 years 1 month) Research Engineer Southwest Research Institute February 1993  \u2013  June 1995  (2 years 5 months) Senior Engineering Manager Intel Corporation China June 2011  \u2013 Present (4 years 3 months) Zizhu China Senior Engineering Manager Intel Corporation China June 2011  \u2013 Present (4 years 3 months) Zizhu China Software Engineering Manager Dell (China) December 2006  \u2013  June 2011  (4 years 7 months) Manage the BIOS and Software Development teams at Dell's Shanghai Design Center. Software Engineering Manager Dell (China) December 2006  \u2013  June 2011  (4 years 7 months) Manage the BIOS and Software Development teams at Dell's Shanghai Design Center. Software Engineer Dell May 2003  \u2013  December 2006  (3 years 8 months) Developed Server and Client BIOS Software Engineer Dell May 2003  \u2013  December 2006  (3 years 8 months) Developed Server and Client BIOS BIOS Engineer AMI (American Megatrends Inc) June 1999  \u2013  May 2003  (4 years) Developed core BIOS technologies for AMI BIOS CORE 8. Responsible for creating and maintaining the core CPU support code. Also developed Chipset Support packages for new chipsets. BIOS Engineer AMI (American Megatrends Inc) June 1999  \u2013  May 2003  (4 years) Developed core BIOS technologies for AMI BIOS CORE 8. Responsible for creating and maintaining the core CPU support code. Also developed Chipset Support packages for new chipsets. Senior Research Engineer Mercer Engineering Research Center June 1995  \u2013  June 1999  (4 years 1 month) Senior Research Engineer Mercer Engineering Research Center June 1995  \u2013  June 1999  (4 years 1 month) Research Engineer Southwest Research Institute February 1993  \u2013  June 1995  (2 years 5 months) Research Engineer Southwest Research Institute February 1993  \u2013  June 1995  (2 years 5 months) Skills BIOS Processors X86 Firmware x86 Assembly Microprocessors Engineering Management Assembly Intel System Architecture Computer Hardware Mobile Bios Embedded Systems Software Engineering Manufacturing Debugging Software Development Mobile Devices Cross-functional Team... See 5+ \u00a0 \u00a0 See less Skills  BIOS Processors X86 Firmware x86 Assembly Microprocessors Engineering Management Assembly Intel System Architecture Computer Hardware Mobile Bios Embedded Systems Software Engineering Manufacturing Debugging Software Development Mobile Devices Cross-functional Team... See 5+ \u00a0 \u00a0 See less BIOS Processors X86 Firmware x86 Assembly Microprocessors Engineering Management Assembly Intel System Architecture Computer Hardware Mobile Bios Embedded Systems Software Engineering Manufacturing Debugging Software Development Mobile Devices Cross-functional Team... See 5+ \u00a0 \u00a0 See less BIOS Processors X86 Firmware x86 Assembly Microprocessors Engineering Management Assembly Intel System Architecture Computer Hardware Mobile Bios Embedded Systems Software Engineering Manufacturing Debugging Software Development Mobile Devices Cross-functional Team... See 5+ \u00a0 \u00a0 See less Education Tennessee Technological University bs,  ee 1984  \u2013 1988 Tennessee Technological University bs,  ee 1984  \u2013 1988 Tennessee Technological University bs,  ee 1984  \u2013 1988 Tennessee Technological University bs,  ee 1984  \u2013 1988 ", "Experience Senior Engineering Manager Intel Corporation February 2015  \u2013 Present (7 months) Bengaluru Area, India Senior Manager / Program Manager (WCDMA/HSPA/EDGE/GPRS/GSM SW), Ericsson Modems Ericsson August 2013  \u2013  January 2015  (1 year 6 months) Bangalore o Team Diversity: 130+ engineers, Site Diversity: Multi-site (1 site in BGL + 1 site in Sweden) \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, Algorithm and Simulation, Regression Tests, Field Test, Type approval tests, Operator Acceptance, IOT tests, Customer Driven tests. \no Accountabilities:  \n\uf0a7\t- Requirement collection, Effective planning, Work prioritization,  \n\uf0a7\t- Multi-site co-ordination, Conflict Management,  \n\uf0a7\t- Risk Management, Dependency management,  \n\uf0a7\t- Tracking of quality targets, Enabling customer engagements,  \n\uf0a7\t- Driving quality/efficiency improvements,  \n\uf0a7\t- Program budget assessment/analysis, Resource allocation and Progress reporting. \no Always on top of any project activities happening in such a big team and managed to build trustworthy relations with project stakeholders. \no Enabled and played key role in multiple product launches for a leading customer by ensuring that customer requirements and issues in the field of WCDMA/HSPA/GSM SW are addressed with utmost sense of urgency and with excellent quality. Program Manager (WCDMA/EDGE/GPRS/GSM SW) ST-Ericsson April 2013  \u2013  July 2013  (4 months) Bangalore o Team Diversity: 85+ engineers, Site Diversity: Single-site (1 site in BGL)  \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, RF SW, Algorithm and Simulation, Regression Tests \no Accountabilities: Same as above except multi-site co-ordination. \no This role had a global visibility and I was representing BGL site for 2G/3G SW in program management/tracking activities for 2G/3G/4G multi-mode modem chipset program. Project Manager (EDGE/GPRS/GSM SW) ST-Ericsson June 2012  \u2013  March 2013  (10 months) Bangalore o Team Diversity: 70+ engineers, Site Diversity: Single-site (1 site in BGL)  \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, RF SW, Algorithm and Simulation, Regression Tests \no Accountabilities: Same as above except multi-site co-ordination. \no This role had a global visibility and I was representing 2G SW (BGL site) in program management/tracking activities for 2G/3G/4G multi-mode modem chipset program. Project Manager (EDGE/GPRS/GSM Physical Layer SW) ST-Ericsson July 2009  \u2013  May 2012  (2 years 11 months) Bangalore o Program Management for EDGE/GPRS/GSM Physical Layer SW and DSP SW with team diversity of 35+ engineers. \no Additional responsibility as People Manager for DSP SW and Algorithm/Simulation Team (Team Diversity: 20+ engineers).  \no Functional Diversity: Physical Layer, DSP SW, RF SW, Algorithm and Simulation \no Accountabilities: Same as above except multi-site co-ordination. Technical Project Lead (EDGE/GPRS/GSM Physical Layer SW) Texas Instruments (India) Pvt. Ltd December 2004  \u2013  July 2009  (4 years 8 months) Bangalore \u2022 Technical Project Lead responsible for GSM/GPRS/EGPRS Physical Layer SW and DSP SW Development for Highly Successful Low Cost 2G Entry Phone (by managing team of 20 odd engineers both for Physical Layer and Audio/Speech DSP processing activities related to 2G). This low cost GSM/GPRS chipset was sold more than 150 million units and fetched more than 650 million dollars in revenue for Texas Instruments.  \n\u2022 DSP Technical Lead responsible for technically guiding a team of 5 DSP engineers for low cost 2G entry phone. Responsible both for Modem SW and Audio/Speech SW residing on DSP. Owner of DSP MIPS/Memory budget management.  \n\u2022 L1 Support Engineer responsible for bug solving on DSP and L1 issues reported by the customer for their product launches. Solve many critical bugs reported by customer during their IOT/FTA sessions and showed great amount of urgency, speed, quickness and promptness while analyzing issues. Interacted with multiple customers who were ramping on 3 different 2G platforms. Won accolades and excellent feedback from customer. Technical Lead Kodiak Networks February 2004  \u2013  December 2004  (11 months) Bangalore \u2022 Technical lead responsible for DSP firmware development for proprietary RTX (real time exchange) system which provides P2T (Push to Talk) voice service over any air interface (CDMA, GSM, PDC and UMTS). DSP firmware development includes implementation and maintenance of media manager, push-to-conference and routing data to/from TDM/VOIP networks. Technical Lead, Senior Software Engineer, Software Engineer Hughes Software Systems June 1999  \u2013  January 2004  (4 years 8 months) Gurgaon, India \u2022 Technical Lead responsible for development of H.323 based video conferencing module \n\u2022 Senior Software Engineer responsible for development of baseband signal processing modules for 2-branch and 4-branch Adaptive Array Antenna (AAA) System. This prototype work was for the Japanese customer where all work was done at customer site. \n\u2022 Senior Software Engineer responsible for design and development of baseband signal processing modules for very high-speed MC-CDMA (multi-carrier code division multiple access) transceiver. This prototype work belonged to 4G Mobile communication systems and was done for the Japanese customer at the customer site. \n\u2022 Software Engineer responsible for development of baseband signal processing modules for OFDM transceiver. This prototype work was done for Japanese customer at the customer site. \n\u2022 Software Engineer responsible for implementation and real-time optimization of ITU-T G.729/G.729A/G.729B and G.723.1 on various DSP platforms. Senior Engineering Manager Intel Corporation February 2015  \u2013 Present (7 months) Bengaluru Area, India Senior Engineering Manager Intel Corporation February 2015  \u2013 Present (7 months) Bengaluru Area, India Senior Manager / Program Manager (WCDMA/HSPA/EDGE/GPRS/GSM SW), Ericsson Modems Ericsson August 2013  \u2013  January 2015  (1 year 6 months) Bangalore o Team Diversity: 130+ engineers, Site Diversity: Multi-site (1 site in BGL + 1 site in Sweden) \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, Algorithm and Simulation, Regression Tests, Field Test, Type approval tests, Operator Acceptance, IOT tests, Customer Driven tests. \no Accountabilities:  \n\uf0a7\t- Requirement collection, Effective planning, Work prioritization,  \n\uf0a7\t- Multi-site co-ordination, Conflict Management,  \n\uf0a7\t- Risk Management, Dependency management,  \n\uf0a7\t- Tracking of quality targets, Enabling customer engagements,  \n\uf0a7\t- Driving quality/efficiency improvements,  \n\uf0a7\t- Program budget assessment/analysis, Resource allocation and Progress reporting. \no Always on top of any project activities happening in such a big team and managed to build trustworthy relations with project stakeholders. \no Enabled and played key role in multiple product launches for a leading customer by ensuring that customer requirements and issues in the field of WCDMA/HSPA/GSM SW are addressed with utmost sense of urgency and with excellent quality. Senior Manager / Program Manager (WCDMA/HSPA/EDGE/GPRS/GSM SW), Ericsson Modems Ericsson August 2013  \u2013  January 2015  (1 year 6 months) Bangalore o Team Diversity: 130+ engineers, Site Diversity: Multi-site (1 site in BGL + 1 site in Sweden) \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, Algorithm and Simulation, Regression Tests, Field Test, Type approval tests, Operator Acceptance, IOT tests, Customer Driven tests. \no Accountabilities:  \n\uf0a7\t- Requirement collection, Effective planning, Work prioritization,  \n\uf0a7\t- Multi-site co-ordination, Conflict Management,  \n\uf0a7\t- Risk Management, Dependency management,  \n\uf0a7\t- Tracking of quality targets, Enabling customer engagements,  \n\uf0a7\t- Driving quality/efficiency improvements,  \n\uf0a7\t- Program budget assessment/analysis, Resource allocation and Progress reporting. \no Always on top of any project activities happening in such a big team and managed to build trustworthy relations with project stakeholders. \no Enabled and played key role in multiple product launches for a leading customer by ensuring that customer requirements and issues in the field of WCDMA/HSPA/GSM SW are addressed with utmost sense of urgency and with excellent quality. Program Manager (WCDMA/EDGE/GPRS/GSM SW) ST-Ericsson April 2013  \u2013  July 2013  (4 months) Bangalore o Team Diversity: 85+ engineers, Site Diversity: Single-site (1 site in BGL)  \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, RF SW, Algorithm and Simulation, Regression Tests \no Accountabilities: Same as above except multi-site co-ordination. \no This role had a global visibility and I was representing BGL site for 2G/3G SW in program management/tracking activities for 2G/3G/4G multi-mode modem chipset program. Program Manager (WCDMA/EDGE/GPRS/GSM SW) ST-Ericsson April 2013  \u2013  July 2013  (4 months) Bangalore o Team Diversity: 85+ engineers, Site Diversity: Single-site (1 site in BGL)  \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, RF SW, Algorithm and Simulation, Regression Tests \no Accountabilities: Same as above except multi-site co-ordination. \no This role had a global visibility and I was representing BGL site for 2G/3G SW in program management/tracking activities for 2G/3G/4G multi-mode modem chipset program. Project Manager (EDGE/GPRS/GSM SW) ST-Ericsson June 2012  \u2013  March 2013  (10 months) Bangalore o Team Diversity: 70+ engineers, Site Diversity: Single-site (1 site in BGL)  \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, RF SW, Algorithm and Simulation, Regression Tests \no Accountabilities: Same as above except multi-site co-ordination. \no This role had a global visibility and I was representing 2G SW (BGL site) in program management/tracking activities for 2G/3G/4G multi-mode modem chipset program. Project Manager (EDGE/GPRS/GSM SW) ST-Ericsson June 2012  \u2013  March 2013  (10 months) Bangalore o Team Diversity: 70+ engineers, Site Diversity: Single-site (1 site in BGL)  \no Functional Diversity: Physical Layer, Protocol Stack, DSP SW, RF SW, Algorithm and Simulation, Regression Tests \no Accountabilities: Same as above except multi-site co-ordination. \no This role had a global visibility and I was representing 2G SW (BGL site) in program management/tracking activities for 2G/3G/4G multi-mode modem chipset program. Project Manager (EDGE/GPRS/GSM Physical Layer SW) ST-Ericsson July 2009  \u2013  May 2012  (2 years 11 months) Bangalore o Program Management for EDGE/GPRS/GSM Physical Layer SW and DSP SW with team diversity of 35+ engineers. \no Additional responsibility as People Manager for DSP SW and Algorithm/Simulation Team (Team Diversity: 20+ engineers).  \no Functional Diversity: Physical Layer, DSP SW, RF SW, Algorithm and Simulation \no Accountabilities: Same as above except multi-site co-ordination. Project Manager (EDGE/GPRS/GSM Physical Layer SW) ST-Ericsson July 2009  \u2013  May 2012  (2 years 11 months) Bangalore o Program Management for EDGE/GPRS/GSM Physical Layer SW and DSP SW with team diversity of 35+ engineers. \no Additional responsibility as People Manager for DSP SW and Algorithm/Simulation Team (Team Diversity: 20+ engineers).  \no Functional Diversity: Physical Layer, DSP SW, RF SW, Algorithm and Simulation \no Accountabilities: Same as above except multi-site co-ordination. Technical Project Lead (EDGE/GPRS/GSM Physical Layer SW) Texas Instruments (India) Pvt. Ltd December 2004  \u2013  July 2009  (4 years 8 months) Bangalore \u2022 Technical Project Lead responsible for GSM/GPRS/EGPRS Physical Layer SW and DSP SW Development for Highly Successful Low Cost 2G Entry Phone (by managing team of 20 odd engineers both for Physical Layer and Audio/Speech DSP processing activities related to 2G). This low cost GSM/GPRS chipset was sold more than 150 million units and fetched more than 650 million dollars in revenue for Texas Instruments.  \n\u2022 DSP Technical Lead responsible for technically guiding a team of 5 DSP engineers for low cost 2G entry phone. Responsible both for Modem SW and Audio/Speech SW residing on DSP. Owner of DSP MIPS/Memory budget management.  \n\u2022 L1 Support Engineer responsible for bug solving on DSP and L1 issues reported by the customer for their product launches. Solve many critical bugs reported by customer during their IOT/FTA sessions and showed great amount of urgency, speed, quickness and promptness while analyzing issues. Interacted with multiple customers who were ramping on 3 different 2G platforms. Won accolades and excellent feedback from customer. Technical Project Lead (EDGE/GPRS/GSM Physical Layer SW) Texas Instruments (India) Pvt. Ltd December 2004  \u2013  July 2009  (4 years 8 months) Bangalore \u2022 Technical Project Lead responsible for GSM/GPRS/EGPRS Physical Layer SW and DSP SW Development for Highly Successful Low Cost 2G Entry Phone (by managing team of 20 odd engineers both for Physical Layer and Audio/Speech DSP processing activities related to 2G). This low cost GSM/GPRS chipset was sold more than 150 million units and fetched more than 650 million dollars in revenue for Texas Instruments.  \n\u2022 DSP Technical Lead responsible for technically guiding a team of 5 DSP engineers for low cost 2G entry phone. Responsible both for Modem SW and Audio/Speech SW residing on DSP. Owner of DSP MIPS/Memory budget management.  \n\u2022 L1 Support Engineer responsible for bug solving on DSP and L1 issues reported by the customer for their product launches. Solve many critical bugs reported by customer during their IOT/FTA sessions and showed great amount of urgency, speed, quickness and promptness while analyzing issues. Interacted with multiple customers who were ramping on 3 different 2G platforms. Won accolades and excellent feedback from customer. Technical Lead Kodiak Networks February 2004  \u2013  December 2004  (11 months) Bangalore \u2022 Technical lead responsible for DSP firmware development for proprietary RTX (real time exchange) system which provides P2T (Push to Talk) voice service over any air interface (CDMA, GSM, PDC and UMTS). DSP firmware development includes implementation and maintenance of media manager, push-to-conference and routing data to/from TDM/VOIP networks. Technical Lead Kodiak Networks February 2004  \u2013  December 2004  (11 months) Bangalore \u2022 Technical lead responsible for DSP firmware development for proprietary RTX (real time exchange) system which provides P2T (Push to Talk) voice service over any air interface (CDMA, GSM, PDC and UMTS). DSP firmware development includes implementation and maintenance of media manager, push-to-conference and routing data to/from TDM/VOIP networks. Technical Lead, Senior Software Engineer, Software Engineer Hughes Software Systems June 1999  \u2013  January 2004  (4 years 8 months) Gurgaon, India \u2022 Technical Lead responsible for development of H.323 based video conferencing module \n\u2022 Senior Software Engineer responsible for development of baseband signal processing modules for 2-branch and 4-branch Adaptive Array Antenna (AAA) System. This prototype work was for the Japanese customer where all work was done at customer site. \n\u2022 Senior Software Engineer responsible for design and development of baseband signal processing modules for very high-speed MC-CDMA (multi-carrier code division multiple access) transceiver. This prototype work belonged to 4G Mobile communication systems and was done for the Japanese customer at the customer site. \n\u2022 Software Engineer responsible for development of baseband signal processing modules for OFDM transceiver. This prototype work was done for Japanese customer at the customer site. \n\u2022 Software Engineer responsible for implementation and real-time optimization of ITU-T G.729/G.729A/G.729B and G.723.1 on various DSP platforms. Technical Lead, Senior Software Engineer, Software Engineer Hughes Software Systems June 1999  \u2013  January 2004  (4 years 8 months) Gurgaon, India \u2022 Technical Lead responsible for development of H.323 based video conferencing module \n\u2022 Senior Software Engineer responsible for development of baseband signal processing modules for 2-branch and 4-branch Adaptive Array Antenna (AAA) System. This prototype work was for the Japanese customer where all work was done at customer site. \n\u2022 Senior Software Engineer responsible for design and development of baseband signal processing modules for very high-speed MC-CDMA (multi-carrier code division multiple access) transceiver. This prototype work belonged to 4G Mobile communication systems and was done for the Japanese customer at the customer site. \n\u2022 Software Engineer responsible for development of baseband signal processing modules for OFDM transceiver. This prototype work was done for Japanese customer at the customer site. \n\u2022 Software Engineer responsible for implementation and real-time optimization of ITU-T G.729/G.729A/G.729B and G.723.1 on various DSP platforms. Languages Hindi Gujarati Hindi Gujarati Hindi Gujarati Skills Embedded Systems 2G RTOS Embedded Software ARM Eclipse Device Drivers Debugging ASIC Digital Signal... 3G Wireless SoC C UMTS Software Project... Software Development Project Management GSM See 4+ \u00a0 \u00a0 See less Skills  Embedded Systems 2G RTOS Embedded Software ARM Eclipse Device Drivers Debugging ASIC Digital Signal... 3G Wireless SoC C UMTS Software Project... Software Development Project Management GSM See 4+ \u00a0 \u00a0 See less Embedded Systems 2G RTOS Embedded Software ARM Eclipse Device Drivers Debugging ASIC Digital Signal... 3G Wireless SoC C UMTS Software Project... Software Development Project Management GSM See 4+ \u00a0 \u00a0 See less Embedded Systems 2G RTOS Embedded Software ARM Eclipse Device Drivers Debugging ASIC Digital Signal... 3G Wireless SoC C UMTS Software Project... Software Development Project Management GSM See 4+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Kharagpur M.Tech 1997  \u2013 1999 C.N.Vidyalaya, Ahmedabad Lalbhai Dalpatbhai College of Engineering, Ahmedabad B.E. Indian Institute of Technology, Kharagpur M.Tech 1997  \u2013 1999 Indian Institute of Technology, Kharagpur M.Tech 1997  \u2013 1999 Indian Institute of Technology, Kharagpur M.Tech 1997  \u2013 1999 C.N.Vidyalaya, Ahmedabad C.N.Vidyalaya, Ahmedabad C.N.Vidyalaya, Ahmedabad Lalbhai Dalpatbhai College of Engineering, Ahmedabad B.E. Lalbhai Dalpatbhai College of Engineering, Ahmedabad B.E. Lalbhai Dalpatbhai College of Engineering, Ahmedabad B.E. ", "Summary Working in different Nokia Devices (S90, S60/Symbian, Maemo and MeeGo) Quality Assurance units. Mainly focusing of heading and ramping up System Test teams locally and globally to provide world best Preparation, Specification, Test Development, Execution and Evaluation/Reporting Service for Different Platforms and Product Programs. \n \nMAIN ACHIEVEMENTS: \nEstablished system test function for Maemo Devices from zero. Building up successfully organization having over 100 project people and giving system test service for several platform and product programs simultaneously. Yearly monetary budget being several millions of euros. \n \nRamped-up public MeeGo.com Handset UX QA team as an owner of all activities. Steered and combined successfully two different companies Handset UX QA teams (Nokia Oyj and Intel OTC) and ensured steady delivery of quality results and indicators for smart phone software platform. \n \nWorked as Manager of Symbian functional system testing. Had entire operative leadership of testing all Symbian based smartphones and provided quality indicators weekly for ~20 different platform releases and product programs. During Symbian devices timeframe worked successfully also as line manager and was heading Finland site structure of functional system testing. Specialties:SW Testing, Project and Line Management \n \nAccording to Belbin analysis people whom I am working with do see me as: Implementer and Shaper \n*Implementer: efficient, disciplined, methodical and reliable, turns ideas into plans, and plans into action \n* Shaper: Challenging, energetic, enjoys working under pressure, has the drive to overcome obstacles and to get things done Summary Working in different Nokia Devices (S90, S60/Symbian, Maemo and MeeGo) Quality Assurance units. Mainly focusing of heading and ramping up System Test teams locally and globally to provide world best Preparation, Specification, Test Development, Execution and Evaluation/Reporting Service for Different Platforms and Product Programs. \n \nMAIN ACHIEVEMENTS: \nEstablished system test function for Maemo Devices from zero. Building up successfully organization having over 100 project people and giving system test service for several platform and product programs simultaneously. Yearly monetary budget being several millions of euros. \n \nRamped-up public MeeGo.com Handset UX QA team as an owner of all activities. Steered and combined successfully two different companies Handset UX QA teams (Nokia Oyj and Intel OTC) and ensured steady delivery of quality results and indicators for smart phone software platform. \n \nWorked as Manager of Symbian functional system testing. Had entire operative leadership of testing all Symbian based smartphones and provided quality indicators weekly for ~20 different platform releases and product programs. During Symbian devices timeframe worked successfully also as line manager and was heading Finland site structure of functional system testing. Specialties:SW Testing, Project and Line Management \n \nAccording to Belbin analysis people whom I am working with do see me as: Implementer and Shaper \n*Implementer: efficient, disciplined, methodical and reliable, turns ideas into plans, and plans into action \n* Shaper: Challenging, energetic, enjoys working under pressure, has the drive to overcome obstacles and to get things done Working in different Nokia Devices (S90, S60/Symbian, Maemo and MeeGo) Quality Assurance units. Mainly focusing of heading and ramping up System Test teams locally and globally to provide world best Preparation, Specification, Test Development, Execution and Evaluation/Reporting Service for Different Platforms and Product Programs. \n \nMAIN ACHIEVEMENTS: \nEstablished system test function for Maemo Devices from zero. Building up successfully organization having over 100 project people and giving system test service for several platform and product programs simultaneously. Yearly monetary budget being several millions of euros. \n \nRamped-up public MeeGo.com Handset UX QA team as an owner of all activities. Steered and combined successfully two different companies Handset UX QA teams (Nokia Oyj and Intel OTC) and ensured steady delivery of quality results and indicators for smart phone software platform. \n \nWorked as Manager of Symbian functional system testing. Had entire operative leadership of testing all Symbian based smartphones and provided quality indicators weekly for ~20 different platform releases and product programs. During Symbian devices timeframe worked successfully also as line manager and was heading Finland site structure of functional system testing. Specialties:SW Testing, Project and Line Management \n \nAccording to Belbin analysis people whom I am working with do see me as: Implementer and Shaper \n*Implementer: efficient, disciplined, methodical and reliable, turns ideas into plans, and plans into action \n* Shaper: Challenging, energetic, enjoys working under pressure, has the drive to overcome obstacles and to get things done Working in different Nokia Devices (S90, S60/Symbian, Maemo and MeeGo) Quality Assurance units. Mainly focusing of heading and ramping up System Test teams locally and globally to provide world best Preparation, Specification, Test Development, Execution and Evaluation/Reporting Service for Different Platforms and Product Programs. \n \nMAIN ACHIEVEMENTS: \nEstablished system test function for Maemo Devices from zero. Building up successfully organization having over 100 project people and giving system test service for several platform and product programs simultaneously. Yearly monetary budget being several millions of euros. \n \nRamped-up public MeeGo.com Handset UX QA team as an owner of all activities. Steered and combined successfully two different companies Handset UX QA teams (Nokia Oyj and Intel OTC) and ensured steady delivery of quality results and indicators for smart phone software platform. \n \nWorked as Manager of Symbian functional system testing. Had entire operative leadership of testing all Symbian based smartphones and provided quality indicators weekly for ~20 different platform releases and product programs. During Symbian devices timeframe worked successfully also as line manager and was heading Finland site structure of functional system testing. Specialties:SW Testing, Project and Line Management \n \nAccording to Belbin analysis people whom I am working with do see me as: Implementer and Shaper \n*Implementer: efficient, disciplined, methodical and reliable, turns ideas into plans, and plans into action \n* Shaper: Challenging, energetic, enjoys working under pressure, has the drive to overcome obstacles and to get things done Experience Senior Engineering Manager Intel Corporation May 2011  \u2013 Present (4 years 4 months) TBD Senior Manager / Principal Engineer (Maemo/MeeGo) Nokia oyj January 2009  \u2013  May 2011  (2 years 5 months) Maemo / MeeGo Devices, Senior Manager / Principal Engineer. System Testing Operative Leader and public MeeGo.com Handset UX QA owner. Managing globally ~100 project persons. Main activities:  \n \nOperational Management \n*Ramping-up and heading System Testing (SyTe) teams and functions \n*Leading global organization having over 100 people \n*Establishing Service Levels to different Platforms and Products in Programs \n*Creating and implementing strategic targets to team and individual targets \n*Ramping-up multisided and cultural organizations \n*Establishing SyTe test function platform asset and productizing products in multi program mode cost efficiently  \n*Establishing factory mode and QA framework to support platform and product productions \n*Providing quality and maturity statements of product programs progress  \n \nPeople Management \n*Interviews / Recruitments / Salary Negotiations \n*Setting Targets for project people \n*Achievement Reviews \n*People Development Planning \n*Yearly Performance Evaluations \n*Internal capacity planning \n*Subcontracting capacity planning \n*Financial planning \n \nYearly Performance Evaluation of Succes: Exceptional (highest possible) Manager (Symbian/S60) Nokia Oyj January 2008  \u2013  December 2008  (1 year) S60/Symbian. Manager, System Functional Testing. Operative Leader of Symbian System Functional Testing and Tampere Site Line Manager. Test Manager (Symbian/S60) Nokia Oyj January 2007  \u2013  December 2007  (1 year) S60, Test Manager. Operative Leader of Test Asset Development for Functional System Testing. Line Manager for Test Asset Development and Functional Test Execution Teams. Team Leader (Symbian Product Platform) Nokia Oyj January 2005  \u2013  December 2006  (2 years) Product Platform Verification. Team Leader of Test Specification Team. Main responsibility was to form platform test asset to be used in Platform maturization. QA Engineer (Symbian/S90) Nokia Oyj February 2004  \u2013  December 2004  (11 months) S90, QA Engineer. Main duties:  \n-Test Planning, Execution and Reporting QA Engineer (Mobile Networks) Saraware January 2001  \u2013  January 2004  (3 years 1 month) Working as QA engineer in TETRA mobile network development, role containing mostly \n-Test phase planning  \n-Test case planning and writing \n-Testing of integration (FeIT), Functional (FuTe) and System (SyTe) level phases \n-Reporting of test results  \n-Participation and holding technical reviews \n-Error handling and verification Senior Engineering Manager Intel Corporation May 2011  \u2013 Present (4 years 4 months) TBD Senior Engineering Manager Intel Corporation May 2011  \u2013 Present (4 years 4 months) TBD Senior Manager / Principal Engineer (Maemo/MeeGo) Nokia oyj January 2009  \u2013  May 2011  (2 years 5 months) Maemo / MeeGo Devices, Senior Manager / Principal Engineer. System Testing Operative Leader and public MeeGo.com Handset UX QA owner. Managing globally ~100 project persons. Main activities:  \n \nOperational Management \n*Ramping-up and heading System Testing (SyTe) teams and functions \n*Leading global organization having over 100 people \n*Establishing Service Levels to different Platforms and Products in Programs \n*Creating and implementing strategic targets to team and individual targets \n*Ramping-up multisided and cultural organizations \n*Establishing SyTe test function platform asset and productizing products in multi program mode cost efficiently  \n*Establishing factory mode and QA framework to support platform and product productions \n*Providing quality and maturity statements of product programs progress  \n \nPeople Management \n*Interviews / Recruitments / Salary Negotiations \n*Setting Targets for project people \n*Achievement Reviews \n*People Development Planning \n*Yearly Performance Evaluations \n*Internal capacity planning \n*Subcontracting capacity planning \n*Financial planning \n \nYearly Performance Evaluation of Succes: Exceptional (highest possible) Senior Manager / Principal Engineer (Maemo/MeeGo) Nokia oyj January 2009  \u2013  May 2011  (2 years 5 months) Maemo / MeeGo Devices, Senior Manager / Principal Engineer. System Testing Operative Leader and public MeeGo.com Handset UX QA owner. Managing globally ~100 project persons. Main activities:  \n \nOperational Management \n*Ramping-up and heading System Testing (SyTe) teams and functions \n*Leading global organization having over 100 people \n*Establishing Service Levels to different Platforms and Products in Programs \n*Creating and implementing strategic targets to team and individual targets \n*Ramping-up multisided and cultural organizations \n*Establishing SyTe test function platform asset and productizing products in multi program mode cost efficiently  \n*Establishing factory mode and QA framework to support platform and product productions \n*Providing quality and maturity statements of product programs progress  \n \nPeople Management \n*Interviews / Recruitments / Salary Negotiations \n*Setting Targets for project people \n*Achievement Reviews \n*People Development Planning \n*Yearly Performance Evaluations \n*Internal capacity planning \n*Subcontracting capacity planning \n*Financial planning \n \nYearly Performance Evaluation of Succes: Exceptional (highest possible) Manager (Symbian/S60) Nokia Oyj January 2008  \u2013  December 2008  (1 year) S60/Symbian. Manager, System Functional Testing. Operative Leader of Symbian System Functional Testing and Tampere Site Line Manager. Manager (Symbian/S60) Nokia Oyj January 2008  \u2013  December 2008  (1 year) S60/Symbian. Manager, System Functional Testing. Operative Leader of Symbian System Functional Testing and Tampere Site Line Manager. Test Manager (Symbian/S60) Nokia Oyj January 2007  \u2013  December 2007  (1 year) S60, Test Manager. Operative Leader of Test Asset Development for Functional System Testing. Line Manager for Test Asset Development and Functional Test Execution Teams. Test Manager (Symbian/S60) Nokia Oyj January 2007  \u2013  December 2007  (1 year) S60, Test Manager. Operative Leader of Test Asset Development for Functional System Testing. Line Manager for Test Asset Development and Functional Test Execution Teams. Team Leader (Symbian Product Platform) Nokia Oyj January 2005  \u2013  December 2006  (2 years) Product Platform Verification. Team Leader of Test Specification Team. Main responsibility was to form platform test asset to be used in Platform maturization. Team Leader (Symbian Product Platform) Nokia Oyj January 2005  \u2013  December 2006  (2 years) Product Platform Verification. Team Leader of Test Specification Team. Main responsibility was to form platform test asset to be used in Platform maturization. QA Engineer (Symbian/S90) Nokia Oyj February 2004  \u2013  December 2004  (11 months) S90, QA Engineer. Main duties:  \n-Test Planning, Execution and Reporting QA Engineer (Symbian/S90) Nokia Oyj February 2004  \u2013  December 2004  (11 months) S90, QA Engineer. Main duties:  \n-Test Planning, Execution and Reporting QA Engineer (Mobile Networks) Saraware January 2001  \u2013  January 2004  (3 years 1 month) Working as QA engineer in TETRA mobile network development, role containing mostly \n-Test phase planning  \n-Test case planning and writing \n-Testing of integration (FeIT), Functional (FuTe) and System (SyTe) level phases \n-Reporting of test results  \n-Participation and holding technical reviews \n-Error handling and verification QA Engineer (Mobile Networks) Saraware January 2001  \u2013  January 2004  (3 years 1 month) Working as QA engineer in TETRA mobile network development, role containing mostly \n-Test phase planning  \n-Test case planning and writing \n-Testing of integration (FeIT), Functional (FuTe) and System (SyTe) level phases \n-Reporting of test results  \n-Participation and holding technical reviews \n-Error handling and verification Languages English Professional working proficiency English Professional working proficiency English Professional working proficiency Professional working proficiency Skills Team Leadership Project Management Line Management TMAP Test Management System Testing Quality Assurance Quality Management Quality Control Metrics Operational Efficiency Cost Planning Cost Efficiency Operational Excellence Operational Strategy Non-functional Testing Performance Testing Reliability Test Testing Smartphones Mobile Devices Program Management Debugging Cross-functional Team... Embedded Linux Mobile Communications Devoted Scrum Test Planning MeeGo Continuous Integration Bluetooth Agile Project Management Test Automation Embedded Systems 3GPP Device Drivers Mobile Platforms Mobile Technology ARM System Architecture Software Design Management See 28+ \u00a0 \u00a0 See less Skills  Team Leadership Project Management Line Management TMAP Test Management System Testing Quality Assurance Quality Management Quality Control Metrics Operational Efficiency Cost Planning Cost Efficiency Operational Excellence Operational Strategy Non-functional Testing Performance Testing Reliability Test Testing Smartphones Mobile Devices Program Management Debugging Cross-functional Team... Embedded Linux Mobile Communications Devoted Scrum Test Planning MeeGo Continuous Integration Bluetooth Agile Project Management Test Automation Embedded Systems 3GPP Device Drivers Mobile Platforms Mobile Technology ARM System Architecture Software Design Management See 28+ \u00a0 \u00a0 See less Team Leadership Project Management Line Management TMAP Test Management System Testing Quality Assurance Quality Management Quality Control Metrics Operational Efficiency Cost Planning Cost Efficiency Operational Excellence Operational Strategy Non-functional Testing Performance Testing Reliability Test Testing Smartphones Mobile Devices Program Management Debugging Cross-functional Team... Embedded Linux Mobile Communications Devoted Scrum Test Planning MeeGo Continuous Integration Bluetooth Agile Project Management Test Automation Embedded Systems 3GPP Device Drivers Mobile Platforms Mobile Technology ARM System Architecture Software Design Management See 28+ \u00a0 \u00a0 See less Team Leadership Project Management Line Management TMAP Test Management System Testing Quality Assurance Quality Management Quality Control Metrics Operational Efficiency Cost Planning Cost Efficiency Operational Excellence Operational Strategy Non-functional Testing Performance Testing Reliability Test Testing Smartphones Mobile Devices Program Management Debugging Cross-functional Team... Embedded Linux Mobile Communications Devoted Scrum Test Planning MeeGo Continuous Integration Bluetooth Agile Project Management Test Automation Embedded Systems 3GPP Device Drivers Mobile Platforms Mobile Technology ARM System Architecture Software Design Management See 28+ \u00a0 \u00a0 See less Education Vaasan yliopisto Master of Science in Economics and Business Administration 2000  \u2013 2003 Polytechnic of Vaasa B.Sc (Engineer),  Data Transmission Technic 1997  \u2013 2001 Hyllykallion ala-aste Vaasan yliopisto Master of Science in Economics and Business Administration 2000  \u2013 2003 Vaasan yliopisto Master of Science in Economics and Business Administration 2000  \u2013 2003 Vaasan yliopisto Master of Science in Economics and Business Administration 2000  \u2013 2003 Polytechnic of Vaasa B.Sc (Engineer),  Data Transmission Technic 1997  \u2013 2001 Polytechnic of Vaasa B.Sc (Engineer),  Data Transmission Technic 1997  \u2013 2001 Polytechnic of Vaasa B.Sc (Engineer),  Data Transmission Technic 1997  \u2013 2001 Hyllykallion ala-aste Hyllykallion ala-aste Hyllykallion ala-aste ", "Experience Senior Engineering Manager Intel Corporation Senior Engineering Manager Intel Corporation Senior Engineering Manager Intel Corporation ", "Experience Senior Engineering Manager Intel Corporation December 2011  \u2013 Present (3 years 9 months) Design Manager for Intel\u2019s 14nm Graphics solution for Phone and Tablet products. In addition responsible for Full-Chip integration and Design Methodology for all Graphics products on 14nm nodes and beyond Senior Engineering Manager Intel Corporation July 2008  \u2013  December 2011  (3 years 6 months) Santa Clara/Folsom, CA Uncore Design Manager and Full-Chip Integration Manager for Intel's first 22nm CPU product. Engineering Manager Intel Corporation June 2004  \u2013  July 2008  (4 years 2 months) Santa Clara/Folsom, CA Led Full-Chip integration, Layout execution and Design Automation covering RTL/Validation/Physical Design tools & methodologies for Intel's Core line of CPU product on 45nm/32nm nodes Engineering Manager Intel Corporation February 1999  \u2013  June 2004  (5 years 5 months) Santa Clara, CA Led design & development of various Physical Design tools and Intel's corporate standard cell libraries on 90nm/65nm/45nm nodes Senior CAD Engineer Intel Corporation July 1995  \u2013  February 1999  (3 years 8 months) Santa Clara, CA CAD algorithms for Physical Design Senior Software Research Engineer Silvaco Inc March 1993  \u2013  July 1995  (2 years 5 months) Santa Clara, CA Design, implementation and support of integrated VLSI layout CAD system, including IC layout editor and verification system. Senior Software R&D Engineer Electrical Engineering University August 1991  \u2013  March 1993  (1 year 8 months) Minsk, Belarus Design, implementation and support of IC and PCB placement and routing system. Senior Engineering Manager Intel Corporation December 2011  \u2013 Present (3 years 9 months) Design Manager for Intel\u2019s 14nm Graphics solution for Phone and Tablet products. In addition responsible for Full-Chip integration and Design Methodology for all Graphics products on 14nm nodes and beyond Senior Engineering Manager Intel Corporation December 2011  \u2013 Present (3 years 9 months) Design Manager for Intel\u2019s 14nm Graphics solution for Phone and Tablet products. In addition responsible for Full-Chip integration and Design Methodology for all Graphics products on 14nm nodes and beyond Senior Engineering Manager Intel Corporation July 2008  \u2013  December 2011  (3 years 6 months) Santa Clara/Folsom, CA Uncore Design Manager and Full-Chip Integration Manager for Intel's first 22nm CPU product. Senior Engineering Manager Intel Corporation July 2008  \u2013  December 2011  (3 years 6 months) Santa Clara/Folsom, CA Uncore Design Manager and Full-Chip Integration Manager for Intel's first 22nm CPU product. Engineering Manager Intel Corporation June 2004  \u2013  July 2008  (4 years 2 months) Santa Clara/Folsom, CA Led Full-Chip integration, Layout execution and Design Automation covering RTL/Validation/Physical Design tools & methodologies for Intel's Core line of CPU product on 45nm/32nm nodes Engineering Manager Intel Corporation June 2004  \u2013  July 2008  (4 years 2 months) Santa Clara/Folsom, CA Led Full-Chip integration, Layout execution and Design Automation covering RTL/Validation/Physical Design tools & methodologies for Intel's Core line of CPU product on 45nm/32nm nodes Engineering Manager Intel Corporation February 1999  \u2013  June 2004  (5 years 5 months) Santa Clara, CA Led design & development of various Physical Design tools and Intel's corporate standard cell libraries on 90nm/65nm/45nm nodes Engineering Manager Intel Corporation February 1999  \u2013  June 2004  (5 years 5 months) Santa Clara, CA Led design & development of various Physical Design tools and Intel's corporate standard cell libraries on 90nm/65nm/45nm nodes Senior CAD Engineer Intel Corporation July 1995  \u2013  February 1999  (3 years 8 months) Santa Clara, CA CAD algorithms for Physical Design Senior CAD Engineer Intel Corporation July 1995  \u2013  February 1999  (3 years 8 months) Santa Clara, CA CAD algorithms for Physical Design Senior Software Research Engineer Silvaco Inc March 1993  \u2013  July 1995  (2 years 5 months) Santa Clara, CA Design, implementation and support of integrated VLSI layout CAD system, including IC layout editor and verification system. Senior Software Research Engineer Silvaco Inc March 1993  \u2013  July 1995  (2 years 5 months) Santa Clara, CA Design, implementation and support of integrated VLSI layout CAD system, including IC layout editor and verification system. Senior Software R&D Engineer Electrical Engineering University August 1991  \u2013  March 1993  (1 year 8 months) Minsk, Belarus Design, implementation and support of IC and PCB placement and routing system. Senior Software R&D Engineer Electrical Engineering University August 1991  \u2013  March 1993  (1 year 8 months) Minsk, Belarus Design, implementation and support of IC and PCB placement and routing system. Skills ASIC VLSI Physical Design Debugging IC EDA SoC Semiconductors Algorithms Microprocessors Intel Skills  ASIC VLSI Physical Design Debugging IC EDA SoC Semiconductors Algorithms Microprocessors Intel ASIC VLSI Physical Design Debugging IC EDA SoC Semiconductors Algorithms Microprocessors Intel ASIC VLSI Physical Design Debugging IC EDA SoC Semiconductors Algorithms Microprocessors Intel Education Byelorussian State University Doctor of Philosophy (PhD),  Computer Science 1990 Byelorussian State University Master's degree,  Computer Science 1986 Byelorussian State University Doctor of Philosophy (PhD),  Computer Science 1990 Byelorussian State University Doctor of Philosophy (PhD),  Computer Science 1990 Byelorussian State University Doctor of Philosophy (PhD),  Computer Science 1990 Byelorussian State University Master's degree,  Computer Science 1986 Byelorussian State University Master's degree,  Computer Science 1986 Byelorussian State University Master's degree,  Computer Science 1986 ", "Experience Sr. Engineering Manager Intel June 2005  \u2013 Present (10 years 3 months) Sr. Engineering Manager Intel June 2005  \u2013 Present (10 years 3 months) Sr. Engineering Manager Intel June 2005  \u2013 Present (10 years 3 months) Honors & Awards ", "Summary Over a 25 year experience across BT, Openwave, Mobile Cohesion and Aepona and Intel at all aspects of the software delivery lifecycle.  \n \nHave been involved directly as part of a development team, team lead and manager throughout the software lifecycle from requirements capture (BT), Design (component and E2E), Development (Implementation in C on Unix systems, direct experience in Ingres & Oracle database, SQL), Test (Unit, System and EndtoEnd testing) and deployment/delivery plus support and maintenance. Specific Roles held have been Professional & Senior Professional (MPG4 @ BT), Customer Programme Manager for EMEA (Phone.com/Openwave), Field Operations Manager (Openwave), Field Engineering Director for EMEA (Openwave), QE Director for Mobile Products (MAG, OPM) with global responsibility (Openwave), Development Manager (MobileCohesion), Customer Programme & Delivery Manager (MobileCohesion) then back to Openwave as Sr Development Manager with various responsibilities across Custom Development and Continuous Engineering before taking up the opportunity at Aepona in 2012 with the Universal Services Platform, now known as the API Monetisation Platform. Aepona was acquired by Intel Corporation in April 2013 initiating a new, exciting era for the company. Summary Over a 25 year experience across BT, Openwave, Mobile Cohesion and Aepona and Intel at all aspects of the software delivery lifecycle.  \n \nHave been involved directly as part of a development team, team lead and manager throughout the software lifecycle from requirements capture (BT), Design (component and E2E), Development (Implementation in C on Unix systems, direct experience in Ingres & Oracle database, SQL), Test (Unit, System and EndtoEnd testing) and deployment/delivery plus support and maintenance. Specific Roles held have been Professional & Senior Professional (MPG4 @ BT), Customer Programme Manager for EMEA (Phone.com/Openwave), Field Operations Manager (Openwave), Field Engineering Director for EMEA (Openwave), QE Director for Mobile Products (MAG, OPM) with global responsibility (Openwave), Development Manager (MobileCohesion), Customer Programme & Delivery Manager (MobileCohesion) then back to Openwave as Sr Development Manager with various responsibilities across Custom Development and Continuous Engineering before taking up the opportunity at Aepona in 2012 with the Universal Services Platform, now known as the API Monetisation Platform. Aepona was acquired by Intel Corporation in April 2013 initiating a new, exciting era for the company. Over a 25 year experience across BT, Openwave, Mobile Cohesion and Aepona and Intel at all aspects of the software delivery lifecycle.  \n \nHave been involved directly as part of a development team, team lead and manager throughout the software lifecycle from requirements capture (BT), Design (component and E2E), Development (Implementation in C on Unix systems, direct experience in Ingres & Oracle database, SQL), Test (Unit, System and EndtoEnd testing) and deployment/delivery plus support and maintenance. Specific Roles held have been Professional & Senior Professional (MPG4 @ BT), Customer Programme Manager for EMEA (Phone.com/Openwave), Field Operations Manager (Openwave), Field Engineering Director for EMEA (Openwave), QE Director for Mobile Products (MAG, OPM) with global responsibility (Openwave), Development Manager (MobileCohesion), Customer Programme & Delivery Manager (MobileCohesion) then back to Openwave as Sr Development Manager with various responsibilities across Custom Development and Continuous Engineering before taking up the opportunity at Aepona in 2012 with the Universal Services Platform, now known as the API Monetisation Platform. Aepona was acquired by Intel Corporation in April 2013 initiating a new, exciting era for the company. Over a 25 year experience across BT, Openwave, Mobile Cohesion and Aepona and Intel at all aspects of the software delivery lifecycle.  \n \nHave been involved directly as part of a development team, team lead and manager throughout the software lifecycle from requirements capture (BT), Design (component and E2E), Development (Implementation in C on Unix systems, direct experience in Ingres & Oracle database, SQL), Test (Unit, System and EndtoEnd testing) and deployment/delivery plus support and maintenance. Specific Roles held have been Professional & Senior Professional (MPG4 @ BT), Customer Programme Manager for EMEA (Phone.com/Openwave), Field Operations Manager (Openwave), Field Engineering Director for EMEA (Openwave), QE Director for Mobile Products (MAG, OPM) with global responsibility (Openwave), Development Manager (MobileCohesion), Customer Programme & Delivery Manager (MobileCohesion) then back to Openwave as Sr Development Manager with various responsibilities across Custom Development and Continuous Engineering before taking up the opportunity at Aepona in 2012 with the Universal Services Platform, now known as the API Monetisation Platform. Aepona was acquired by Intel Corporation in April 2013 initiating a new, exciting era for the company. Experience Senior Engineering Manager - API Monetisation Platform Intel Corporation April 2013  \u2013 Present (2 years 5 months) Belfast, United Kingdom Following the acquisition of Aepona by Intel Corporation. Director, API Monetisation Platform AePONA June 2011  \u2013  April 2013  (1 year 11 months) Belfast Sr Manager, SW Engineering Openwave Systems 2008  \u2013  July 2011  (3 years) Customer Project Manager (formerly Engineering Manager) Mobile Cohesion July 2004  \u2013  March 2008  (3 years 9 months) Development Manager for the Hydra product before migrating into Customer Project Manager and Delivery role for EMEA and APAC customers. Director, Quality Engineering, Field Engineering Openwave June 2000  \u2013  July 2004  (4 years 2 months) Software Engineer (various titles) BT July 1988  \u2013  June 2000  (12 years) MPG2 / MPG4 British Telecommunications plc 1988  \u2013  2000  (12 years) Senior Engineering Manager - API Monetisation Platform Intel Corporation April 2013  \u2013 Present (2 years 5 months) Belfast, United Kingdom Following the acquisition of Aepona by Intel Corporation. Senior Engineering Manager - API Monetisation Platform Intel Corporation April 2013  \u2013 Present (2 years 5 months) Belfast, United Kingdom Following the acquisition of Aepona by Intel Corporation. Director, API Monetisation Platform AePONA June 2011  \u2013  April 2013  (1 year 11 months) Belfast Director, API Monetisation Platform AePONA June 2011  \u2013  April 2013  (1 year 11 months) Belfast Sr Manager, SW Engineering Openwave Systems 2008  \u2013  July 2011  (3 years) Sr Manager, SW Engineering Openwave Systems 2008  \u2013  July 2011  (3 years) Customer Project Manager (formerly Engineering Manager) Mobile Cohesion July 2004  \u2013  March 2008  (3 years 9 months) Development Manager for the Hydra product before migrating into Customer Project Manager and Delivery role for EMEA and APAC customers. Customer Project Manager (formerly Engineering Manager) Mobile Cohesion July 2004  \u2013  March 2008  (3 years 9 months) Development Manager for the Hydra product before migrating into Customer Project Manager and Delivery role for EMEA and APAC customers. Director, Quality Engineering, Field Engineering Openwave June 2000  \u2013  July 2004  (4 years 2 months) Director, Quality Engineering, Field Engineering Openwave June 2000  \u2013  July 2004  (4 years 2 months) Software Engineer (various titles) BT July 1988  \u2013  June 2000  (12 years) Software Engineer (various titles) BT July 1988  \u2013  June 2000  (12 years) MPG2 / MPG4 British Telecommunications plc 1988  \u2013  2000  (12 years) MPG2 / MPG4 British Telecommunications plc 1988  \u2013  2000  (12 years) Languages Spanish Spanish Spanish Skills Cloud Computing Agile Methodologies Mobile Devices Software Engineering Testing Mobile Applications SaaS Telecommunications Unix Mobile Technology Strategic Partnerships System Architecture Enterprise Software Software Design Enterprise Architecture C Start-ups Software Project... Linux Perl Scrum Software Development Solution Architecture Web Services Wireless Oracle Product Management Solaris Pre-sales TCP/IP Distributed Systems Integration SOA Architectures Agile Project Management Scalability See 21+ \u00a0 \u00a0 See less Skills  Cloud Computing Agile Methodologies Mobile Devices Software Engineering Testing Mobile Applications SaaS Telecommunications Unix Mobile Technology Strategic Partnerships System Architecture Enterprise Software Software Design Enterprise Architecture C Start-ups Software Project... Linux Perl Scrum Software Development Solution Architecture Web Services Wireless Oracle Product Management Solaris Pre-sales TCP/IP Distributed Systems Integration SOA Architectures Agile Project Management Scalability See 21+ \u00a0 \u00a0 See less Cloud Computing Agile Methodologies Mobile Devices Software Engineering Testing Mobile Applications SaaS Telecommunications Unix Mobile Technology Strategic Partnerships System Architecture Enterprise Software Software Design Enterprise Architecture C Start-ups Software Project... Linux Perl Scrum Software Development Solution Architecture Web Services Wireless Oracle Product Management Solaris Pre-sales TCP/IP Distributed Systems Integration SOA Architectures Agile Project Management Scalability See 21+ \u00a0 \u00a0 See less Cloud Computing Agile Methodologies Mobile Devices Software Engineering Testing Mobile Applications SaaS Telecommunications Unix Mobile Technology Strategic Partnerships System Architecture Enterprise Software Software Design Enterprise Architecture C Start-ups Software Project... Linux Perl Scrum Software Development Solution Architecture Web Services Wireless Oracle Product Management Solaris Pre-sales TCP/IP Distributed Systems Integration SOA Architectures Agile Project Management Scalability See 21+ \u00a0 \u00a0 See less ", "Summary \u201cThe most effective senior people often retain much of their original engineering heritage. Although not always core to their operational day, it provides an outstanding basis on which to drive and lead the programmes for which they are ultimately responsible, as well as facilitating a detailed understanding of clients needs. It underpins the real value-add of that individual.\u201d \n \n\u2022\tFirst class engineering background in wireless/product development  \n\u2022\tInternational operation, delivering significant business growth to Asia, US and EU blue-chip engineering organisations. Deep experience of global marketing and business cultures supporting an extensive client base. \n\u2022\tExtensive commercial experience in the consumer product, software and technology sectors. \n\u2022\tStrong business development and marketing expertise, significant value to world-class technology and product development organisations, leading edge vendors and international manufacturing organisations \n\u2022\tProven ability to create and manage high performance engineering and development and teams delivering targeted services and products to a global customer base. Senior and board level operation within telecoms technology and product development organisations. \n\u2022\tFirm emphasis on market identification, technology definition, and programme delivery to an international client base. \n \nRecent Highlights \n\u2022\tFormation and growth (50+) of a development facing performance engineering team \n\u2022\tManagement and technical lead for a US$20M development/engineering team \n\u2022\tIn-country management of a global product development team, delivering to CEM (NPI) \n\u2022\tEstablishment of an international client base, covering US, EU, Asia \n\u2022\tInception and growth of a US$M professional services and technology development division  \n\u2022\tBoard level operation within technology and product development organisations Summary \u201cThe most effective senior people often retain much of their original engineering heritage. Although not always core to their operational day, it provides an outstanding basis on which to drive and lead the programmes for which they are ultimately responsible, as well as facilitating a detailed understanding of clients needs. It underpins the real value-add of that individual.\u201d \n \n\u2022\tFirst class engineering background in wireless/product development  \n\u2022\tInternational operation, delivering significant business growth to Asia, US and EU blue-chip engineering organisations. Deep experience of global marketing and business cultures supporting an extensive client base. \n\u2022\tExtensive commercial experience in the consumer product, software and technology sectors. \n\u2022\tStrong business development and marketing expertise, significant value to world-class technology and product development organisations, leading edge vendors and international manufacturing organisations \n\u2022\tProven ability to create and manage high performance engineering and development and teams delivering targeted services and products to a global customer base. Senior and board level operation within telecoms technology and product development organisations. \n\u2022\tFirm emphasis on market identification, technology definition, and programme delivery to an international client base. \n \nRecent Highlights \n\u2022\tFormation and growth (50+) of a development facing performance engineering team \n\u2022\tManagement and technical lead for a US$20M development/engineering team \n\u2022\tIn-country management of a global product development team, delivering to CEM (NPI) \n\u2022\tEstablishment of an international client base, covering US, EU, Asia \n\u2022\tInception and growth of a US$M professional services and technology development division  \n\u2022\tBoard level operation within technology and product development organisations \u201cThe most effective senior people often retain much of their original engineering heritage. Although not always core to their operational day, it provides an outstanding basis on which to drive and lead the programmes for which they are ultimately responsible, as well as facilitating a detailed understanding of clients needs. It underpins the real value-add of that individual.\u201d \n \n\u2022\tFirst class engineering background in wireless/product development  \n\u2022\tInternational operation, delivering significant business growth to Asia, US and EU blue-chip engineering organisations. Deep experience of global marketing and business cultures supporting an extensive client base. \n\u2022\tExtensive commercial experience in the consumer product, software and technology sectors. \n\u2022\tStrong business development and marketing expertise, significant value to world-class technology and product development organisations, leading edge vendors and international manufacturing organisations \n\u2022\tProven ability to create and manage high performance engineering and development and teams delivering targeted services and products to a global customer base. Senior and board level operation within telecoms technology and product development organisations. \n\u2022\tFirm emphasis on market identification, technology definition, and programme delivery to an international client base. \n \nRecent Highlights \n\u2022\tFormation and growth (50+) of a development facing performance engineering team \n\u2022\tManagement and technical lead for a US$20M development/engineering team \n\u2022\tIn-country management of a global product development team, delivering to CEM (NPI) \n\u2022\tEstablishment of an international client base, covering US, EU, Asia \n\u2022\tInception and growth of a US$M professional services and technology development division  \n\u2022\tBoard level operation within technology and product development organisations \u201cThe most effective senior people often retain much of their original engineering heritage. Although not always core to their operational day, it provides an outstanding basis on which to drive and lead the programmes for which they are ultimately responsible, as well as facilitating a detailed understanding of clients needs. It underpins the real value-add of that individual.\u201d \n \n\u2022\tFirst class engineering background in wireless/product development  \n\u2022\tInternational operation, delivering significant business growth to Asia, US and EU blue-chip engineering organisations. Deep experience of global marketing and business cultures supporting an extensive client base. \n\u2022\tExtensive commercial experience in the consumer product, software and technology sectors. \n\u2022\tStrong business development and marketing expertise, significant value to world-class technology and product development organisations, leading edge vendors and international manufacturing organisations \n\u2022\tProven ability to create and manage high performance engineering and development and teams delivering targeted services and products to a global customer base. Senior and board level operation within telecoms technology and product development organisations. \n\u2022\tFirm emphasis on market identification, technology definition, and programme delivery to an international client base. \n \nRecent Highlights \n\u2022\tFormation and growth (50+) of a development facing performance engineering team \n\u2022\tManagement and technical lead for a US$20M development/engineering team \n\u2022\tIn-country management of a global product development team, delivering to CEM (NPI) \n\u2022\tEstablishment of an international client base, covering US, EU, Asia \n\u2022\tInception and growth of a US$M professional services and technology development division  \n\u2022\tBoard level operation within technology and product development organisations Languages   Skills Skills     Honors & Awards ", "Skills People Management Program Management Cross-functional Team... Integration Software Project... Management Software Development Testing Project Management Agile Methodologies Six Sigma Team Management SDLC Vendor Management Product Management Product Development Requirements Analysis See 2+ \u00a0 \u00a0 See less Skills  People Management Program Management Cross-functional Team... Integration Software Project... Management Software Development Testing Project Management Agile Methodologies Six Sigma Team Management SDLC Vendor Management Product Management Product Development Requirements Analysis See 2+ \u00a0 \u00a0 See less People Management Program Management Cross-functional Team... Integration Software Project... Management Software Development Testing Project Management Agile Methodologies Six Sigma Team Management SDLC Vendor Management Product Management Product Development Requirements Analysis See 2+ \u00a0 \u00a0 See less People Management Program Management Cross-functional Team... Integration Software Project... Management Software Development Testing Project Management Agile Methodologies Six Sigma Team Management SDLC Vendor Management Product Management Product Development Requirements Analysis See 2+ \u00a0 \u00a0 See less ", "Summary Senior Engineering Manager, tech industry veteran with >19 years in the industry. \n \nAssertive and savvy technology leader with the ability to drive an energize large groups of engineers and harmonize big teams to work towards a common goal \n \n- Experience in developing a range of product areas: networking, baseband processors for wireless/cellular comms, CPUs, DSPs, SW, FW, system, IPs, CAD/SW tools \n- Over 10 years of experience in management, senior management of ASIC design, Integrated Circuits, SW, and CAD tools, from conception to mass-production \n- Built multiple development teams, some from scratch, into fully functional and effective teams \n- Direct management of all parts of the Silicon development, from product requirements specification through production release. Including: architecture, design, functional verification, DFT, Formal Verification, Physical Design, timing closure, CAD, test program development, post-Si testing, characterization, operations (PT/PE) and productization. \n- Negotiated agreements for purchases of CAD tools and silicon IP up to $10M \n- Many complex SoCs brought from concept to volume production in multiple companies with advanced processes <40nm. (Current product is being developed with a 14nm process) \n- Track record of on-time, high quality delivery - most devices went to production on first silicon, all of them were sample-able \n- Expert in closing high frequency,low power designs, Physical Synthesis, Timing Closure Summary Senior Engineering Manager, tech industry veteran with >19 years in the industry. \n \nAssertive and savvy technology leader with the ability to drive an energize large groups of engineers and harmonize big teams to work towards a common goal \n \n- Experience in developing a range of product areas: networking, baseband processors for wireless/cellular comms, CPUs, DSPs, SW, FW, system, IPs, CAD/SW tools \n- Over 10 years of experience in management, senior management of ASIC design, Integrated Circuits, SW, and CAD tools, from conception to mass-production \n- Built multiple development teams, some from scratch, into fully functional and effective teams \n- Direct management of all parts of the Silicon development, from product requirements specification through production release. Including: architecture, design, functional verification, DFT, Formal Verification, Physical Design, timing closure, CAD, test program development, post-Si testing, characterization, operations (PT/PE) and productization. \n- Negotiated agreements for purchases of CAD tools and silicon IP up to $10M \n- Many complex SoCs brought from concept to volume production in multiple companies with advanced processes <40nm. (Current product is being developed with a 14nm process) \n- Track record of on-time, high quality delivery - most devices went to production on first silicon, all of them were sample-able \n- Expert in closing high frequency,low power designs, Physical Synthesis, Timing Closure Senior Engineering Manager, tech industry veteran with >19 years in the industry. \n \nAssertive and savvy technology leader with the ability to drive an energize large groups of engineers and harmonize big teams to work towards a common goal \n \n- Experience in developing a range of product areas: networking, baseband processors for wireless/cellular comms, CPUs, DSPs, SW, FW, system, IPs, CAD/SW tools \n- Over 10 years of experience in management, senior management of ASIC design, Integrated Circuits, SW, and CAD tools, from conception to mass-production \n- Built multiple development teams, some from scratch, into fully functional and effective teams \n- Direct management of all parts of the Silicon development, from product requirements specification through production release. Including: architecture, design, functional verification, DFT, Formal Verification, Physical Design, timing closure, CAD, test program development, post-Si testing, characterization, operations (PT/PE) and productization. \n- Negotiated agreements for purchases of CAD tools and silicon IP up to $10M \n- Many complex SoCs brought from concept to volume production in multiple companies with advanced processes <40nm. (Current product is being developed with a 14nm process) \n- Track record of on-time, high quality delivery - most devices went to production on first silicon, all of them were sample-able \n- Expert in closing high frequency,low power designs, Physical Synthesis, Timing Closure Senior Engineering Manager, tech industry veteran with >19 years in the industry. \n \nAssertive and savvy technology leader with the ability to drive an energize large groups of engineers and harmonize big teams to work towards a common goal \n \n- Experience in developing a range of product areas: networking, baseband processors for wireless/cellular comms, CPUs, DSPs, SW, FW, system, IPs, CAD/SW tools \n- Over 10 years of experience in management, senior management of ASIC design, Integrated Circuits, SW, and CAD tools, from conception to mass-production \n- Built multiple development teams, some from scratch, into fully functional and effective teams \n- Direct management of all parts of the Silicon development, from product requirements specification through production release. Including: architecture, design, functional verification, DFT, Formal Verification, Physical Design, timing closure, CAD, test program development, post-Si testing, characterization, operations (PT/PE) and productization. \n- Negotiated agreements for purchases of CAD tools and silicon IP up to $10M \n- Many complex SoCs brought from concept to volume production in multiple companies with advanced processes <40nm. (Current product is being developed with a 14nm process) \n- Track record of on-time, high quality delivery - most devices went to production on first silicon, all of them were sample-able \n- Expert in closing high frequency,low power designs, Physical Synthesis, Timing Closure Experience Senior Engineering Manager Intel Corporation January 2014  \u2013 Present (1 year 8 months) Newport beach, California - Managing the RTL to GDSII development of the next generation SoC for large and small cellular 4G+ base-stations. \n- Designs are being done in <16nm processes Executive Director Mindspeed Technologies January 2011  \u2013  January 2014  (3 years 1 month) Orange County, California Area * Got acquired by Intel  \n \n- Managed the development of several wireless products in Mindspeed including T2200/T3300 devices, the company\u2019s wireless small-base-station baseband processor flagship products, who are now in mass-production and are sold to multiple customers \n- Device supports dual mode LTE and 3G (UMTS/HSPA+), 4x4 MIMO, >64 users \n- Development team consisted of in-house Front-end/back-end teams as well as verification team in India \n- Put many systems and flows in place as part of the development of these SoCs, to enable a more efficient and effective execution \n- Met very aggressive deadlines for tape-out and qual (productization) \n- Reported to the CEO of Mindspeed directly through most of my tenure in Mindpseed \n \n Senior Manager, IC Design Broadcom November 2010  \u2013  2011  (1 year) Israel - Managed the VLSI department of Broadcom Raanana, Israel and reporting directly to the Sr. VP of Engineering. \n- Managing the development of next generation wireless SoC project in Broadcom - LTE baseband processor for small cells. This was a cross-site project which involves many of Broadcom\u2019s teams on different geographies ASIC Group Manager Percello 2008  \u2013  2010  (2 years) Israel * Percello got acquired by Broadcom on 2010 \n \n- Managed the silicon development of Percello\u2019s PRC6000 SoC IC, the company\u2019s flagship product, managing a large cross-site team in the process. Led it from conception to a successful tape-out and mass-production in record time (under a year from conception to Tape Out) \n- Silicon was right the first time and went to production without additional spins \n- Design was done in 65nm low-power process at TSMC \n- Led entire project planning and execution \u2013 inception to productization \n- Successful test program ramp, including: Tester selection, test program development, test vendor management, full characterization, process skewing and yield management, full reliability testing (HTOL, HAST, Temp cycle, etc\u2026)  \n- In charge of all partners, fabs, test vendors, and contractor relations and all related business negotiations, inc. EDA tool contract negotiations. \n- Published an IEEE article regarding the innovative methodologies employed by the team.  \n- Published and lectured at Synopsys SNUG, about various topics of innovation we made during the development process \n \n Sr. Manager, VLSI engineering LSI 2005  \u2013  December 2008  (3 years) Israel - Managed and led several products development in LSI which inc. a few silicon chips for cellular handset (cell phones) \n- Managed the multi-disciplinary, cross-site (Israel and US) project of the company\u2019s roadmap, that was responsible of building a 3G (UMTS) + 2G (GSM) modem for cell phones \n- Reported Directly to the Sr. Director of 3G technologies design in LSI \n- Led the projects through very successful tape-outs and bring-up to a fully-functional IC \n- All product devices were right the first time and went to production on first tape-out. \n- Managed and led the production program bring-up and device characterization  \n- Managed a large international engineering team (about 40 engineers) from U.S., India, and Israel \n Senior Staff VLSI Lead Intel Corporation 2000  \u2013  2005  (5 years) Israel - Worked on the Centrino Duo mobile processor (Centrino Duo) -Intel\u2019s first 65nm low power proces tapeout, and first dual-core architecture from Intel \n- Led the Design, Validation and Logic Dev. of a very large block called Memory Ordering Buffer  \n- Led the Logic verification of a large group of logic blocks in the CPU - Mempry Cluster \n- Worked in Santa Clara, CA for a few extended relocation periods \n- Led the Full Chip Timing flow development and timing closure, to enable timing closure of a multi-core CPU running at a frequency of 3GHz \n- Developed an innovative approach for Dual-Core Full Chip STA Flow optimization which reduced the Full Chip Timing problem to a single core, thus saving months in project\u2019s schedule, money, and resources. The solution was adopted in many projects across Intel. \n- Invented a method, simulated it and pushed it to adoption of increasing the performance of the processor by several percent, by slight change of the memory buffer architecture \n Senior VLSI Engineer Motorola Semiconductor 1996  \u2013  2000  (4 years) Israel - Worked on the design of the first version of \u201cStar-Core\u201d \u2013 Gained extensive knowledge of DSP architectures, programming and parallelism in the process \n- Full verification of individual logic blocks, as well as full chip level, using PERL. \n- Used Xilinx FPGAs for block level acceleration of verification once block has reached certain stability. \n- Utilized various verification methods (Formal Verification, Equivalency Checking, etc\u2026) \n- Took over leading the DFT effort for this and later designs and gained extensive DFT knowledge in all scan methods (Mux-D and LSSD), JTAG/MBIST in the process \n Senior Engineering Manager Intel Corporation January 2014  \u2013 Present (1 year 8 months) Newport beach, California - Managing the RTL to GDSII development of the next generation SoC for large and small cellular 4G+ base-stations. \n- Designs are being done in <16nm processes Senior Engineering Manager Intel Corporation January 2014  \u2013 Present (1 year 8 months) Newport beach, California - Managing the RTL to GDSII development of the next generation SoC for large and small cellular 4G+ base-stations. \n- Designs are being done in <16nm processes Executive Director Mindspeed Technologies January 2011  \u2013  January 2014  (3 years 1 month) Orange County, California Area * Got acquired by Intel  \n \n- Managed the development of several wireless products in Mindspeed including T2200/T3300 devices, the company\u2019s wireless small-base-station baseband processor flagship products, who are now in mass-production and are sold to multiple customers \n- Device supports dual mode LTE and 3G (UMTS/HSPA+), 4x4 MIMO, >64 users \n- Development team consisted of in-house Front-end/back-end teams as well as verification team in India \n- Put many systems and flows in place as part of the development of these SoCs, to enable a more efficient and effective execution \n- Met very aggressive deadlines for tape-out and qual (productization) \n- Reported to the CEO of Mindspeed directly through most of my tenure in Mindpseed \n \n Executive Director Mindspeed Technologies January 2011  \u2013  January 2014  (3 years 1 month) Orange County, California Area * Got acquired by Intel  \n \n- Managed the development of several wireless products in Mindspeed including T2200/T3300 devices, the company\u2019s wireless small-base-station baseband processor flagship products, who are now in mass-production and are sold to multiple customers \n- Device supports dual mode LTE and 3G (UMTS/HSPA+), 4x4 MIMO, >64 users \n- Development team consisted of in-house Front-end/back-end teams as well as verification team in India \n- Put many systems and flows in place as part of the development of these SoCs, to enable a more efficient and effective execution \n- Met very aggressive deadlines for tape-out and qual (productization) \n- Reported to the CEO of Mindspeed directly through most of my tenure in Mindpseed \n \n Senior Manager, IC Design Broadcom November 2010  \u2013  2011  (1 year) Israel - Managed the VLSI department of Broadcom Raanana, Israel and reporting directly to the Sr. VP of Engineering. \n- Managing the development of next generation wireless SoC project in Broadcom - LTE baseband processor for small cells. This was a cross-site project which involves many of Broadcom\u2019s teams on different geographies Senior Manager, IC Design Broadcom November 2010  \u2013  2011  (1 year) Israel - Managed the VLSI department of Broadcom Raanana, Israel and reporting directly to the Sr. VP of Engineering. \n- Managing the development of next generation wireless SoC project in Broadcom - LTE baseband processor for small cells. This was a cross-site project which involves many of Broadcom\u2019s teams on different geographies ASIC Group Manager Percello 2008  \u2013  2010  (2 years) Israel * Percello got acquired by Broadcom on 2010 \n \n- Managed the silicon development of Percello\u2019s PRC6000 SoC IC, the company\u2019s flagship product, managing a large cross-site team in the process. Led it from conception to a successful tape-out and mass-production in record time (under a year from conception to Tape Out) \n- Silicon was right the first time and went to production without additional spins \n- Design was done in 65nm low-power process at TSMC \n- Led entire project planning and execution \u2013 inception to productization \n- Successful test program ramp, including: Tester selection, test program development, test vendor management, full characterization, process skewing and yield management, full reliability testing (HTOL, HAST, Temp cycle, etc\u2026)  \n- In charge of all partners, fabs, test vendors, and contractor relations and all related business negotiations, inc. EDA tool contract negotiations. \n- Published an IEEE article regarding the innovative methodologies employed by the team.  \n- Published and lectured at Synopsys SNUG, about various topics of innovation we made during the development process \n \n ASIC Group Manager Percello 2008  \u2013  2010  (2 years) Israel * Percello got acquired by Broadcom on 2010 \n \n- Managed the silicon development of Percello\u2019s PRC6000 SoC IC, the company\u2019s flagship product, managing a large cross-site team in the process. Led it from conception to a successful tape-out and mass-production in record time (under a year from conception to Tape Out) \n- Silicon was right the first time and went to production without additional spins \n- Design was done in 65nm low-power process at TSMC \n- Led entire project planning and execution \u2013 inception to productization \n- Successful test program ramp, including: Tester selection, test program development, test vendor management, full characterization, process skewing and yield management, full reliability testing (HTOL, HAST, Temp cycle, etc\u2026)  \n- In charge of all partners, fabs, test vendors, and contractor relations and all related business negotiations, inc. EDA tool contract negotiations. \n- Published an IEEE article regarding the innovative methodologies employed by the team.  \n- Published and lectured at Synopsys SNUG, about various topics of innovation we made during the development process \n \n Sr. Manager, VLSI engineering LSI 2005  \u2013  December 2008  (3 years) Israel - Managed and led several products development in LSI which inc. a few silicon chips for cellular handset (cell phones) \n- Managed the multi-disciplinary, cross-site (Israel and US) project of the company\u2019s roadmap, that was responsible of building a 3G (UMTS) + 2G (GSM) modem for cell phones \n- Reported Directly to the Sr. Director of 3G technologies design in LSI \n- Led the projects through very successful tape-outs and bring-up to a fully-functional IC \n- All product devices were right the first time and went to production on first tape-out. \n- Managed and led the production program bring-up and device characterization  \n- Managed a large international engineering team (about 40 engineers) from U.S., India, and Israel \n Sr. Manager, VLSI engineering LSI 2005  \u2013  December 2008  (3 years) Israel - Managed and led several products development in LSI which inc. a few silicon chips for cellular handset (cell phones) \n- Managed the multi-disciplinary, cross-site (Israel and US) project of the company\u2019s roadmap, that was responsible of building a 3G (UMTS) + 2G (GSM) modem for cell phones \n- Reported Directly to the Sr. Director of 3G technologies design in LSI \n- Led the projects through very successful tape-outs and bring-up to a fully-functional IC \n- All product devices were right the first time and went to production on first tape-out. \n- Managed and led the production program bring-up and device characterization  \n- Managed a large international engineering team (about 40 engineers) from U.S., India, and Israel \n Senior Staff VLSI Lead Intel Corporation 2000  \u2013  2005  (5 years) Israel - Worked on the Centrino Duo mobile processor (Centrino Duo) -Intel\u2019s first 65nm low power proces tapeout, and first dual-core architecture from Intel \n- Led the Design, Validation and Logic Dev. of a very large block called Memory Ordering Buffer  \n- Led the Logic verification of a large group of logic blocks in the CPU - Mempry Cluster \n- Worked in Santa Clara, CA for a few extended relocation periods \n- Led the Full Chip Timing flow development and timing closure, to enable timing closure of a multi-core CPU running at a frequency of 3GHz \n- Developed an innovative approach for Dual-Core Full Chip STA Flow optimization which reduced the Full Chip Timing problem to a single core, thus saving months in project\u2019s schedule, money, and resources. The solution was adopted in many projects across Intel. \n- Invented a method, simulated it and pushed it to adoption of increasing the performance of the processor by several percent, by slight change of the memory buffer architecture \n Senior Staff VLSI Lead Intel Corporation 2000  \u2013  2005  (5 years) Israel - Worked on the Centrino Duo mobile processor (Centrino Duo) -Intel\u2019s first 65nm low power proces tapeout, and first dual-core architecture from Intel \n- Led the Design, Validation and Logic Dev. of a very large block called Memory Ordering Buffer  \n- Led the Logic verification of a large group of logic blocks in the CPU - Mempry Cluster \n- Worked in Santa Clara, CA for a few extended relocation periods \n- Led the Full Chip Timing flow development and timing closure, to enable timing closure of a multi-core CPU running at a frequency of 3GHz \n- Developed an innovative approach for Dual-Core Full Chip STA Flow optimization which reduced the Full Chip Timing problem to a single core, thus saving months in project\u2019s schedule, money, and resources. The solution was adopted in many projects across Intel. \n- Invented a method, simulated it and pushed it to adoption of increasing the performance of the processor by several percent, by slight change of the memory buffer architecture \n Senior VLSI Engineer Motorola Semiconductor 1996  \u2013  2000  (4 years) Israel - Worked on the design of the first version of \u201cStar-Core\u201d \u2013 Gained extensive knowledge of DSP architectures, programming and parallelism in the process \n- Full verification of individual logic blocks, as well as full chip level, using PERL. \n- Used Xilinx FPGAs for block level acceleration of verification once block has reached certain stability. \n- Utilized various verification methods (Formal Verification, Equivalency Checking, etc\u2026) \n- Took over leading the DFT effort for this and later designs and gained extensive DFT knowledge in all scan methods (Mux-D and LSSD), JTAG/MBIST in the process \n Senior VLSI Engineer Motorola Semiconductor 1996  \u2013  2000  (4 years) Israel - Worked on the design of the first version of \u201cStar-Core\u201d \u2013 Gained extensive knowledge of DSP architectures, programming and parallelism in the process \n- Full verification of individual logic blocks, as well as full chip level, using PERL. \n- Used Xilinx FPGAs for block level acceleration of verification once block has reached certain stability. \n- Utilized various verification methods (Formal Verification, Equivalency Checking, etc\u2026) \n- Took over leading the DFT effort for this and later designs and gained extensive DFT knowledge in all scan methods (Mux-D and LSSD), JTAG/MBIST in the process \n Skills ASIC Semiconductors VLSI Integrated Circuit... SoC IC Wireless Product Development Cross-functional Team... Leadership R&D Embedded Systems Embedded Software Engineering Management Senior Executive... Testing Test Automation Project Planning Microprocessors Digital Signal... Processors Computer Architecture Computer Hardware Physical Design RTL Design Timing Closure FPGA FPGA prototyping Synopsys tools Low-power Design Low Power Systems Hardware Architecture 3GPP Mobile Devices Project Management Team Management Team Building See 22+ \u00a0 \u00a0 See less Skills  ASIC Semiconductors VLSI Integrated Circuit... SoC IC Wireless Product Development Cross-functional Team... Leadership R&D Embedded Systems Embedded Software Engineering Management Senior Executive... Testing Test Automation Project Planning Microprocessors Digital Signal... Processors Computer Architecture Computer Hardware Physical Design RTL Design Timing Closure FPGA FPGA prototyping Synopsys tools Low-power Design Low Power Systems Hardware Architecture 3GPP Mobile Devices Project Management Team Management Team Building See 22+ \u00a0 \u00a0 See less ASIC Semiconductors VLSI Integrated Circuit... SoC IC Wireless Product Development Cross-functional Team... Leadership R&D Embedded Systems Embedded Software Engineering Management Senior Executive... Testing Test Automation Project Planning Microprocessors Digital Signal... Processors Computer Architecture Computer Hardware Physical Design RTL Design Timing Closure FPGA FPGA prototyping Synopsys tools Low-power Design Low Power Systems Hardware Architecture 3GPP Mobile Devices Project Management Team Management Team Building See 22+ \u00a0 \u00a0 See less ASIC Semiconductors VLSI Integrated Circuit... SoC IC Wireless Product Development Cross-functional Team... Leadership R&D Embedded Systems Embedded Software Engineering Management Senior Executive... Testing Test Automation Project Planning Microprocessors Digital Signal... Processors Computer Architecture Computer Hardware Physical Design RTL Design Timing Closure FPGA FPGA prototyping Synopsys tools Low-power Design Low Power Systems Hardware Architecture 3GPP Mobile Devices Project Management Team Management Team Building See 22+ \u00a0 \u00a0 See less Education Ben-Gurion University of the Negev Bachelor of Science (B.Sc.),  Electrical and Computer Engineering 1995  \u2013 1998 Finished full curriculum of B.Sc EE, plus a few M.Sc. courses in record time (3 years instead of 4 years) by taking more courses per semester and studying through two summers. \n Ben-Gurion University of the Negev Bachelor of Science (B.Sc.),  Electrical and Computer Engineering 1995  \u2013 1998 Finished full curriculum of B.Sc EE, plus a few M.Sc. courses in record time (3 years instead of 4 years) by taking more courses per semester and studying through two summers. \n Ben-Gurion University of the Negev Bachelor of Science (B.Sc.),  Electrical and Computer Engineering 1995  \u2013 1998 Finished full curriculum of B.Sc EE, plus a few M.Sc. courses in record time (3 years instead of 4 years) by taking more courses per semester and studying through two summers. \n Ben-Gurion University of the Negev Bachelor of Science (B.Sc.),  Electrical and Computer Engineering 1995  \u2013 1998 Finished full curriculum of B.Sc EE, plus a few M.Sc. courses in record time (3 years instead of 4 years) by taking more courses per semester and studying through two summers. \n ", "Experience Director of Mobile Software Engineering Intel Corporation February 2015  \u2013 Present (7 months) Next generation cellular modem development. Director of Advanced Performance & Technology Intel Corporation April 2013  \u2013  January 2015  (1 year 10 months) Wireless technology development in LTE, LTE-Advanced and wireless certifications. Senior Engineering Manager Intel Corporation 2011  \u2013  2012  (1 year) Mobile and Communications Group, Standards and Advanced Technology Senior Engineering Manager Intel Corporation 2007  \u2013  2011  (4 years) WiMAX product development Director of Mobile Software Engineering Intel Corporation February 2015  \u2013 Present (7 months) Next generation cellular modem development. Director of Mobile Software Engineering Intel Corporation February 2015  \u2013 Present (7 months) Next generation cellular modem development. Director of Advanced Performance & Technology Intel Corporation April 2013  \u2013  January 2015  (1 year 10 months) Wireless technology development in LTE, LTE-Advanced and wireless certifications. Director of Advanced Performance & Technology Intel Corporation April 2013  \u2013  January 2015  (1 year 10 months) Wireless technology development in LTE, LTE-Advanced and wireless certifications. Senior Engineering Manager Intel Corporation 2011  \u2013  2012  (1 year) Mobile and Communications Group, Standards and Advanced Technology Senior Engineering Manager Intel Corporation 2011  \u2013  2012  (1 year) Mobile and Communications Group, Standards and Advanced Technology Senior Engineering Manager Intel Corporation 2007  \u2013  2011  (4 years) WiMAX product development Senior Engineering Manager Intel Corporation 2007  \u2013  2011  (4 years) WiMAX product development Skills Embedded Systems LTE Semiconductors Intel Wireless WiMAX System Architecture Mobile Devices Software Engineering Skills  Embedded Systems LTE Semiconductors Intel Wireless WiMAX System Architecture Mobile Devices Software Engineering Embedded Systems LTE Semiconductors Intel Wireless WiMAX System Architecture Mobile Devices Software Engineering Embedded Systems LTE Semiconductors Intel Wireless WiMAX System Architecture Mobile Devices Software Engineering Education Carnegie Mellon University Master of Engineering (MEng) 1989  \u2013 1991 Carnegie Mellon University Bachelor of Engineering (BEng) 1985  \u2013 1989 Carnegie Mellon University Master of Engineering (MEng) 1989  \u2013 1991 Carnegie Mellon University Master of Engineering (MEng) 1989  \u2013 1991 Carnegie Mellon University Master of Engineering (MEng) 1989  \u2013 1991 Carnegie Mellon University Bachelor of Engineering (BEng) 1985  \u2013 1989 Carnegie Mellon University Bachelor of Engineering (BEng) 1985  \u2013 1989 Carnegie Mellon University Bachelor of Engineering (BEng) 1985  \u2013 1989 ", "Summary Current Focus: Define Storage Architecture of future Data Centers. \n \n \nBackground: \n \n22+ years in storage and networking industry.Products across various networking technologies - Ethernet, FC, ATM, Frame Relay, Infiniband. Drove IO convergence enhancement for Ethernet (DCB, FCoE). Productizing and evangelizing storage and networking technologies. Delivered multiple products with >$100M revenue. Startup and big company experience.  \n \nCloud Networking and Storage: Multi-tenancy, IO painpoints for Hadoop, HDFS, scale-out storage. Object storage, scale-out, Server caching with SSDs. New Data Center and Server architectures. Scalable management framworks with Software Defined Networking/Storage \n \nSpecialties: Technology Research and Innovation. Product and Technology Strategy. Product Roadmaps. Business cases. High level architecture, innovation projects and IP development. Cross-industry initiatives and collaborations.  \n \nEthernet, FC, iSCSI, SDN, Hadoop, HDFS, Virtualization, Convergence, Multi-tenancy, SSD, Server arch. \n \nOverall - gazing in crystal globe of future opportunities and challenges - and defining strategy to win. Work with product teams to translate strategies to product features.. Summary Current Focus: Define Storage Architecture of future Data Centers. \n \n \nBackground: \n \n22+ years in storage and networking industry.Products across various networking technologies - Ethernet, FC, ATM, Frame Relay, Infiniband. Drove IO convergence enhancement for Ethernet (DCB, FCoE). Productizing and evangelizing storage and networking technologies. Delivered multiple products with >$100M revenue. Startup and big company experience.  \n \nCloud Networking and Storage: Multi-tenancy, IO painpoints for Hadoop, HDFS, scale-out storage. Object storage, scale-out, Server caching with SSDs. New Data Center and Server architectures. Scalable management framworks with Software Defined Networking/Storage \n \nSpecialties: Technology Research and Innovation. Product and Technology Strategy. Product Roadmaps. Business cases. High level architecture, innovation projects and IP development. Cross-industry initiatives and collaborations.  \n \nEthernet, FC, iSCSI, SDN, Hadoop, HDFS, Virtualization, Convergence, Multi-tenancy, SSD, Server arch. \n \nOverall - gazing in crystal globe of future opportunities and challenges - and defining strategy to win. Work with product teams to translate strategies to product features.. Current Focus: Define Storage Architecture of future Data Centers. \n \n \nBackground: \n \n22+ years in storage and networking industry.Products across various networking technologies - Ethernet, FC, ATM, Frame Relay, Infiniband. Drove IO convergence enhancement for Ethernet (DCB, FCoE). Productizing and evangelizing storage and networking technologies. Delivered multiple products with >$100M revenue. Startup and big company experience.  \n \nCloud Networking and Storage: Multi-tenancy, IO painpoints for Hadoop, HDFS, scale-out storage. Object storage, scale-out, Server caching with SSDs. New Data Center and Server architectures. Scalable management framworks with Software Defined Networking/Storage \n \nSpecialties: Technology Research and Innovation. Product and Technology Strategy. Product Roadmaps. Business cases. High level architecture, innovation projects and IP development. Cross-industry initiatives and collaborations.  \n \nEthernet, FC, iSCSI, SDN, Hadoop, HDFS, Virtualization, Convergence, Multi-tenancy, SSD, Server arch. \n \nOverall - gazing in crystal globe of future opportunities and challenges - and defining strategy to win. Work with product teams to translate strategies to product features.. Current Focus: Define Storage Architecture of future Data Centers. \n \n \nBackground: \n \n22+ years in storage and networking industry.Products across various networking technologies - Ethernet, FC, ATM, Frame Relay, Infiniband. Drove IO convergence enhancement for Ethernet (DCB, FCoE). Productizing and evangelizing storage and networking technologies. Delivered multiple products with >$100M revenue. Startup and big company experience.  \n \nCloud Networking and Storage: Multi-tenancy, IO painpoints for Hadoop, HDFS, scale-out storage. Object storage, scale-out, Server caching with SSDs. New Data Center and Server architectures. Scalable management framworks with Software Defined Networking/Storage \n \nSpecialties: Technology Research and Innovation. Product and Technology Strategy. Product Roadmaps. Business cases. High level architecture, innovation projects and IP development. Cross-industry initiatives and collaborations.  \n \nEthernet, FC, iSCSI, SDN, Hadoop, HDFS, Virtualization, Convergence, Multi-tenancy, SSD, Server arch. \n \nOverall - gazing in crystal globe of future opportunities and challenges - and defining strategy to win. Work with product teams to translate strategies to product features.. Experience Principal Storage Architect eBay Inc December 2014  \u2013 Present (9 months) San Jose Principal Storage Architect eBay Inc December 2014  \u2013 Present (9 months) San Jose Principal Storage Architect eBay Inc December 2014  \u2013 Present (9 months) San Jose Languages Marathi, Hindi Marathi, Hindi Marathi, Hindi Skills Virtualization Ethernet Fibre Channel ASIC Cloud Computing Semiconductors Storage Device Drivers IP Data Center System Architecture iSCSI Go-to-market Strategy Unix Distributed Systems Hardware Cisco Technologies Architectures FCoE IT Strategy Networking Servers Solution Architecture Start-ups Scalability Product Management Embedded Systems Enterprise Software Switches Architecture Thought Leadership Legal Research See 17+ \u00a0 \u00a0 See less Skills  Virtualization Ethernet Fibre Channel ASIC Cloud Computing Semiconductors Storage Device Drivers IP Data Center System Architecture iSCSI Go-to-market Strategy Unix Distributed Systems Hardware Cisco Technologies Architectures FCoE IT Strategy Networking Servers Solution Architecture Start-ups Scalability Product Management Embedded Systems Enterprise Software Switches Architecture Thought Leadership Legal Research See 17+ \u00a0 \u00a0 See less Virtualization Ethernet Fibre Channel ASIC Cloud Computing Semiconductors Storage Device Drivers IP Data Center System Architecture iSCSI Go-to-market Strategy Unix Distributed Systems Hardware Cisco Technologies Architectures FCoE IT Strategy Networking Servers Solution Architecture Start-ups Scalability Product Management Embedded Systems Enterprise Software Switches Architecture Thought Leadership Legal Research See 17+ \u00a0 \u00a0 See less Virtualization Ethernet Fibre Channel ASIC Cloud Computing Semiconductors Storage Device Drivers IP Data Center System Architecture iSCSI Go-to-market Strategy Unix Distributed Systems Hardware Cisco Technologies Architectures FCoE IT Strategy Networking Servers Solution Architecture Start-ups Scalability Product Management Embedded Systems Enterprise Software Switches Architecture Thought Leadership Legal Research See 17+ \u00a0 \u00a0 See less ", "Summary Product engineering manager with solid practical experience in R&D area. Leading development teams, strong technical background in video codecs, signal processing, and wireless networks. Expertise in \u201cseed\u201d stages development projects, organization, and optimization research activity. Summary Product engineering manager with solid practical experience in R&D area. Leading development teams, strong technical background in video codecs, signal processing, and wireless networks. Expertise in \u201cseed\u201d stages development projects, organization, and optimization research activity. Product engineering manager with solid practical experience in R&D area. Leading development teams, strong technical background in video codecs, signal processing, and wireless networks. Expertise in \u201cseed\u201d stages development projects, organization, and optimization research activity. Product engineering manager with solid practical experience in R&D area. Leading development teams, strong technical background in video codecs, signal processing, and wireless networks. Expertise in \u201cseed\u201d stages development projects, organization, and optimization research activity. Experience Senior Engineering Manager Intel Corporation December 2013  \u2013 Present (1 year 9 months) SW engineering manager Intel June 2010  \u2013 Present (5 years 3 months) Managment of SW engineering team developing Intel Media SDK.  \nAPI design, core functionality development Sr. software engineer Intel September 2005  \u2013  May 2010  (4 years 9 months) SW video codec development/optimazation, HW acceleration (DXVA2/Linux VA) for Intel platforms Firmware engineer Intel September 2003  \u2013  September 2005  (2 years 1 month) Modification of 802.15.3 protocol as applied to UWB systems. Developing the functional End-To-End WUSB Prototype. Design specification for WUSB MAC. Development of firmware for WUSB prototyping device based on ARM (with GNU).Test design for WUSB MAC board R&D engineer Scientific and Educational Centre of Radio Engineering May 2002  \u2013  September 2003  (1 year 5 months) Development of digital predistorter for linearization volt-ampere characteristic of LNA (Low-Noise Amplifier) in WCDMA systems. Building and implementation protocols for Ad-hoc PAN networks. Senior Engineering Manager Intel Corporation December 2013  \u2013 Present (1 year 9 months) Senior Engineering Manager Intel Corporation December 2013  \u2013 Present (1 year 9 months) SW engineering manager Intel June 2010  \u2013 Present (5 years 3 months) Managment of SW engineering team developing Intel Media SDK.  \nAPI design, core functionality development SW engineering manager Intel June 2010  \u2013 Present (5 years 3 months) Managment of SW engineering team developing Intel Media SDK.  \nAPI design, core functionality development Sr. software engineer Intel September 2005  \u2013  May 2010  (4 years 9 months) SW video codec development/optimazation, HW acceleration (DXVA2/Linux VA) for Intel platforms Sr. software engineer Intel September 2005  \u2013  May 2010  (4 years 9 months) SW video codec development/optimazation, HW acceleration (DXVA2/Linux VA) for Intel platforms Firmware engineer Intel September 2003  \u2013  September 2005  (2 years 1 month) Modification of 802.15.3 protocol as applied to UWB systems. Developing the functional End-To-End WUSB Prototype. Design specification for WUSB MAC. Development of firmware for WUSB prototyping device based on ARM (with GNU).Test design for WUSB MAC board Firmware engineer Intel September 2003  \u2013  September 2005  (2 years 1 month) Modification of 802.15.3 protocol as applied to UWB systems. Developing the functional End-To-End WUSB Prototype. Design specification for WUSB MAC. Development of firmware for WUSB prototyping device based on ARM (with GNU).Test design for WUSB MAC board R&D engineer Scientific and Educational Centre of Radio Engineering May 2002  \u2013  September 2003  (1 year 5 months) Development of digital predistorter for linearization volt-ampere characteristic of LNA (Low-Noise Amplifier) in WCDMA systems. Building and implementation protocols for Ad-hoc PAN networks. R&D engineer Scientific and Educational Centre of Radio Engineering May 2002  \u2013  September 2003  (1 year 5 months) Development of digital predistorter for linearization volt-ampere characteristic of LNA (Low-Noise Amplifier) in WCDMA systems. Building and implementation protocols for Ad-hoc PAN networks. Skills Software Engineering Intel Debugging Software Development C++ Algorithms Multithreading H.264 Digital Signal... C Software Design Multi-core Device Drivers Video Processing MPEG2 VC-1 Video Coding Product Management DirectX Processors Signal Processing Embedded Software Embedded Systems Parallel Programming WMV Video Compression GPU X86 Embedded Linux RTOS ClearCase Wireless Networking UWB PHY IT Outsourcing Sales Engineering See 21+ \u00a0 \u00a0 See less Skills  Software Engineering Intel Debugging Software Development C++ Algorithms Multithreading H.264 Digital Signal... C Software Design Multi-core Device Drivers Video Processing MPEG2 VC-1 Video Coding Product Management DirectX Processors Signal Processing Embedded Software Embedded Systems Parallel Programming WMV Video Compression GPU X86 Embedded Linux RTOS ClearCase Wireless Networking UWB PHY IT Outsourcing Sales Engineering See 21+ \u00a0 \u00a0 See less Software Engineering Intel Debugging Software Development C++ Algorithms Multithreading H.264 Digital Signal... C Software Design Multi-core Device Drivers Video Processing MPEG2 VC-1 Video Coding Product Management DirectX Processors Signal Processing Embedded Software Embedded Systems Parallel Programming WMV Video Compression GPU X86 Embedded Linux RTOS ClearCase Wireless Networking UWB PHY IT Outsourcing Sales Engineering See 21+ \u00a0 \u00a0 See less Software Engineering Intel Debugging Software Development C++ Algorithms Multithreading H.264 Digital Signal... C Software Design Multi-core Device Drivers Video Processing MPEG2 VC-1 Video Coding Product Management DirectX Processors Signal Processing Embedded Software Embedded Systems Parallel Programming WMV Video Compression GPU X86 Embedded Linux RTOS ClearCase Wireless Networking UWB PHY IT Outsourcing Sales Engineering See 21+ \u00a0 \u00a0 See less Education Moscow Technical University of Communications and Informatics (MTUCI) PhD,  computer science 2008  \u2013 2008 Nizhniy Novgorod State Technical University named after R.Y. Alekseev (NSTU) M.S.,  telecommunications 1999  \u2013 2005 liceum 36 Moscow Technical University of Communications and Informatics (MTUCI) PhD,  computer science 2008  \u2013 2008 Moscow Technical University of Communications and Informatics (MTUCI) PhD,  computer science 2008  \u2013 2008 Moscow Technical University of Communications and Informatics (MTUCI) PhD,  computer science 2008  \u2013 2008 Nizhniy Novgorod State Technical University named after R.Y. Alekseev (NSTU) M.S.,  telecommunications 1999  \u2013 2005 Nizhniy Novgorod State Technical University named after R.Y. Alekseev (NSTU) M.S.,  telecommunications 1999  \u2013 2005 Nizhniy Novgorod State Technical University named after R.Y. Alekseev (NSTU) M.S.,  telecommunications 1999  \u2013 2005 liceum 36 liceum 36 liceum 36 ", "Summary - 15+ years of combined experience in benchmarking and competitive analysis of PCs, Tablets and Smartphones. \n \n- Proven technical and analytical expertise to actively contribute insight to product and go to market teams \n \n- Represented Intel at industry standards organizations as technical domain expert to collaboratively create metrics for reliable comparative analysis \n \n- Develop, structure, negotiate and manage strategic partnerships to accelerate preference for differentiated technology/products \n \n- Track record of working with internal and external cross-functional teams to develop, and execute an end-to-end product development plan for achieving defined business objectives \n \n- Product development experience in a broad set of technologies: video codecs, application performance, browser runtimes and Video/Image Quality Summary - 15+ years of combined experience in benchmarking and competitive analysis of PCs, Tablets and Smartphones. \n \n- Proven technical and analytical expertise to actively contribute insight to product and go to market teams \n \n- Represented Intel at industry standards organizations as technical domain expert to collaboratively create metrics for reliable comparative analysis \n \n- Develop, structure, negotiate and manage strategic partnerships to accelerate preference for differentiated technology/products \n \n- Track record of working with internal and external cross-functional teams to develop, and execute an end-to-end product development plan for achieving defined business objectives \n \n- Product development experience in a broad set of technologies: video codecs, application performance, browser runtimes and Video/Image Quality - 15+ years of combined experience in benchmarking and competitive analysis of PCs, Tablets and Smartphones. \n \n- Proven technical and analytical expertise to actively contribute insight to product and go to market teams \n \n- Represented Intel at industry standards organizations as technical domain expert to collaboratively create metrics for reliable comparative analysis \n \n- Develop, structure, negotiate and manage strategic partnerships to accelerate preference for differentiated technology/products \n \n- Track record of working with internal and external cross-functional teams to develop, and execute an end-to-end product development plan for achieving defined business objectives \n \n- Product development experience in a broad set of technologies: video codecs, application performance, browser runtimes and Video/Image Quality - 15+ years of combined experience in benchmarking and competitive analysis of PCs, Tablets and Smartphones. \n \n- Proven technical and analytical expertise to actively contribute insight to product and go to market teams \n \n- Represented Intel at industry standards organizations as technical domain expert to collaboratively create metrics for reliable comparative analysis \n \n- Develop, structure, negotiate and manage strategic partnerships to accelerate preference for differentiated technology/products \n \n- Track record of working with internal and external cross-functional teams to develop, and execute an end-to-end product development plan for achieving defined business objectives \n \n- Product development experience in a broad set of technologies: video codecs, application performance, browser runtimes and Video/Image Quality Skills Product Marketing Product Management User Experience Cross-functional Team... Competitive Analysis Strategy Strategic Partnerships Product Launch Product Development Mobile Devices SaaS Enterprise Software Analytics Program Management Management Agile Methodologies Software Development Leadership See 3+ \u00a0 \u00a0 See less Skills  Product Marketing Product Management User Experience Cross-functional Team... Competitive Analysis Strategy Strategic Partnerships Product Launch Product Development Mobile Devices SaaS Enterprise Software Analytics Program Management Management Agile Methodologies Software Development Leadership See 3+ \u00a0 \u00a0 See less Product Marketing Product Management User Experience Cross-functional Team... Competitive Analysis Strategy Strategic Partnerships Product Launch Product Development Mobile Devices SaaS Enterprise Software Analytics Program Management Management Agile Methodologies Software Development Leadership See 3+ \u00a0 \u00a0 See less Product Marketing Product Management User Experience Cross-functional Team... Competitive Analysis Strategy Strategic Partnerships Product Launch Product Development Mobile Devices SaaS Enterprise Software Analytics Program Management Management Agile Methodologies Software Development Leadership See 3+ \u00a0 \u00a0 See less Education Santa Clara University MBA,  Marketing ,  Finance 2004  \u2013 2007 West Virginia University M.S.,  Software Engineering 1998  \u2013 1999 Andhra University B.E.,  Mechanical Engineering 1994  \u2013 1998 Santa Clara University MBA,  Marketing ,  Finance 2004  \u2013 2007 Santa Clara University MBA,  Marketing ,  Finance 2004  \u2013 2007 Santa Clara University MBA,  Marketing ,  Finance 2004  \u2013 2007 West Virginia University M.S.,  Software Engineering 1998  \u2013 1999 West Virginia University M.S.,  Software Engineering 1998  \u2013 1999 West Virginia University M.S.,  Software Engineering 1998  \u2013 1999 Andhra University B.E.,  Mechanical Engineering 1994  \u2013 1998 Andhra University B.E.,  Mechanical Engineering 1994  \u2013 1998 Andhra University B.E.,  Mechanical Engineering 1994  \u2013 1998 ", "Summary Data Center Power Delivery, Power integrity, VR, signal integrity, scalability, and high-speed package/mixed-signal system/interconnect design, modeling, test and analysis. \n \nSkills: \n\u25ba Tools: HSSCDR, HFSS, Ansoft Links, Ansoft Designer, Cadence Allegro, APD, ADS, Momentum, SPEED2000, Power-PCB, MATLAB, WinSpice\t \n\u25ba Equipment: Vector Network Analyzer, Spectrum Analyzer, Time Domain Reflectometry (TDR), Oscilloscope \n\u25ba Programming Languages: C/C++, MATLAB \n\u25ba Operating Systems: UNIX, DOS, Windows \n\u25ba Language: Korean, English \n \nHonors: \n\u25ba IBM Early Tenure Inventor award \n\u25ba IBM Fellow Award at New Talent Showcase \n\u25ba Outstanding Poster Paper award for the 56th Electronic Components and Technology Conference (ECTC) in 2006 \n\u25ba Sep. 25 \u2013 Sep. 27, 2006: Second poster award at Package Research Center (PRC) IAB meeting with \u201cRF Front End Components for Future SOP Applications.\u201d \n\u25ba 2003 - 2005: Scholarships from Korea Science and Engineering Foundation \n\u25ba 2001 \u2013 2002: Scholarships from the government \n\u25ba 2000: First class scholarships from the Specialized Group of Industrial Automation, Information, and Communication at Pusan National University \n\u25ba 1998 - 1999: First class scholarships from Pusan National University \n\u25ba 1995: Second class scholarship from Pusan National University \n \nSpecialties: Signal Integrity, Power Integrity, Power Management, High-Speed Packaging, Server Development, Team Building, Leadership, Vendor Management, Training/Mentoring Summary Data Center Power Delivery, Power integrity, VR, signal integrity, scalability, and high-speed package/mixed-signal system/interconnect design, modeling, test and analysis. \n \nSkills: \n\u25ba Tools: HSSCDR, HFSS, Ansoft Links, Ansoft Designer, Cadence Allegro, APD, ADS, Momentum, SPEED2000, Power-PCB, MATLAB, WinSpice\t \n\u25ba Equipment: Vector Network Analyzer, Spectrum Analyzer, Time Domain Reflectometry (TDR), Oscilloscope \n\u25ba Programming Languages: C/C++, MATLAB \n\u25ba Operating Systems: UNIX, DOS, Windows \n\u25ba Language: Korean, English \n \nHonors: \n\u25ba IBM Early Tenure Inventor award \n\u25ba IBM Fellow Award at New Talent Showcase \n\u25ba Outstanding Poster Paper award for the 56th Electronic Components and Technology Conference (ECTC) in 2006 \n\u25ba Sep. 25 \u2013 Sep. 27, 2006: Second poster award at Package Research Center (PRC) IAB meeting with \u201cRF Front End Components for Future SOP Applications.\u201d \n\u25ba 2003 - 2005: Scholarships from Korea Science and Engineering Foundation \n\u25ba 2001 \u2013 2002: Scholarships from the government \n\u25ba 2000: First class scholarships from the Specialized Group of Industrial Automation, Information, and Communication at Pusan National University \n\u25ba 1998 - 1999: First class scholarships from Pusan National University \n\u25ba 1995: Second class scholarship from Pusan National University \n \nSpecialties: Signal Integrity, Power Integrity, Power Management, High-Speed Packaging, Server Development, Team Building, Leadership, Vendor Management, Training/Mentoring Data Center Power Delivery, Power integrity, VR, signal integrity, scalability, and high-speed package/mixed-signal system/interconnect design, modeling, test and analysis. \n \nSkills: \n\u25ba Tools: HSSCDR, HFSS, Ansoft Links, Ansoft Designer, Cadence Allegro, APD, ADS, Momentum, SPEED2000, Power-PCB, MATLAB, WinSpice\t \n\u25ba Equipment: Vector Network Analyzer, Spectrum Analyzer, Time Domain Reflectometry (TDR), Oscilloscope \n\u25ba Programming Languages: C/C++, MATLAB \n\u25ba Operating Systems: UNIX, DOS, Windows \n\u25ba Language: Korean, English \n \nHonors: \n\u25ba IBM Early Tenure Inventor award \n\u25ba IBM Fellow Award at New Talent Showcase \n\u25ba Outstanding Poster Paper award for the 56th Electronic Components and Technology Conference (ECTC) in 2006 \n\u25ba Sep. 25 \u2013 Sep. 27, 2006: Second poster award at Package Research Center (PRC) IAB meeting with \u201cRF Front End Components for Future SOP Applications.\u201d \n\u25ba 2003 - 2005: Scholarships from Korea Science and Engineering Foundation \n\u25ba 2001 \u2013 2002: Scholarships from the government \n\u25ba 2000: First class scholarships from the Specialized Group of Industrial Automation, Information, and Communication at Pusan National University \n\u25ba 1998 - 1999: First class scholarships from Pusan National University \n\u25ba 1995: Second class scholarship from Pusan National University \n \nSpecialties: Signal Integrity, Power Integrity, Power Management, High-Speed Packaging, Server Development, Team Building, Leadership, Vendor Management, Training/Mentoring Data Center Power Delivery, Power integrity, VR, signal integrity, scalability, and high-speed package/mixed-signal system/interconnect design, modeling, test and analysis. \n \nSkills: \n\u25ba Tools: HSSCDR, HFSS, Ansoft Links, Ansoft Designer, Cadence Allegro, APD, ADS, Momentum, SPEED2000, Power-PCB, MATLAB, WinSpice\t \n\u25ba Equipment: Vector Network Analyzer, Spectrum Analyzer, Time Domain Reflectometry (TDR), Oscilloscope \n\u25ba Programming Languages: C/C++, MATLAB \n\u25ba Operating Systems: UNIX, DOS, Windows \n\u25ba Language: Korean, English \n \nHonors: \n\u25ba IBM Early Tenure Inventor award \n\u25ba IBM Fellow Award at New Talent Showcase \n\u25ba Outstanding Poster Paper award for the 56th Electronic Components and Technology Conference (ECTC) in 2006 \n\u25ba Sep. 25 \u2013 Sep. 27, 2006: Second poster award at Package Research Center (PRC) IAB meeting with \u201cRF Front End Components for Future SOP Applications.\u201d \n\u25ba 2003 - 2005: Scholarships from Korea Science and Engineering Foundation \n\u25ba 2001 \u2013 2002: Scholarships from the government \n\u25ba 2000: First class scholarships from the Specialized Group of Industrial Automation, Information, and Communication at Pusan National University \n\u25ba 1998 - 1999: First class scholarships from Pusan National University \n\u25ba 1995: Second class scholarship from Pusan National University \n \nSpecialties: Signal Integrity, Power Integrity, Power Management, High-Speed Packaging, Server Development, Team Building, Leadership, Vendor Management, Training/Mentoring Experience Senior Engineering Manager Intel Corporation April 2015  \u2013 Present (5 months) Engineering Manager Intel Corporation June 2012  \u2013  March 2015  (2 years 10 months) Staff Analog Engineer Intel Corporation May 2011  \u2013  May 2012  (1 year 1 month) Responsible for developing and validating power delivery design solutions and guidelines for silicon, packages and boards \n- Power Integrity \n- VR Signal Integrity/Power Integrity Engineer IBM October 2007  \u2013  April 2011  (3 years 7 months) - Responsible for signal/power integrity, scalability and VR for IBM \nSystem-x and Blade servers based on Intel and AMD processors at package and system level. \n- Involved in the design and development of several IBM System-x and Blade servers. \n- Involved in high-speed chip/package/system interface architecture and design for IBM supercomputer. \n- Have more than 12 US Patents pending \n- Authored and co-authored several papers \n- Authored a book Graduate Research Assistant Georgia Institute of Technology August 2003  \u2013  October 2007  (4 years 3 months) \u25ba Worked on high-speed mixed-signal system design, modeling, test and analysis \n\u25ba Worked on high-speed interconnect design, modeling, test and analysis in package and board \n\u25ba Worked on high-performance antenna design for wireless system applications \n\u25ba Developed \u201cElectromagnetic Band Gap (EBG) Structure Synthesizer Using Genetic Algorithm (GA)\u201d \n\u25ba Developed a novel synthesis method for design of electromagnetic band gap (EBG) structures \n\u25ba Designed high-speed and high-resolution ADC test board \n\u25ba Modeled ADC performance in the presence of ground bounce \n\u25ba Teaching Assistant for ECE4460 Packaging Design Class in 2005 and 2006 Package Designer Endicott Interconnect May 2005  \u2013  July 2005  (3 months) 1. Worked on high-speed design and analysis of chip carrier packages \n2. Developed parameterized via and differential signal models \n3. High-speed analysis of CORE EASei package \n4. Unix set-up for high-speed analysis Lecturer SAMSUNG ADVANCED TECHNOLOGY TRAINING CENTER 2002  \u2013  2002  (less than a year) Lectured understanding the mechanism of EMI and its counter-measurements (lab) at SAMSUNG ADVANCED TECHNOLOGY TRAINING CENTER \n\u2022 Counter-measurements to EMC (September 30, 02 - October 4, 02 / June 10, 02 \u2013 June 14, 02) \n\u2022 Analysis and design of high-speed digital circuits (July 08, 02 \u2013 July 13, 02) Communication Soldier Korean Army September 1995  \u2013  November 1997  (2 years 3 months) Microwave (M/W) Operator Senior Engineering Manager Intel Corporation April 2015  \u2013 Present (5 months) Senior Engineering Manager Intel Corporation April 2015  \u2013 Present (5 months) Engineering Manager Intel Corporation June 2012  \u2013  March 2015  (2 years 10 months) Engineering Manager Intel Corporation June 2012  \u2013  March 2015  (2 years 10 months) Staff Analog Engineer Intel Corporation May 2011  \u2013  May 2012  (1 year 1 month) Responsible for developing and validating power delivery design solutions and guidelines for silicon, packages and boards \n- Power Integrity \n- VR Staff Analog Engineer Intel Corporation May 2011  \u2013  May 2012  (1 year 1 month) Responsible for developing and validating power delivery design solutions and guidelines for silicon, packages and boards \n- Power Integrity \n- VR Signal Integrity/Power Integrity Engineer IBM October 2007  \u2013  April 2011  (3 years 7 months) - Responsible for signal/power integrity, scalability and VR for IBM \nSystem-x and Blade servers based on Intel and AMD processors at package and system level. \n- Involved in the design and development of several IBM System-x and Blade servers. \n- Involved in high-speed chip/package/system interface architecture and design for IBM supercomputer. \n- Have more than 12 US Patents pending \n- Authored and co-authored several papers \n- Authored a book Signal Integrity/Power Integrity Engineer IBM October 2007  \u2013  April 2011  (3 years 7 months) - Responsible for signal/power integrity, scalability and VR for IBM \nSystem-x and Blade servers based on Intel and AMD processors at package and system level. \n- Involved in the design and development of several IBM System-x and Blade servers. \n- Involved in high-speed chip/package/system interface architecture and design for IBM supercomputer. \n- Have more than 12 US Patents pending \n- Authored and co-authored several papers \n- Authored a book Graduate Research Assistant Georgia Institute of Technology August 2003  \u2013  October 2007  (4 years 3 months) \u25ba Worked on high-speed mixed-signal system design, modeling, test and analysis \n\u25ba Worked on high-speed interconnect design, modeling, test and analysis in package and board \n\u25ba Worked on high-performance antenna design for wireless system applications \n\u25ba Developed \u201cElectromagnetic Band Gap (EBG) Structure Synthesizer Using Genetic Algorithm (GA)\u201d \n\u25ba Developed a novel synthesis method for design of electromagnetic band gap (EBG) structures \n\u25ba Designed high-speed and high-resolution ADC test board \n\u25ba Modeled ADC performance in the presence of ground bounce \n\u25ba Teaching Assistant for ECE4460 Packaging Design Class in 2005 and 2006 Graduate Research Assistant Georgia Institute of Technology August 2003  \u2013  October 2007  (4 years 3 months) \u25ba Worked on high-speed mixed-signal system design, modeling, test and analysis \n\u25ba Worked on high-speed interconnect design, modeling, test and analysis in package and board \n\u25ba Worked on high-performance antenna design for wireless system applications \n\u25ba Developed \u201cElectromagnetic Band Gap (EBG) Structure Synthesizer Using Genetic Algorithm (GA)\u201d \n\u25ba Developed a novel synthesis method for design of electromagnetic band gap (EBG) structures \n\u25ba Designed high-speed and high-resolution ADC test board \n\u25ba Modeled ADC performance in the presence of ground bounce \n\u25ba Teaching Assistant for ECE4460 Packaging Design Class in 2005 and 2006 Package Designer Endicott Interconnect May 2005  \u2013  July 2005  (3 months) 1. Worked on high-speed design and analysis of chip carrier packages \n2. Developed parameterized via and differential signal models \n3. High-speed analysis of CORE EASei package \n4. Unix set-up for high-speed analysis Package Designer Endicott Interconnect May 2005  \u2013  July 2005  (3 months) 1. Worked on high-speed design and analysis of chip carrier packages \n2. Developed parameterized via and differential signal models \n3. High-speed analysis of CORE EASei package \n4. Unix set-up for high-speed analysis Lecturer SAMSUNG ADVANCED TECHNOLOGY TRAINING CENTER 2002  \u2013  2002  (less than a year) Lectured understanding the mechanism of EMI and its counter-measurements (lab) at SAMSUNG ADVANCED TECHNOLOGY TRAINING CENTER \n\u2022 Counter-measurements to EMC (September 30, 02 - October 4, 02 / June 10, 02 \u2013 June 14, 02) \n\u2022 Analysis and design of high-speed digital circuits (July 08, 02 \u2013 July 13, 02) Lecturer SAMSUNG ADVANCED TECHNOLOGY TRAINING CENTER 2002  \u2013  2002  (less than a year) Lectured understanding the mechanism of EMI and its counter-measurements (lab) at SAMSUNG ADVANCED TECHNOLOGY TRAINING CENTER \n\u2022 Counter-measurements to EMC (September 30, 02 - October 4, 02 / June 10, 02 \u2013 June 14, 02) \n\u2022 Analysis and design of high-speed digital circuits (July 08, 02 \u2013 July 13, 02) Communication Soldier Korean Army September 1995  \u2013  November 1997  (2 years 3 months) Microwave (M/W) Operator Communication Soldier Korean Army September 1995  \u2013  November 1997  (2 years 3 months) Microwave (M/W) Operator Skills Signal Integrity Team Building Vendor Management Training/Mentoring Matlab Spectrum Analyzer Power Management Electromagnetics Antennas PCB design Processors Network Analyzer Testing Mixed Signal EDA SPICE Simulations SoC Algorithms Computer Architecture Analog Cadence Oscilloscope CMOS RF IC FPGA Wireless Circuit Design Unix Microprocessors Debugging Verilog Analog Circuit Design VLSI Cadence Virtuoso Digital Signal... Hardware Architecture System Design Embedded Systems ASIC Semiconductors See 27+ \u00a0 \u00a0 See less Skills  Signal Integrity Team Building Vendor Management Training/Mentoring Matlab Spectrum Analyzer Power Management Electromagnetics Antennas PCB design Processors Network Analyzer Testing Mixed Signal EDA SPICE Simulations SoC Algorithms Computer Architecture Analog Cadence Oscilloscope CMOS RF IC FPGA Wireless Circuit Design Unix Microprocessors Debugging Verilog Analog Circuit Design VLSI Cadence Virtuoso Digital Signal... Hardware Architecture System Design Embedded Systems ASIC Semiconductors See 27+ \u00a0 \u00a0 See less Signal Integrity Team Building Vendor Management Training/Mentoring Matlab Spectrum Analyzer Power Management Electromagnetics Antennas PCB design Processors Network Analyzer Testing Mixed Signal EDA SPICE Simulations SoC Algorithms Computer Architecture Analog Cadence Oscilloscope CMOS RF IC FPGA Wireless Circuit Design Unix Microprocessors Debugging Verilog Analog Circuit Design VLSI Cadence Virtuoso Digital Signal... Hardware Architecture System Design Embedded Systems ASIC Semiconductors See 27+ \u00a0 \u00a0 See less Signal Integrity Team Building Vendor Management Training/Mentoring Matlab Spectrum Analyzer Power Management Electromagnetics Antennas PCB design Processors Network Analyzer Testing Mixed Signal EDA SPICE Simulations SoC Algorithms Computer Architecture Analog Cadence Oscilloscope CMOS RF IC FPGA Wireless Circuit Design Unix Microprocessors Debugging Verilog Analog Circuit Design VLSI Cadence Virtuoso Digital Signal... Hardware Architecture System Design Embedded Systems ASIC Semiconductors See 27+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Ph.D.,  Electrical and Computer Engineering 2003  \u2013 2007 \u25ba Research Area: Packaging, Signal Integrity, Power Integrity, Antenna, Mixed signal system design, modeling, test and analysis \n\u25ba Minor: Mathematics \n\u25ba Journal and Conference papers: more than 10 Activities and Societies:\u00a0 HKN Korea Advanced Institute of Science and Technology M.S.,  Electrical and Computer Engineering 2001  \u2013 2003 \u25ba Research Area: Signal integrity, power integrity, EMI/EMC and high-frequency mixed-signal system and package design, modeling, test and analysis \n\u25ba Journal and Conference papers: 5 Pusan National University B.S.,  Electronic Engineering 1993  \u2013 2001 \u25ba Areas of Interest: Electromagnetic and Communication \n\u25ba GPA: 4.17/4.5 Georgia Institute of Technology Ph.D.,  Electrical and Computer Engineering 2003  \u2013 2007 \u25ba Research Area: Packaging, Signal Integrity, Power Integrity, Antenna, Mixed signal system design, modeling, test and analysis \n\u25ba Minor: Mathematics \n\u25ba Journal and Conference papers: more than 10 Activities and Societies:\u00a0 HKN Georgia Institute of Technology Ph.D.,  Electrical and Computer Engineering 2003  \u2013 2007 \u25ba Research Area: Packaging, Signal Integrity, Power Integrity, Antenna, Mixed signal system design, modeling, test and analysis \n\u25ba Minor: Mathematics \n\u25ba Journal and Conference papers: more than 10 Activities and Societies:\u00a0 HKN Georgia Institute of Technology Ph.D.,  Electrical and Computer Engineering 2003  \u2013 2007 \u25ba Research Area: Packaging, Signal Integrity, Power Integrity, Antenna, Mixed signal system design, modeling, test and analysis \n\u25ba Minor: Mathematics \n\u25ba Journal and Conference papers: more than 10 Activities and Societies:\u00a0 HKN Korea Advanced Institute of Science and Technology M.S.,  Electrical and Computer Engineering 2001  \u2013 2003 \u25ba Research Area: Signal integrity, power integrity, EMI/EMC and high-frequency mixed-signal system and package design, modeling, test and analysis \n\u25ba Journal and Conference papers: 5 Korea Advanced Institute of Science and Technology M.S.,  Electrical and Computer Engineering 2001  \u2013 2003 \u25ba Research Area: Signal integrity, power integrity, EMI/EMC and high-frequency mixed-signal system and package design, modeling, test and analysis \n\u25ba Journal and Conference papers: 5 Korea Advanced Institute of Science and Technology M.S.,  Electrical and Computer Engineering 2001  \u2013 2003 \u25ba Research Area: Signal integrity, power integrity, EMI/EMC and high-frequency mixed-signal system and package design, modeling, test and analysis \n\u25ba Journal and Conference papers: 5 Pusan National University B.S.,  Electronic Engineering 1993  \u2013 2001 \u25ba Areas of Interest: Electromagnetic and Communication \n\u25ba GPA: 4.17/4.5 Pusan National University B.S.,  Electronic Engineering 1993  \u2013 2001 \u25ba Areas of Interest: Electromagnetic and Communication \n\u25ba GPA: 4.17/4.5 Pusan National University B.S.,  Electronic Engineering 1993  \u2013 2001 \u25ba Areas of Interest: Electromagnetic and Communication \n\u25ba GPA: 4.17/4.5 ", "Summary Group Manager - Embedded Memories & Standard Cell Library Teams Summary Group Manager - Embedded Memories & Standard Cell Library Teams Group Manager - Embedded Memories & Standard Cell Library Teams Group Manager - Embedded Memories & Standard Cell Library Teams Experience Senior Engineering Manager Intel Corporation October 2013  \u2013 Present (1 year 11 months) Bengaluru Area, India Group Manager - Foundation IP's - Memories & Libraries \n \nTechnical Expert in Embedded Memory Design (SRAM, ROM & Embedded DRAM's), Engineering Manager of memory teams. \n \nSpecialties: SRAM/ROM & eDRAM Design. Silicon Debug. Project Management. Project Manager - Si-Tech Ramp-Memories, New Tech IP Procurement & Mixed Signal IP Design Texas Instruments February 2013  \u2013  October 2013  (9 months) Bengaluru Area, India Project Manager - Memory Texas Instruments April 2012  \u2013  February 2013  (11 months) Bengaluru Area, India Project Leader Texas Instruments November 2011  \u2013  April 2012  (6 months) Bangalore Manager STMicroelectronics November 2005  \u2013  November 2011  (6 years 1 month) Heading a Group which designs Embedded DRAM's to ST's Customers. Senior Design Engineer STMicroelectronics July 2000  \u2013  November 2005  (5 years 5 months) Embedded Memories Design. SRAM ROM etc... Design Engineer STMicroelectronics July 1998  \u2013  July 2000  (2 years 1 month) Senior Engineering Manager Intel Corporation October 2013  \u2013 Present (1 year 11 months) Bengaluru Area, India Group Manager - Foundation IP's - Memories & Libraries \n \nTechnical Expert in Embedded Memory Design (SRAM, ROM & Embedded DRAM's), Engineering Manager of memory teams. \n \nSpecialties: SRAM/ROM & eDRAM Design. Silicon Debug. Project Management. Senior Engineering Manager Intel Corporation October 2013  \u2013 Present (1 year 11 months) Bengaluru Area, India Group Manager - Foundation IP's - Memories & Libraries \n \nTechnical Expert in Embedded Memory Design (SRAM, ROM & Embedded DRAM's), Engineering Manager of memory teams. \n \nSpecialties: SRAM/ROM & eDRAM Design. Silicon Debug. Project Management. Project Manager - Si-Tech Ramp-Memories, New Tech IP Procurement & Mixed Signal IP Design Texas Instruments February 2013  \u2013  October 2013  (9 months) Bengaluru Area, India Project Manager - Si-Tech Ramp-Memories, New Tech IP Procurement & Mixed Signal IP Design Texas Instruments February 2013  \u2013  October 2013  (9 months) Bengaluru Area, India Project Manager - Memory Texas Instruments April 2012  \u2013  February 2013  (11 months) Bengaluru Area, India Project Manager - Memory Texas Instruments April 2012  \u2013  February 2013  (11 months) Bengaluru Area, India Project Leader Texas Instruments November 2011  \u2013  April 2012  (6 months) Bangalore Project Leader Texas Instruments November 2011  \u2013  April 2012  (6 months) Bangalore Manager STMicroelectronics November 2005  \u2013  November 2011  (6 years 1 month) Heading a Group which designs Embedded DRAM's to ST's Customers. Manager STMicroelectronics November 2005  \u2013  November 2011  (6 years 1 month) Heading a Group which designs Embedded DRAM's to ST's Customers. Senior Design Engineer STMicroelectronics July 2000  \u2013  November 2005  (5 years 5 months) Embedded Memories Design. SRAM ROM etc... Senior Design Engineer STMicroelectronics July 2000  \u2013  November 2005  (5 years 5 months) Embedded Memories Design. SRAM ROM etc... Design Engineer STMicroelectronics July 1998  \u2013  July 2000  (2 years 1 month) Design Engineer STMicroelectronics July 1998  \u2013  July 2000  (2 years 1 month) Skills project & people... embedded memory design... SRAM Memory Test Embedded Systems VLSI DRAM Skills  project & people... embedded memory design... SRAM Memory Test Embedded Systems VLSI DRAM project & people... embedded memory design... SRAM Memory Test Embedded Systems VLSI DRAM project & people... embedded memory design... SRAM Memory Test Embedded Systems VLSI DRAM Education Birla Institute of Technology and Science, Pilani M.E,  Electronics & Control 1997  \u2013 1998 Gulbarga University B.E,  Electronics & Communications 1992  \u2013 1996 Kendriya Vidyalaya Schooling upto XII,  Schooling upto XII 1983  \u2013 1992 Birla Institute of Technology and Science, Pilani M.E,  Electronics & Control 1997  \u2013 1998 Birla Institute of Technology and Science, Pilani M.E,  Electronics & Control 1997  \u2013 1998 Birla Institute of Technology and Science, Pilani M.E,  Electronics & Control 1997  \u2013 1998 Gulbarga University B.E,  Electronics & Communications 1992  \u2013 1996 Gulbarga University B.E,  Electronics & Communications 1992  \u2013 1996 Gulbarga University B.E,  Electronics & Communications 1992  \u2013 1996 Kendriya Vidyalaya Schooling upto XII,  Schooling upto XII 1983  \u2013 1992 Kendriya Vidyalaya Schooling upto XII,  Schooling upto XII 1983  \u2013 1992 Kendriya Vidyalaya Schooling upto XII,  Schooling upto XII 1983  \u2013 1992 ", "Experience Senior Engineering Manager Intel Corporation November 2008  \u2013 Present (6 years 10 months) Engineering Manager Intel Corporation November 2003  \u2013  October 2008  (5 years) Senior Staff Product Development Engineer Hewlett-Packard June 2001  \u2013  October 2003  (2 years 5 months) Staff Product Development Engineer Compaq September 1998  \u2013  May 2001  (2 years 9 months) Senior Engineering Manager Intel Corporation November 2008  \u2013 Present (6 years 10 months) Senior Engineering Manager Intel Corporation November 2008  \u2013 Present (6 years 10 months) Engineering Manager Intel Corporation November 2003  \u2013  October 2008  (5 years) Engineering Manager Intel Corporation November 2003  \u2013  October 2008  (5 years) Senior Staff Product Development Engineer Hewlett-Packard June 2001  \u2013  October 2003  (2 years 5 months) Senior Staff Product Development Engineer Hewlett-Packard June 2001  \u2013  October 2003  (2 years 5 months) Staff Product Development Engineer Compaq September 1998  \u2013  May 2001  (2 years 9 months) Staff Product Development Engineer Compaq September 1998  \u2013  May 2001  (2 years 9 months) Skills Lean Transformation Collaborative Problem... Product Development Cost Engineering Training Delivery Product Innovation Driving Efficiency Value Engineering Cross-functional Team... Cross-cultural Teams Scrum Strategic Planning Department Budgeting Project Management Electrical Engineering Introducing New Products New Product Release Team Mentoring See 3+ \u00a0 \u00a0 See less Skills  Lean Transformation Collaborative Problem... Product Development Cost Engineering Training Delivery Product Innovation Driving Efficiency Value Engineering Cross-functional Team... Cross-cultural Teams Scrum Strategic Planning Department Budgeting Project Management Electrical Engineering Introducing New Products New Product Release Team Mentoring See 3+ \u00a0 \u00a0 See less Lean Transformation Collaborative Problem... Product Development Cost Engineering Training Delivery Product Innovation Driving Efficiency Value Engineering Cross-functional Team... Cross-cultural Teams Scrum Strategic Planning Department Budgeting Project Management Electrical Engineering Introducing New Products New Product Release Team Mentoring See 3+ \u00a0 \u00a0 See less Lean Transformation Collaborative Problem... Product Development Cost Engineering Training Delivery Product Innovation Driving Efficiency Value Engineering Cross-functional Team... Cross-cultural Teams Scrum Strategic Planning Department Budgeting Project Management Electrical Engineering Introducing New Products New Product Release Team Mentoring See 3+ \u00a0 \u00a0 See less Education University of Limerick Bachelor of Engineering (B.Eng.),  Telecommunications Engineering & ASIC Design 1983  \u2013 1987 University of Limerick Bachelor of Engineering (B.Eng.),  Telecommunications Engineering & ASIC Design 1983  \u2013 1987 University of Limerick Bachelor of Engineering (B.Eng.),  Telecommunications Engineering & ASIC Design 1983  \u2013 1987 University of Limerick Bachelor of Engineering (B.Eng.),  Telecommunications Engineering & ASIC Design 1983  \u2013 1987 ", "Skills SoC DFT Processors RTL design DFX VLSI Logic Design SystemVerilog ASIC IC RTL Design Debugging Verilog Static Timing Analysis Skills  SoC DFT Processors RTL design DFX VLSI Logic Design SystemVerilog ASIC IC RTL Design Debugging Verilog Static Timing Analysis SoC DFT Processors RTL design DFX VLSI Logic Design SystemVerilog ASIC IC RTL Design Debugging Verilog Static Timing Analysis SoC DFT Processors RTL design DFX VLSI Logic Design SystemVerilog ASIC IC RTL Design Debugging Verilog Static Timing Analysis ", "Summary \u2022 Senior Engineering Manager with 16 years of experience at Intel leading teams of software engineers, technical leaders/managers and research scientists in delivering break-through software products and wide range of innovative hardware and power management solutions to the market.  \n\u2022 Demonstrated a good balance in people management, business acumen and technical leadership skills. Highly successful in leading by example creating a sense of ownership and momentum in teams where every member contributes with passion, emulating positive attributes of a small company culture in a large company.  \n\u2022 Guided strategic direction of projects working closely with planners, product/project management, marketing and executive management influencing product roadmaps.  \n\u2022 Proven track record in recruiting and retaining industry best talent and carefully growing teams geared towards delivering cutting-edge products.  \n\u2022 Innovations resulting in 18 filed patents and 16 published papers.  \n\u2022 Hands-on experience in software/hardware architecture design/development, building solutions for platform power management, and mastery in performance analysis tools for a variety of platforms.  \n\u2022 Uniquely qualified with system-level expertise on HW/SW scaling through understanding of how software interacts with hardware at various levels (application/OS to processor-cache/memory and IO interactions) in both client and server architectures. \nSpecialties: computer architecture, processors, microprocessors, virtualization, performance engineering, design tradeoffs, software engineering, C/C++, software debug, cache architecture, memory architecture, memory subsystem, SoC architecture, chipset architecture, low power, silicon modeling, Engineering Manager, Agile Methodologies Summary \u2022 Senior Engineering Manager with 16 years of experience at Intel leading teams of software engineers, technical leaders/managers and research scientists in delivering break-through software products and wide range of innovative hardware and power management solutions to the market.  \n\u2022 Demonstrated a good balance in people management, business acumen and technical leadership skills. Highly successful in leading by example creating a sense of ownership and momentum in teams where every member contributes with passion, emulating positive attributes of a small company culture in a large company.  \n\u2022 Guided strategic direction of projects working closely with planners, product/project management, marketing and executive management influencing product roadmaps.  \n\u2022 Proven track record in recruiting and retaining industry best talent and carefully growing teams geared towards delivering cutting-edge products.  \n\u2022 Innovations resulting in 18 filed patents and 16 published papers.  \n\u2022 Hands-on experience in software/hardware architecture design/development, building solutions for platform power management, and mastery in performance analysis tools for a variety of platforms.  \n\u2022 Uniquely qualified with system-level expertise on HW/SW scaling through understanding of how software interacts with hardware at various levels (application/OS to processor-cache/memory and IO interactions) in both client and server architectures. \nSpecialties: computer architecture, processors, microprocessors, virtualization, performance engineering, design tradeoffs, software engineering, C/C++, software debug, cache architecture, memory architecture, memory subsystem, SoC architecture, chipset architecture, low power, silicon modeling, Engineering Manager, Agile Methodologies \u2022 Senior Engineering Manager with 16 years of experience at Intel leading teams of software engineers, technical leaders/managers and research scientists in delivering break-through software products and wide range of innovative hardware and power management solutions to the market.  \n\u2022 Demonstrated a good balance in people management, business acumen and technical leadership skills. Highly successful in leading by example creating a sense of ownership and momentum in teams where every member contributes with passion, emulating positive attributes of a small company culture in a large company.  \n\u2022 Guided strategic direction of projects working closely with planners, product/project management, marketing and executive management influencing product roadmaps.  \n\u2022 Proven track record in recruiting and retaining industry best talent and carefully growing teams geared towards delivering cutting-edge products.  \n\u2022 Innovations resulting in 18 filed patents and 16 published papers.  \n\u2022 Hands-on experience in software/hardware architecture design/development, building solutions for platform power management, and mastery in performance analysis tools for a variety of platforms.  \n\u2022 Uniquely qualified with system-level expertise on HW/SW scaling through understanding of how software interacts with hardware at various levels (application/OS to processor-cache/memory and IO interactions) in both client and server architectures. \nSpecialties: computer architecture, processors, microprocessors, virtualization, performance engineering, design tradeoffs, software engineering, C/C++, software debug, cache architecture, memory architecture, memory subsystem, SoC architecture, chipset architecture, low power, silicon modeling, Engineering Manager, Agile Methodologies \u2022 Senior Engineering Manager with 16 years of experience at Intel leading teams of software engineers, technical leaders/managers and research scientists in delivering break-through software products and wide range of innovative hardware and power management solutions to the market.  \n\u2022 Demonstrated a good balance in people management, business acumen and technical leadership skills. Highly successful in leading by example creating a sense of ownership and momentum in teams where every member contributes with passion, emulating positive attributes of a small company culture in a large company.  \n\u2022 Guided strategic direction of projects working closely with planners, product/project management, marketing and executive management influencing product roadmaps.  \n\u2022 Proven track record in recruiting and retaining industry best talent and carefully growing teams geared towards delivering cutting-edge products.  \n\u2022 Innovations resulting in 18 filed patents and 16 published papers.  \n\u2022 Hands-on experience in software/hardware architecture design/development, building solutions for platform power management, and mastery in performance analysis tools for a variety of platforms.  \n\u2022 Uniquely qualified with system-level expertise on HW/SW scaling through understanding of how software interacts with hardware at various levels (application/OS to processor-cache/memory and IO interactions) in both client and server architectures. \nSpecialties: computer architecture, processors, microprocessors, virtualization, performance engineering, design tradeoffs, software engineering, C/C++, software debug, cache architecture, memory architecture, memory subsystem, SoC architecture, chipset architecture, low power, silicon modeling, Engineering Manager, Agile Methodologies Experience Senior Engineering Manager Intel Corporation 2015  \u2013 Present (less than a year) Santa Clara, California Camera and Imaging Group Senior Software Engineering Manager Intel Mobile Communications, Platform Engineering Grou May 2012  \u2013  May 2015  (3 years 1 month) Hillsboro, OR \u2022 Managing and directing fast-paced engineering teams in delivering state-of-the-art wireless end user products providing solutions for device to device connectivity across platforms (Windows, iOS and Android) and expanding solutions to current and next generation of embedded devices for the Internet of Things (IoT). Other responsibilities include running R&D programs to maintain a rich innovation pipeline for future product intercept. Manager and Senior Tech Lead Intel Corporation, Intel Labs 2005  \u2013  2012  (7 years) Hillsboro, OR \u2022\tManaged research scientists and Ph.D intern candidates driving several inventions from concept to prototype and in many cases products that have had a great influence in shaping Intel platform architecture as we see it today.  \n\u2022\tInvented a novel high-impact platform power management technology for energy efficiency through dynamic cache/memory resizing in Intel processors. Demonstrated outstanding leadership qualities in driving a technology from being the primary inventor driving to concept and eventually a product that created the ability to differentiate Intel mobile platforms impacting millions of units and users. Showed persistence and innovation in solving a very important and difficult problem with huge industry impact. Tech Lead Intel Corporation, Intel Labs 2003  \u2013  2005  (2 years) Hillsboro, OR \u2022 Designed and implemented a C/C++ based highly scalable many-core simulator and an execution driven simulator for large-scale CMP platform evaluation. The data and analysis was instrumental in key decision making processes for the design of Intel\u2019s first CMP processor architecture. \n\u2022 Investigated on-load and off-load of TCP/IP processing and provided direction backed by solid-date and analysis for server network acceleration resulting in Intel\u2019s IO Acceleration Technology (IOAT). Senior Software Engineer Intel Corporation, Enterprise Product Group 2001  \u2013  2003  (2 years) Hillsboro, OR \u2022 Designed and implemented in C/C++ a cycle-accurate detailed micro-architecture chipset models with the goal of identifying performance critical paths in the memory hierarchy of the chipsets. The simulation models eventually became the golden models for several of Intel\u2019s processors and chipsets. \n\u2022 Designed and implemented in C, a simulation based methodology to verify link-based cache coherence protocols overcoming limitations of formal verification techniques and provided solid data for processor memory fabric design. Software Engineer/System Performance Analyst Intel Corporation, Enterprise Product Group 1999  \u2013  2001  (2 years) Hillsboro, OR Designed and implemented high-level queuing and mathematical models in C for performance analysis of bus-based systems. One example, is a high-level queuing based chipset model that can quickly provide basic performance curves (Latency vs Throughput) for popular server workloads like TPCC. Graduate Research Assistant University of Texas at El Paso, System Software Engineering Lab 1997  \u2013  1999  (2 years) El Paso, Texas Investigated a scientific workload and reported performance results on a processor for the POEMS program. POEMS (Performance Oriented End-to-end Modeling of large scale heterogeneous parallel/distributed computational Systems) was a multi-university collaboration of efforts involving UT Austin, Rice, UCLA, UTEP, Purdue, UW Madison and Los Alamos National Labs (LANL). Senior Engineering Manager Intel Corporation 2015  \u2013 Present (less than a year) Santa Clara, California Camera and Imaging Group Senior Engineering Manager Intel Corporation 2015  \u2013 Present (less than a year) Santa Clara, California Camera and Imaging Group Senior Software Engineering Manager Intel Mobile Communications, Platform Engineering Grou May 2012  \u2013  May 2015  (3 years 1 month) Hillsboro, OR \u2022 Managing and directing fast-paced engineering teams in delivering state-of-the-art wireless end user products providing solutions for device to device connectivity across platforms (Windows, iOS and Android) and expanding solutions to current and next generation of embedded devices for the Internet of Things (IoT). Other responsibilities include running R&D programs to maintain a rich innovation pipeline for future product intercept. Senior Software Engineering Manager Intel Mobile Communications, Platform Engineering Grou May 2012  \u2013  May 2015  (3 years 1 month) Hillsboro, OR \u2022 Managing and directing fast-paced engineering teams in delivering state-of-the-art wireless end user products providing solutions for device to device connectivity across platforms (Windows, iOS and Android) and expanding solutions to current and next generation of embedded devices for the Internet of Things (IoT). Other responsibilities include running R&D programs to maintain a rich innovation pipeline for future product intercept. Manager and Senior Tech Lead Intel Corporation, Intel Labs 2005  \u2013  2012  (7 years) Hillsboro, OR \u2022\tManaged research scientists and Ph.D intern candidates driving several inventions from concept to prototype and in many cases products that have had a great influence in shaping Intel platform architecture as we see it today.  \n\u2022\tInvented a novel high-impact platform power management technology for energy efficiency through dynamic cache/memory resizing in Intel processors. Demonstrated outstanding leadership qualities in driving a technology from being the primary inventor driving to concept and eventually a product that created the ability to differentiate Intel mobile platforms impacting millions of units and users. Showed persistence and innovation in solving a very important and difficult problem with huge industry impact. Manager and Senior Tech Lead Intel Corporation, Intel Labs 2005  \u2013  2012  (7 years) Hillsboro, OR \u2022\tManaged research scientists and Ph.D intern candidates driving several inventions from concept to prototype and in many cases products that have had a great influence in shaping Intel platform architecture as we see it today.  \n\u2022\tInvented a novel high-impact platform power management technology for energy efficiency through dynamic cache/memory resizing in Intel processors. Demonstrated outstanding leadership qualities in driving a technology from being the primary inventor driving to concept and eventually a product that created the ability to differentiate Intel mobile platforms impacting millions of units and users. Showed persistence and innovation in solving a very important and difficult problem with huge industry impact. Tech Lead Intel Corporation, Intel Labs 2003  \u2013  2005  (2 years) Hillsboro, OR \u2022 Designed and implemented a C/C++ based highly scalable many-core simulator and an execution driven simulator for large-scale CMP platform evaluation. The data and analysis was instrumental in key decision making processes for the design of Intel\u2019s first CMP processor architecture. \n\u2022 Investigated on-load and off-load of TCP/IP processing and provided direction backed by solid-date and analysis for server network acceleration resulting in Intel\u2019s IO Acceleration Technology (IOAT). Tech Lead Intel Corporation, Intel Labs 2003  \u2013  2005  (2 years) Hillsboro, OR \u2022 Designed and implemented a C/C++ based highly scalable many-core simulator and an execution driven simulator for large-scale CMP platform evaluation. The data and analysis was instrumental in key decision making processes for the design of Intel\u2019s first CMP processor architecture. \n\u2022 Investigated on-load and off-load of TCP/IP processing and provided direction backed by solid-date and analysis for server network acceleration resulting in Intel\u2019s IO Acceleration Technology (IOAT). Senior Software Engineer Intel Corporation, Enterprise Product Group 2001  \u2013  2003  (2 years) Hillsboro, OR \u2022 Designed and implemented in C/C++ a cycle-accurate detailed micro-architecture chipset models with the goal of identifying performance critical paths in the memory hierarchy of the chipsets. The simulation models eventually became the golden models for several of Intel\u2019s processors and chipsets. \n\u2022 Designed and implemented in C, a simulation based methodology to verify link-based cache coherence protocols overcoming limitations of formal verification techniques and provided solid data for processor memory fabric design. Senior Software Engineer Intel Corporation, Enterprise Product Group 2001  \u2013  2003  (2 years) Hillsboro, OR \u2022 Designed and implemented in C/C++ a cycle-accurate detailed micro-architecture chipset models with the goal of identifying performance critical paths in the memory hierarchy of the chipsets. The simulation models eventually became the golden models for several of Intel\u2019s processors and chipsets. \n\u2022 Designed and implemented in C, a simulation based methodology to verify link-based cache coherence protocols overcoming limitations of formal verification techniques and provided solid data for processor memory fabric design. Software Engineer/System Performance Analyst Intel Corporation, Enterprise Product Group 1999  \u2013  2001  (2 years) Hillsboro, OR Designed and implemented high-level queuing and mathematical models in C for performance analysis of bus-based systems. One example, is a high-level queuing based chipset model that can quickly provide basic performance curves (Latency vs Throughput) for popular server workloads like TPCC. Software Engineer/System Performance Analyst Intel Corporation, Enterprise Product Group 1999  \u2013  2001  (2 years) Hillsboro, OR Designed and implemented high-level queuing and mathematical models in C for performance analysis of bus-based systems. One example, is a high-level queuing based chipset model that can quickly provide basic performance curves (Latency vs Throughput) for popular server workloads like TPCC. Graduate Research Assistant University of Texas at El Paso, System Software Engineering Lab 1997  \u2013  1999  (2 years) El Paso, Texas Investigated a scientific workload and reported performance results on a processor for the POEMS program. POEMS (Performance Oriented End-to-end Modeling of large scale heterogeneous parallel/distributed computational Systems) was a multi-university collaboration of efforts involving UT Austin, Rice, UCLA, UTEP, Purdue, UW Madison and Los Alamos National Labs (LANL). Graduate Research Assistant University of Texas at El Paso, System Software Engineering Lab 1997  \u2013  1999  (2 years) El Paso, Texas Investigated a scientific workload and reported performance results on a processor for the POEMS program. POEMS (Performance Oriented End-to-end Modeling of large scale heterogeneous parallel/distributed computational Systems) was a multi-university collaboration of efforts involving UT Austin, Rice, UCLA, UTEP, Purdue, UW Madison and Los Alamos National Labs (LANL). Skills Computer Architecture Software Engineering Mobile Devices Algorithms Software Development Unix Wireless Data Center Architectures Networking Agile Methodologies Debugging C Architecture Embedded Systems Skills  Computer Architecture Software Engineering Mobile Devices Algorithms Software Development Unix Wireless Data Center Architectures Networking Agile Methodologies Debugging C Architecture Embedded Systems Computer Architecture Software Engineering Mobile Devices Algorithms Software Development Unix Wireless Data Center Architectures Networking Agile Methodologies Debugging C Architecture Embedded Systems Computer Architecture Software Engineering Mobile Devices Algorithms Software Development Unix Wireless Data Center Architectures Networking Agile Methodologies Debugging C Architecture Embedded Systems Education UTEP, Texas MS,  Computer Science 1997  \u2013 1999 Engineering, University Of Madras BE Engineering Degree,  Computer Science and Engineering NIIT Honors Diploma Systems Management,  Systems Analysis and Design UTEP, Texas MS,  Computer Science 1997  \u2013 1999 UTEP, Texas MS,  Computer Science 1997  \u2013 1999 UTEP, Texas MS,  Computer Science 1997  \u2013 1999 Engineering, University Of Madras BE Engineering Degree,  Computer Science and Engineering Engineering, University Of Madras BE Engineering Degree,  Computer Science and Engineering Engineering, University Of Madras BE Engineering Degree,  Computer Science and Engineering NIIT Honors Diploma Systems Management,  Systems Analysis and Design NIIT Honors Diploma Systems Management,  Systems Analysis and Design NIIT Honors Diploma Systems Management,  Systems Analysis and Design "]}