{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 00:42:49 2022 " "Info: Processing started: Tue Oct 11 00:42:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Sequential_Multiplier_8bits -c Sequential_Multiplier_8bits " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Sequential_Multiplier_8bits -c Sequential_Multiplier_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } } { "p:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "p:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\] register Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\] 98.41 MHz 10.162 ns Internal " "Info: Clock \"clk\" has Internal fmax of 98.41 MHz between source register \"Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\]\" and destination register \"Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\]\" (period= 10.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.719 ns + Longest register register " "Info: + Longest register to register delay is 9.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\] 1 REG LC_X1_Y10_N3 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 15; REG Node = 'Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] } "NODE_NAME" } } { "Shift_REG_R_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_8bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.125 ns) 1.986 ns adder_x\[1\] 2 COMB LC_X13_Y10_N9 1 " "Info: 2: + IC(1.861 ns) + CELL(0.125 ns) = 1.986 ns; Loc. = LC_X13_Y10_N9; Fanout = 1; COMB Node = 'adder_x\[1\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] adder_x[1] } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.125 ns) 3.973 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[2\]~0 3 COMB LC_X1_Y10_N5 2 " "Info: 3: + IC(1.862 ns) + CELL(0.125 ns) = 3.973 ns; Loc. = LC_X1_Y10_N5; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[2\]~0'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { adder_x[1] Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.289 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[3\]~1 4 COMB LC_X1_Y10_N6 2 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.289 ns; Loc. = LC_X1_Y10_N6; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[3\]~1'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.125 ns) 5.970 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[4\]~2 5 COMB LC_X5_Y7_N3 2 " "Info: 5: + IC(1.556 ns) + CELL(0.125 ns) = 5.970 ns; Loc. = LC_X5_Y7_N3; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[4\]~2'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 6.286 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[5\]~3 6 COMB LC_X5_Y7_N4 2 " "Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 6.286 ns; Loc. = LC_X5_Y7_N4; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[5\]~3'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.571 ns) 7.302 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[6\]~4 7 COMB LC_X5_Y7_N0 2 " "Info: 7: + IC(0.445 ns) + CELL(0.571 ns) = 7.302 ns; Loc. = LC_X5_Y7_N0; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[6\]~4'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 7.618 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[7\]~5 8 COMB LC_X5_Y7_N1 2 " "Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.618 ns; Loc. = LC_X5_Y7_N1; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[7\]~5'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.125 ns) 8.196 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|s\[7\]~6 9 COMB LC_X5_Y7_N7 1 " "Info: 9: + IC(0.453 ns) + CELL(0.125 ns) = 8.196 ns; Loc. = LC_X5_Y7_N7; Fanout = 1; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|s\[7\]~6'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.369 ns) 9.719 ns Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\] 10 REG LC_X3_Y7_N8 4 " "Info: 10: + IC(1.154 ns) + CELL(0.369 ns) = 9.719 ns; Loc. = LC_X3_Y7_N8; Fanout = 4; REG Node = 'Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.815 ns ( 18.67 % ) " "Info: Total cell delay = 1.815 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.904 ns ( 81.33 % ) " "Info: Total interconnect delay = 7.904 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.719 ns" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] adder_x[1] Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.719 ns" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] {} adder_x[1] {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 {} Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] {} } { 0.000ns 1.861ns 1.862ns 0.191ns 1.556ns 0.191ns 0.445ns 0.191ns 0.453ns 1.154ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.125ns 0.571ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_J6 45 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 45; CLK Node = 'clk'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\] 2 REG LC_X3_Y7_N8 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X3_Y7_N8; Fanout = 4; REG Node = 'Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clk Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_J6 45 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 45; CLK Node = 'clk'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\] 2 REG LC_X1_Y10_N3 15 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X1_Y10_N3; Fanout = 15; REG Node = 'Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clk Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] } "NODE_NAME" } } { "Shift_REG_R_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_8bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Shift_REG_R_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_8bits.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.719 ns" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] adder_x[1] Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.719 ns" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] {} adder_x[1] {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 {} Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 {} Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] {} } { 0.000ns 1.861ns 1.862ns 0.191ns 1.556ns 0.191ns 0.445ns 0.191ns 0.453ns 1.154ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.125ns 0.571ns 0.125ns 0.125ns 0.369ns } "" } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "system_controller:sys_con\|counter\[2\] start clk 2.367 ns register " "Info: tsu for register \"system_controller:sys_con\|counter\[2\]\" (data pin = \"start\", clock pin = \"clk\") is 2.367 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.631 ns + Longest pin register " "Info: + Longest pin to register delay is 4.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns start 1 PIN PIN_H2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H2; Fanout = 7; PIN Node = 'start'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(0.462 ns) 3.417 ns system_controller:sys_con\|counter\[2\]~0 2 COMB LC_X12_Y10_N8 3 " "Info: 2: + IC(2.247 ns) + CELL(0.462 ns) = 3.417 ns; Loc. = LC_X12_Y10_N8; Fanout = 3; COMB Node = 'system_controller:sys_con\|counter\[2\]~0'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { start system_controller:sys_con|counter[2]~0 } "NODE_NAME" } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.777 ns) 4.631 ns system_controller:sys_con\|counter\[2\] 3 REG LC_X12_Y10_N5 3 " "Info: 3: + IC(0.437 ns) + CELL(0.777 ns) = 4.631 ns; Loc. = LC_X12_Y10_N5; Fanout = 3; REG Node = 'system_controller:sys_con\|counter\[2\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { system_controller:sys_con|counter[2]~0 system_controller:sys_con|counter[2] } "NODE_NAME" } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 42.04 % ) " "Info: Total cell delay = 1.947 ns ( 42.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.684 ns ( 57.96 % ) " "Info: Total interconnect delay = 2.684 ns ( 57.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { start system_controller:sys_con|counter[2]~0 system_controller:sys_con|counter[2] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { start {} start~combout {} system_controller:sys_con|counter[2]~0 {} system_controller:sys_con|counter[2] {} } { 0.000ns 0.000ns 2.247ns 0.437ns } { 0.000ns 0.708ns 0.462ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_J6 45 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 45; CLK Node = 'clk'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns system_controller:sys_con\|counter\[2\] 2 REG LC_X12_Y10_N5 3 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X12_Y10_N5; Fanout = 3; REG Node = 'system_controller:sys_con\|counter\[2\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clk system_controller:sys_con|counter[2] } "NODE_NAME" } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk system_controller:sys_con|counter[2] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} system_controller:sys_con|counter[2] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { start system_controller:sys_con|counter[2]~0 system_controller:sys_con|counter[2] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { start {} start~combout {} system_controller:sys_con|counter[2]~0 {} system_controller:sys_con|counter[2] {} } { 0.000ns 0.000ns 2.247ns 0.437ns } { 0.000ns 0.708ns 0.462ns 0.777ns } "" } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk system_controller:sys_con|counter[2] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} system_controller:sys_con|counter[2] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk P\[13\] Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[13\] 7.232 ns register " "Info: tco from clock \"clk\" to destination pin \"P\[13\]\" through register \"Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[13\]\" is 7.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_J6 45 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 45; CLK Node = 'clk'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[13\] 2 REG LC_X3_Y7_N4 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X3_Y7_N4; Fanout = 4; REG Node = 'Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[13\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clk Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] } "NODE_NAME" } } { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.525 ns + Longest register pin " "Info: + Longest register to pin delay is 4.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[13\] 1 REG LC_X3_Y7_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N4; Fanout = 4; REG Node = 'Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[13\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] } "NODE_NAME" } } { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.071 ns) + CELL(1.454 ns) 4.525 ns P\[13\] 2 PIN PIN_L15 0 " "Info: 2: + IC(3.071 ns) + CELL(1.454 ns) = 4.525 ns; Loc. = PIN_L15; Fanout = 0; PIN Node = 'P\[13\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.525 ns" { Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] P[13] } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 32.13 % ) " "Info: Total cell delay = 1.454 ns ( 32.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 67.87 % ) " "Info: Total interconnect delay = 3.071 ns ( 67.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.525 ns" { Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] P[13] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.525 ns" { Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] {} P[13] {} } { 0.000ns 3.071ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.525 ns" { Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] P[13] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.525 ns" { Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[13] {} P[13] {} } { 0.000ns 3.071ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG_8bits:From_B_to_multiplicand\|reg_signal\[0\] B\[0\] clk -0.798 ns register " "Info: th for register \"REG_8bits:From_B_to_multiplicand\|reg_signal\[0\]\" (data pin = \"B\[0\]\", clock pin = \"clk\") is -0.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_J6 45 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 45; CLK Node = 'clk'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns REG_8bits:From_B_to_multiplicand\|reg_signal\[0\] 2 REG LC_X1_Y10_N1 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X1_Y10_N1; Fanout = 2; REG Node = 'REG_8bits:From_B_to_multiplicand\|reg_signal\[0\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clk REG_8bits:From_B_to_multiplicand|reg_signal[0] } "NODE_NAME" } } { "REG_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/REG_8bits.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk REG_8bits:From_B_to_multiplicand|reg_signal[0] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} REG_8bits:From_B_to_multiplicand|reg_signal[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "REG_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/REG_8bits.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.408 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns B\[0\] 1 PIN PIN_R8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R8; Fanout = 1; PIN Node = 'B\[0\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.175 ns) 3.408 ns REG_8bits:From_B_to_multiplicand\|reg_signal\[0\] 2 REG LC_X1_Y10_N1 2 " "Info: 2: + IC(2.525 ns) + CELL(0.175 ns) = 3.408 ns; Loc. = LC_X1_Y10_N1; Fanout = 2; REG Node = 'REG_8bits:From_B_to_multiplicand\|reg_signal\[0\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { B[0] REG_8bits:From_B_to_multiplicand|reg_signal[0] } "NODE_NAME" } } { "REG_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/REG_8bits.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 25.91 % ) " "Info: Total cell delay = 0.883 ns ( 25.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.525 ns ( 74.09 % ) " "Info: Total interconnect delay = 2.525 ns ( 74.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { B[0] REG_8bits:From_B_to_multiplicand|reg_signal[0] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.408 ns" { B[0] {} B[0]~combout {} REG_8bits:From_B_to_multiplicand|reg_signal[0] {} } { 0.000ns 0.000ns 2.525ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk REG_8bits:From_B_to_multiplicand|reg_signal[0] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} REG_8bits:From_B_to_multiplicand|reg_signal[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { B[0] REG_8bits:From_B_to_multiplicand|reg_signal[0] } "NODE_NAME" } } { "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "p:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.408 ns" { B[0] {} B[0]~combout {} REG_8bits:From_B_to_multiplicand|reg_signal[0] {} } { 0.000ns 0.000ns 2.525ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 00:42:49 2022 " "Info: Processing ended: Tue Oct 11 00:42:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
