
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Sun Mar  1 05:02:19 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\DPSRAM_C0\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock                   Clock
Level     Clock             Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------
0 -       DPSRAM_C0|CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     2    
==================================================================================================


Clock Load Summary
******************

                  Clock     Source        Clock Pin                                               Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example                                             Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------
DPSRAM_C0|CLK     2         CLK(port)     DPSRAM_C0_0.DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0.B_CLK     -                 -            
=================================================================================================================================
