[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LVC2G04DBVR production of TEXAS INSTRUMENTS from the text:1A 1Y1 6\n2A 2Y3 4\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN74LVC2G04\nSCES195N –APRIL 1999 –REVISED AUGUST 2015\nSN74LVC2G04 DualInverter Gate\n1Features Amplifiers (TMA)\n•Vector Signal Analyzers andGenerators\n1•Available intheTexas Instruments\nNanoFree ™Package •Video Converencing: IP-Based HD\n•Supports 5-VVCCOperation •WiMAX andWireless Infrastructure Equipment\n•Inputs Accept Voltages to5.5V •Wireless Communications Testers andWireless\nRepeaters •Max tpdof4.1nsat3.3V\n•xDSL Modems andDSLAM •Low Power Consumption, 10-μAMax ICC\n•±24-mA Output Drive at3.3V3Description•Typical VOLP(Output Ground Bounce)This dual inverter isdesigned for1.65-V to5.5-V VCC<0.8VatVCC=3.3V,TA=25°Coperation. The SN74LVC2G04 device performs the\n•Typical VOHV(Output VOHUndershoot) Boolean function Y=A.\n>2VatVCC=3.3V,TA=25°CNanoFree package technology is amajor•IoffSupports Partial-Power-Down Mode Operationbreakthrough inICpackaging concepts, using thedie\n•Latch-Up Performance Exceeds 100mAPer asthepackage.\nJESD 78,Class IIThis device isfully specified forpartial-power-down\n•ESD Protection Exceeds JESD 22 applications using Ioff.The Ioffcircuitry disables the\noutputs, preventing damaging current backflow –2000-V Human-Body Model (A114-A)\nthrough thedevice when itispowered down.–200-V Machine Model (A115-A)\n–1000-V Charged-Device Model (C101)Device Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)2ApplicationsSN74LVC2G04DBV SOT-23 (6) 2.90 mm×1.60 mm\n•IPPhones: Wired andWirelessSN74LVC2G04DCK SC70 (6) 2.00 mm×1.25 mm\n•Optical Modules SN74LVC2G04DRL SOT (6) 1.60 mm×1.20 mm\n•Optical Networking: EPON andVideo Over Fiber SN74LVC2G04YZP DSBGA (6) 1.41 mm×0.91 mm\n•Point-to-Point Microwave Backhaul (1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet. •Power: Telecom DC/DC Module: Analog and\nDigitalLogic Diagram (Positive Logic)•Private Branch Exchanges (PBX)\n•TETRA Base Exchanges\n•Telecom Base Band Units\n•Telecom Shelters: Power Distribution Units (PDU),\nPower Monitoring Units (PMU), Wireless Battery\nMonitoring, Remote Electrical TiltUnits (RET),\nRemote Radio Units (RRU), Tower Mounted\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN74LVC2G04\nSCES195N –APRIL 1999 –REVISED AUGUST 2015 www.ti.com\nTable ofContents\n8.2 Functional Block Diagram ......................................... 8 1Features .................................................................. 1\n8.3 Feature Description ................................................... 8 2Applications ........................................................... 1\n8.4 Device Functional Modes .......................................... 83Description ............................................................. 1\n9Application andImplementation .......................... 94Revision History ..................................................... 2\n9.1 Application Information .............................................. 95PinConfiguration andFunctions ......................... 3\n9.2 Typical Application ................................................... 96Specifications ......................................................... 4\n10Power Supply Recommendations ..................... 106.1 Absolute Maximum Ratings ...................................... 4\n11Layout ................................................................... 116.2 ESD Ratings .............................................................. 4\n11.1 Layout Guidelines ................................................. 116.3 Recommended Operating Conditions ....................... 4\n11.2 Layout Example .................................................... 116.4 Thermal Information .................................................. 5\n12Device andDocumentation Support ................. 12 6.5 Electrical Characteristics ........................................... 5\n12.1 Documentation Support ........................................ 12 6.6 Switching Characteristics .......................................... 6\n12.2 Community Resources .......................................... 12 6.7 Operating Characteristics .......................................... 6\n12.3 Trademarks ........................................................... 12 6.8 Typical Characteristics .............................................. 6\n12.4 Electrostatic Discharge Caution ............................ 127Parameter Measurement Information .................. 7\n12.5 Glossary ................................................................ 128Detailed Description .............................................. 8\n13Mechanical, Packaging, andOrderable8.1 Overview ................................................................... 8Information ........................................................... 12\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision M(November 2013) toRevision N Page\n•Removed theOrdering Information table ,added theDevice Information table, ESD Ratings table, Feature\nDescription section, Device Functional Modes ,Application andImplementation section, Power Supply\nRecommendations section, Layout section, Device andDocumentation Support section, andMechanical,\nPackaging, andOrderable Information section. ..................................................................................................................... 1\nChanges from Revision L(January 2007) toRevision M Page\n•Updated document tonew TIdata sheet format. ................................................................................................................... 1\n•Added ESD warning .............................................................................................................................................................. 4\n•Updated operating temperature range. .................................................................................................................................. 4\n2 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC2G04\n32\n46 1 1A 1Y\n2YGND\n2AVCC 5\n1A2A\n1Y2Y\nGND\n14\n23\n65VCC\n32\n46 1 1A 1Y\n2YGND\n2AVCC 5\n32\n46 1 1A 1Y\n2YGND\n2AVCC5\nSN74LVC2G04\nwww.ti.com SCES195N –APRIL 1999 –REVISED AUGUST 2015\n5PinConfiguration andFunctions\nDBV PackageDCK Package6-Pin SOT-236-Pin SC70TopViewTopView\nDRL Package YZP Package\n6-Pin SOT 6-Pin DSBGA\nTopView Bottom View\nPinFunctions(1)\nPIN\nI/O DESCRIPTION\nNAME NO.\n1A 1 I Inverter 1input\n1Y 6 O Inverter 1output\n2A 3 I Inverter 2input\n2Y 4 O Inverter 2output\nGND 2 — Ground\nVCC 5 — Power\n(1) SeeMechanical, Packaging, andOrderable Information fordimensions.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN74LVC2G04\nSN74LVC2G04\nSCES195N –APRIL 1999 –REVISED AUGUST 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage –0.5 6.5 V\nVI Input voltage(2)–0.5 6.5 V\nVO Voltage applied toanyoutput inthehigh-impedance orpower-off state(2)–0.5 6.5 V\nVO Voltage applied toanyoutput inthehigh orlowstate(2)(3)–0.5 VCC+0.5 V\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through VCCorGND ±100 mA\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput negative-voltage andoutput voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Thevalue ofVCCisprovided intherecommended operating conditions table.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)+2000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-+1000C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nSee(1).\nMIN MAX UNIT\nOperating 1.65 5.5\nVCC Supply voltage V\nData retention only 1.5\nVCC=1.65 Vto1.95 V 0.65 ×VCC\nVCC=2.3Vto2.7V 1.7\nVIH High-level input voltage V\nVCC=3Vto3.6V 2\nVCC=4.5Vto5.5V 0.7×VCC\nVCC=1.65 Vto1.95 V 0.35 ×VCC\nVCC=2.3Vto2.7V 0.7\nVIL Low-level input voltage V\nVCC=3Vto3.6V 0.8\nVCC=4.5Vto5.5V 0.3×VCC\nVI Input voltage 0 5.5 V\nVO Output voltage 0 VCC V\nVCC=1.65 V –4\nVCC=2.3V –8\nIOH High-level output current –16 mA\nVCC=3V\n–24\nVCC=4.5V –32\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,literature number SCBA004 .\n4 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC2G04\nSN74LVC2G04\nwww.ti.com SCES195N –APRIL 1999 –REVISED AUGUST 2015\nRecommended Operating Conditions (continued)\nSee(1).\nMIN MAX UNIT\nVCC=1.65 V 4\nVCC=2.3V 8\nIOL Low-level output current 16 mA\nVCC=3V\n24\nVCC=4.5V 32\nVCC=1.8V±0.15 V,2.5V±0.2V 20\nΔt/Δv Input transition riseorfallrate VCC=3.3V±0.3V 10 ns/V\nVCC=5V±0.5V 5\nTA Operating free-air temperature –40 125 °C\n6.4 Thermal Information\nSN74LVC2G04\nTHERMAL METRIC(1)DBV (SOT-23) DCK (SC70) DRL (SOT) YZP (DSBGA) UNIT\n6PINS 6PINS 6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 165 259 142 123 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(1)MAX UNIT\nIOH=–100μA 1.65 Vto5.5V VCC–0.1\nIOH=–4mA 1.65 V 1.2\nIOH=–8mA 2.3V 1.9\nVOH V\nIOH=–16mA 2.4\n3V\nIOH=–24mA 2.3\nIOH=–32mA 4.5V 3.8\nIOL=100μA 1.65 Vto5.5V 0.1\nIOL=4mA 1.65 V 0.45\nIOL=8mA 2.3V 0.3\nVOL V\nIOL=16mA 0.4\n3V\nIOL=24mA 0.55\nIOL=32mA 4.5V 0.55\nII Ainputs VI=5.5VorGND 0to5.5V ±5μA\nIoff VIorVO=5.5V 0 ±10μA\nICC VI=5.5VorGND, IO=0 1.65 Vto5.5V 10μA\nOne input atVCC–0.6V,ΔICC 3Vto5.5V 500μAOther inputs atVCCorGND\nCi VI=VCCorGND, –40°Cto85°C 3.3V 3.5 pF\n(1) Alltypical values areatVCC=3.3V,TA=25°C.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN74LVC2G04\nVOH (V)\n0.00.51.01.52.02.53.03.54.04.55.0\n-1.0-0.5\n0\n-200-20-40-60\n-100-120-140-160-180-80IOH (mA)VCC: 4.5 V\nVIH: 3.10 V\nVIL: 1.35 V\nVOH vs IOH 1Y\n-40 C\n25 C\n85 C\nSN74LVC2G04\nSCES195N –APRIL 1999 –REVISED AUGUST 2015 www.ti.com\n6.6 Switching Characteristics\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)\nVCC=1.8V VCC=2.5V VCC=3.3V VCC=5V\nFROM TO ±0.15 V ±0.2V ±0.3V ±0.5VPARAMETER TEST CONDITIONS UNIT(INPUT) (OUTPUT)\nMIN MAX MIN MAX MIN MAX MIN MAX\n–40°Cto85°C 3.1 8 1.5 4.4 1.2 4.1 1 3.2 ns\ntpd A Y\n–40°Cto125°C 3.1 8 1.5 4.9 1.2 4.6 1 3.7 ns\n6.7 Operating Characteristics\nTA=25°C\nVCC=1.8V VCC=2.5V VCC=3.3V VCC=5V\nPARAMETER TEST CONDITIONS UNIT\nTYP TYP TYP TYP\nCpd Power dissipation capacitance f=10MHz 14 14 14 16 pF\n6.8 Typical Characteristics\nFigure 1.IOHvsVOH\n6 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC2G04\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGATION DELAY TIMES\nINVERTING AND NONINVERTING OUTPUTSVOLTAGE WAVEFORMS\nPULSE DURATION\ntPLH\ntPHLtPHL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at V LOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVOHtPZL\ntPZHtPLZ\ntPHZVLOAD /20 V\nVOL+ VD\nVOH− VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntPLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C Lincludes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is l ow , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, exc ept when disabled by the output control.\nC. All input pulses are supplied by generators having the following chara cteristics: PRR ≤10 MHz, Z O= 50 Ω.\nD. The outputs are measured one at a time, with one transition per measuremen t.\nE. t PLZand t PHZare the same as t dis.\nF. t PZLand t PZHare the same as t en.\nG. t PLHand t PHLare the same as t pd.\nH. All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±0.15 V\n2.5 V ±0.2 V\n3.3 V ±0.3 V\n5 V±0.5 V1 kΩ\n500Ω\n500Ω\n500ΩVCC RL\n2×VCC\n2×VCC\n6 V\n2×VCCVLOAD CL\n30 pF\n30 pF\n50 pF\n50 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n3 V\nVCCVI\nVCC/2\nVCC/2\n1.5 V\nVCC/2VMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN74LVC2G04\nwww.ti.com SCES195N –APRIL 1999 –REVISED AUGUST 2015\n7Parameter Measurement Information\nFigure 2.Load Circuit andVoltage Waveforms\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN74LVC2G04\n1A 1Y1 6\n2A 2Y3 4\nSN74LVC2G04\nSCES195N –APRIL 1999 –REVISED AUGUST 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe SN74LVC2G04 contains twoidentical inverters thatoperate from 1.65-V to5.5-V VCC.Each inverter hasa\nbalanced output capable ofoutputting 32mAatVCC=4.5V.The overvoltage tolerant inputs allow fordown-\ntranslation ofupto6.5V,andthepartial power-off feature ensures thattheinputs andoutputs canbeanyvalue\nfrom –0.5Vto6.5Vwhen VCCis0V\n8.2 Functional Block Diagram\n8.3 Feature Description\nNanoFree package technology isamajor breakthrough inICpackaging concepts, using thedieasthepackage.\nThis device supports 5-VVCCoperation andupto5.5-V inputs. Ithasalowpropagation delay ofonly 4.1nsat\n3.3V.\nPower consumption islowwith only 10-μAMax ICC.Balanced drive output at3.3Vcanputout±24-mA.\nTypical output ground bounce isless than 0.8Vat3.3-V VCCandtypical output undershoot isgreater than 2Vat\n3.3-V VCC.\nThis device supports partial-power-down mode operation.\n8.4 Device Functional Modes\nTable 1liststhefunctional modes oftheSN74LVC2G04.\nTable 1.Function Table (Each Inverter)\nINPUT OUTPUT\nA Y\nH L\nL H\n8 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC2G04\n1\n23 45\n61AXVCC\n2A1Y\n2YYX\nY\nSN74LVC2G04\nwww.ti.com SCES195N –APRIL 1999 –REVISED AUGUST 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe SN74LVC2G04 contains twologic inverters. Itcanbeused inawide variety ofapplications, with thisbeing\noneexample. Because thispart hasovervoltage tolerant inputs, itcanbeused fordown translating logic levels.\nThis example explains themethod used fordown-translating with thislogic gate.\n9.2 Typical Application\nFigure 3.Application Schematic\n9.2.1 Design Requirements\nThe inputs, Xand YinFigure 3,tothisdevice canbeanyvalue from –0.5Vto6.5V,according toAbsolute\nMaximum Ratings .Because theinput limits arenotassociated with VCC,down-translation issimple. The output\nvoltage isselected with VCC,and solong astheinput logic voltage islarger than VIH,found inRecommended\nOperating Conditions ,theoutput willtrigger properly.\n9.2.2 Detailed Design Procedure\n1.Recommended Input Conditions\n–Forrise time and falltime specifications, see (Δt/ΔV)intheRecommended Operating Conditions\ntable.\n–Forspecified high andlowlevels, see(VIHandVIL)intheRecommended Operating Conditions table.\n–Inputs areovervoltage tolerant allowing them togoashigh as(VImax) intheRecommended\nOperating Conditions table atanyvalid VCC.\n2.Recommend Output Conditions\n–Load currents should notexceed (IOmax) peroutput andshould notexceed total current (continuous\ncurrent through VCCorGND) forthepart. These limits arelocated intheAbsolute Maximum Ratings\ntable.\n–Outputs should notbepulled above VCC.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN74LVC2G04\n/cb11 0123456\n0 1 2 3 4 5 6 7 8 9 10Voltage (V) \nTime (ns) VIN\nVOUT\nC001 \nSN74LVC2G04\nSCES195N –APRIL 1999 –REVISED AUGUST 2015 www.ti.com\nTypical Application (continued)\n9.2.3 Application Curve\nThere isaslight delay from input tooutput inaddition tothevoltage change. Figure 4shows theexpected output\noftheSN74LVC2G04 when aninput isswitched from 0to5VandVCCissetat1.8V.With VCCsetto1.8V,the\noutput switches at1.17 V(0.65 ×VCC),andtherefore theinput canbeanything from 1.18 Vupto6.5Vandthe\nSN74LVC2G04 willwork perfectly.\nFigure 4.Simulated Voltage Down-Translation from 5-VInput to1.8-V Output With tpd=3.4ns.\n10Power Supply Recommendations\nThe power supply can beany voltage between themin and max supply voltage rating located inthe\nRecommended Operating Conditions table.\nEach VCCpinshould have agood bypass capacitor toprevent power disturbance. Fordevices with asingle\nsupply a0.1-μFcapacitor isrecommended and ifthere aremultiple VCCpins then a0.01-μFor0.022-μF\ncapacitor isrecommended foreach power pin. Itisoktoparallel multiple bypass caps toreject different\nfrequencies ofnoise. 0.1-μFand1-μFcapacitors arecommonly used inparallel. Thebypass capacitor should be\ninstalled asclose tothepower pinaspossible forbest results.\n10 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC2G04\nVcc\nUnused Input\nInputOutputInput\nUnused Input Output\nSN74LVC2G04\nwww.ti.com SCES195N –APRIL 1999 –REVISED AUGUST 2015\n11Layout\n11.1 Layout Guidelines\nWhen using multiple bitlogic devices, inputs should notfloat. Inmany cases, functions orparts offunctions of\ndigital logic devices areunused. Some examples arewhen only twoinputs ofatriple-input AND gate areused,\norwhen only 3ofthe4buffer gates areused. Such input pins should notbeleftunconnected because the\nundefined voltages attheoutside connections result inundefined operational states.\nSpecified inFigure 5aretherules that must beobserved under allcircumstances. Allunused inputs ofdigital\nlogic devices must beconnected toahigh orlowbias toprevent them from floating. The logic level thatshould\nbeapplied toanyparticular unused input depends onthefunction ofthedevice. Generally they willbetiedto\nGND orVCC,whichever makes more sense orismore convenient.\n11.2 Layout Example\nFigure 5.Layout Diagram\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN74LVC2G04\nSN74LVC2G04\nSCES195N –APRIL 1999 –REVISED AUGUST 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\nImplications ofSlow orFloating CMOS Inputs ,SCBA004\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nNanoFree, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n12 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC2G04\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN74LVC2G04DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C045, C04F, C04K,\n     C04R)Samples\nSN74LVC2G04DBVRE4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (C04F, C04R)Samples\nSN74LVC2G04DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (C04F, C04R)Samples\nSN74LVC2G04DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C045, C04F, C04K,\n     C04R)Samples\nSN74LVC2G04DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (C04F, C04R)Samples\nSN74LVC2G04DCK3 ACTIVE SC70 DCK 63000 RoHS &\nNon-GreenSNBI Level-1-260C-UNLIM -40 to 125 CCZSamples\nSN74LVC2G04DCKR ACTIVE SC70 DCK 63000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     K, CCR)Samples\nSN74LVC2G04DCKRE4 ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CC5Samples\nSN74LVC2G04DCKRG4 ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CC5Samples\nSN74LVC2G04DCKT ACTIVE SC70 DCK 6250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (CC5, CCF, CCJ, CC\n     K, CCR)Samples\nSN74LVC2G04DCKTG4 ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CC5Samples\nSN74LVC2G04DRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 (1K7, CC7, CCR)Samples\nSN74LVC2G04YZPR ACTIVE DSBGA YZP 63000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 (CC7, CCN)Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN74LVC2G04 :\n•Enhanced Product : SN74LVC2G04-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74LVC2G04DBVR SOT-23 DBV 63000 178.0 9.23.33.231.554.08.0 Q3\nSN74LVC2G04DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nSN74LVC2G04DBVR SOT-23 DBV 63000 180.0 8.43.233.171.374.08.0 Q3\nSN74LVC2G04DBVRG4 SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nSN74LVC2G04DBVT SOT-23 DBV 6250 180.0 8.43.233.171.374.08.0 Q3\nSN74LVC2G04DBVT SOT-23 DBV 6250 178.0 9.23.33.231.554.08.0 Q3\nSN74LVC2G04DBVTG4 SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nSN74LVC2G04DCKR SC70 DCK 63000 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC2G04DCKR SC70 DCK 63000 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC2G04DCKR SC70 DCK 63000 180.0 8.42.412.411.24.08.0 Q3\nSN74LVC2G04DCKRG4 SC70 DCK 63000 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC2G04DCKT SC70 DCK 6250 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC2G04DCKT SC70 DCK 6250 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC2G04DCKT SC70 DCK 6250 180.0 8.42.412.411.24.08.0 Q3\nSN74LVC2G04DCKTG4 SC70 DCK 6250 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC2G04DRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74LVC2G04DRLR SOT-5X3 DRL 64000 180.0 8.42.01.80.754.08.0 Q3\nSN74LVC2G04YZPR DSBGA YZP 63000 178.0 9.21.021.520.634.08.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN74LVC2G04DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nSN74LVC2G04DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nSN74LVC2G04DBVR SOT-23 DBV 63000 202.0 201.0 28.0\nSN74LVC2G04DBVRG4 SOT-23 DBV 63000 180.0 180.0 18.0\nSN74LVC2G04DBVT SOT-23 DBV 6250 202.0 201.0 28.0\nSN74LVC2G04DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nSN74LVC2G04DBVTG4 SOT-23 DBV 6250 180.0 180.0 18.0\nSN74LVC2G04DCKR SC70 DCK 63000 180.0 180.0 18.0\nSN74LVC2G04DCKR SC70 DCK 63000 180.0 180.0 18.0\nSN74LVC2G04DCKR SC70 DCK 63000 202.0 201.0 28.0\nSN74LVC2G04DCKRG4 SC70 DCK 63000 180.0 180.0 18.0\nSN74LVC2G04DCKT SC70 DCK 6250 180.0 180.0 18.0\nSN74LVC2G04DCKT SC70 DCK 6250 180.0 180.0 18.0\nSN74LVC2G04DCKT SC70 DCK 6250 202.0 201.0 28.0\nSN74LVC2G04DCKTG4 SC70 DCK 6250 180.0 180.0 18.0\nSN74LVC2G04DRLR SOT-5X3 DRL 64000 202.0 201.0 28.0\nSN74LVC2G04DRLR SOT-5X3 DRL 64000 210.0 185.0 35.0\nSN74LVC2G04YZPR DSBGA YZP 63000 220.0 220.0 35.0\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n4X 0.5\n2X 1\n6X 0.30.1\n0.6 MAX\n6X 0.180.08\n6X 0.40.20.050.00 TYP\n6X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD16PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND6X (0.67)\n6X (0.3)\n(1.48)4X (0.5)\n(R0.05) TYP\n4223266/C   12/2021SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n346\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)4X (0.5)6X (0.67)\n6X (0.3)\n(R0.05) TYPSOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n346\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nwww.ti.comPACKAGE OUTLINE\nC 0.5 MAX\n0.19\n0.15\n1\nTYP0.5 TYP\n6X 0.250.210.5\nTYPB EA\nD\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.\n3. NanoFree\nTM package configuration.NanoFree Is a trademark of Texas Instruments.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP 0.05 C\nB\nA\n1 2\n0.015 C A BSYMM\nSYMM CSCALE  9.000\nD: Max = \nE: Max = 1.418 mm, Min = \n0.918 mm, Min = 1.358 mm\n0.858 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n6X ( ) 0.225(0.5) TYP\n(0.5) TYP\n( )\nMETAL0.225 0.05 MAX\nSOLDER MASK\nOPENINGMETAL\nUNDERMASK\n(\n)\nSOLDER MASKOPENING0.2250.05 MIN\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n6X ( 0.25)(R ) TYP 0.05\nMETAL\nTYP\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LVC2G04DBVR

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 1.65V to 5.5V
  - Absolute Maximum Supply Voltage: -0.5V to 6.5V
  - Input Voltage: -0.5V to 6.5V
- **Current Ratings:**
  - Continuous Output Current: ±50 mA
  - Output Drive at 3.3V: ±24 mA
- **Power Consumption:**
  - Maximum Supply Current (ICC): 10 µA
- **Operating Temperature Range:**
  - -40°C to 125°C
- **Package Type:**
  - SOT-23 (DBV) with 6 pins
- **Special Features:**
  - Overvoltage tolerant inputs (up to 6.5V)
  - Partial power-down mode operation
  - Low propagation delay: 4.1 ns at 3.3V
  - ESD protection: 2000V (Human Body Model)
- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The SN74LVC2G04 is a dual inverter gate designed for operation within a voltage range of 1.65V to 5.5V. It features two identical inverters that perform the Boolean function Y = A. The device is notable for its low power consumption and fast switching speeds, making it suitable for high-speed applications. The NanoFree™ packaging technology allows for a compact design, utilizing the die as the package.

#### Typical Applications:
The SN74LVC2G04 is widely used in various applications, including:
- **Logic Level Translation:** The device can down-translate logic levels due to its overvoltage tolerant inputs, making it suitable for interfacing between different voltage systems.
- **Telecommunications:** It is used in IP phones, optical modules, and telecom baseband units.
- **Wireless Infrastructure:** Applications include WiMAX, wireless communications testers, and point-to-point microwave backhaul.
- **Consumer Electronics:** The device can be found in video conferencing equipment and DSL modems.
- **General Digital Logic Applications:** It is applicable in any circuit requiring logic inversion.

This component is ideal for designers looking for a reliable, low-power inverter solution that can handle a variety of voltage levels and is suitable for high-speed digital applications.