<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>mxcsr</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<pre>
<span class='curline'><a href='../S/12867.html#L83'>mxcsr</a>              83 sysdeps/i386/fpu/fesetenv.c       unsigned int mxcsr;</span>
<span class='curline'><a href='../S/12867.html#L84'>mxcsr</a>              84 sysdeps/i386/fpu/fesetenv.c       __asm__ ("stmxcsr %0" : "=m" (mxcsr));</span>
<span class='curline'><a href='../S/12867.html#L89'>mxcsr</a>              89 sysdeps/i386/fpu/fesetenv.c 	  mxcsr &amp;= ~FE_ALL_EXCEPT_X86;</span>
<span class='curline'><a href='../S/12867.html#L91'>mxcsr</a>              91 sysdeps/i386/fpu/fesetenv.c 	  mxcsr |= (FE_ALL_EXCEPT_X86 &lt;&lt; 7);</span>
<span class='curline'><a href='../S/12867.html#L93'>mxcsr</a>              93 sysdeps/i386/fpu/fesetenv.c 	  mxcsr &amp;= ~0x6000;</span>
<span class='curline'><a href='../S/12867.html#L94'>mxcsr</a>              94 sysdeps/i386/fpu/fesetenv.c 	  mxcsr |= (FE_TONEAREST &lt;&lt; 3);</span>
<span class='curline'><a href='../S/12867.html#L96'>mxcsr</a>              96 sysdeps/i386/fpu/fesetenv.c 	  mxcsr &amp;= ~0x8040;</span>
<span class='curline'><a href='../S/12867.html#L101'>mxcsr</a>             101 sysdeps/i386/fpu/fesetenv.c 	  mxcsr &amp;= ~FE_ALL_EXCEPT_X86;</span>
<span class='curline'><a href='../S/12867.html#L103'>mxcsr</a>             103 sysdeps/i386/fpu/fesetenv.c 	  mxcsr &amp;= ~(FE_ALL_EXCEPT &lt;&lt; 7);</span>
<span class='curline'><a href='../S/12867.html#L105'>mxcsr</a>             105 sysdeps/i386/fpu/fesetenv.c 	  mxcsr |= (__FE_DENORM &lt;&lt; 7);</span>
<span class='curline'><a href='../S/12867.html#L107'>mxcsr</a>             107 sysdeps/i386/fpu/fesetenv.c 	  mxcsr &amp;= ~0x6000;</span>
<span class='curline'><a href='../S/12867.html#L108'>mxcsr</a>             108 sysdeps/i386/fpu/fesetenv.c 	  mxcsr |= (FE_TONEAREST &lt;&lt; 3);</span>
<span class='curline'><a href='../S/12867.html#L110'>mxcsr</a>             110 sysdeps/i386/fpu/fesetenv.c 	  mxcsr &amp;= ~0x8040;</span>
<span class='curline'><a href='../S/12867.html#L113'>mxcsr</a>             113 sysdeps/i386/fpu/fesetenv.c 	mxcsr = envp-&gt;__eip;</span>
<span class='curline'><a href='../S/12867.html#L115'>mxcsr</a>             115 sysdeps/i386/fpu/fesetenv.c       __asm__ ("ldmxcsr %0" : : "m" (mxcsr));</span>
<span class='curline'><a href='../S/12906.html#L40'>mxcsr</a>              40 sysdeps/i386/fpu/fesetmode.c       unsigned int mxcsr;</span>
<span class='curline'><a href='../S/12906.html#L41'>mxcsr</a>              41 sysdeps/i386/fpu/fesetmode.c       __asm__ ("stmxcsr %0" : "=m" (mxcsr));</span>
<span class='curline'><a href='../S/12906.html#L44'>mxcsr</a>              44 sysdeps/i386/fpu/fesetmode.c       mxcsr &amp;= FE_ALL_EXCEPT_X86;</span>
<span class='curline'><a href='../S/12906.html#L48'>mxcsr</a>              48 sysdeps/i386/fpu/fesetmode.c 	mxcsr |= FE_ALL_EXCEPT_X86 &lt;&lt; 7;</span>
<span class='curline'><a href='../S/12906.html#L50'>mxcsr</a>              50 sysdeps/i386/fpu/fesetmode.c 	mxcsr |= modep-&gt;__mxcsr &amp; ~FE_ALL_EXCEPT_X86;</span>
<span class='curline'><a href='../S/12906.html#L51'>mxcsr</a>              51 sysdeps/i386/fpu/fesetmode.c       __asm__ ("ldmxcsr %0" : : "m" (mxcsr));</span>
<span class='curline'><a href='../S/9628.html#L78'>mxcsr</a>              78 sysdeps/unix/sysv/linux/x86/bits/sigcontext.h   __uint32_t		mxcsr;</span>
<span class='curline'><a href='../S/9628.html#L132'>mxcsr</a>             132 sysdeps/unix/sysv/linux/x86/bits/sigcontext.h   __uint32_t		mxcsr;</span>
<span class='curline'><a href='../S/9648.html#L122'>mxcsr</a>             122 sysdeps/unix/sysv/linux/x86/sys/ucontext.h   __uint32_t		__ctx(mxcsr);</span>
<span class='curline'><a href='../S/9647.html#L35'>mxcsr</a>              35 sysdeps/unix/sysv/linux/x86/sys/user.h   unsigned int		mxcsr;</span>
<span class='curline'><a href='../S/9647.html#L124'>mxcsr</a>             124 sysdeps/unix/sysv/linux/x86/sys/user.h   long int mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L32'>mxcsr</a>              32 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L33'>mxcsr</a>              33 sysdeps/x86/fpu/fenv_private.h   asm (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L34'>mxcsr</a>              34 sysdeps/x86/fpu/fenv_private.h   e-&gt;__mxcsr = mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L35'>mxcsr</a>              35 sysdeps/x86/fpu/fenv_private.h   mxcsr = (mxcsr | 0x1f80) &amp; ~0x3f;</span>
<span class='curline'><a href='../S/7160.html#L36'>mxcsr</a>              36 sysdeps/x86/fpu/fenv_private.h   asm volatile (LDMXCSR " %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L53'>mxcsr</a>              53 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L54'>mxcsr</a>              54 sysdeps/x86/fpu/fenv_private.h   asm (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L55'>mxcsr</a>              55 sysdeps/x86/fpu/fenv_private.h   mxcsr = (mxcsr &amp; ~0x6000) | (r &lt;&lt; 3);</span>
<span class='curline'><a href='../S/7160.html#L56'>mxcsr</a>              56 sysdeps/x86/fpu/fenv_private.h   asm volatile (LDMXCSR " %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L71'>mxcsr</a>              71 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L72'>mxcsr</a>              72 sysdeps/x86/fpu/fenv_private.h   asm (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L73'>mxcsr</a>              73 sysdeps/x86/fpu/fenv_private.h   e-&gt;__mxcsr = mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L74'>mxcsr</a>              74 sysdeps/x86/fpu/fenv_private.h   mxcsr = ((mxcsr | 0x1f80) &amp; ~0x603f) | (r &lt;&lt; 3);</span>
<span class='curline'><a href='../S/7160.html#L75'>mxcsr</a>              75 sysdeps/x86/fpu/fenv_private.h   asm volatile (LDMXCSR " %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L106'>mxcsr</a>             106 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L107'>mxcsr</a>             107 sysdeps/x86/fpu/fenv_private.h   asm volatile (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L108'>mxcsr</a>             108 sysdeps/x86/fpu/fenv_private.h   return mxcsr &amp; e &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/7160.html#L139'>mxcsr</a>             139 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr, old_mxcsr, cur_ex;</span>
<span class='curline'><a href='../S/7160.html#L140'>mxcsr</a>             140 sysdeps/x86/fpu/fenv_private.h   asm volatile (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L141'>mxcsr</a>             141 sysdeps/x86/fpu/fenv_private.h   cur_ex = mxcsr &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/7160.html#L145'>mxcsr</a>             145 sysdeps/x86/fpu/fenv_private.h   mxcsr = old_mxcsr | cur_ex;</span>
<span class='curline'><a href='../S/7160.html#L146'>mxcsr</a>             146 sysdeps/x86/fpu/fenv_private.h   asm volatile (LDMXCSR " %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L191'>mxcsr</a>             191 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L192'>mxcsr</a>             192 sysdeps/x86/fpu/fenv_private.h   asm (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L193'>mxcsr</a>             193 sysdeps/x86/fpu/fenv_private.h   e-&gt;__mxcsr = mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L194'>mxcsr</a>             194 sysdeps/x86/fpu/fenv_private.h   mxcsr = (mxcsr &amp; ~0x6000) | (r &lt;&lt; 3);</span>
<span class='curline'><a href='../S/7160.html#L195'>mxcsr</a>             195 sysdeps/x86/fpu/fenv_private.h   asm volatile (LDMXCSR " %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L225'>mxcsr</a>             225 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L226'>mxcsr</a>             226 sysdeps/x86/fpu/fenv_private.h   asm (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L227'>mxcsr</a>             227 sysdeps/x86/fpu/fenv_private.h   mxcsr = (mxcsr &amp; ~0x6000) | (e-&gt;__mxcsr &amp; 0x6000);</span>
<span class='curline'><a href='../S/7160.html#L228'>mxcsr</a>             228 sysdeps/x86/fpu/fenv_private.h   asm volatile (LDMXCSR " %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L317'>mxcsr</a>             317 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr, new_mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L318'>mxcsr</a>             318 sysdeps/x86/fpu/fenv_private.h   asm (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L319'>mxcsr</a>             319 sysdeps/x86/fpu/fenv_private.h   new_mxcsr = ((mxcsr | 0x1f80) &amp; ~0x603f) | (r &lt;&lt; 3);</span>
<span class='curline'><a href='../S/7160.html#L321'>mxcsr</a>             321 sysdeps/x86/fpu/fenv_private.h   ctx-&gt;env.__mxcsr = mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L322'>mxcsr</a>             322 sysdeps/x86/fpu/fenv_private.h   if (__glibc_unlikely (mxcsr != new_mxcsr))</span>
<span class='curline'><a href='../S/7160.html#L413'>mxcsr</a>             413 sysdeps/x86/fpu/fenv_private.h   unsigned int mxcsr, new_mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L415'>mxcsr</a>             415 sysdeps/x86/fpu/fenv_private.h   asm (STMXCSR " %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/7160.html#L416'>mxcsr</a>             416 sysdeps/x86/fpu/fenv_private.h   new_mxcsr = (mxcsr &amp; ~0x6000) | (r &lt;&lt; 3);</span>
<span class='curline'><a href='../S/7160.html#L418'>mxcsr</a>             418 sysdeps/x86/fpu/fenv_private.h   ctx-&gt;env.__mxcsr = mxcsr;</span>
<span class='curline'><a href='../S/7160.html#L419'>mxcsr</a>             419 sysdeps/x86/fpu/fenv_private.h   if (__glibc_unlikely (new_mxcsr != mxcsr))</span>
<span class='curline'><a href='../S/7161.html#L54'>mxcsr</a>              54 sysdeps/x86/fpu/test-fenv-sse-2.c   uint32_t mxcsr = get_sse_mxcsr ();</span>
<span class='curline'><a href='../S/7161.html#L55'>mxcsr</a>              55 sysdeps/x86/fpu/test-fenv-sse-2.c   mxcsr = (mxcsr &amp; ~mask) | bits;</span>
<span class='curline'><a href='../S/7161.html#L56'>mxcsr</a>              56 sysdeps/x86/fpu/test-fenv-sse-2.c   set_sse_mxcsr (mxcsr);</span>
<span class='curline'><a href='../S/7161.html#L62'>mxcsr</a>              62 sysdeps/x86/fpu/test-fenv-sse-2.c   uint32_t mxcsr = get_sse_mxcsr ();</span>
<span class='curline'><a href='../S/7161.html#L63'>mxcsr</a>              63 sysdeps/x86/fpu/test-fenv-sse-2.c   printf ("Testing %s: mxcsr = %x\n", test, mxcsr);</span>
<span class='curline'><a href='../S/7161.html#L64'>mxcsr</a>              64 sysdeps/x86/fpu/test-fenv-sse-2.c   if ((mxcsr &amp; mask) == bits)</span>
<span class='curline'><a href='../S/14475.html#L25'>mxcsr</a>              25 sysdeps/x86_64/fpu/fclrexcpt.c   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/14475.html#L41'>mxcsr</a>              41 sysdeps/x86_64/fpu/fclrexcpt.c   __asm__ ("stmxcsr %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/14475.html#L44'>mxcsr</a>              44 sysdeps/x86_64/fpu/fclrexcpt.c   mxcsr &amp;= ~excepts;</span>
<span class='curline'><a href='../S/14475.html#L47'>mxcsr</a>              47 sysdeps/x86_64/fpu/fclrexcpt.c   __asm__ ("ldmxcsr %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/14630.html#L24'>mxcsr</a>              24 sysdeps/x86_64/fpu/feholdexcpt.c   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/14630.html#L34'>mxcsr</a>              34 sysdeps/x86_64/fpu/feholdexcpt.c   mxcsr = (envp-&gt;__mxcsr | 0x1f80) &amp; ~0x3f;</span>
<span class='curline'><a href='../S/14630.html#L35'>mxcsr</a>              35 sysdeps/x86_64/fpu/feholdexcpt.c   __asm__ ("ldmxcsr %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/14731.html#L24'>mxcsr</a>              24 sysdeps/x86_64/fpu/fesetexcept.c   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/14731.html#L26'>mxcsr</a>              26 sysdeps/x86_64/fpu/fesetexcept.c   __asm__ ("stmxcsr %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/14731.html#L27'>mxcsr</a>              27 sysdeps/x86_64/fpu/fesetexcept.c   mxcsr |= excepts &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/14731.html#L28'>mxcsr</a>              28 sysdeps/x86_64/fpu/fesetexcept.c   __asm__ ("ldmxcsr %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/14647.html#L30'>mxcsr</a>              30 sysdeps/x86_64/fpu/fesetmode.c   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/14647.html#L31'>mxcsr</a>              31 sysdeps/x86_64/fpu/fesetmode.c   __asm__ ("stmxcsr %0" : "=m" (mxcsr));</span>
<span class='curline'><a href='../S/14647.html#L34'>mxcsr</a>              34 sysdeps/x86_64/fpu/fesetmode.c   mxcsr &amp;= FE_ALL_EXCEPT_X86;</span>
<span class='curline'><a href='../S/14647.html#L40'>mxcsr</a>              40 sysdeps/x86_64/fpu/fesetmode.c       mxcsr |= FE_ALL_EXCEPT_X86 &lt;&lt; 7;</span>
<span class='curline'><a href='../S/14647.html#L45'>mxcsr</a>              45 sysdeps/x86_64/fpu/fesetmode.c       mxcsr |= modep-&gt;__mxcsr &amp; ~FE_ALL_EXCEPT_X86;</span>
<span class='curline'><a href='../S/14647.html#L48'>mxcsr</a>              48 sysdeps/x86_64/fpu/fesetmode.c   __asm__ ("ldmxcsr %0" : : "m" (mxcsr));</span>
<span class='curline'><a href='../S/15556.html#L25'>mxcsr</a>              25 sysdeps/x86_64/fpu/fesetround.c   int mxcsr;</span>
<span class='curline'><a href='../S/15556.html#L39'>mxcsr</a>              39 sysdeps/x86_64/fpu/fesetround.c   asm ("stmxcsr %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/15556.html#L40'>mxcsr</a>              40 sysdeps/x86_64/fpu/fesetround.c   mxcsr &amp;= ~ 0x6000;</span>
<span class='curline'><a href='../S/15556.html#L41'>mxcsr</a>              41 sysdeps/x86_64/fpu/fesetround.c   mxcsr |= round &lt;&lt; 3;</span>
<span class='curline'><a href='../S/15556.html#L42'>mxcsr</a>              42 sysdeps/x86_64/fpu/fesetround.c   asm ("ldmxcsr %0" : : "m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/14785.html#L26'>mxcsr</a>              26 sysdeps/x86_64/fpu/fsetexcptflg.c   unsigned int mxcsr;</span>
<span class='curline'><a href='../S/14785.html#L44'>mxcsr</a>              44 sysdeps/x86_64/fpu/fsetexcptflg.c   __asm__ ("stmxcsr %0" : "=m" (*&amp;mxcsr));</span>
<span class='curline'><a href='../S/14785.html#L46'>mxcsr</a>              46 sysdeps/x86_64/fpu/fsetexcptflg.c   mxcsr &amp;= ~(excepts &amp; FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/14785.html#L47'>mxcsr</a>              47 sysdeps/x86_64/fpu/fsetexcptflg.c   mxcsr |= *flagp &amp; excepts &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/14785.html#L49'>mxcsr</a>              49 sysdeps/x86_64/fpu/fsetexcptflg.c   __asm__ ("ldmxcsr %0" : : "m" (*&amp;mxcsr));</span>
</pre>
</body>
</html>
