###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 21:56:45 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   crcfifo1_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo1/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.009
= Slack Time                    1.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.120 |       |   0.000 |    1.141 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.099 | 0.042 |   0.042 |    1.183 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.156 | 0.146 |   0.188 |    1.329 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.142 | 0.094 |   0.282 |    1.423 | 
     | FECTS_clks_clk___L4_I20     | A v -> Y ^      | INVX8 | 0.250 | 0.149 |   0.431 |    1.572 | 
     | \crcfifo1/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.016 | 0.201 |   0.632 |    1.774 | 
     | U415                        | A ^ -> Y ^      | BUFX2 | 0.081 | 0.082 |   0.714 |    1.856 | 
     | U359                        | B ^ -> Y ^      | OR2X1 | 0.052 | 0.075 |   0.790 |    1.931 | 
     | U260                        | A ^ -> Y ^      | OR2X1 | 0.079 | 0.079 |   0.869 |    2.010 | 
     | U349                        | B ^ -> Y ^      | OR2X1 | 0.075 | 0.089 |   0.958 |    2.099 | 
     | U348                        | A ^ -> Y v      | INVX1 | 0.032 | 0.050 |   1.008 |    2.150 | 
     |                             | crcfifo1_full v |       | 0.032 | 0.000 |   1.009 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   crcfifo0_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo0/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.998
= Slack Time                    1.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.120 |       |   0.000 |    1.152 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.099 | 0.042 |   0.042 |    1.194 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.156 | 0.146 |   0.188 |    1.340 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.142 | 0.094 |   0.282 |    1.434 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^       | INVX8  | 0.226 | 0.159 |   0.441 |    1.593 | 
     | \crcfifo0/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.013 | 0.189 |   0.630 |    1.782 | 
     | U413                        | A ^ -> Y ^       | BUFX2  | 0.062 | 0.069 |   0.699 |    1.851 | 
     | U363                        | B ^ -> Y ^       | OR2X1  | 0.040 | 0.065 |   0.765 |    1.917 | 
     | U264                        | A ^ -> Y ^       | OR2X1  | 0.112 | 0.100 |   0.865 |    2.017 | 
     | U382                        | A ^ -> Y v       | INVX1  | 0.041 | 0.068 |   0.933 |    2.086 | 
     | U336                        | A v -> Y v       | AND2X1 | 0.052 | 0.064 |   0.997 |    2.149 | 
     |                             | crcfifo0_empty v |        | 0.052 | 0.001 |   0.998 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   crcfifo1_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo1/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.997
= Slack Time                    1.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.120 |       |   0.000 |    1.153 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.099 | 0.042 |   0.042 |    1.195 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.156 | 0.146 |   0.188 |    1.342 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.142 | 0.094 |   0.282 |    1.435 | 
     | FECTS_clks_clk___L4_I20     | A v -> Y ^       | INVX8  | 0.250 | 0.149 |   0.431 |    1.584 | 
     | \crcfifo1/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.016 | 0.201 |   0.632 |    1.786 | 
     | U415                        | A ^ -> Y ^       | BUFX2  | 0.081 | 0.082 |   0.714 |    1.868 | 
     | U359                        | B ^ -> Y ^       | OR2X1  | 0.052 | 0.075 |   0.790 |    1.943 | 
     | U260                        | A ^ -> Y ^       | OR2X1  | 0.079 | 0.079 |   0.869 |    2.022 | 
     | U380                        | A ^ -> Y v       | INVX1  | 0.048 | 0.062 |   0.931 |    2.084 | 
     | U332                        | A v -> Y v       | AND2X1 | 0.052 | 0.065 |   0.996 |    2.149 | 
     |                             | crcfifo1_empty v |        | 0.052 | 0.001 |   0.997 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [3] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[3] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.983
= Slack Time                    1.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.167 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.209 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.459 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.537 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.291 | 0.259 |   0.629 |    1.796 | 
     | crcpkt1/\crc_reg[3]     | CLK ^ -> Q v                | DFFSR | 0.282 | 0.249 |   0.878 |    2.045 | 
     | crcpkt1/U1406           | A v -> Y v                  | BUFX2 | 0.119 | 0.102 |   0.980 |    2.147 | 
     |                         | \memif_crcf1.f0_wdata [3] v |       | 0.119 | 0.003 |   0.983 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   crcfifo0_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo0/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.983
= Slack Time                    1.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.120 |       |   0.000 |    1.167 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.099 | 0.042 |   0.042 |    1.209 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.156 | 0.146 |   0.188 |    1.355 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.142 | 0.094 |   0.282 |    1.449 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^      | INVX8 | 0.226 | 0.159 |   0.441 |    1.608 | 
     | \crcfifo0/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.013 | 0.189 |   0.630 |    1.797 | 
     | U413                        | A ^ -> Y ^      | BUFX2 | 0.062 | 0.069 |   0.699 |    1.867 | 
     | U363                        | B ^ -> Y ^      | OR2X1 | 0.040 | 0.065 |   0.765 |    1.932 | 
     | U264                        | A ^ -> Y ^      | OR2X1 | 0.112 | 0.100 |   0.865 |    2.032 | 
     | U345                        | B ^ -> Y ^      | OR2X1 | 0.056 | 0.079 |   0.944 |    2.111 | 
     | U344                        | A ^ -> Y v      | INVX1 | 0.023 | 0.038 |   0.982 |    2.150 | 
     |                             | crcfifo0_full v |       | 0.023 | 0.000 |   0.983 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [10] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[10] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.982
= Slack Time                    1.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.168 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.210 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.460 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.538 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.291 | 0.259 |   0.629 |    1.797 | 
     | crcpkt1/\crc_reg[10]    | CLK ^ -> Q v                 | DFFSR | 0.282 | 0.248 |   0.877 |    2.045 | 
     | crcpkt1/U1408           | A v -> Y v                   | BUFX2 | 0.119 | 0.102 |   0.979 |    2.147 | 
     |                         | \memif_crcf1.f0_wdata [10] v |       | 0.119 | 0.003 |   0.982 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   crcfifo2_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo2/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.970
= Slack Time                    1.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.120 |       |   0.000 |    1.180 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.099 | 0.042 |   0.042 |    1.222 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.156 | 0.146 |   0.188 |    1.368 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.142 | 0.094 |   0.282 |    1.461 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^      | INVX8 | 0.226 | 0.159 |   0.441 |    1.621 | 
     | \crcfifo2/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.014 | 0.161 |   0.603 |    1.782 | 
     | U414                        | A ^ -> Y ^      | BUFX2 | 0.071 | 0.076 |   0.678 |    1.858 | 
     | U361                        | B ^ -> Y ^      | OR2X1 | 0.039 | 0.066 |   0.745 |    1.924 | 
     | U262                        | A ^ -> Y ^      | OR2X1 | 0.091 | 0.086 |   0.831 |    2.011 | 
     | U347                        | B ^ -> Y ^      | OR2X1 | 0.065 | 0.084 |   0.915 |    2.095 | 
     | U346                        | A ^ -> Y v      | INVX1 | 0.042 | 0.054 |   0.969 |    2.149 | 
     |                             | crcfifo2_full v |       | 0.042 | 0.001 |   0.970 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[1] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.970
= Slack Time                    1.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.180 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.222 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.472 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.550 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.291 | 0.259 |   0.629 |    1.809 | 
     | crcpkt1/\crc_reg[1]     | CLK ^ -> Q v                | DFFSR | 0.282 | 0.236 |   0.865 |    2.045 | 
     | crcpkt1/U1410           | A v -> Y v                  | BUFX2 | 0.119 | 0.103 |   0.968 |    2.148 | 
     |                         | \memif_crcf1.f0_wdata [1] v |       | 0.119 | 0.002 |   0.970 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[13] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.961
= Slack Time                    1.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.189 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.232 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.481 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.559 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.291 | 0.259 |   0.629 |    1.818 | 
     | crcpkt1/\crc_reg[13]    | CLK ^ -> Q ^                 | DFFSR | 0.029 | 0.253 |   0.882 |    2.071 | 
     | crcpkt1/U1401           | A ^ -> Y ^                   | BUFX2 | 0.075 | 0.078 |   0.960 |    2.149 | 
     |                         | \memif_crcf1.f0_wdata [13] ^ |       | 0.075 | 0.001 |   0.961 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   crcfifo2_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo2/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.959
= Slack Time                    1.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.120 |       |   0.000 |    1.191 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.099 | 0.042 |   0.042 |    1.233 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.156 | 0.146 |   0.188 |    1.379 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.142 | 0.094 |   0.282 |    1.473 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^       | INVX8  | 0.226 | 0.159 |   0.441 |    1.632 | 
     | \crcfifo2/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.014 | 0.161 |   0.603 |    1.794 | 
     | U414                        | A ^ -> Y ^       | BUFX2  | 0.071 | 0.076 |   0.678 |    1.869 | 
     | U361                        | B ^ -> Y ^       | OR2X1  | 0.039 | 0.066 |   0.745 |    1.936 | 
     | U262                        | A ^ -> Y ^       | OR2X1  | 0.091 | 0.086 |   0.831 |    2.022 | 
     | U381                        | A ^ -> Y v       | INVX1  | 0.042 | 0.063 |   0.894 |    2.085 | 
     | U334                        | A v -> Y v       | AND2X1 | 0.052 | 0.064 |   0.958 |    2.149 | 
     |                             | crcfifo2_empty v |        | 0.052 | 0.001 |   0.959 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [7] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[7] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.955
= Slack Time                    1.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.195 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.237 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.487 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.565 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.291 | 0.259 |   0.629 |    1.824 | 
     | crcpkt1/\crc_reg[7]     | CLK ^ -> Q ^                | DFFSR | 0.026 | 0.252 |   0.880 |    2.076 | 
     | crcpkt1/U1415           | A ^ -> Y ^                  | BUFX2 | 0.070 | 0.071 |   0.951 |    2.147 | 
     |                         | \memif_crcf1.f0_wdata [7] ^ |       | 0.070 | 0.003 |   0.955 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [0] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[0] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.923
= Slack Time                    1.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.227 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.269 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.518 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.596 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.291 | 0.259 |   0.629 |    1.856 | 
     | crcpkt1/\crc_reg[0]     | CLK ^ -> Q v                | DFFSR | 0.282 | 0.196 |   0.825 |    2.052 | 
     | crcpkt1/U1400           | A v -> Y v                  | BUFX2 | 0.115 | 0.097 |   0.922 |    2.149 | 
     |                         | \memif_crcf1.f0_wdata [0] v |       | 0.115 | 0.001 |   0.923 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [26] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[26] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.922
= Slack Time                    1.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.228 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.270 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.520 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.597 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.291 | 0.259 |   0.629 |    1.857 | 
     | crcpkt1/\crc_reg[26]    | CLK ^ -> Q v                 | DFFSR | 0.282 | 0.202 |   0.831 |    2.059 | 
     | crcpkt1/U1386           | A v -> Y v                   | BUFX2 | 0.110 | 0.091 |   0.922 |    2.150 | 
     |                         | \memif_crcf1.f0_wdata [26] v |       | 0.110 | 0.000 |   0.922 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [18] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[18] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.921
= Slack Time                    1.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.229 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.271 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.521 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.599 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.291 | 0.259 |   0.629 |    1.858 | 
     | crcpkt1/\crc_reg[18]    | CLK ^ -> Q v                 | DFFSR | 0.282 | 0.195 |   0.824 |    2.054 | 
     | crcpkt1/U1414           | A v -> Y v                   | BUFX2 | 0.114 | 0.096 |   0.920 |    2.149 | 
     |                         | \memif_crcf1.f0_wdata [18] v |       | 0.114 | 0.001 |   0.921 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[17] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.911
= Slack Time                    1.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.239 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.281 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.530 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.608 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.289 | 0.226 |   0.596 |    1.834 | 
     | crcpkt1/\crc_reg[17]    | CLK ^ -> Q ^                 | DFFSR | 0.021 | 0.233 |   0.828 |    2.067 | 
     | crcpkt1/U1402           | A ^ -> Y ^                   | BUFX2 | 0.075 | 0.078 |   0.907 |    2.146 | 
     |                         | \memif_crcf1.f0_wdata [17] ^ |       | 0.075 | 0.004 |   0.911 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[8] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.910
= Slack Time                    1.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.240 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.282 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.532 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.610 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                  | INVX8 | 0.253 | 0.269 |   0.639 |    1.879 | 
     | crcpkt1/\crc_reg[8]     | CLK ^ -> Q ^                | DFFSR | 0.014 | 0.171 |   0.810 |    2.050 | 
     | crcpkt1/U1404           | A ^ -> Y ^                  | BUFX2 | 0.103 | 0.090 |   0.899 |    2.140 | 
     |                         | \memif_crcf1.f0_wdata [8] ^ |       | 0.103 | 0.010 |   0.910 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[11] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.909
= Slack Time                    1.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.241 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.284 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.533 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.611 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.291 | 0.259 |   0.629 |    1.870 | 
     | crcpkt1/\crc_reg[11]    | CLK ^ -> Q ^                 | DFFSR | 0.014 | 0.204 |   0.833 |    2.074 | 
     | crcpkt1/U1394           | A ^ -> Y ^                   | BUFX2 | 0.065 | 0.071 |   0.904 |    2.146 | 
     |                         | \memif_crcf1.f0_wdata [11] ^ |       | 0.065 | 0.004 |   0.909 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [4] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[4] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.903
= Slack Time                    1.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.247 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.289 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.539 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.617 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.291 | 0.259 |   0.629 |    1.876 | 
     | crcpkt1/\crc_reg[4]     | CLK ^ -> Q ^                | DFFSR | 0.015 | 0.209 |   0.838 |    2.085 | 
     | crcpkt1/U1396           | A ^ -> Y ^                  | BUFX2 | 0.054 | 0.064 |   0.903 |    2.150 | 
     |                         | \memif_crcf1.f0_wdata [4] ^ |       | 0.054 | 0.001 |   0.903 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[23] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.901
= Slack Time                    1.249
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.249 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.291 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.540 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.618 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.289 | 0.226 |   0.596 |    1.844 | 
     | crcpkt1/\crc_reg[23]    | CLK ^ -> Q ^                 | DFFSR | 0.016 | 0.228 |   0.824 |    2.073 | 
     | crcpkt1/U1407           | A ^ -> Y ^                   | BUFX2 | 0.073 | 0.077 |   0.901 |    2.150 | 
     |                         | \memif_crcf1.f0_wdata [23] ^ |       | 0.073 | 0.000 |   0.901 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[29] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.898
= Slack Time                    1.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.252 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.294 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.205 | 0.251 |   0.293 |    1.546 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.132 | 0.074 |   0.368 |    1.620 | 
     | FECTS_clks_clk___L4_I35 | A v -> Y ^                   | INVX8 | 0.269 | 0.226 |   0.594 |    1.846 | 
     | crcpkt1/\crc_reg[29]    | CLK ^ -> Q ^                 | DFFSR | 0.026 | 0.176 |   0.770 |    2.022 | 
     | crcpkt1/U1388           | A ^ -> Y ^                   | BUFX2 | 0.139 | 0.106 |   0.876 |    2.129 | 
     |                         | \memif_crcf1.f0_wdata [29] ^ |       | 0.140 | 0.021 |   0.898 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[25] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.890
= Slack Time                    1.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.260 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.302 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.552 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.630 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.289 | 0.226 |   0.596 |    1.856 | 
     | crcpkt1/\crc_reg[25]    | CLK ^ -> Q ^                 | DFFSR | 0.033 | 0.227 |   0.822 |    2.082 | 
     | crcpkt1/U1397           | A ^ -> Y ^                   | BUFX2 | 0.058 | 0.067 |   0.890 |    2.150 | 
     |                         | \memif_crcf1.f0_wdata [25] ^ |       | 0.058 | 0.000 |   0.890 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[12] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.888
= Slack Time                    1.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.262 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.304 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.554 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.632 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.289 | 0.226 |   0.596 |    1.858 | 
     | crcpkt1/\crc_reg[12]    | CLK ^ -> Q ^                 | DFFSR | 0.014 | 0.213 |   0.809 |    2.071 | 
     | crcpkt1/U1409           | A ^ -> Y ^                   | BUFX2 | 0.074 | 0.077 |   0.886 |    2.148 | 
     |                         | \memif_crcf1.f0_wdata [12] ^ |       | 0.074 | 0.002 |   0.888 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[15] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.887
= Slack Time                    1.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.263 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.305 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.554 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.632 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.253 | 0.269 |   0.639 |    1.902 | 
     | crcpkt1/\crc_reg[15]    | CLK ^ -> Q ^                 | DFFSR | 0.013 | 0.169 |   0.808 |    2.071 | 
     | crcpkt1/U1411           | A ^ -> Y ^                   | BUFX2 | 0.074 | 0.074 |   0.882 |    2.145 | 
     |                         | \memif_crcf1.f0_wdata [15] ^ |       | 0.074 | 0.005 |   0.887 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[22] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.879
= Slack Time                    1.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.271 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.313 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.562 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.640 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.253 | 0.269 |   0.639 |    1.910 | 
     | crcpkt1/\crc_reg[22]    | CLK ^ -> Q ^                 | DFFSR | 0.012 | 0.155 |   0.794 |    2.064 | 
     | crcpkt1/U1393           | A ^ -> Y ^                   | BUFX2 | 0.080 | 0.081 |   0.875 |    2.146 | 
     |                         | \memif_crcf1.f0_wdata [22] ^ |       | 0.080 | 0.004 |   0.879 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [14] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[14] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.879
= Slack Time                    1.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.271 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.313 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.563 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                   | INVX8 | 0.140 | 0.092 |   0.383 |    1.654 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                   | INVX8 | 0.247 | 0.113 |   0.496 |    1.767 | 
     | crcpkt1/\crc_reg[14]    | CLK ^ -> Q v                 | DFFSR | 0.282 | 0.260 |   0.756 |    2.027 | 
     | crcpkt1/U1389           | A v -> Y v                   | BUFX2 | 0.131 | 0.116 |   0.872 |    2.143 | 
     |                         | \memif_crcf1.f0_wdata [14] v |       | 0.131 | 0.007 |   0.879 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[2] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.878
= Slack Time                    1.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.272 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.314 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.564 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.642 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                  | INVX8 | 0.253 | 0.269 |   0.639 |    1.911 | 
     | crcpkt1/\crc_reg[2]     | CLK ^ -> Q ^                | DFFSR | 0.011 | 0.164 |   0.802 |    2.075 | 
     | crcpkt1/U1392           | A ^ -> Y ^                  | BUFX2 | 0.065 | 0.072 |   0.874 |    2.146 | 
     |                         | \memif_crcf1.f0_wdata [2] ^ |       | 0.065 | 0.004 |   0.878 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[16] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.869
= Slack Time                    1.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.281 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.323 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.572 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.651 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.253 | 0.269 |   0.639 |    1.920 | 
     | crcpkt1/\crc_reg[16]    | CLK ^ -> Q ^                 | DFFSR | 0.013 | 0.163 |   0.802 |    2.083 | 
     | crcpkt1/U1413           | A ^ -> Y ^                   | BUFX2 | 0.054 | 0.064 |   0.866 |    2.147 | 
     |                         | \memif_crcf1.f0_wdata [16] ^ |       | 0.054 | 0.003 |   0.869 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[5] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.862
= Slack Time                    1.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.288 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.330 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.580 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.658 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                  | INVX8 | 0.289 | 0.226 |   0.596 |    1.884 | 
     | crcpkt1/\crc_reg[5]     | CLK ^ -> Q ^                | DFFSR | 0.015 | 0.227 |   0.822 |    2.110 | 
     | crcpkt1/U1405           | A ^ -> Y ^                  | BUFX2 | 0.016 | 0.039 |   0.861 |    2.150 | 
     |                         | \memif_crcf1.f0_wdata [5] ^ |       | 0.016 | 0.000 |   0.862 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [19] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[19] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.861
= Slack Time                    1.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.289 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.331 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.581 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                   | INVX8 | 0.140 | 0.092 |   0.383 |    1.672 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                   | INVX8 | 0.247 | 0.113 |   0.496 |    1.785 | 
     | crcpkt1/\crc_reg[19]    | CLK ^ -> Q v                 | DFFSR | 0.282 | 0.247 |   0.743 |    2.032 | 
     | crcpkt1/U1403           | A v -> Y v                   | BUFX2 | 0.128 | 0.114 |   0.856 |    2.145 | 
     |                         | \memif_crcf1.f0_wdata [19] v |       | 0.128 | 0.005 |   0.861 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[20] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.860
= Slack Time                    1.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.291 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.333 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.213 | 0.250 |   0.292 |    1.582 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.130 | 0.078 |   0.370 |    1.660 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.253 | 0.269 |   0.639 |    1.929 | 
     | crcpkt1/\crc_reg[20]    | CLK ^ -> Q ^                 | DFFSR | 0.012 | 0.157 |   0.795 |    2.086 | 
     | crcpkt1/U1417           | A ^ -> Y ^                   | BUFX2 | 0.051 | 0.062 |   0.857 |    2.148 | 
     |                         | \memif_crcf1.f0_wdata [20] ^ |       | 0.051 | 0.002 |   0.860 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[31] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.845
= Slack Time                    1.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.305 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.347 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.205 | 0.251 |   0.293 |    1.599 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.132 | 0.074 |   0.368 |    1.673 | 
     | FECTS_clks_clk___L4_I32 | A v -> Y ^                   | INVX8 | 0.259 | 0.188 |   0.556 |    1.861 | 
     | crcpkt1/\crc_reg[31]    | CLK ^ -> Q ^                 | DFFSR | 0.015 | 0.213 |   0.769 |    2.074 | 
     | crcpkt1/U1416           | A ^ -> Y ^                   | BUFX2 | 0.069 | 0.071 |   0.840 |    2.145 | 
     |                         | \memif_crcf1.f0_wdata [31] ^ |       | 0.069 | 0.005 |   0.845 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[6] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.845
= Slack Time                    1.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.305 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.348 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.597 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.130 | 0.078 |   0.370 |    1.675 | 
     | FECTS_clks_clk___L4_I17 | A v -> Y ^                  | INVX8 | 0.274 | 0.215 |   0.585 |    1.890 | 
     | crcpkt1/\crc_reg[6]     | CLK ^ -> Q ^                | DFFSR | 0.012 | 0.188 |   0.773 |    2.078 | 
     | crcpkt1/U1412           | A ^ -> Y ^                  | BUFX2 | 0.061 | 0.069 |   0.842 |    2.147 | 
     |                         | \memif_crcf1.f0_wdata [6] ^ |       | 0.061 | 0.003 |   0.845 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[30] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.829
= Slack Time                    1.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.321 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.363 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.205 | 0.251 |   0.293 |    1.614 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.132 | 0.074 |   0.368 |    1.689 | 
     | FECTS_clks_clk___L4_I32 | A v -> Y ^                   | INVX8 | 0.259 | 0.188 |   0.556 |    1.877 | 
     | crcpkt1/\crc_reg[30]    | CLK ^ -> Q ^                 | DFFSR | 0.016 | 0.168 |   0.724 |    2.045 | 
     | crcpkt1/U1387           | A ^ -> Y ^                   | BUFX2 | 0.110 | 0.092 |   0.816 |    2.137 | 
     |                         | \memif_crcf1.f0_wdata [30] ^ |       | 0.110 | 0.013 |   0.829 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[24] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.825
= Slack Time                    1.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.325 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.367 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.156 | 0.146 |   0.188 |    1.514 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                   | INVX8 | 0.124 | 0.062 |   0.250 |    1.576 | 
     | FECTS_clks_clk___L4_I26 | A v -> Y ^                   | INVX8 | 0.275 | 0.233 |   0.484 |    1.809 | 
     | crcpkt1/\crc_reg[24]    | CLK ^ -> Q ^                 | DFFSR | 0.014 | 0.186 |   0.669 |    1.995 | 
     | crcpkt1/U1398           | A ^ -> Y ^                   | BUFX2 | 0.194 | 0.147 |   0.817 |    2.142 | 
     |                         | \memif_crcf1.f0_wdata [24] ^ |       | 0.194 | 0.008 |   0.825 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[20] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.807
= Slack Time                    1.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.343 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.385 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.156 | 0.146 |   0.188 |    1.531 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                   | INVX8 | 0.124 | 0.062 |   0.250 |    1.593 | 
     | FECTS_clks_clk___L4_I25 | A v -> Y ^                   | INVX8 | 0.271 | 0.256 |   0.506 |    1.849 | 
     | crcpkt0/\crc_reg[20]    | CLK ^ -> Q ^                 | DFFSR | 0.021 | 0.177 |   0.684 |    2.026 | 
     | crcpkt0/U1368           | A ^ -> Y ^                   | BUFX2 | 0.135 | 0.108 |   0.791 |    2.134 | 
     |                         | \memif_crcf0.f0_wdata [20] ^ |       | 0.135 | 0.016 |   0.807 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[5] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.806
= Slack Time                    1.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.344 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.386 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.163 | 0.142 |   0.184 |    1.528 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.163 | 0.122 |   0.306 |    1.650 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                  | INVX8 | 0.279 | 0.169 |   0.476 |    1.820 | 
     | crcpkt2/\crc_reg[5]    | CLK ^ -> Q v                | DFFSR | 0.282 | 0.210 |   0.685 |    2.029 | 
     | crcpkt2/U1406          | A v -> Y v                  | BUFX2 | 0.130 | 0.117 |   0.802 |    2.146 | 
     |                        | \memif_crcf2.f0_wdata [5] v |       | 0.130 | 0.004 |   0.806 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[17] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.804
= Slack Time                    1.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.346 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.388 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.163 | 0.142 |   0.184 |    1.531 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.163 | 0.122 |   0.306 |    1.653 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.279 | 0.169 |   0.476 |    1.822 | 
     | crcpkt2/\crc_reg[17]   | CLK ^ -> Q v                 | DFFSR | 0.282 | 0.211 |   0.687 |    2.033 | 
     | crcpkt2/U1403          | A v -> Y v                   | BUFX2 | 0.127 | 0.111 |   0.798 |    2.144 | 
     |                        | \memif_crcf2.f0_wdata [17] v |       | 0.127 | 0.006 |   0.804 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [18] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[18] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.803
= Slack Time                    1.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.348 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.390 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.163 | 0.142 |   0.184 |    1.532 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.163 | 0.122 |   0.306 |    1.654 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.279 | 0.169 |   0.476 |    1.823 | 
     | crcpkt2/\crc_reg[18]   | CLK ^ -> Q v                 | DFFSR | 0.282 | 0.201 |   0.677 |    2.025 | 
     | crcpkt2/U1415          | A v -> Y v                   | BUFX2 | 0.134 | 0.119 |   0.796 |    2.144 | 
     |                        | \memif_crcf2.f0_wdata [18] v |       | 0.134 | 0.006 |   0.803 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [2] (v) checked with  leading edge of 'clk'
Beginpoint: \crcfifo1/w_ptr_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.797
= Slack Time                    1.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.353 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.395 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.156 | 0.146 |   0.188 |    1.541 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                  | INVX8 | 0.124 | 0.062 |   0.250 |    1.603 | 
     | FECTS_clks_clk___L4_I24 | A v -> Y ^                  | INVX8 | 0.284 | 0.231 |   0.481 |    1.834 | 
     | \crcfifo1/w_ptr_reg[2]  | CLK ^ -> Q v                | DFFSR | 0.282 | 0.211 |   0.692 |    2.045 | 
     | U366                    | A v -> Y v                  | BUFX2 | 0.120 | 0.104 |   0.795 |    2.148 | 
     |                         | \memif_crcf1.f0_waddr [2] v |       | 0.120 | 0.002 |   0.797 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [3] (v) checked with  leading edge of 'clk'
Beginpoint: \crcfifo1/r_ptr_reg[3] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.792
= Slack Time                    1.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.358 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.400 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.156 | 0.146 |   0.188 |    1.546 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                  | INVX8 | 0.124 | 0.062 |   0.250 |    1.608 | 
     | FECTS_clks_clk___L4_I24 | A v -> Y ^                  | INVX8 | 0.284 | 0.231 |   0.481 |    1.839 | 
     | \crcfifo1/r_ptr_reg[3]  | CLK ^ -> Q v                | DFFSR | 0.282 | 0.209 |   0.690 |    2.048 | 
     | U394                    | A v -> Y v                  | BUFX2 | 0.118 | 0.101 |   0.791 |    2.148 | 
     |                         | \memif_crcf1.f0_raddr [3] v |       | 0.118 | 0.002 |   0.792 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[9] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.792
= Slack Time                    1.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.358 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.400 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.213 | 0.250 |   0.292 |    1.650 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                  | INVX8 | 0.140 | 0.092 |   0.383 |    1.742 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                  | INVX8 | 0.247 | 0.113 |   0.496 |    1.854 | 
     | crcpkt1/\crc_reg[9]     | CLK ^ -> Q ^                | DFFSR | 0.013 | 0.204 |   0.700 |    2.058 | 
     | crcpkt1/U1395           | A ^ -> Y ^                  | BUFX2 | 0.093 | 0.085 |   0.785 |    2.144 | 
     |                         | \memif_crcf1.f0_wdata [9] ^ |       | 0.093 | 0.007 |   0.792 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[2] /Q    (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.791
= Slack Time                    1.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.359 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.401 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.163 | 0.142 |   0.184 |    1.543 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.163 | 0.122 |   0.306 |    1.665 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                  | INVX8 | 0.279 | 0.169 |   0.476 |    1.834 | 
     | crcpkt2/\crc_reg[2]    | CLK ^ -> Q v                | DFFSR | 0.282 | 0.209 |   0.685 |    2.043 | 
     | crcpkt2/U1393          | A v -> Y v                  | BUFX2 | 0.120 | 0.104 |   0.789 |    2.147 | 
     |                        | \memif_crcf2.f0_wdata [2] v |       | 0.120 | 0.003 |   0.791 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[31] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.785
= Slack Time                    1.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.365 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.407 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.163 | 0.142 |   0.184 |    1.549 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.163 | 0.122 |   0.306 |    1.671 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.279 | 0.169 |   0.476 |    1.840 | 
     | crcpkt2/\crc_reg[31]   | CLK ^ -> Q ^                 | DFFSR | 0.018 | 0.206 |   0.681 |    2.046 | 
     | crcpkt2/U1417          | A ^ -> Y ^                   | BUFX2 | 0.109 | 0.095 |   0.776 |    2.141 | 
     |                        | \memif_crcf2.f0_wdata [31] ^ |       | 0.109 | 0.010 |   0.785 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[12] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.784
= Slack Time                    1.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.366 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.408 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.205 | 0.251 |   0.294 |    1.660 | 
     | FECTS_clks_clk___L3_I6  | A ^ -> Y v                   | INVX8 | 0.133 | 0.081 |   0.374 |    1.741 | 
     | FECTS_clks_clk___L4_I30 | A v -> Y ^                   | INVX8 | 0.218 | 0.171 |   0.546 |    1.912 | 
     | crcpkt0/\crc_reg[12]    | CLK ^ -> Q ^                 | DFFSR | 0.012 | 0.179 |   0.725 |    2.091 | 
     | crcpkt0/U1360           | A ^ -> Y ^                   | BUFX2 | 0.045 | 0.058 |   0.783 |    2.149 | 
     |                         | \memif_crcf0.f0_wdata [12] ^ |       | 0.045 | 0.001 |   0.784 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[28] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.779
= Slack Time                    1.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.371 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.413 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.163 | 0.142 |   0.184 |    1.555 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.163 | 0.122 |   0.306 |    1.677 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^                   | INVX8 | 0.282 | 0.184 |   0.490 |    1.861 | 
     | crcpkt1/\crc_reg[28]   | CLK ^ -> Q ^                 | DFFSR | 0.025 | 0.186 |   0.676 |    2.046 | 
     | crcpkt1/U1390          | A ^ -> Y ^                   | BUFX2 | 0.110 | 0.096 |   0.772 |    2.143 | 
     |                        | \memif_crcf1.f0_wdata [28] ^ |       | 0.110 | 0.007 |   0.779 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [3] (v) checked with  leading edge of 'clk'
Beginpoint: \crcfifo1/w_ptr_reg[3] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.779
= Slack Time                    1.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.371 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.413 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.156 | 0.146 |   0.188 |    1.560 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                  | INVX8 | 0.124 | 0.062 |   0.250 |    1.622 | 
     | FECTS_clks_clk___L4_I24 | A v -> Y ^                  | INVX8 | 0.284 | 0.231 |   0.481 |    1.852 | 
     | \crcfifo1/w_ptr_reg[3]  | CLK ^ -> Q v                | DFFSR | 0.282 | 0.197 |   0.678 |    2.049 | 
     | U392                    | A v -> Y v                  | BUFX2 | 0.117 | 0.099 |   0.777 |    2.148 | 
     |                         | \memif_crcf1.f0_waddr [3] v |       | 0.117 | 0.002 |   0.779 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[13] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.777
= Slack Time                    1.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.373 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.415 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.205 | 0.251 |   0.293 |    1.666 | 
     | FECTS_clks_clk___L3_I6  | A ^ -> Y v                   | INVX8 | 0.133 | 0.081 |   0.374 |    1.747 | 
     | FECTS_clks_clk___L4_I28 | A v -> Y ^                   | INVX8 | 0.241 | 0.147 |   0.522 |    1.895 | 
     | crcpkt0/\crc_reg[13]    | CLK ^ -> Q ^                 | DFFSR | 0.013 | 0.201 |   0.723 |    2.095 | 
     | crcpkt0/U1352           | A ^ -> Y ^                   | BUFX2 | 0.037 | 0.053 |   0.775 |    2.148 | 
     |                         | \memif_crcf0.f0_wdata [13] ^ |       | 0.037 | 0.002 |   0.777 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [2] (v) checked with  leading edge of 'clk'
Beginpoint: \crcfifo2/w_ptr_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.776
= Slack Time                    1.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.374 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.416 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.156 | 0.146 |   0.188 |    1.562 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                  | INVX8 | 0.124 | 0.062 |   0.250 |    1.625 | 
     | FECTS_clks_clk___L4_I24 | A v -> Y ^                  | INVX8 | 0.284 | 0.231 |   0.481 |    1.855 | 
     | \crcfifo2/w_ptr_reg[2]  | CLK ^ -> Q v                | DFFSR | 0.282 | 0.197 |   0.678 |    2.052 | 
     | U368                    | A v -> Y v                  | BUFX2 | 0.116 | 0.098 |   0.776 |    2.150 | 
     |                         | \memif_crcf2.f0_waddr [2] v |       | 0.116 | 0.000 |   0.776 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[27] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.775
= Slack Time                    1.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    1.375 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.099 | 0.042 |   0.042 |    1.417 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.205 | 0.251 |   0.294 |    1.669 | 
     | FECTS_clks_clk___L3_I6  | A ^ -> Y v                   | INVX8 | 0.133 | 0.081 |   0.374 |    1.749 | 
     | FECTS_clks_clk___L4_I30 | A v -> Y ^                   | INVX8 | 0.218 | 0.171 |   0.546 |    1.921 | 
     | crcpkt0/\crc_reg[27]    | CLK ^ -> Q ^                 | DFFSR | 0.012 | 0.175 |   0.720 |    2.095 | 
     | crcpkt0/U1342           | A ^ -> Y ^                   | BUFX2 | 0.037 | 0.053 |   0.774 |    2.149 | 
     |                         | \memif_crcf0.f0_wdata [27] ^ |       | 0.037 | 0.001 |   0.775 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [3] (v) checked with  leading edge of 'clk'
Beginpoint: \crcfifo2/w_ptr_reg[3] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.773
= Slack Time                    1.377
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    1.377 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.099 | 0.042 |   0.042 |    1.419 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.156 | 0.146 |   0.188 |    1.565 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                  | INVX8 | 0.124 | 0.062 |   0.250 |    1.627 | 
     | FECTS_clks_clk___L4_I24 | A v -> Y ^                  | INVX8 | 0.284 | 0.231 |   0.481 |    1.858 | 
     | \crcfifo2/w_ptr_reg[3]  | CLK ^ -> Q v                | DFFSR | 0.282 | 0.197 |   0.678 |    2.054 | 
     | U389                    | A v -> Y v                  | BUFX2 | 0.114 | 0.095 |   0.773 |    2.150 | 
     |                         | \memif_crcf2.f0_waddr [3] v |       | 0.114 | 0.001 |   0.773 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 

