{"sha": "93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTNiNjlkMGYwZDRiM2EzYTRiNjQ4MWM1MDcyMGFhMzUxZjc3ZTVlNQ==", "commit": {"author": {"name": "Jeffrey A Law", "email": "law@cygnus.com", "date": "1999-07-30T10:51:02Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "1999-07-30T10:51:02Z"}, "message": "pa.md (zvdep_imm32): Renamed from zvdep_imm.\n\n        * pa.md (zvdep_imm32): Renamed from zvdep_imm.\n        (ashlsi3): Corresponding changes.\n\nFrom-SVN: r28343", "tree": {"sha": "935d98369a166bbd254ca249d8c57e52589fed7d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/935d98369a166bbd254ca249d8c57e52589fed7d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5/comments", "author": null, "committer": null, "parents": [{"sha": "6fda0f5b2a5612b5d70e6169fdfbb6c8981840c7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6fda0f5b2a5612b5d70e6169fdfbb6c8981840c7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6fda0f5b2a5612b5d70e6169fdfbb6c8981840c7"}], "stats": {"total": 11, "additions": 7, "deletions": 4}, "files": [{"sha": "3f88c97ec2461d10520e0eda9621e895e317f50b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5", "patch": "@@ -1,5 +1,8 @@\n Fri Jul 30 03:00:41 1999  Jeffrey A Law  (law@cygnus.com)\n \n+\t* pa.md (zvdep_imm32): Renamed from zvdep_imm.\n+\t(ashlsi3): Corresponding changes.\n+\n \t* pa.c (compute_zdepwi_operands): Renamed from compute_zdepi_operands.\n \n Thu Jul 29 18:37:13 1999  Jeffrey A Law  (law@cygnus.com)"}, {"sha": "3fb5608b0f941a10140f3699e9d9c75eac966baf", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=93b69d0f0d4b3a3a4b6481c50720aa351f77e5e5", "patch": "@@ -3881,7 +3881,7 @@\n       rtx temp = gen_reg_rtx (SImode);\n       emit_insn (gen_subsi3 (temp, GEN_INT (31), operands[2]));\n       if (GET_CODE (operands[1]) == CONST_INT)\n-\temit_insn (gen_zvdep_imm (operands[0], operands[1], temp));\n+\temit_insn (gen_zvdep_imm32 (operands[0], operands[1], temp));\n       else\n \temit_insn (gen_zvdep32 (operands[0], operands[1], temp));\n       DONE;\n@@ -3900,10 +3900,10 @@\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"length\" \"4\")])\n \n-; Match cases of op1 a CONST_INT here that zvdep_imm doesn't handle.\n+; Match cases of op1 a CONST_INT here that zvdep_imm32 doesn't handle.\n ; Doing it like this makes slightly better code since reload can\n ; replace a register with a known value in range -16..15 with a\n-; constant.  Ideally, we would like to merge zvdep32 and zvdep_imm,\n+; constant.  Ideally, we would like to merge zvdep32 and zvdep_imm32,\n ; but since we have no more CONST_OK... characters, that is not\n ; possible.\n (define_insn \"zvdep32\"\n@@ -3918,7 +3918,7 @@\n   [(set_attr \"type\" \"shift,shift\")\n    (set_attr \"length\" \"4,4\")])\n \n-(define_insn \"zvdep_imm\"\n+(define_insn \"zvdep_imm32\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(ashift:SI (match_operand:SI 1 \"lhs_lshift_cint_operand\" \"\")\n \t\t   (minus:SI (const_int 31)"}]}