#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr  3 14:54:44 2023
# Process ID: 29780
# Current directory: D:/Program Files/Verilog project/MIPS_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26160 D:\Program Files\Verilog project\MIPS_Pipeline\MIPS_Pipeline.xpr
# Log file: D:/Program Files/Verilog project/MIPS_Pipeline/vivado.log
# Journal file: D:/Program Files/Verilog project/MIPS_Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.xpr}
update_compile_order -fileset sources_1
open_project {D:/Program Files/Verilog project/MIPS_Pans/MIPS_Pans.xpr}
update_compile_order -fileset sources_1
current_project MIPS_Pipeline
current_project MIPS_Pans
file mkdir D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new
file mkdir D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new
file mkdir D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new
file mkdir D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new
file mkdir D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new
file mkdir D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new
current_project MIPS_Pipeline
file mkdir {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new}
close [ open {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new/hazard.sv} w ]
add_files {{D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new/hazard.sv}}
update_compile_order -fileset sources_1
current_project MIPS_Pans
current_project MIPS_Pipeline
update_compile_order -fileset sources_1
current_project MIPS_Pans
current_project MIPS_Pipeline
current_project MIPS_Pans
current_project MIPS_Pipeline
current_project MIPS_Pans
current_project MIPS_Pipeline
close [ open {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new/eqcmp.sv} w ]
add_files {{D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new/eqcmp.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new/mux4.sv} w ]
add_files {{D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/new/mux4.sv}}
update_compile_order -fileset sources_1
current_project MIPS_Pans
current_project MIPS_Pipeline
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Program Files/Verilog project/MIPS_Pans/MIPS_Pans.srcs/sim_1/imports/sim_1/test.sv}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/Desktop/memfile.dat}}
launch_simulation
source test.tcl
current_project MIPS_Pans
current_wave_config {Untitled 1}
current_project MIPS_Pipeline
add_wave {{/test/dut/imem}} 
restart
run 10 us
current_wave_config {Untitled 1}
add_wave {{/test/dut/mips/instrF}} 
restart
run 10 us
current_wave_config {Untitled 1}
add_wave {{/test/dut/instr}} 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/Desktop/memfileIO.dat}}
close_sim
current_project MIPS_Pans
launch_simulation
source test.tcl
current_project MIPS_Pipeline
update_compile_order -fileset sources_1
current_wave_config {Untitled 2}
add_wave {{/test/dut/imem}} 
restart
run 10 us
add_files -norecurse {{D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/Desktop/memfileIO.dat}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse {{D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_wave_config {Untitled 2}
add_wave {{/test/dut/dmem/sg/digit}} 
current_wave_config {Untitled 2}
add_wave {{/test/dut/mips/dp/aluoutM}} 
restart
run 10 us
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
source test.tcl
current_wave_config {Untitled 3}
add_wave {{/test/dut/imem/rd}} 
restart
run 10 us
close_sim
launch_simulation
source test.tcl
update_compile_order -fileset sources_1
current_wave_config {Untitled 4}
add_wave {{/test/dut/instr}} 
restart
run 10 us
current_project MIPS_Pans
current_project MIPS_Pipeline
current_project MIPS_Pans
current_project MIPS_Pipeline
current_project MIPS_Pans
current_project MIPS_Pipeline
close_sim
launch_simulation
source test.tcl
current_wave_config {Untitled 5}
add_wave {{/test/dut/imem}} 
restart
run 10 us
close_sim
launch_simulation
source test.tcl
current_wave_config {Untitled 6}
add_wave {{/test/dut/imem/rd}} 
restart
run 10 us
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test.tcl
current_wave_config {Untitled 7}
add_wave {{/test/dut/imem}} 
restart
run 10 us
create_project MIPS_p2 {D:/Program Files/Verilog project/MIPS_p2} -part xc7a100tcsg324-1
add_files -norecurse {D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_aludecoder.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_controller.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_interface.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_datapath.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_blocks.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_datamemory.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_hazardunit.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_processor.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_coprocessor64.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_instrmemory.sv D:/学习资料/mips-processor-simulator-master/pipelined/components/mips_maindecoder.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project MIPS_Pipeline
update_compile_order -fileset sources_1
add_bp {D:/Program Files/Verilog project/MIPS_Pipeline/MIPS_Pipeline.srcs/sources_1/imports/new/imem.sv} 30
close_sim
launch_simulation
launch_simulation
current_project MIPS_Pans
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
current_project MIPS_p2
current_project MIPS_Pipeline
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
current_project MIPS_p2
current_project MIPS_Pipeline
update_compile_order -fileset sources_1
launch_simulation
current_project MIPS_p2
current_project MIPS_Pipeline
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
current_project MIPS_p2
close_project
current_project MIPS_Pipeline
launch_simulation
launch_simulation
close_project
