Cycle,Instr,Op,Fct3,Rd,Rs1,Rs2,RegWrite,ALUSrc,FwdA,FwdB,MemRd,MemWr,WBSel,bne
0,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
1,0x00308133,0x33,0,2,1,3,True,False,,,False,False,0,False
2,0x00517633,0x33,7,12,2,5,True,False,EX,,False,False,0,False
3,0x002366b3,0x33,6,13,6,2,True,False,,MEM,False,False,0,False
4,0x00d67133,0x33,7,2,12,13,True,False,MEM,EX,False,False,0,False
5,0x00210733,0x33,0,14,2,2,True,False,EX,EX,False,False,0,False
6,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
7,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
8,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
