Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  9 10:41:26 2024
| Host         : LAPTOP-QOAL8JRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top2_timing_summary_routed.rpt -pb top2_timing_summary_routed.pb -rpx top2_timing_summary_routed.rpx -warn_on_violation
| Design       : top2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkdiv_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: ps2_to_ascii_inst/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ps2_to_ascii_inst/uut/db_clk/O_reg/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: write_enable_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1085 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.781        0.000                      0                  337        0.154        0.000                      0                  337        4.500        0.000                       0                   503  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.781        0.000                      0                  337        0.154        0.000                      0                  337        4.500        0.000                       0                   503  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__19/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.022ns (16.420%)  route 5.202ns (83.580%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          2.458    11.190    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X14Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.314 r  display/vga_sync_unit/h_count_reg[2]_rep__19_i_1/O
                         net (fo=1, routed)           0.000    11.314    display/vga_sync_unit/h_count_reg[2]_rep__19_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.438    14.779    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__19/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)        0.077    15.095    display/vga_sync_unit/h_count_reg_reg[2]_rep__19
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__22/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.022ns (16.446%)  route 5.192ns (83.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          2.448    11.180    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X14Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.304 r  display/vga_sync_unit/h_count_reg[2]_rep__22_i_1/O
                         net (fo=1, routed)           0.000    11.304    display/vga_sync_unit/h_count_reg[2]_rep__22_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.438    14.779    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__22/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)        0.081    15.099    display/vga_sync_unit/h_count_reg_reg[2]_rep__22
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.022ns (17.795%)  route 4.721ns (82.205%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.359    10.090    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.214 r  display/vga_sync_unit/h_count_reg[2]_rep__2_i_1/O
                         net (fo=1, routed)           0.618    10.832    display/vga_sync_unit/h_count_reg[2]_rep__2_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.432    14.773    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__2/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)       -0.067    14.931    display/vga_sync_unit/h_count_reg_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__17/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.022ns (18.016%)  route 4.651ns (81.984%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.316    10.047    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.171 r  display/vga_sync_unit/h_count_reg[2]_rep__17_i_1/O
                         net (fo=1, routed)           0.591    10.762    display/vga_sync_unit/h_count_reg[2]_rep__17_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__17/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.432    14.773    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__17/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)       -0.061    14.937    display/vga_sync_unit/h_count_reg_reg[2]_rep__17
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.022ns (18.235%)  route 4.583ns (81.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.319    10.050    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.174 r  display/vga_sync_unit/h_count_reg[2]_rep__11_i_1/O
                         net (fo=1, routed)           0.519    10.694    display/vga_sync_unit/h_count_reg[2]_rep__11_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.432    14.773    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__11/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)       -0.081    14.917    display/vga_sync_unit/h_count_reg_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.022ns (18.557%)  route 4.485ns (81.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.362    10.093    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.217 r  display/vga_sync_unit/h_count_reg[2]_rep__6_i_1/O
                         net (fo=1, routed)           0.379    10.596    display/vga_sync_unit/h_count_reg[2]_rep__6_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.432    14.773    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__6/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)       -0.061    14.937    display/vga_sync_unit/h_count_reg_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.022ns (18.731%)  route 4.434ns (81.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.350    10.081    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.205 r  display/vga_sync_unit/h_count_reg[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.340    10.545    display/vga_sync_unit/h_count_reg[2]_rep__1_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.432    14.773    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__1/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)       -0.067    14.931    display/vga_sync_unit/h_count_reg_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.022ns (18.924%)  route 4.379ns (81.076%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.255     9.987    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.124    10.111 r  display/vga_sync_unit/h_count_reg[2]_rep__4_i_1/O
                         net (fo=1, routed)           0.379    10.490    display/vga_sync_unit/h_count_reg[2]_rep__4_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.435    14.776    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__4/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)       -0.081    14.920    display/vga_sync_unit/h_count_reg_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__18/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.022ns (19.063%)  route 4.339ns (80.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.027     9.758    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.882 r  display/vga_sync_unit/h_count_reg[2]_rep__18_i_1/O
                         net (fo=1, routed)           0.568    10.450    display/vga_sync_unit/h_count_reg[2]_rep__18_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.439    14.780    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__18/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X38Y34         FDRE (Setup_fdre_C_D)       -0.045    14.888    display/vga_sync_unit/h_count_reg_reg[2]_rep__18
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.022ns (18.778%)  route 4.420ns (81.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.568     5.089    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.478     5.567 f  display/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=72, routed)          2.230     7.797    display/vga_sync_unit/x[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.296     8.093 r  display/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.514     8.607    display/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.731 r  display/vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=33, routed)          1.677    10.408    display/vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.532 r  display/vga_sync_unit/h_count_reg[2]_rep__8_i_1/O
                         net (fo=1, routed)           0.000    10.532    display/vga_sync_unit/h_count_reg[2]_rep__8_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.433    14.774    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__8/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.029    15.028    display/vga_sync_unit/h_count_reg_reg[2]_rep__8
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.964%)  route 0.125ns (47.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.565     1.448    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  echo_module2/receiver/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  echo_module2/receiver/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.125     1.714    echo_module2/receiver/shift_reg[5]
    SLICE_X10Y7          FDRE                                         r  echo_module2/receiver/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.835     1.962    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  echo_module2/receiver/shift_reg_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.076     1.560    echo_module2/receiver/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 s14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.789%)  route 0.081ns (30.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  s14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s14_reg/Q
                         net (fo=6, routed)           0.081     1.668    s14
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.713 r  display_data2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.713    display_data2[4]
    SLICE_X44Y9          FDRE                                         r  display_data2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y9          FDRE                                         r  display_data2_reg[4]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X44Y9          FDRE (Hold_fdre_C_D)         0.092     1.551    display_data2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 echo_module2/receiver/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.565     1.448    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  echo_module2/receiver/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  echo_module2/receiver/data_reg[2]/Q
                         net (fo=1, routed)           0.103     1.692    echo_module2/receiver/data[2]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.737 r  echo_module2/receiver/buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.737    echo_module2/receiver_n_7
    SLICE_X11Y8          FDRE                                         r  echo_module2/buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.835     1.962    echo_module2/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  echo_module2/buffer_reg[2]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.092     1.556    echo_module2/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 echo_module2/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.564     1.447    echo_module2/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  echo_module2/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  echo_module2/ready_reg/Q
                         net (fo=2, routed)           0.121     1.709    echo_module2/D[0]
    SLICE_X10Y9          FDRE                                         r  echo_module2/buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.835     1.962    echo_module2/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  echo_module2/buffer_reg[8]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.059     1.523    echo_module2/buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.564     1.447    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  display/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.083     1.694    display/vga_sync_unit/v_count_reg_reg_n_0_[0]
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  display/vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.739    display/vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.833     1.960    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     1.552    display/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.564     1.447    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  display/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.084     1.695    display/vga_sync_unit/v_count_reg_reg_n_0_[0]
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.740 r  display/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    display/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.833     1.960    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091     1.551    display/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 echo_module2/transmit_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmitter/shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.565     1.448    echo_module2/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  echo_module2/transmit_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  echo_module2/transmit_data_reg[1]/Q
                         net (fo=1, routed)           0.139     1.728    echo_module2/transmitter/Q[1]
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.773 r  echo_module2/transmitter/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    echo_module2/transmitter/p_1_in[2]
    SLICE_X8Y9           FDRE                                         r  echo_module2/transmitter/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.835     1.962    echo_module2/transmitter/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  echo_module2/transmitter/shift_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.121     1.582    echo_module2/transmitter/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 display/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.564     1.447    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.142     1.731    display/vga_sync_unit/v_count_reg_reg_n_0_[1]
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.776 r  display/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    display/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.833     1.960    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  display/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120     1.580    display/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_to_ascii_inst/keycodev_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/key_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.801%)  route 0.153ns (45.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.592     1.475    ps2_to_ascii_inst/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  ps2_to_ascii_inst/keycodev_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ps2_to_ascii_inst/keycodev_reg[7]/Q
                         net (fo=8, routed)           0.153     1.770    ps2_to_ascii_inst/tbuf_ps2[7]
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  ps2_to_ascii_inst/key_char[0]_i_1/O
                         net (fo=3, routed)           0.000     1.815    echo_module2/key_char_reg[6]_1[0]
    SLICE_X6Y7           FDRE                                         r  echo_module2/key_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.863     1.990    echo_module2/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  echo_module2/key_char_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     1.611    echo_module2/key_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 echo_module2/transmit_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmitter/shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.222%)  route 0.116ns (33.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.565     1.448    echo_module2/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  echo_module2/transmit_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.128     1.576 r  echo_module2/transmit_data_reg[7]/Q
                         net (fo=1, routed)           0.116     1.692    echo_module2/transmitter/Q[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.099     1.791 r  echo_module2/transmitter/shift[8]_i_1/O
                         net (fo=1, routed)           0.000     1.791    echo_module2/transmitter/shift[8]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  echo_module2/transmitter/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.834     1.961    echo_module2/transmitter/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  echo_module2/transmitter/shift_reg[8]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120     1.583    echo_module2/transmitter/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y9    data_in_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10   data_in_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y9    s12_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    s13_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    s14_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y8    s15_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   display/vga_sync_unit/vsync_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    display_data2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y9    display_data2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y8    display_data2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y9    display_data2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    display_data2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y1    genblk1[0].fDiv/clkdiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     ps2_to_ascii_inst/start_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    echo_module2/buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    echo_module2/buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    echo_module2/buffer_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    echo_module2/buffer_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    echo_module2/receiver/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    echo_module2/receiver/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    echo_module2/receiver/bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    echo_module2/receiver/bit_count_reg[3]/C



