TimeQuest Timing Analyzer report for MIPSCPU
Sun Mar 03 21:18:55 2013
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Recovery: 'clock'
 14. Slow Model Removal: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Recovery: 'clock'
 28. Fast Model Removal: 'clock'
 29. Fast Model Minimum Pulse Width: 'clock'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; MIPSCPU                                          ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.86 MHz ; 58.86 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -15.990 ; -11431.105    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.488 ; -50.592       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.219 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -3924.188             ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                  ;
+---------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                   ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.990 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.095     ; 16.931     ;
; -15.915 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.085     ; 16.866     ;
; -15.903 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.095     ; 16.844     ;
; -15.902 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.069     ; 16.869     ;
; -15.885 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.076     ; 16.845     ;
; -15.879 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.093     ; 16.822     ;
; -15.742 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.071     ; 16.707     ;
; -15.721 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[31]                                                                                            ; clock        ; clock       ; 1.000        ; -0.087     ; 16.670     ;
; -15.718 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[22]                                                                                            ; clock        ; clock       ; 1.000        ; -0.096     ; 16.658     ;
; -15.707 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[26]                                                                                            ; clock        ; clock       ; 1.000        ; -0.079     ; 16.664     ;
; -15.695 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.095     ; 16.636     ;
; -15.678 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[24]                                                                                            ; clock        ; clock       ; 1.000        ; -0.066     ; 16.648     ;
; -15.671 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[27]                                                                                            ; clock        ; clock       ; 1.000        ; -0.076     ; 16.631     ;
; -15.668 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.079     ; 16.625     ;
; -15.661 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.629     ;
; -15.643 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[1]                                                                                             ; clock        ; clock       ; 1.000        ; -0.066     ; 16.613     ;
; -15.636 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[29]                                                                                            ; clock        ; clock       ; 1.000        ; -0.085     ; 16.587     ;
; -15.623 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.591     ;
; -15.620 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.085     ; 16.571     ;
; -15.608 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.095     ; 16.549     ;
; -15.607 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.069     ; 16.574     ;
; -15.602 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[17]                                                                                            ; clock        ; clock       ; 1.000        ; -0.067     ; 16.571     ;
; -15.600 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[23]                                                                                            ; clock        ; clock       ; 1.000        ; -0.072     ; 16.564     ;
; -15.590 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.076     ; 16.550     ;
; -15.586 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 16.564     ;
; -15.584 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.093     ; 16.527     ;
; -15.579 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.095      ; 16.639     ;
; -15.576 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.544     ;
; -15.574 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.542     ;
; -15.574 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.542     ;
; -15.573 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 16.567     ;
; -15.566 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.035     ; 16.567     ;
; -15.556 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.049     ; 16.543     ;
; -15.550 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.066     ; 16.520     ;
; -15.548 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 16.526     ;
; -15.542 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated|ram_block1a1~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.101      ; 16.608     ;
; -15.540 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.035     ; 16.541     ;
; -15.536 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.504     ;
; -15.535 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 16.529     ;
; -15.531 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[18]                                                                                            ; clock        ; clock       ; 1.000        ; -0.069     ; 16.498     ;
; -15.518 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.049     ; 16.505     ;
; -15.512 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.066     ; 16.482     ;
; -15.501 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 16.479     ;
; -15.499 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.064     ; 16.471     ;
; -15.499 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 16.477     ;
; -15.493 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[6]                                                                                             ; clock        ; clock       ; 1.000        ; -0.064     ; 16.465     ;
; -15.491 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.025     ; 16.502     ;
; -15.489 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.457     ;
; -15.488 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 16.482     ;
; -15.487 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.068     ; 16.455     ;
; -15.486 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 16.480     ;
; -15.484 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[11]                                                                                            ; clock        ; clock       ; 1.000        ; -0.067     ; 16.453     ;
; -15.479 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.035     ; 16.480     ;
; -15.478 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.009     ; 16.505     ;
; -15.471 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.049     ; 16.458     ;
; -15.469 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.049     ; 16.456     ;
; -15.465 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.025     ; 16.476     ;
; -15.465 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.066     ; 16.435     ;
; -15.463 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.066     ; 16.433     ;
; -15.461 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.016     ; 16.481     ;
; -15.455 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.033     ; 16.458     ;
; -15.453 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.035     ; 16.454     ;
; -15.452 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.009     ; 16.479     ;
; -15.449 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a0~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.086      ; 16.500     ;
; -15.447 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.071     ; 16.412     ;
; -15.445 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[20]                                                                                            ; clock        ; clock       ; 1.000        ; -0.064     ; 16.417     ;
; -15.438 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ram_block1a1~portb_address_reg2  ; clock        ; clock       ; 1.000        ; 0.099      ; 16.502     ;
; -15.435 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.016     ; 16.455     ;
; -15.433 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.035      ; 16.433     ;
; -15.429 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.033     ; 16.432     ;
; -15.426 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[31]                                                                                            ; clock        ; clock       ; 1.000        ; -0.087     ; 16.375     ;
; -15.424 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.054     ; 16.406     ;
; -15.423 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[22]                                                                                            ; clock        ; clock       ; 1.000        ; -0.096     ; 16.363     ;
; -15.422 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.095      ; 16.482     ;
; -15.422 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_85m1:auto_generated|ram_block1a1~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.041      ; 16.428     ;
; -15.421 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[1]                                                                               ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.061     ; 16.396     ;
; -15.420 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ram_block1a5~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.042      ; 16.427     ;
; -15.413 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.044     ; 16.405     ;
; -15.412 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.064     ; 16.384     ;
; -15.412 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[26]                                                                                            ; clock        ; clock       ; 1.000        ; -0.079     ; 16.369     ;
; -15.411 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.038     ; 16.409     ;
; -15.410 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ram_block1a1~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.039      ; 16.414     ;
; -15.410 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[22]                                                                                 ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.061     ; 16.385     ;
; -15.406 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_75m1:auto_generated|ram_block1a5~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.043      ; 16.414     ;
; -15.403 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[19]                                                                                            ; clock        ; clock       ; 1.000        ; -0.043     ; 16.396     ;
; -15.394 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.045     ; 16.385     ;
; -15.392 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[31]                                                                                            ; clock        ; clock       ; 1.000        ; -0.060     ; 16.368     ;
; -15.390 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated|ram_block1a1~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.041      ; 16.396     ;
; -15.389 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[22]                                                                                            ; clock        ; clock       ; 1.000        ; -0.069     ; 16.356     ;
; -15.388 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.062     ; 16.362     ;
; -15.388 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[2]                                                                               ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.064     ; 16.360     ;
; -15.383 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[24]                                                                                            ; clock        ; clock       ; 1.000        ; -0.066     ; 16.353     ;
; -15.379 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg9 ; clock        ; clock       ; 1.000        ; 0.035      ; 16.379     ;
; -15.378 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[26]                                                                                            ; clock        ; clock       ; 1.000        ; -0.052     ; 16.362     ;
; -15.376 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[27]                                                                                            ; clock        ; clock       ; 1.000        ; -0.076     ; 16.336     ;
; -15.375 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.044     ; 16.367     ;
; -15.373 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_85m1:auto_generated|ram_block1a1~portb_address_reg9  ; clock        ; clock       ; 1.000        ; 0.041      ; 16.379     ;
; -15.373 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.079     ; 16.330     ;
; -15.366 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ram_block1a1~portb_address_reg9  ; clock        ; clock       ; 1.000        ; 0.039      ; 16.370     ;
; -15.354 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[31]                                                                                            ; clock        ; clock       ; 1.000        ; -0.060     ; 16.330     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]         ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[16]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[16]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[20]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[20]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[22]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[22]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[25]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[25]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[23]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[23]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[21]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[21]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[18]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[18]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[17]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[17]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[19]                                                                                  ; IFIDPipe:IFIDPipe|instructionROMOutIFID[19]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; counter:clockcounter|counter[0]                                                                                              ; counter:clockcounter|counter[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; instructioncounter:instructioncounter2|instructioncounter[0]                                                                 ; instructioncounter:instructioncounter2|instructioncounter[0]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[22]                                                                               ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[22]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[24]                                                                               ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[24]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[21]                                                                               ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[21]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[3]                                                                                ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[3]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[6]                                                                                ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[6]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.524 ; EXMEMPipe:EXMEMPipe|o_RT_DataEXMEM[15]                                                                                       ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[35]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.528 ; IDEXPipe:IDEXPipe|branchAddressIDEX[1]                                                                                       ; EXMEMPipe:EXMEMPipe|pcPlus4EXMEM[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; regfile:regfile|Register_rtl_0_bypass[19]                                                                                    ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[23]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; counter:clockcounter|counter[31]                                                                                             ; counter:clockcounter|counter[31]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; instructioncounter:instructioncounter2|instructioncounter[31]                                                                ; instructioncounter:instructioncounter2|instructioncounter[31]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; regfile:regfile|Register_rtl_0_bypass[19]                                                                                    ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[23]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.541 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe3a[1]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.654 ; inst_rom:myInstructionROM|out[7]                                                                                             ; IFIDPipe:IFIDPipe|instructionROMOutIFID[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.656 ; EXMEMPipe:EXMEMPipe|pcPlus4EXMEM[1]                                                                                          ; MEMWBPipe:MEMWBPipe|pcPlus4MEMWB[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.658 ; inst_rom:myInstructionROM|out[27]                                                                                            ; IFIDPipe:IFIDPipe|instructionROMOutIFID[27]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.660 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[21]                                                                                  ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[21]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.663 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[15]                                                                                  ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[15]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; regfile:regfile|Register_rtl_0_bypass[28]                                                                                    ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[14]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[31]                                                                                          ; programcounter:pc|output1[31]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; regfile:regfile|Register_rtl_0_bypass[16]                                                                                    ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[26]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; regfile:regfile|Register_rtl_0_bypass[14]                                                                                    ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[28]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; regfile:regfile|Register_rtl_0_bypass[16]                                                                                    ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[26]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.669 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[18]                                                                                  ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[18]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.669 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[3]                                                                                   ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[3]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; IDEXPipe:IDEXPipe|branchAddressIDEX[0]                                                                                       ; EXMEMPipe:EXMEMPipe|pcPlus4EXMEM[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.674 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[1]                                                                                   ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.677 ; programcounter:pc|output1[0]                                                                                                 ; IFIDPipe:IFIDPipe|pcPlus4IFID[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.718 ; EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                                                                                            ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0|altsyncram_17m1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.058      ; 1.010      ;
; 0.727 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a17 ; regfile:regfile|Register_rtl_0_bypass[25]                                                                                   ; clock        ; clock       ; 0.000        ; -0.036     ; 0.957      ;
; 0.739 ; EXMEMPipe:EXMEMPipe|o_RT_DataEXMEM[9]                                                                                        ; data_memory:dmem|async_memory:data_seg|mem1~2                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.005      ;
; 0.756 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[4]                                                                                ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[4]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.022      ;
; 0.779 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[23]                                                                                           ; regfile:regfile|Register[2][23]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.045      ;
; 0.780 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[5]                                                                                            ; regfile:regfile|Register_rtl_0_bypass[37]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.780 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[8]                                                                                            ; regfile:regfile|Register_rtl_0_bypass[34]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.781 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[15]                                                                                           ; regfile:regfile|Register_rtl_0_bypass[27]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.782 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[16]                                                                                           ; regfile:regfile|Register_rtl_0_bypass[26]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.783 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[6]                                                                                            ; regfile:regfile|Register_rtl_0_bypass[36]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.783 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[19]                                                                                           ; regfile:regfile|Register_rtl_0_bypass[23]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.783 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[18]                                                                                           ; regfile:regfile|Register_rtl_0_bypass[24]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.783 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[30]                                                                                           ; regfile:regfile|Register[2][30]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.784 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[27]                                                                                           ; regfile:regfile|Register[2][27]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.785 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[12]                                                                                           ; regfile:regfile|Register_rtl_0_bypass[30]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.785 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[3]                                                                                            ; regfile:regfile|Register_rtl_0_bypass[39]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.787 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[20]                                                                                           ; regfile:regfile|Register_rtl_0_bypass[22]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.788 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_74h:cntr5|pre_hazard[0]              ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_74h:cntr5|pre_hazard[0]             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
; 0.789 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[28]                                                                                           ; regfile:regfile|Register[2][28]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.792 ; MEMWBPipe:MEMWBPipe|O_outMEMWB[2]                                                                                            ; regfile:regfile|Register_rtl_0_bypass[40]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.058      ;
; 0.795 ; counter:clockcounter|counter[16]                                                                                             ; counter:clockcounter|counter[16]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; instructioncounter:instructioncounter2|instructioncounter[0]                                                                 ; instructioncounter:instructioncounter2|instructioncounter[1]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; instructioncounter:instructioncounter2|instructioncounter[16]                                                                ; instructioncounter:instructioncounter2|instructioncounter[16]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; regfile:regfile|Register_rtl_0_bypass[42]                                                                                    ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[16]                                                                                  ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[16]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; regfile:regfile|Register_rtl_0_bypass[12]                                                                                    ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[30]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[23]                                                                                  ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[23]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; instructioncounter:instructioncounter2|instructioncounter[9]                                                                 ; instructioncounter:instructioncounter2|instructioncounter[9]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; regfile:regfile|Register_rtl_0_bypass[17]                                                                                    ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[25]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; instructioncounter:instructioncounter2|instructioncounter[11]                                                                ; instructioncounter:instructioncounter2|instructioncounter[11]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; regfile:regfile|Register_rtl_0_bypass[40]                                                                                    ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; regfile:regfile|Register_rtl_0_bypass[40]                                                                                    ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; regfile:regfile|Register_rtl_0_bypass[17]                                                                                    ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[25]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; counter:clockcounter|counter[1]                                                                                              ; counter:clockcounter|counter[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; counter:clockcounter|counter[17]                                                                                             ; counter:clockcounter|counter[17]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; instructioncounter:instructioncounter2|instructioncounter[17]                                                                ; instructioncounter:instructioncounter2|instructioncounter[17]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; regfile:regfile|Register_rtl_0_bypass[12]                                                                                    ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[30]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[2]                                                                                              ; counter:clockcounter|counter[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[4]                                                                                              ; counter:clockcounter|counter[4]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[7]                                                                                              ; counter:clockcounter|counter[7]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[9]                                                                                              ; counter:clockcounter|counter[9]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[11]                                                                                             ; counter:clockcounter|counter[11]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[13]                                                                                             ; counter:clockcounter|counter[13]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[14]                                                                                             ; counter:clockcounter|counter[14]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[15]                                                                                             ; counter:clockcounter|counter[15]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[18]                                                                                             ; counter:clockcounter|counter[18]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[20]                                                                                             ; counter:clockcounter|counter[20]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[23]                                                                                             ; counter:clockcounter|counter[23]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[25]                                                                                             ; counter:clockcounter|counter[25]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[27]                                                                                             ; counter:clockcounter|counter[27]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[29]                                                                                             ; counter:clockcounter|counter[29]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter:clockcounter|counter[30]                                                                                             ; counter:clockcounter|counter[30]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[2]                                                                 ; instructioncounter:instructioncounter2|instructioncounter[2]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[4]                                                                 ; instructioncounter:instructioncounter2|instructioncounter[4]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[7]                                                                 ; instructioncounter:instructioncounter2|instructioncounter[7]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[13]                                                                ; instructioncounter:instructioncounter2|instructioncounter[13]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[14]                                                                ; instructioncounter:instructioncounter2|instructioncounter[14]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[15]                                                                ; instructioncounter:instructioncounter2|instructioncounter[15]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[18]                                                                ; instructioncounter:instructioncounter2|instructioncounter[18]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; instructioncounter:instructioncounter2|instructioncounter[20]                                                                ; instructioncounter:instructioncounter2|instructioncounter[20]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a31 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a32 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
; -1.488 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a33 ; clock        ; clock       ; 1.000        ; 0.041      ; 2.494      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a31 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a32 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
; 2.219 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a33 ; clock        ; clock       ; 0.000        ; 0.041      ; 2.494      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; reset           ; clock      ; 4.725 ; 4.725 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; 5.970 ; 5.970 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; 5.970 ; 5.970 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; 4.949 ; 4.949 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; 5.431 ; 5.431 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; 5.510 ; 5.510 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; 1.889 ; 1.889 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; 4.599 ; 4.599 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; 4.804 ; 4.804 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; 6.793 ; 6.793 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; reset           ; clock      ; 0.362  ; 0.362  ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; -1.659 ; -1.659 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; -5.740 ; -5.740 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; -4.719 ; -4.719 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; -5.201 ; -5.201 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; -4.273 ; -4.273 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; -5.280 ; -5.280 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; -1.659 ; -1.659 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; -4.369 ; -4.369 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; -2.680 ; -2.680 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; -5.622 ; -5.622 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; -6.563 ; -6.563 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; counter[*]                     ; clock      ; 8.597  ; 8.597  ; Rise       ; clock           ;
;  counter[0]                    ; clock      ; 6.621  ; 6.621  ; Rise       ; clock           ;
;  counter[1]                    ; clock      ; 6.897  ; 6.897  ; Rise       ; clock           ;
;  counter[2]                    ; clock      ; 6.871  ; 6.871  ; Rise       ; clock           ;
;  counter[3]                    ; clock      ; 6.542  ; 6.542  ; Rise       ; clock           ;
;  counter[4]                    ; clock      ; 6.470  ; 6.470  ; Rise       ; clock           ;
;  counter[5]                    ; clock      ; 6.787  ; 6.787  ; Rise       ; clock           ;
;  counter[6]                    ; clock      ; 6.882  ; 6.882  ; Rise       ; clock           ;
;  counter[7]                    ; clock      ; 6.845  ; 6.845  ; Rise       ; clock           ;
;  counter[8]                    ; clock      ; 6.422  ; 6.422  ; Rise       ; clock           ;
;  counter[9]                    ; clock      ; 6.460  ; 6.460  ; Rise       ; clock           ;
;  counter[10]                   ; clock      ; 6.450  ; 6.450  ; Rise       ; clock           ;
;  counter[11]                   ; clock      ; 6.429  ; 6.429  ; Rise       ; clock           ;
;  counter[12]                   ; clock      ; 6.678  ; 6.678  ; Rise       ; clock           ;
;  counter[13]                   ; clock      ; 6.528  ; 6.528  ; Rise       ; clock           ;
;  counter[14]                   ; clock      ; 6.803  ; 6.803  ; Rise       ; clock           ;
;  counter[15]                   ; clock      ; 6.649  ; 6.649  ; Rise       ; clock           ;
;  counter[16]                   ; clock      ; 6.657  ; 6.657  ; Rise       ; clock           ;
;  counter[17]                   ; clock      ; 6.889  ; 6.889  ; Rise       ; clock           ;
;  counter[18]                   ; clock      ; 6.450  ; 6.450  ; Rise       ; clock           ;
;  counter[19]                   ; clock      ; 6.441  ; 6.441  ; Rise       ; clock           ;
;  counter[20]                   ; clock      ; 6.676  ; 6.676  ; Rise       ; clock           ;
;  counter[21]                   ; clock      ; 6.900  ; 6.900  ; Rise       ; clock           ;
;  counter[22]                   ; clock      ; 6.667  ; 6.667  ; Rise       ; clock           ;
;  counter[23]                   ; clock      ; 6.696  ; 6.696  ; Rise       ; clock           ;
;  counter[24]                   ; clock      ; 6.509  ; 6.509  ; Rise       ; clock           ;
;  counter[25]                   ; clock      ; 6.795  ; 6.795  ; Rise       ; clock           ;
;  counter[26]                   ; clock      ; 6.559  ; 6.559  ; Rise       ; clock           ;
;  counter[27]                   ; clock      ; 6.664  ; 6.664  ; Rise       ; clock           ;
;  counter[28]                   ; clock      ; 8.597  ; 8.597  ; Rise       ; clock           ;
;  counter[29]                   ; clock      ; 7.738  ; 7.738  ; Rise       ; clock           ;
;  counter[30]                   ; clock      ; 6.513  ; 6.513  ; Rise       ; clock           ;
;  counter[31]                   ; clock      ; 6.563  ; 6.563  ; Rise       ; clock           ;
; instructionROMOutMEMWBOut[*]   ; clock      ; 9.716  ; 9.716  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[0]  ; clock      ; 7.596  ; 7.596  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[1]  ; clock      ; 7.761  ; 7.761  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[2]  ; clock      ; 7.362  ; 7.362  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[3]  ; clock      ; 7.564  ; 7.564  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[4]  ; clock      ; 8.382  ; 8.382  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[5]  ; clock      ; 7.773  ; 7.773  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[6]  ; clock      ; 8.512  ; 8.512  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[7]  ; clock      ; 7.926  ; 7.926  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[11] ; clock      ; 9.005  ; 9.005  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[12] ; clock      ; 9.563  ; 9.563  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[13] ; clock      ; 8.315  ; 8.315  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[14] ; clock      ; 8.065  ; 8.065  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[15] ; clock      ; 8.315  ; 8.315  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[16] ; clock      ; 8.125  ; 8.125  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[17] ; clock      ; 8.603  ; 8.603  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[18] ; clock      ; 8.252  ; 8.252  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[19] ; clock      ; 7.598  ; 7.598  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[20] ; clock      ; 8.286  ; 8.286  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[21] ; clock      ; 9.716  ; 9.716  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[22] ; clock      ; 7.404  ; 7.404  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[23] ; clock      ; 8.216  ; 8.216  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[24] ; clock      ; 8.084  ; 8.084  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[25] ; clock      ; 8.094  ; 8.094  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[26] ; clock      ; 7.553  ; 7.553  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[27] ; clock      ; 7.662  ; 7.662  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[28] ; clock      ; 8.508  ; 8.508  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[29] ; clock      ; 8.109  ; 8.109  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[31] ; clock      ; 8.124  ; 8.124  ; Rise       ; clock           ;
; instructioncounter[*]          ; clock      ; 6.549  ; 6.549  ; Rise       ; clock           ;
;  instructioncounter[0]         ; clock      ; 6.052  ; 6.052  ; Rise       ; clock           ;
;  instructioncounter[1]         ; clock      ; 6.360  ; 6.360  ; Rise       ; clock           ;
;  instructioncounter[2]         ; clock      ; 6.358  ; 6.358  ; Rise       ; clock           ;
;  instructioncounter[3]         ; clock      ; 6.062  ; 6.062  ; Rise       ; clock           ;
;  instructioncounter[4]         ; clock      ; 6.322  ; 6.322  ; Rise       ; clock           ;
;  instructioncounter[5]         ; clock      ; 6.050  ; 6.050  ; Rise       ; clock           ;
;  instructioncounter[6]         ; clock      ; 6.051  ; 6.051  ; Rise       ; clock           ;
;  instructioncounter[7]         ; clock      ; 6.354  ; 6.354  ; Rise       ; clock           ;
;  instructioncounter[8]         ; clock      ; 6.358  ; 6.358  ; Rise       ; clock           ;
;  instructioncounter[9]         ; clock      ; 6.351  ; 6.351  ; Rise       ; clock           ;
;  instructioncounter[10]        ; clock      ; 6.535  ; 6.535  ; Rise       ; clock           ;
;  instructioncounter[11]        ; clock      ; 6.350  ; 6.350  ; Rise       ; clock           ;
;  instructioncounter[12]        ; clock      ; 6.357  ; 6.357  ; Rise       ; clock           ;
;  instructioncounter[13]        ; clock      ; 6.349  ; 6.349  ; Rise       ; clock           ;
;  instructioncounter[14]        ; clock      ; 6.379  ; 6.379  ; Rise       ; clock           ;
;  instructioncounter[15]        ; clock      ; 6.389  ; 6.389  ; Rise       ; clock           ;
;  instructioncounter[16]        ; clock      ; 6.042  ; 6.042  ; Rise       ; clock           ;
;  instructioncounter[17]        ; clock      ; 6.395  ; 6.395  ; Rise       ; clock           ;
;  instructioncounter[18]        ; clock      ; 6.352  ; 6.352  ; Rise       ; clock           ;
;  instructioncounter[19]        ; clock      ; 6.370  ; 6.370  ; Rise       ; clock           ;
;  instructioncounter[20]        ; clock      ; 6.349  ; 6.349  ; Rise       ; clock           ;
;  instructioncounter[21]        ; clock      ; 6.070  ; 6.070  ; Rise       ; clock           ;
;  instructioncounter[22]        ; clock      ; 6.069  ; 6.069  ; Rise       ; clock           ;
;  instructioncounter[23]        ; clock      ; 6.342  ; 6.342  ; Rise       ; clock           ;
;  instructioncounter[24]        ; clock      ; 6.363  ; 6.363  ; Rise       ; clock           ;
;  instructioncounter[25]        ; clock      ; 6.343  ; 6.343  ; Rise       ; clock           ;
;  instructioncounter[26]        ; clock      ; 6.398  ; 6.398  ; Rise       ; clock           ;
;  instructioncounter[27]        ; clock      ; 6.046  ; 6.046  ; Rise       ; clock           ;
;  instructioncounter[28]        ; clock      ; 6.352  ; 6.352  ; Rise       ; clock           ;
;  instructioncounter[29]        ; clock      ; 6.549  ; 6.549  ; Rise       ; clock           ;
;  instructioncounter[30]        ; clock      ; 6.351  ; 6.351  ; Rise       ; clock           ;
;  instructioncounter[31]        ; clock      ; 6.373  ; 6.373  ; Rise       ; clock           ;
; outputPC[*]                    ; clock      ; 21.306 ; 21.306 ; Rise       ; clock           ;
;  outputPC[0]                   ; clock      ; 19.433 ; 19.433 ; Rise       ; clock           ;
;  outputPC[1]                   ; clock      ; 20.522 ; 20.522 ; Rise       ; clock           ;
;  outputPC[2]                   ; clock      ; 21.303 ; 21.303 ; Rise       ; clock           ;
;  outputPC[3]                   ; clock      ; 19.615 ; 19.615 ; Rise       ; clock           ;
;  outputPC[4]                   ; clock      ; 20.518 ; 20.518 ; Rise       ; clock           ;
;  outputPC[5]                   ; clock      ; 19.733 ; 19.733 ; Rise       ; clock           ;
;  outputPC[6]                   ; clock      ; 18.801 ; 18.801 ; Rise       ; clock           ;
;  outputPC[7]                   ; clock      ; 19.493 ; 19.493 ; Rise       ; clock           ;
;  outputPC[8]                   ; clock      ; 18.984 ; 18.984 ; Rise       ; clock           ;
;  outputPC[9]                   ; clock      ; 19.568 ; 19.568 ; Rise       ; clock           ;
;  outputPC[10]                  ; clock      ; 20.683 ; 20.683 ; Rise       ; clock           ;
;  outputPC[11]                  ; clock      ; 20.123 ; 20.123 ; Rise       ; clock           ;
;  outputPC[12]                  ; clock      ; 21.133 ; 21.133 ; Rise       ; clock           ;
;  outputPC[13]                  ; clock      ; 19.305 ; 19.305 ; Rise       ; clock           ;
;  outputPC[14]                  ; clock      ; 19.738 ; 19.738 ; Rise       ; clock           ;
;  outputPC[15]                  ; clock      ; 19.997 ; 19.997 ; Rise       ; clock           ;
;  outputPC[16]                  ; clock      ; 19.722 ; 19.722 ; Rise       ; clock           ;
;  outputPC[17]                  ; clock      ; 18.986 ; 18.986 ; Rise       ; clock           ;
;  outputPC[18]                  ; clock      ; 19.262 ; 19.262 ; Rise       ; clock           ;
;  outputPC[19]                  ; clock      ; 20.292 ; 20.292 ; Rise       ; clock           ;
;  outputPC[20]                  ; clock      ; 19.979 ; 19.979 ; Rise       ; clock           ;
;  outputPC[21]                  ; clock      ; 20.001 ; 20.001 ; Rise       ; clock           ;
;  outputPC[22]                  ; clock      ; 19.838 ; 19.838 ; Rise       ; clock           ;
;  outputPC[23]                  ; clock      ; 19.895 ; 19.895 ; Rise       ; clock           ;
;  outputPC[24]                  ; clock      ; 21.306 ; 21.306 ; Rise       ; clock           ;
;  outputPC[25]                  ; clock      ; 19.567 ; 19.567 ; Rise       ; clock           ;
;  outputPC[26]                  ; clock      ; 20.652 ; 20.652 ; Rise       ; clock           ;
;  outputPC[27]                  ; clock      ; 20.818 ; 20.818 ; Rise       ; clock           ;
;  outputPC[28]                  ; clock      ; 19.826 ; 19.826 ; Rise       ; clock           ;
;  outputPC[29]                  ; clock      ; 20.528 ; 20.528 ; Rise       ; clock           ;
;  outputPC[30]                  ; clock      ; 20.018 ; 20.018 ; Rise       ; clock           ;
;  outputPC[31]                  ; clock      ; 19.129 ; 19.129 ; Rise       ; clock           ;
; outputReg[*]                   ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  outputReg[0]                  ; clock      ; 8.480  ; 8.480  ; Rise       ; clock           ;
;  outputReg[1]                  ; clock      ; 6.977  ; 6.977  ; Rise       ; clock           ;
;  outputReg[2]                  ; clock      ; 7.018  ; 7.018  ; Rise       ; clock           ;
;  outputReg[3]                  ; clock      ; 7.396  ; 7.396  ; Rise       ; clock           ;
;  outputReg[4]                  ; clock      ; 7.129  ; 7.129  ; Rise       ; clock           ;
;  outputReg[5]                  ; clock      ; 6.746  ; 6.746  ; Rise       ; clock           ;
;  outputReg[6]                  ; clock      ; 7.502  ; 7.502  ; Rise       ; clock           ;
;  outputReg[7]                  ; clock      ; 8.547  ; 8.547  ; Rise       ; clock           ;
;  outputReg[8]                  ; clock      ; 7.336  ; 7.336  ; Rise       ; clock           ;
;  outputReg[9]                  ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  outputReg[10]                 ; clock      ; 7.441  ; 7.441  ; Rise       ; clock           ;
;  outputReg[11]                 ; clock      ; 8.244  ; 8.244  ; Rise       ; clock           ;
;  outputReg[12]                 ; clock      ; 7.963  ; 7.963  ; Rise       ; clock           ;
;  outputReg[13]                 ; clock      ; 7.432  ; 7.432  ; Rise       ; clock           ;
;  outputReg[14]                 ; clock      ; 7.194  ; 7.194  ; Rise       ; clock           ;
;  outputReg[15]                 ; clock      ; 7.791  ; 7.791  ; Rise       ; clock           ;
;  outputReg[16]                 ; clock      ; 7.141  ; 7.141  ; Rise       ; clock           ;
;  outputReg[17]                 ; clock      ; 6.952  ; 6.952  ; Rise       ; clock           ;
;  outputReg[18]                 ; clock      ; 7.160  ; 7.160  ; Rise       ; clock           ;
;  outputReg[19]                 ; clock      ; 6.916  ; 6.916  ; Rise       ; clock           ;
;  outputReg[20]                 ; clock      ; 7.452  ; 7.452  ; Rise       ; clock           ;
;  outputReg[21]                 ; clock      ; 7.737  ; 7.737  ; Rise       ; clock           ;
;  outputReg[22]                 ; clock      ; 7.279  ; 7.279  ; Rise       ; clock           ;
;  outputReg[23]                 ; clock      ; 8.295  ; 8.295  ; Rise       ; clock           ;
;  outputReg[24]                 ; clock      ; 7.813  ; 7.813  ; Rise       ; clock           ;
;  outputReg[25]                 ; clock      ; 7.504  ; 7.504  ; Rise       ; clock           ;
;  outputReg[26]                 ; clock      ; 7.760  ; 7.760  ; Rise       ; clock           ;
;  outputReg[27]                 ; clock      ; 7.904  ; 7.904  ; Rise       ; clock           ;
;  outputReg[28]                 ; clock      ; 7.542  ; 7.542  ; Rise       ; clock           ;
;  outputReg[29]                 ; clock      ; 8.074  ; 8.074  ; Rise       ; clock           ;
;  outputReg[30]                 ; clock      ; 8.384  ; 8.384  ; Rise       ; clock           ;
;  outputReg[31]                 ; clock      ; 8.071  ; 8.071  ; Rise       ; clock           ;
; outputwriteDataOrPC[*]         ; clock      ; 11.933 ; 11.933 ; Rise       ; clock           ;
;  outputwriteDataOrPC[0]        ; clock      ; 10.256 ; 10.256 ; Rise       ; clock           ;
;  outputwriteDataOrPC[1]        ; clock      ; 9.964  ; 9.964  ; Rise       ; clock           ;
;  outputwriteDataOrPC[2]        ; clock      ; 9.551  ; 9.551  ; Rise       ; clock           ;
;  outputwriteDataOrPC[3]        ; clock      ; 10.137 ; 10.137 ; Rise       ; clock           ;
;  outputwriteDataOrPC[4]        ; clock      ; 11.933 ; 11.933 ; Rise       ; clock           ;
;  outputwriteDataOrPC[5]        ; clock      ; 9.151  ; 9.151  ; Rise       ; clock           ;
;  outputwriteDataOrPC[6]        ; clock      ; 9.599  ; 9.599  ; Rise       ; clock           ;
;  outputwriteDataOrPC[7]        ; clock      ; 9.644  ; 9.644  ; Rise       ; clock           ;
;  outputwriteDataOrPC[8]        ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  outputwriteDataOrPC[9]        ; clock      ; 10.029 ; 10.029 ; Rise       ; clock           ;
;  outputwriteDataOrPC[10]       ; clock      ; 10.552 ; 10.552 ; Rise       ; clock           ;
;  outputwriteDataOrPC[11]       ; clock      ; 9.348  ; 9.348  ; Rise       ; clock           ;
;  outputwriteDataOrPC[12]       ; clock      ; 10.046 ; 10.046 ; Rise       ; clock           ;
;  outputwriteDataOrPC[13]       ; clock      ; 10.599 ; 10.599 ; Rise       ; clock           ;
;  outputwriteDataOrPC[14]       ; clock      ; 9.615  ; 9.615  ; Rise       ; clock           ;
;  outputwriteDataOrPC[15]       ; clock      ; 9.584  ; 9.584  ; Rise       ; clock           ;
;  outputwriteDataOrPC[16]       ; clock      ; 10.696 ; 10.696 ; Rise       ; clock           ;
;  outputwriteDataOrPC[17]       ; clock      ; 9.822  ; 9.822  ; Rise       ; clock           ;
;  outputwriteDataOrPC[18]       ; clock      ; 9.418  ; 9.418  ; Rise       ; clock           ;
;  outputwriteDataOrPC[19]       ; clock      ; 10.389 ; 10.389 ; Rise       ; clock           ;
;  outputwriteDataOrPC[20]       ; clock      ; 10.629 ; 10.629 ; Rise       ; clock           ;
;  outputwriteDataOrPC[21]       ; clock      ; 9.538  ; 9.538  ; Rise       ; clock           ;
;  outputwriteDataOrPC[22]       ; clock      ; 10.015 ; 10.015 ; Rise       ; clock           ;
;  outputwriteDataOrPC[23]       ; clock      ; 10.796 ; 10.796 ; Rise       ; clock           ;
;  outputwriteDataOrPC[24]       ; clock      ; 11.381 ; 11.381 ; Rise       ; clock           ;
;  outputwriteDataOrPC[25]       ; clock      ; 10.540 ; 10.540 ; Rise       ; clock           ;
;  outputwriteDataOrPC[26]       ; clock      ; 10.903 ; 10.903 ; Rise       ; clock           ;
;  outputwriteDataOrPC[27]       ; clock      ; 9.407  ; 9.407  ; Rise       ; clock           ;
;  outputwriteDataOrPC[28]       ; clock      ; 10.321 ; 10.321 ; Rise       ; clock           ;
;  outputwriteDataOrPC[29]       ; clock      ; 9.803  ; 9.803  ; Rise       ; clock           ;
;  outputwriteDataOrPC[30]       ; clock      ; 9.196  ; 9.196  ; Rise       ; clock           ;
;  outputwriteDataOrPC[31]       ; clock      ; 9.665  ; 9.665  ; Rise       ; clock           ;
; serial_out[*]                  ; clock      ; 8.226  ; 8.226  ; Rise       ; clock           ;
;  serial_out[0]                 ; clock      ; 7.852  ; 7.852  ; Rise       ; clock           ;
;  serial_out[1]                 ; clock      ; 8.226  ; 8.226  ; Rise       ; clock           ;
;  serial_out[2]                 ; clock      ; 7.660  ; 7.660  ; Rise       ; clock           ;
;  serial_out[3]                 ; clock      ; 7.547  ; 7.547  ; Rise       ; clock           ;
;  serial_out[4]                 ; clock      ; 7.639  ; 7.639  ; Rise       ; clock           ;
;  serial_out[5]                 ; clock      ; 7.647  ; 7.647  ; Rise       ; clock           ;
;  serial_out[6]                 ; clock      ; 7.909  ; 7.909  ; Rise       ; clock           ;
;  serial_out[7]                 ; clock      ; 7.847  ; 7.847  ; Rise       ; clock           ;
; serial_wren_out                ; clock      ; 7.966  ; 7.966  ; Rise       ; clock           ;
+--------------------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; counter[*]                     ; clock      ; 6.422  ; 6.422  ; Rise       ; clock           ;
;  counter[0]                    ; clock      ; 6.621  ; 6.621  ; Rise       ; clock           ;
;  counter[1]                    ; clock      ; 6.897  ; 6.897  ; Rise       ; clock           ;
;  counter[2]                    ; clock      ; 6.871  ; 6.871  ; Rise       ; clock           ;
;  counter[3]                    ; clock      ; 6.542  ; 6.542  ; Rise       ; clock           ;
;  counter[4]                    ; clock      ; 6.470  ; 6.470  ; Rise       ; clock           ;
;  counter[5]                    ; clock      ; 6.787  ; 6.787  ; Rise       ; clock           ;
;  counter[6]                    ; clock      ; 6.882  ; 6.882  ; Rise       ; clock           ;
;  counter[7]                    ; clock      ; 6.845  ; 6.845  ; Rise       ; clock           ;
;  counter[8]                    ; clock      ; 6.422  ; 6.422  ; Rise       ; clock           ;
;  counter[9]                    ; clock      ; 6.460  ; 6.460  ; Rise       ; clock           ;
;  counter[10]                   ; clock      ; 6.450  ; 6.450  ; Rise       ; clock           ;
;  counter[11]                   ; clock      ; 6.429  ; 6.429  ; Rise       ; clock           ;
;  counter[12]                   ; clock      ; 6.678  ; 6.678  ; Rise       ; clock           ;
;  counter[13]                   ; clock      ; 6.528  ; 6.528  ; Rise       ; clock           ;
;  counter[14]                   ; clock      ; 6.803  ; 6.803  ; Rise       ; clock           ;
;  counter[15]                   ; clock      ; 6.649  ; 6.649  ; Rise       ; clock           ;
;  counter[16]                   ; clock      ; 6.657  ; 6.657  ; Rise       ; clock           ;
;  counter[17]                   ; clock      ; 6.889  ; 6.889  ; Rise       ; clock           ;
;  counter[18]                   ; clock      ; 6.450  ; 6.450  ; Rise       ; clock           ;
;  counter[19]                   ; clock      ; 6.441  ; 6.441  ; Rise       ; clock           ;
;  counter[20]                   ; clock      ; 6.676  ; 6.676  ; Rise       ; clock           ;
;  counter[21]                   ; clock      ; 6.900  ; 6.900  ; Rise       ; clock           ;
;  counter[22]                   ; clock      ; 6.667  ; 6.667  ; Rise       ; clock           ;
;  counter[23]                   ; clock      ; 6.696  ; 6.696  ; Rise       ; clock           ;
;  counter[24]                   ; clock      ; 6.509  ; 6.509  ; Rise       ; clock           ;
;  counter[25]                   ; clock      ; 6.795  ; 6.795  ; Rise       ; clock           ;
;  counter[26]                   ; clock      ; 6.559  ; 6.559  ; Rise       ; clock           ;
;  counter[27]                   ; clock      ; 6.664  ; 6.664  ; Rise       ; clock           ;
;  counter[28]                   ; clock      ; 8.597  ; 8.597  ; Rise       ; clock           ;
;  counter[29]                   ; clock      ; 7.738  ; 7.738  ; Rise       ; clock           ;
;  counter[30]                   ; clock      ; 6.513  ; 6.513  ; Rise       ; clock           ;
;  counter[31]                   ; clock      ; 6.563  ; 6.563  ; Rise       ; clock           ;
; instructionROMOutMEMWBOut[*]   ; clock      ; 7.362  ; 7.362  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[0]  ; clock      ; 7.596  ; 7.596  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[1]  ; clock      ; 7.761  ; 7.761  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[2]  ; clock      ; 7.362  ; 7.362  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[3]  ; clock      ; 7.564  ; 7.564  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[4]  ; clock      ; 8.382  ; 8.382  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[5]  ; clock      ; 7.773  ; 7.773  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[6]  ; clock      ; 8.512  ; 8.512  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[7]  ; clock      ; 7.926  ; 7.926  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[11] ; clock      ; 9.005  ; 9.005  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[12] ; clock      ; 9.563  ; 9.563  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[13] ; clock      ; 8.315  ; 8.315  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[14] ; clock      ; 8.065  ; 8.065  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[15] ; clock      ; 8.315  ; 8.315  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[16] ; clock      ; 8.125  ; 8.125  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[17] ; clock      ; 8.603  ; 8.603  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[18] ; clock      ; 8.252  ; 8.252  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[19] ; clock      ; 7.598  ; 7.598  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[20] ; clock      ; 8.286  ; 8.286  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[21] ; clock      ; 9.716  ; 9.716  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[22] ; clock      ; 7.404  ; 7.404  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[23] ; clock      ; 8.216  ; 8.216  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[24] ; clock      ; 8.084  ; 8.084  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[25] ; clock      ; 8.094  ; 8.094  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[26] ; clock      ; 7.553  ; 7.553  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[27] ; clock      ; 7.662  ; 7.662  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[28] ; clock      ; 8.508  ; 8.508  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[29] ; clock      ; 8.109  ; 8.109  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[31] ; clock      ; 8.124  ; 8.124  ; Rise       ; clock           ;
; instructioncounter[*]          ; clock      ; 6.042  ; 6.042  ; Rise       ; clock           ;
;  instructioncounter[0]         ; clock      ; 6.052  ; 6.052  ; Rise       ; clock           ;
;  instructioncounter[1]         ; clock      ; 6.360  ; 6.360  ; Rise       ; clock           ;
;  instructioncounter[2]         ; clock      ; 6.358  ; 6.358  ; Rise       ; clock           ;
;  instructioncounter[3]         ; clock      ; 6.062  ; 6.062  ; Rise       ; clock           ;
;  instructioncounter[4]         ; clock      ; 6.322  ; 6.322  ; Rise       ; clock           ;
;  instructioncounter[5]         ; clock      ; 6.050  ; 6.050  ; Rise       ; clock           ;
;  instructioncounter[6]         ; clock      ; 6.051  ; 6.051  ; Rise       ; clock           ;
;  instructioncounter[7]         ; clock      ; 6.354  ; 6.354  ; Rise       ; clock           ;
;  instructioncounter[8]         ; clock      ; 6.358  ; 6.358  ; Rise       ; clock           ;
;  instructioncounter[9]         ; clock      ; 6.351  ; 6.351  ; Rise       ; clock           ;
;  instructioncounter[10]        ; clock      ; 6.535  ; 6.535  ; Rise       ; clock           ;
;  instructioncounter[11]        ; clock      ; 6.350  ; 6.350  ; Rise       ; clock           ;
;  instructioncounter[12]        ; clock      ; 6.357  ; 6.357  ; Rise       ; clock           ;
;  instructioncounter[13]        ; clock      ; 6.349  ; 6.349  ; Rise       ; clock           ;
;  instructioncounter[14]        ; clock      ; 6.379  ; 6.379  ; Rise       ; clock           ;
;  instructioncounter[15]        ; clock      ; 6.389  ; 6.389  ; Rise       ; clock           ;
;  instructioncounter[16]        ; clock      ; 6.042  ; 6.042  ; Rise       ; clock           ;
;  instructioncounter[17]        ; clock      ; 6.395  ; 6.395  ; Rise       ; clock           ;
;  instructioncounter[18]        ; clock      ; 6.352  ; 6.352  ; Rise       ; clock           ;
;  instructioncounter[19]        ; clock      ; 6.370  ; 6.370  ; Rise       ; clock           ;
;  instructioncounter[20]        ; clock      ; 6.349  ; 6.349  ; Rise       ; clock           ;
;  instructioncounter[21]        ; clock      ; 6.070  ; 6.070  ; Rise       ; clock           ;
;  instructioncounter[22]        ; clock      ; 6.069  ; 6.069  ; Rise       ; clock           ;
;  instructioncounter[23]        ; clock      ; 6.342  ; 6.342  ; Rise       ; clock           ;
;  instructioncounter[24]        ; clock      ; 6.363  ; 6.363  ; Rise       ; clock           ;
;  instructioncounter[25]        ; clock      ; 6.343  ; 6.343  ; Rise       ; clock           ;
;  instructioncounter[26]        ; clock      ; 6.398  ; 6.398  ; Rise       ; clock           ;
;  instructioncounter[27]        ; clock      ; 6.046  ; 6.046  ; Rise       ; clock           ;
;  instructioncounter[28]        ; clock      ; 6.352  ; 6.352  ; Rise       ; clock           ;
;  instructioncounter[29]        ; clock      ; 6.549  ; 6.549  ; Rise       ; clock           ;
;  instructioncounter[30]        ; clock      ; 6.351  ; 6.351  ; Rise       ; clock           ;
;  instructioncounter[31]        ; clock      ; 6.373  ; 6.373  ; Rise       ; clock           ;
; outputPC[*]                    ; clock      ; 7.813  ; 7.813  ; Rise       ; clock           ;
;  outputPC[0]                   ; clock      ; 9.233  ; 9.233  ; Rise       ; clock           ;
;  outputPC[1]                   ; clock      ; 9.281  ; 9.281  ; Rise       ; clock           ;
;  outputPC[2]                   ; clock      ; 11.383 ; 11.383 ; Rise       ; clock           ;
;  outputPC[3]                   ; clock      ; 8.940  ; 8.940  ; Rise       ; clock           ;
;  outputPC[4]                   ; clock      ; 9.909  ; 9.909  ; Rise       ; clock           ;
;  outputPC[5]                   ; clock      ; 8.999  ; 8.999  ; Rise       ; clock           ;
;  outputPC[6]                   ; clock      ; 7.968  ; 7.968  ; Rise       ; clock           ;
;  outputPC[7]                   ; clock      ; 8.664  ; 8.664  ; Rise       ; clock           ;
;  outputPC[8]                   ; clock      ; 8.102  ; 8.102  ; Rise       ; clock           ;
;  outputPC[9]                   ; clock      ; 9.388  ; 9.388  ; Rise       ; clock           ;
;  outputPC[10]                  ; clock      ; 8.847  ; 8.847  ; Rise       ; clock           ;
;  outputPC[11]                  ; clock      ; 9.737  ; 9.737  ; Rise       ; clock           ;
;  outputPC[12]                  ; clock      ; 9.549  ; 9.549  ; Rise       ; clock           ;
;  outputPC[13]                  ; clock      ; 8.234  ; 8.234  ; Rise       ; clock           ;
;  outputPC[14]                  ; clock      ; 8.805  ; 8.805  ; Rise       ; clock           ;
;  outputPC[15]                  ; clock      ; 8.828  ; 8.828  ; Rise       ; clock           ;
;  outputPC[16]                  ; clock      ; 8.352  ; 8.352  ; Rise       ; clock           ;
;  outputPC[17]                  ; clock      ; 8.098  ; 8.098  ; Rise       ; clock           ;
;  outputPC[18]                  ; clock      ; 8.517  ; 8.517  ; Rise       ; clock           ;
;  outputPC[19]                  ; clock      ; 9.296  ; 9.296  ; Rise       ; clock           ;
;  outputPC[20]                  ; clock      ; 9.383  ; 9.383  ; Rise       ; clock           ;
;  outputPC[21]                  ; clock      ; 9.937  ; 9.937  ; Rise       ; clock           ;
;  outputPC[22]                  ; clock      ; 8.060  ; 8.060  ; Rise       ; clock           ;
;  outputPC[23]                  ; clock      ; 8.393  ; 8.393  ; Rise       ; clock           ;
;  outputPC[24]                  ; clock      ; 9.520  ; 9.520  ; Rise       ; clock           ;
;  outputPC[25]                  ; clock      ; 8.030  ; 8.030  ; Rise       ; clock           ;
;  outputPC[26]                  ; clock      ; 8.830  ; 8.830  ; Rise       ; clock           ;
;  outputPC[27]                  ; clock      ; 9.118  ; 9.118  ; Rise       ; clock           ;
;  outputPC[28]                  ; clock      ; 8.379  ; 8.379  ; Rise       ; clock           ;
;  outputPC[29]                  ; clock      ; 9.009  ; 9.009  ; Rise       ; clock           ;
;  outputPC[30]                  ; clock      ; 8.852  ; 8.852  ; Rise       ; clock           ;
;  outputPC[31]                  ; clock      ; 7.813  ; 7.813  ; Rise       ; clock           ;
; outputReg[*]                   ; clock      ; 6.746  ; 6.746  ; Rise       ; clock           ;
;  outputReg[0]                  ; clock      ; 8.480  ; 8.480  ; Rise       ; clock           ;
;  outputReg[1]                  ; clock      ; 6.977  ; 6.977  ; Rise       ; clock           ;
;  outputReg[2]                  ; clock      ; 7.018  ; 7.018  ; Rise       ; clock           ;
;  outputReg[3]                  ; clock      ; 7.396  ; 7.396  ; Rise       ; clock           ;
;  outputReg[4]                  ; clock      ; 7.129  ; 7.129  ; Rise       ; clock           ;
;  outputReg[5]                  ; clock      ; 6.746  ; 6.746  ; Rise       ; clock           ;
;  outputReg[6]                  ; clock      ; 7.502  ; 7.502  ; Rise       ; clock           ;
;  outputReg[7]                  ; clock      ; 8.547  ; 8.547  ; Rise       ; clock           ;
;  outputReg[8]                  ; clock      ; 7.336  ; 7.336  ; Rise       ; clock           ;
;  outputReg[9]                  ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  outputReg[10]                 ; clock      ; 7.441  ; 7.441  ; Rise       ; clock           ;
;  outputReg[11]                 ; clock      ; 8.244  ; 8.244  ; Rise       ; clock           ;
;  outputReg[12]                 ; clock      ; 7.963  ; 7.963  ; Rise       ; clock           ;
;  outputReg[13]                 ; clock      ; 7.432  ; 7.432  ; Rise       ; clock           ;
;  outputReg[14]                 ; clock      ; 7.194  ; 7.194  ; Rise       ; clock           ;
;  outputReg[15]                 ; clock      ; 7.791  ; 7.791  ; Rise       ; clock           ;
;  outputReg[16]                 ; clock      ; 7.141  ; 7.141  ; Rise       ; clock           ;
;  outputReg[17]                 ; clock      ; 6.952  ; 6.952  ; Rise       ; clock           ;
;  outputReg[18]                 ; clock      ; 7.160  ; 7.160  ; Rise       ; clock           ;
;  outputReg[19]                 ; clock      ; 6.916  ; 6.916  ; Rise       ; clock           ;
;  outputReg[20]                 ; clock      ; 7.452  ; 7.452  ; Rise       ; clock           ;
;  outputReg[21]                 ; clock      ; 7.737  ; 7.737  ; Rise       ; clock           ;
;  outputReg[22]                 ; clock      ; 7.279  ; 7.279  ; Rise       ; clock           ;
;  outputReg[23]                 ; clock      ; 8.295  ; 8.295  ; Rise       ; clock           ;
;  outputReg[24]                 ; clock      ; 7.813  ; 7.813  ; Rise       ; clock           ;
;  outputReg[25]                 ; clock      ; 7.504  ; 7.504  ; Rise       ; clock           ;
;  outputReg[26]                 ; clock      ; 7.760  ; 7.760  ; Rise       ; clock           ;
;  outputReg[27]                 ; clock      ; 7.904  ; 7.904  ; Rise       ; clock           ;
;  outputReg[28]                 ; clock      ; 7.542  ; 7.542  ; Rise       ; clock           ;
;  outputReg[29]                 ; clock      ; 8.074  ; 8.074  ; Rise       ; clock           ;
;  outputReg[30]                 ; clock      ; 8.384  ; 8.384  ; Rise       ; clock           ;
;  outputReg[31]                 ; clock      ; 8.071  ; 8.071  ; Rise       ; clock           ;
; outputwriteDataOrPC[*]         ; clock      ; 7.543  ; 7.543  ; Rise       ; clock           ;
;  outputwriteDataOrPC[0]        ; clock      ; 7.886  ; 7.886  ; Rise       ; clock           ;
;  outputwriteDataOrPC[1]        ; clock      ; 7.543  ; 7.543  ; Rise       ; clock           ;
;  outputwriteDataOrPC[2]        ; clock      ; 8.691  ; 8.691  ; Rise       ; clock           ;
;  outputwriteDataOrPC[3]        ; clock      ; 9.225  ; 9.225  ; Rise       ; clock           ;
;  outputwriteDataOrPC[4]        ; clock      ; 10.856 ; 10.856 ; Rise       ; clock           ;
;  outputwriteDataOrPC[5]        ; clock      ; 7.957  ; 7.957  ; Rise       ; clock           ;
;  outputwriteDataOrPC[6]        ; clock      ; 8.425  ; 8.425  ; Rise       ; clock           ;
;  outputwriteDataOrPC[7]        ; clock      ; 8.707  ; 8.707  ; Rise       ; clock           ;
;  outputwriteDataOrPC[8]        ; clock      ; 8.300  ; 8.300  ; Rise       ; clock           ;
;  outputwriteDataOrPC[9]        ; clock      ; 9.070  ; 9.070  ; Rise       ; clock           ;
;  outputwriteDataOrPC[10]       ; clock      ; 9.232  ; 9.232  ; Rise       ; clock           ;
;  outputwriteDataOrPC[11]       ; clock      ; 8.392  ; 8.392  ; Rise       ; clock           ;
;  outputwriteDataOrPC[12]       ; clock      ; 8.317  ; 8.317  ; Rise       ; clock           ;
;  outputwriteDataOrPC[13]       ; clock      ; 9.644  ; 9.644  ; Rise       ; clock           ;
;  outputwriteDataOrPC[14]       ; clock      ; 8.634  ; 8.634  ; Rise       ; clock           ;
;  outputwriteDataOrPC[15]       ; clock      ; 8.069  ; 8.069  ; Rise       ; clock           ;
;  outputwriteDataOrPC[16]       ; clock      ; 9.760  ; 9.760  ; Rise       ; clock           ;
;  outputwriteDataOrPC[17]       ; clock      ; 8.723  ; 8.723  ; Rise       ; clock           ;
;  outputwriteDataOrPC[18]       ; clock      ; 8.199  ; 8.199  ; Rise       ; clock           ;
;  outputwriteDataOrPC[19]       ; clock      ; 9.258  ; 9.258  ; Rise       ; clock           ;
;  outputwriteDataOrPC[20]       ; clock      ; 8.969  ; 8.969  ; Rise       ; clock           ;
;  outputwriteDataOrPC[21]       ; clock      ; 8.387  ; 8.387  ; Rise       ; clock           ;
;  outputwriteDataOrPC[22]       ; clock      ; 9.120  ; 9.120  ; Rise       ; clock           ;
;  outputwriteDataOrPC[23]       ; clock      ; 8.951  ; 8.951  ; Rise       ; clock           ;
;  outputwriteDataOrPC[24]       ; clock      ; 9.535  ; 9.535  ; Rise       ; clock           ;
;  outputwriteDataOrPC[25]       ; clock      ; 8.696  ; 8.696  ; Rise       ; clock           ;
;  outputwriteDataOrPC[26]       ; clock      ; 9.057  ; 9.057  ; Rise       ; clock           ;
;  outputwriteDataOrPC[27]       ; clock      ; 8.463  ; 8.463  ; Rise       ; clock           ;
;  outputwriteDataOrPC[28]       ; clock      ; 8.477  ; 8.477  ; Rise       ; clock           ;
;  outputwriteDataOrPC[29]       ; clock      ; 8.905  ; 8.905  ; Rise       ; clock           ;
;  outputwriteDataOrPC[30]       ; clock      ; 8.281  ; 8.281  ; Rise       ; clock           ;
;  outputwriteDataOrPC[31]       ; clock      ; 8.491  ; 8.491  ; Rise       ; clock           ;
; serial_out[*]                  ; clock      ; 7.547  ; 7.547  ; Rise       ; clock           ;
;  serial_out[0]                 ; clock      ; 7.852  ; 7.852  ; Rise       ; clock           ;
;  serial_out[1]                 ; clock      ; 8.226  ; 8.226  ; Rise       ; clock           ;
;  serial_out[2]                 ; clock      ; 7.660  ; 7.660  ; Rise       ; clock           ;
;  serial_out[3]                 ; clock      ; 7.547  ; 7.547  ; Rise       ; clock           ;
;  serial_out[4]                 ; clock      ; 7.639  ; 7.639  ; Rise       ; clock           ;
;  serial_out[5]                 ; clock      ; 7.647  ; 7.647  ; Rise       ; clock           ;
;  serial_out[6]                 ; clock      ; 7.909  ; 7.909  ; Rise       ; clock           ;
;  serial_out[7]                 ; clock      ; 7.847  ; 7.847  ; Rise       ; clock           ;
; serial_wren_out                ; clock      ; 7.966  ; 7.966  ; Rise       ; clock           ;
+--------------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -6.572 ; -4548.393     ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.341 ; -11.594       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.202 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -3924.188             ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.572 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.100     ; 7.504      ;
; -6.530 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.077     ; 7.485      ;
; -6.523 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.099     ; 7.456      ;
; -6.516 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.100     ; 7.448      ;
; -6.515 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.092     ; 7.455      ;
; -6.512 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.083     ; 7.461      ;
; -6.440 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.086     ; 7.386      ;
; -6.440 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.100     ; 7.372      ;
; -6.437 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[22]                                                                                            ; clock        ; clock       ; 1.000        ; -0.102     ; 7.367      ;
; -6.429 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[31]                                                                                            ; clock        ; clock       ; 1.000        ; -0.093     ; 7.368      ;
; -6.427 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.078     ; 7.381      ;
; -6.426 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[26]                                                                                            ; clock        ; clock       ; 1.000        ; -0.086     ; 7.372      ;
; -6.420 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[1]                                                                                             ; clock        ; clock       ; 1.000        ; -0.073     ; 7.379      ;
; -6.412 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.006      ; 7.417      ;
; -6.411 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ram_block1a5~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.012      ; 7.422      ;
; -6.410 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.383      ;
; -6.407 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[24]                                                                                            ; clock        ; clock       ; 1.000        ; -0.073     ; 7.366      ;
; -6.407 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.075      ; 7.481      ;
; -6.405 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.378      ;
; -6.404 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_85m1:auto_generated|ram_block1a1~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.012      ; 7.415      ;
; -6.399 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[29]                                                                                            ; clock        ; clock       ; 1.000        ; -0.092     ; 7.339      ;
; -6.398 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.077     ; 7.353      ;
; -6.396 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.369      ;
; -6.394 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ram_block1a1~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.009      ; 7.402      ;
; -6.391 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.099     ; 7.324      ;
; -6.391 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.364      ;
; -6.388 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_75m1:auto_generated|ram_block1a5~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.013      ; 7.400      ;
; -6.384 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg9 ; clock        ; clock       ; 1.000        ; 0.006      ; 7.389      ;
; -6.384 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated|ram_block1a1~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.080      ; 7.463      ;
; -6.384 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.100     ; 7.316      ;
; -6.383 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.092     ; 7.323      ;
; -6.380 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.083     ; 7.329      ;
; -6.378 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated|ram_block1a1~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.011      ; 7.388      ;
; -6.375 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[27]                                                                                            ; clock        ; clock       ; 1.000        ; -0.083     ; 7.324      ;
; -6.373 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ram_block1a1~portb_address_reg9  ; clock        ; clock       ; 1.000        ; 0.009      ; 7.381      ;
; -6.372 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_85m1:auto_generated|ram_block1a1~portb_address_reg9  ; clock        ; clock       ; 1.000        ; 0.012      ; 7.383      ;
; -6.368 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.036     ; 7.364      ;
; -6.364 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[17]                                                                                            ; clock        ; clock       ; 1.000        ; -0.075     ; 7.321      ;
; -6.363 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.036     ; 7.359      ;
; -6.361 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 7.335      ;
; -6.357 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated|ram_block1a1~portb_address_reg9 ; clock        ; clock       ; 1.000        ; 0.011      ; 7.367      ;
; -6.356 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[23]                                                                                            ; clock        ; clock       ; 1.000        ; -0.080     ; 7.308      ;
; -6.356 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 7.330      ;
; -6.355 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_75m1:auto_generated|ram_block1a5~portb_address_reg9  ; clock        ; clock       ; 1.000        ; 0.013      ; 7.367      ;
; -6.354 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.327      ;
; -6.354 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.036     ; 7.350      ;
; -6.353 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.051     ; 7.334      ;
; -6.350 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 7.340      ;
; -6.349 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.036     ; 7.345      ;
; -6.349 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.322      ;
; -6.348 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.051     ; 7.329      ;
; -6.347 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 7.321      ;
; -6.345 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 7.335      ;
; -6.343 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[11]                                                                                            ; clock        ; clock       ; 1.000        ; -0.075     ; 7.300      ;
; -6.342 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.058     ; 7.316      ;
; -6.340 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.313      ;
; -6.339 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.051     ; 7.320      ;
; -6.336 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[26]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 7.326      ;
; -6.335 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.308      ;
; -6.334 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[28]                                                                                            ; clock        ; clock       ; 1.000        ; -0.051     ; 7.315      ;
; -6.331 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[28]                                                                              ; inst_rom:myInstructionROM|out[2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.042     ; 7.321      ;
; -6.328 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[6]                                                                                             ; clock        ; clock       ; 1.000        ; -0.074     ; 7.286      ;
; -6.326 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a0~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.065      ; 7.390      ;
; -6.324 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[18]                                                                                            ; clock        ; clock       ; 1.000        ; -0.077     ; 7.279      ;
; -6.323 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[1]                                                                               ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.053     ; 7.302      ;
; -6.316 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.031     ; 7.317      ;
; -6.312 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[19]                                                                                            ; clock        ; clock       ; 1.000        ; -0.056     ; 7.288      ;
; -6.310 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.031     ; 7.311      ;
; -6.309 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[2]                                                                               ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.056     ; 7.285      ;
; -6.308 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.086     ; 7.254      ;
; -6.308 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[22]                                                                                 ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.053     ; 7.287      ;
; -6.307 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; inst_rom:myInstructionROM|out[20]                                                                                            ; clock        ; clock       ; 1.000        ; -0.074     ; 7.265      ;
; -6.305 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[22]                                                                                            ; clock        ; clock       ; 1.000        ; -0.102     ; 7.235      ;
; -6.302 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.056     ; 7.278      ;
; -6.297 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[31]                                                                                            ; clock        ; clock       ; 1.000        ; -0.093     ; 7.236      ;
; -6.297 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[4]                                                                               ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.056     ; 7.273      ;
; -6.295 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.078     ; 7.249      ;
; -6.294 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[26]                                                                                            ; clock        ; clock       ; 1.000        ; -0.086     ; 7.240      ;
; -6.292 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ram_block1a1~portb_address_reg4  ; clock        ; clock       ; 1.000        ; 0.078      ; 7.369      ;
; -6.288 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[1]                                                                                             ; clock        ; clock       ; 1.000        ; -0.073     ; 7.247      ;
; -6.281 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[1]                                                                               ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.030     ; 7.283      ;
; -6.280 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.006      ; 7.285      ;
; -6.279 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ram_block1a5~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.075      ; 7.353      ;
; -6.279 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ram_block1a5~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.012      ; 7.290      ;
; -6.278 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.045     ; 7.265      ;
; -6.275 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[22]                                                                                            ; clock        ; clock       ; 1.000        ; -0.061     ; 7.246      ;
; -6.275 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[24]                                                                                            ; clock        ; clock       ; 1.000        ; -0.073     ; 7.234      ;
; -6.274 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.008     ; 7.298      ;
; -6.274 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[1]                                                                               ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.052     ; 7.254      ;
; -6.273 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ram_block1a1~portb_address_reg2  ; clock        ; clock       ; 1.000        ; 0.078      ; 7.350      ;
; -6.273 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.045     ; 7.260      ;
; -6.272 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_85m1:auto_generated|ram_block1a1~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.012      ; 7.283      ;
; -6.271 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[27]                                                                              ; inst_rom:myInstructionROM|out[12]                                                                                            ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.270 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[31]                                                                              ; inst_rom:myInstructionROM|out[22]                                                                                            ; clock        ; clock       ; 1.000        ; -0.061     ; 7.241      ;
; -6.268 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                                                                              ; inst_rom:myInstructionROM|out[0]                                                                                             ; clock        ; clock       ; 1.000        ; -0.008     ; 7.292      ;
; -6.267 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2 ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0|altsyncram_07m1:auto_generated|ram_block1a0~portb_address_reg9  ; clock        ; clock       ; 1.000        ; 0.023      ; 7.289      ;
; -6.267 ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[1]                                                                               ; inst_rom:myInstructionROM|out[21]                                                                                            ; clock        ; clock       ; 1.000        ; -0.030     ; 7.269      ;
; -6.267 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[29]                                                                              ; inst_rom:myInstructionROM|out[31]                                                                                            ; clock        ; clock       ; 1.000        ; -0.052     ; 7.247      ;
; -6.267 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3 ; inst_rom:myInstructionROM|out[29]                                                                                            ; clock        ; clock       ; 1.000        ; -0.092     ; 7.207      ;
; -6.267 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[1]                                                                               ; inst_rom:myInstructionROM|out[16]                                                                                            ; clock        ; clock       ; 1.000        ; -0.053     ; 7.246      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[16]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[16]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[20]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[20]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[22]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[22]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[25]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[25]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[23]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[23]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[21]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[21]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[18]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[18]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[17]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[17]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[19]                                                                          ; IFIDPipe:IFIDPipe|instructionROMOutIFID[19]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; counter:clockcounter|counter[0]                                                                                      ; counter:clockcounter|counter[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; instructioncounter:instructioncounter2|instructioncounter[0]                                                         ; instructioncounter:instructioncounter2|instructioncounter[0]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[22]                                                                       ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[22]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[24]                                                                       ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[24]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[21]                                                                       ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[21]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[3]                                                                        ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[3]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[6]                                                                        ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[6]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; counter:clockcounter|counter[31]                                                                                     ; counter:clockcounter|counter[31]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; instructioncounter:instructioncounter2|instructioncounter[31]                                                        ; instructioncounter:instructioncounter2|instructioncounter[31]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; IDEXPipe:IDEXPipe|branchAddressIDEX[1]                                                                               ; EXMEMPipe:EXMEMPipe|pcPlus4EXMEM[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; regfile:regfile|Register_rtl_0_bypass[19]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[23]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; regfile:regfile|Register_rtl_0_bypass[19]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[23]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.260 ; EXMEMPipe:EXMEMPipe|o_RT_DataEXMEM[15]                                                                               ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[35]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.412      ;
; 0.270 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe3a[1]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.422      ;
; 0.296 ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[31]                                                                                  ; programcounter:pc|output1[31]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.448      ;
; 0.298 ; regfile:regfile|Register_rtl_0_bypass[14]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[28]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.301 ; regfile:regfile|Register_rtl_0_bypass[28]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[14]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.453      ;
; 0.302 ; regfile:regfile|Register_rtl_0_bypass[16]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[26]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.454      ;
; 0.303 ; regfile:regfile|Register_rtl_0_bypass[16]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[26]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.304 ; EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                                                                                    ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0|altsyncram_17m1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.504      ;
; 0.317 ; inst_rom:myInstructionROM|out[7]                                                                                     ; IFIDPipe:IFIDPipe|instructionROMOutIFID[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.469      ;
; 0.321 ; inst_rom:myInstructionROM|out[27]                                                                                    ; IFIDPipe:IFIDPipe|instructionROMOutIFID[27]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; EXMEMPipe:EXMEMPipe|pcPlus4EXMEM[1]                                                                                  ; MEMWBPipe:MEMWBPipe|pcPlus4MEMWB[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[15]                                                                          ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[15]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[21]                                                                          ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[21]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.328 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[18]                                                                          ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[18]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; IDEXPipe:IDEXPipe|branchAddressIDEX[0]                                                                               ; EXMEMPipe:EXMEMPipe|pcPlus4EXMEM[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[3]                                                                           ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[3]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.332 ; programcounter:pc|output1[0]                                                                                         ; IFIDPipe:IFIDPipe|pcPlus4IFID[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[1]                                                                           ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.486      ;
; 0.344 ; EXMEMPipe:EXMEMPipe|o_RT_DataEXMEM[9]                                                                                ; data_memory:dmem|async_memory:data_seg|mem1~2                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.496      ;
; 0.352 ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[4]                                                                        ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[4]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.504      ;
; 0.354 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_74h:cntr5|pre_hazard[0]      ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_74h:cntr5|pre_hazard[0]             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; counter:clockcounter|counter[16]                                                                                     ; counter:clockcounter|counter[16]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; instructioncounter:instructioncounter2|instructioncounter[16]                                                        ; instructioncounter:instructioncounter2|instructioncounter[16]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; instructioncounter:instructioncounter2|instructioncounter[0]                                                         ; instructioncounter:instructioncounter2|instructioncounter[1]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; instructioncounter:instructioncounter2|instructioncounter[9]                                                         ; instructioncounter:instructioncounter2|instructioncounter[9]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; instructioncounter:instructioncounter2|instructioncounter[11]                                                        ; instructioncounter:instructioncounter2|instructioncounter[11]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; counter:clockcounter|counter[17]                                                                                     ; counter:clockcounter|counter[17]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; instructioncounter:instructioncounter2|instructioncounter[17]                                                        ; instructioncounter:instructioncounter2|instructioncounter[17]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; counter:clockcounter|counter[2]                                                                                      ; counter:clockcounter|counter[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter:clockcounter|counter[9]                                                                                      ; counter:clockcounter|counter[9]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter:clockcounter|counter[11]                                                                                     ; counter:clockcounter|counter[11]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter:clockcounter|counter[18]                                                                                     ; counter:clockcounter|counter[18]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter:clockcounter|counter[25]                                                                                     ; counter:clockcounter|counter[25]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter:clockcounter|counter[27]                                                                                     ; counter:clockcounter|counter[27]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; instructioncounter:instructioncounter2|instructioncounter[2]                                                         ; instructioncounter:instructioncounter2|instructioncounter[2]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; instructioncounter:instructioncounter2|instructioncounter[18]                                                        ; instructioncounter:instructioncounter2|instructioncounter[18]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; instructioncounter:instructioncounter2|instructioncounter[25]                                                        ; instructioncounter:instructioncounter2|instructioncounter[25]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; instructioncounter:instructioncounter2|instructioncounter[27]                                                        ; instructioncounter:instructioncounter2|instructioncounter[27]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; regfile:regfile|Register_rtl_0_bypass[42]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[4]                                                                                      ; counter:clockcounter|counter[4]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[7]                                                                                      ; counter:clockcounter|counter[7]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[13]                                                                                     ; counter:clockcounter|counter[13]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[14]                                                                                     ; counter:clockcounter|counter[14]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[15]                                                                                     ; counter:clockcounter|counter[15]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[20]                                                                                     ; counter:clockcounter|counter[20]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[23]                                                                                     ; counter:clockcounter|counter[23]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[29]                                                                                     ; counter:clockcounter|counter[29]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter:clockcounter|counter[30]                                                                                     ; counter:clockcounter|counter[30]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[4]                                                         ; instructioncounter:instructioncounter2|instructioncounter[4]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[7]                                                         ; instructioncounter:instructioncounter2|instructioncounter[7]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[13]                                                        ; instructioncounter:instructioncounter2|instructioncounter[13]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[14]                                                        ; instructioncounter:instructioncounter2|instructioncounter[14]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[15]                                                        ; instructioncounter:instructioncounter2|instructioncounter[15]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[20]                                                        ; instructioncounter:instructioncounter2|instructioncounter[20]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[23]                                                        ; instructioncounter:instructioncounter2|instructioncounter[23]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[29]                                                        ; instructioncounter:instructioncounter2|instructioncounter[29]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instructioncounter:instructioncounter2|instructioncounter[30]                                                        ; instructioncounter:instructioncounter2|instructioncounter[30]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[16]                                                                          ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[16]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter:clockcounter|counter[1]                                                                                      ; counter:clockcounter|counter[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[23]                                                                          ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[23]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; regfile:regfile|Register_rtl_0_bypass[12]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[30]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; regfile:regfile|Register_rtl_0_bypass[17]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[25]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; regfile:regfile|Register_rtl_0_bypass[12]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[30]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; EXMEMPipe:EXMEMPipe|O_outEXMEM[14]                                                                                   ; EXMEMPipe:EXMEMPipe|o_RT_DataEXMEM[14]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[7]                                                                           ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; counter:clockcounter|counter[10]                                                                                     ; counter:clockcounter|counter[10]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; regfile:regfile|Register_rtl_0_bypass[40]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; regfile:regfile|Register_rtl_0_bypass[40]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[17]                                                                          ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[17]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; regfile:regfile|Register_rtl_0_bypass[17]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[25]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; regfile:regfile|Register_rtl_0_bypass[11]                                                                            ; IDEXPipe:IDEXPipe|o_RS_DataIDEX[31]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; regfile:regfile|Register_rtl_0_bypass[11]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[31]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; regfile:regfile|Register_rtl_0_bypass[41]                                                                            ; IDEXPipe:IDEXPipe|o_RT_DataIDEX[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                                                                                   ; EXMEMPipe:EXMEMPipe|o_RT_DataEXMEM[10]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; IFIDPipe:IFIDPipe|instructionROMOutIFID[21]                                                                          ; IDEXPipe:IDEXPipe|instructionROMOutIDEX[21]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; counter:clockcounter|counter[3]                                                                                      ; counter:clockcounter|counter[3]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a31 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a32 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
; -0.341 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a33 ; clock        ; clock       ; 1.000        ; 0.054      ; 1.394      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a31 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a32 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a33 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.394      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; reset           ; clock      ; 1.993 ; 1.993 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; 3.033 ; 3.033 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; 3.033 ; 3.033 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; 2.605 ; 2.605 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; 2.800 ; 2.800 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; 2.377 ; 2.377 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; 2.876 ; 2.876 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; 0.569 ; 0.569 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; 2.463 ; 2.463 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; 1.845 ; 1.845 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; 3.000 ; 3.000 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; 3.431 ; 3.431 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; reset           ; clock      ; 0.409  ; 0.409  ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; -0.449 ; -0.449 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; -2.913 ; -2.913 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; -2.485 ; -2.485 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; -2.680 ; -2.680 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; -2.257 ; -2.257 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; -2.756 ; -2.756 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; -0.449 ; -0.449 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; -2.343 ; -2.343 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; -0.888 ; -0.888 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; -2.880 ; -2.880 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; -3.311 ; -3.311 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; counter[*]                     ; clock      ; 4.697  ; 4.697  ; Rise       ; clock           ;
;  counter[0]                    ; clock      ; 3.768  ; 3.768  ; Rise       ; clock           ;
;  counter[1]                    ; clock      ; 3.871  ; 3.871  ; Rise       ; clock           ;
;  counter[2]                    ; clock      ; 3.884  ; 3.884  ; Rise       ; clock           ;
;  counter[3]                    ; clock      ; 3.689  ; 3.689  ; Rise       ; clock           ;
;  counter[4]                    ; clock      ; 3.632  ; 3.632  ; Rise       ; clock           ;
;  counter[5]                    ; clock      ; 3.791  ; 3.791  ; Rise       ; clock           ;
;  counter[6]                    ; clock      ; 3.891  ; 3.891  ; Rise       ; clock           ;
;  counter[7]                    ; clock      ; 3.836  ; 3.836  ; Rise       ; clock           ;
;  counter[8]                    ; clock      ; 3.683  ; 3.683  ; Rise       ; clock           ;
;  counter[9]                    ; clock      ; 3.628  ; 3.628  ; Rise       ; clock           ;
;  counter[10]                   ; clock      ; 3.706  ; 3.706  ; Rise       ; clock           ;
;  counter[11]                   ; clock      ; 3.694  ; 3.694  ; Rise       ; clock           ;
;  counter[12]                   ; clock      ; 3.738  ; 3.738  ; Rise       ; clock           ;
;  counter[13]                   ; clock      ; 3.669  ; 3.669  ; Rise       ; clock           ;
;  counter[14]                   ; clock      ; 3.809  ; 3.809  ; Rise       ; clock           ;
;  counter[15]                   ; clock      ; 3.784  ; 3.784  ; Rise       ; clock           ;
;  counter[16]                   ; clock      ; 3.793  ; 3.793  ; Rise       ; clock           ;
;  counter[17]                   ; clock      ; 3.885  ; 3.885  ; Rise       ; clock           ;
;  counter[18]                   ; clock      ; 3.698  ; 3.698  ; Rise       ; clock           ;
;  counter[19]                   ; clock      ; 3.689  ; 3.689  ; Rise       ; clock           ;
;  counter[20]                   ; clock      ; 3.802  ; 3.802  ; Rise       ; clock           ;
;  counter[21]                   ; clock      ; 3.896  ; 3.896  ; Rise       ; clock           ;
;  counter[22]                   ; clock      ; 3.796  ; 3.796  ; Rise       ; clock           ;
;  counter[23]                   ; clock      ; 3.814  ; 3.814  ; Rise       ; clock           ;
;  counter[24]                   ; clock      ; 3.676  ; 3.676  ; Rise       ; clock           ;
;  counter[25]                   ; clock      ; 3.798  ; 3.798  ; Rise       ; clock           ;
;  counter[26]                   ; clock      ; 3.707  ; 3.707  ; Rise       ; clock           ;
;  counter[27]                   ; clock      ; 3.792  ; 3.792  ; Rise       ; clock           ;
;  counter[28]                   ; clock      ; 4.697  ; 4.697  ; Rise       ; clock           ;
;  counter[29]                   ; clock      ; 4.309  ; 4.309  ; Rise       ; clock           ;
;  counter[30]                   ; clock      ; 3.679  ; 3.679  ; Rise       ; clock           ;
;  counter[31]                   ; clock      ; 3.710  ; 3.710  ; Rise       ; clock           ;
; instructionROMOutMEMWBOut[*]   ; clock      ; 5.284  ; 5.284  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[0]  ; clock      ; 4.238  ; 4.238  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[1]  ; clock      ; 4.300  ; 4.300  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[2]  ; clock      ; 4.157  ; 4.157  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[3]  ; clock      ; 4.218  ; 4.218  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[4]  ; clock      ; 4.574  ; 4.574  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[5]  ; clock      ; 4.291  ; 4.291  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[6]  ; clock      ; 4.690  ; 4.690  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[7]  ; clock      ; 4.383  ; 4.383  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[11] ; clock      ; 4.982  ; 4.982  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[12] ; clock      ; 5.162  ; 5.162  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[13] ; clock      ; 4.570  ; 4.570  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[14] ; clock      ; 4.457  ; 4.457  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[15] ; clock      ; 4.570  ; 4.570  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[16] ; clock      ; 4.467  ; 4.467  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[17] ; clock      ; 4.774  ; 4.774  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[18] ; clock      ; 4.544  ; 4.544  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[19] ; clock      ; 4.268  ; 4.268  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[20] ; clock      ; 4.489  ; 4.489  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[21] ; clock      ; 5.284  ; 5.284  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[22] ; clock      ; 4.097  ; 4.097  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[23] ; clock      ; 4.435  ; 4.435  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[24] ; clock      ; 4.429  ; 4.429  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[25] ; clock      ; 4.439  ; 4.439  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[26] ; clock      ; 4.210  ; 4.210  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[27] ; clock      ; 4.220  ; 4.220  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[28] ; clock      ; 4.581  ; 4.581  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[29] ; clock      ; 4.372  ; 4.372  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[31] ; clock      ; 4.383  ; 4.383  ; Rise       ; clock           ;
; instructioncounter[*]          ; clock      ; 3.673  ; 3.673  ; Rise       ; clock           ;
;  instructioncounter[0]         ; clock      ; 3.428  ; 3.428  ; Rise       ; clock           ;
;  instructioncounter[1]         ; clock      ; 3.575  ; 3.575  ; Rise       ; clock           ;
;  instructioncounter[2]         ; clock      ; 3.582  ; 3.582  ; Rise       ; clock           ;
;  instructioncounter[3]         ; clock      ; 3.446  ; 3.446  ; Rise       ; clock           ;
;  instructioncounter[4]         ; clock      ; 3.550  ; 3.550  ; Rise       ; clock           ;
;  instructioncounter[5]         ; clock      ; 3.435  ; 3.435  ; Rise       ; clock           ;
;  instructioncounter[6]         ; clock      ; 3.428  ; 3.428  ; Rise       ; clock           ;
;  instructioncounter[7]         ; clock      ; 3.568  ; 3.568  ; Rise       ; clock           ;
;  instructioncounter[8]         ; clock      ; 3.582  ; 3.582  ; Rise       ; clock           ;
;  instructioncounter[9]         ; clock      ; 3.574  ; 3.574  ; Rise       ; clock           ;
;  instructioncounter[10]        ; clock      ; 3.665  ; 3.665  ; Rise       ; clock           ;
;  instructioncounter[11]        ; clock      ; 3.572  ; 3.572  ; Rise       ; clock           ;
;  instructioncounter[12]        ; clock      ; 3.575  ; 3.575  ; Rise       ; clock           ;
;  instructioncounter[13]        ; clock      ; 3.573  ; 3.573  ; Rise       ; clock           ;
;  instructioncounter[14]        ; clock      ; 3.591  ; 3.591  ; Rise       ; clock           ;
;  instructioncounter[15]        ; clock      ; 3.595  ; 3.595  ; Rise       ; clock           ;
;  instructioncounter[16]        ; clock      ; 3.427  ; 3.427  ; Rise       ; clock           ;
;  instructioncounter[17]        ; clock      ; 3.611  ; 3.611  ; Rise       ; clock           ;
;  instructioncounter[18]        ; clock      ; 3.573  ; 3.573  ; Rise       ; clock           ;
;  instructioncounter[19]        ; clock      ; 3.583  ; 3.583  ; Rise       ; clock           ;
;  instructioncounter[20]        ; clock      ; 3.572  ; 3.572  ; Rise       ; clock           ;
;  instructioncounter[21]        ; clock      ; 3.456  ; 3.456  ; Rise       ; clock           ;
;  instructioncounter[22]        ; clock      ; 3.456  ; 3.456  ; Rise       ; clock           ;
;  instructioncounter[23]        ; clock      ; 3.552  ; 3.552  ; Rise       ; clock           ;
;  instructioncounter[24]        ; clock      ; 3.585  ; 3.585  ; Rise       ; clock           ;
;  instructioncounter[25]        ; clock      ; 3.572  ; 3.572  ; Rise       ; clock           ;
;  instructioncounter[26]        ; clock      ; 3.612  ; 3.612  ; Rise       ; clock           ;
;  instructioncounter[27]        ; clock      ; 3.428  ; 3.428  ; Rise       ; clock           ;
;  instructioncounter[28]        ; clock      ; 3.563  ; 3.563  ; Rise       ; clock           ;
;  instructioncounter[29]        ; clock      ; 3.673  ; 3.673  ; Rise       ; clock           ;
;  instructioncounter[30]        ; clock      ; 3.570  ; 3.570  ; Rise       ; clock           ;
;  instructioncounter[31]        ; clock      ; 3.580  ; 3.580  ; Rise       ; clock           ;
; outputPC[*]                    ; clock      ; 10.531 ; 10.531 ; Rise       ; clock           ;
;  outputPC[0]                   ; clock      ; 9.518  ; 9.518  ; Rise       ; clock           ;
;  outputPC[1]                   ; clock      ; 10.063 ; 10.063 ; Rise       ; clock           ;
;  outputPC[2]                   ; clock      ; 10.382 ; 10.382 ; Rise       ; clock           ;
;  outputPC[3]                   ; clock      ; 9.510  ; 9.510  ; Rise       ; clock           ;
;  outputPC[4]                   ; clock      ; 10.160 ; 10.160 ; Rise       ; clock           ;
;  outputPC[5]                   ; clock      ; 9.655  ; 9.655  ; Rise       ; clock           ;
;  outputPC[6]                   ; clock      ; 9.185  ; 9.185  ; Rise       ; clock           ;
;  outputPC[7]                   ; clock      ; 9.447  ; 9.447  ; Rise       ; clock           ;
;  outputPC[8]                   ; clock      ; 9.262  ; 9.262  ; Rise       ; clock           ;
;  outputPC[9]                   ; clock      ; 9.513  ; 9.513  ; Rise       ; clock           ;
;  outputPC[10]                  ; clock      ; 10.100 ; 10.100 ; Rise       ; clock           ;
;  outputPC[11]                  ; clock      ; 9.855  ; 9.855  ; Rise       ; clock           ;
;  outputPC[12]                  ; clock      ; 10.261 ; 10.261 ; Rise       ; clock           ;
;  outputPC[13]                  ; clock      ; 9.455  ; 9.455  ; Rise       ; clock           ;
;  outputPC[14]                  ; clock      ; 9.614  ; 9.614  ; Rise       ; clock           ;
;  outputPC[15]                  ; clock      ; 9.764  ; 9.764  ; Rise       ; clock           ;
;  outputPC[16]                  ; clock      ; 9.575  ; 9.575  ; Rise       ; clock           ;
;  outputPC[17]                  ; clock      ; 9.251  ; 9.251  ; Rise       ; clock           ;
;  outputPC[18]                  ; clock      ; 9.391  ; 9.391  ; Rise       ; clock           ;
;  outputPC[19]                  ; clock      ; 10.060 ; 10.060 ; Rise       ; clock           ;
;  outputPC[20]                  ; clock      ; 9.811  ; 9.811  ; Rise       ; clock           ;
;  outputPC[21]                  ; clock      ; 9.736  ; 9.736  ; Rise       ; clock           ;
;  outputPC[22]                  ; clock      ; 9.638  ; 9.638  ; Rise       ; clock           ;
;  outputPC[23]                  ; clock      ; 9.732  ; 9.732  ; Rise       ; clock           ;
;  outputPC[24]                  ; clock      ; 10.531 ; 10.531 ; Rise       ; clock           ;
;  outputPC[25]                  ; clock      ; 9.520  ; 9.520  ; Rise       ; clock           ;
;  outputPC[26]                  ; clock      ; 10.072 ; 10.072 ; Rise       ; clock           ;
;  outputPC[27]                  ; clock      ; 10.184 ; 10.184 ; Rise       ; clock           ;
;  outputPC[28]                  ; clock      ; 9.637  ; 9.637  ; Rise       ; clock           ;
;  outputPC[29]                  ; clock      ; 10.039 ; 10.039 ; Rise       ; clock           ;
;  outputPC[30]                  ; clock      ; 9.751  ; 9.751  ; Rise       ; clock           ;
;  outputPC[31]                  ; clock      ; 9.360  ; 9.360  ; Rise       ; clock           ;
; outputReg[*]                   ; clock      ; 4.827  ; 4.827  ; Rise       ; clock           ;
;  outputReg[0]                  ; clock      ; 4.657  ; 4.657  ; Rise       ; clock           ;
;  outputReg[1]                  ; clock      ; 3.911  ; 3.911  ; Rise       ; clock           ;
;  outputReg[2]                  ; clock      ; 3.949  ; 3.949  ; Rise       ; clock           ;
;  outputReg[3]                  ; clock      ; 4.124  ; 4.124  ; Rise       ; clock           ;
;  outputReg[4]                  ; clock      ; 3.997  ; 3.997  ; Rise       ; clock           ;
;  outputReg[5]                  ; clock      ; 3.804  ; 3.804  ; Rise       ; clock           ;
;  outputReg[6]                  ; clock      ; 4.192  ; 4.192  ; Rise       ; clock           ;
;  outputReg[7]                  ; clock      ; 4.578  ; 4.578  ; Rise       ; clock           ;
;  outputReg[8]                  ; clock      ; 4.036  ; 4.036  ; Rise       ; clock           ;
;  outputReg[9]                  ; clock      ; 4.827  ; 4.827  ; Rise       ; clock           ;
;  outputReg[10]                 ; clock      ; 4.156  ; 4.156  ; Rise       ; clock           ;
;  outputReg[11]                 ; clock      ; 4.538  ; 4.538  ; Rise       ; clock           ;
;  outputReg[12]                 ; clock      ; 4.397  ; 4.397  ; Rise       ; clock           ;
;  outputReg[13]                 ; clock      ; 4.111  ; 4.111  ; Rise       ; clock           ;
;  outputReg[14]                 ; clock      ; 4.008  ; 4.008  ; Rise       ; clock           ;
;  outputReg[15]                 ; clock      ; 4.315  ; 4.315  ; Rise       ; clock           ;
;  outputReg[16]                 ; clock      ; 4.007  ; 4.007  ; Rise       ; clock           ;
;  outputReg[17]                 ; clock      ; 3.927  ; 3.927  ; Rise       ; clock           ;
;  outputReg[18]                 ; clock      ; 4.012  ; 4.012  ; Rise       ; clock           ;
;  outputReg[19]                 ; clock      ; 3.857  ; 3.857  ; Rise       ; clock           ;
;  outputReg[20]                 ; clock      ; 4.085  ; 4.085  ; Rise       ; clock           ;
;  outputReg[21]                 ; clock      ; 4.359  ; 4.359  ; Rise       ; clock           ;
;  outputReg[22]                 ; clock      ; 4.059  ; 4.059  ; Rise       ; clock           ;
;  outputReg[23]                 ; clock      ; 4.572  ; 4.572  ; Rise       ; clock           ;
;  outputReg[24]                 ; clock      ; 4.338  ; 4.338  ; Rise       ; clock           ;
;  outputReg[25]                 ; clock      ; 4.143  ; 4.143  ; Rise       ; clock           ;
;  outputReg[26]                 ; clock      ; 4.362  ; 4.362  ; Rise       ; clock           ;
;  outputReg[27]                 ; clock      ; 4.370  ; 4.370  ; Rise       ; clock           ;
;  outputReg[28]                 ; clock      ; 4.182  ; 4.182  ; Rise       ; clock           ;
;  outputReg[29]                 ; clock      ; 4.399  ; 4.399  ; Rise       ; clock           ;
;  outputReg[30]                 ; clock      ; 4.605  ; 4.605  ; Rise       ; clock           ;
;  outputReg[31]                 ; clock      ; 4.355  ; 4.355  ; Rise       ; clock           ;
; outputwriteDataOrPC[*]         ; clock      ; 6.384  ; 6.384  ; Rise       ; clock           ;
;  outputwriteDataOrPC[0]        ; clock      ; 5.510  ; 5.510  ; Rise       ; clock           ;
;  outputwriteDataOrPC[1]        ; clock      ; 5.341  ; 5.341  ; Rise       ; clock           ;
;  outputwriteDataOrPC[2]        ; clock      ; 5.137  ; 5.137  ; Rise       ; clock           ;
;  outputwriteDataOrPC[3]        ; clock      ; 5.370  ; 5.370  ; Rise       ; clock           ;
;  outputwriteDataOrPC[4]        ; clock      ; 6.384  ; 6.384  ; Rise       ; clock           ;
;  outputwriteDataOrPC[5]        ; clock      ; 4.962  ; 4.962  ; Rise       ; clock           ;
;  outputwriteDataOrPC[6]        ; clock      ; 5.149  ; 5.149  ; Rise       ; clock           ;
;  outputwriteDataOrPC[7]        ; clock      ; 5.182  ; 5.182  ; Rise       ; clock           ;
;  outputwriteDataOrPC[8]        ; clock      ; 5.029  ; 5.029  ; Rise       ; clock           ;
;  outputwriteDataOrPC[9]        ; clock      ; 5.406  ; 5.406  ; Rise       ; clock           ;
;  outputwriteDataOrPC[10]       ; clock      ; 5.644  ; 5.644  ; Rise       ; clock           ;
;  outputwriteDataOrPC[11]       ; clock      ; 5.082  ; 5.082  ; Rise       ; clock           ;
;  outputwriteDataOrPC[12]       ; clock      ; 5.397  ; 5.397  ; Rise       ; clock           ;
;  outputwriteDataOrPC[13]       ; clock      ; 5.625  ; 5.625  ; Rise       ; clock           ;
;  outputwriteDataOrPC[14]       ; clock      ; 5.147  ; 5.147  ; Rise       ; clock           ;
;  outputwriteDataOrPC[15]       ; clock      ; 5.189  ; 5.189  ; Rise       ; clock           ;
;  outputwriteDataOrPC[16]       ; clock      ; 5.759  ; 5.759  ; Rise       ; clock           ;
;  outputwriteDataOrPC[17]       ; clock      ; 5.310  ; 5.310  ; Rise       ; clock           ;
;  outputwriteDataOrPC[18]       ; clock      ; 5.099  ; 5.099  ; Rise       ; clock           ;
;  outputwriteDataOrPC[19]       ; clock      ; 5.544  ; 5.544  ; Rise       ; clock           ;
;  outputwriteDataOrPC[20]       ; clock      ; 5.636  ; 5.636  ; Rise       ; clock           ;
;  outputwriteDataOrPC[21]       ; clock      ; 5.184  ; 5.184  ; Rise       ; clock           ;
;  outputwriteDataOrPC[22]       ; clock      ; 5.338  ; 5.338  ; Rise       ; clock           ;
;  outputwriteDataOrPC[23]       ; clock      ; 5.714  ; 5.714  ; Rise       ; clock           ;
;  outputwriteDataOrPC[24]       ; clock      ; 6.026  ; 6.026  ; Rise       ; clock           ;
;  outputwriteDataOrPC[25]       ; clock      ; 5.651  ; 5.651  ; Rise       ; clock           ;
;  outputwriteDataOrPC[26]       ; clock      ; 5.741  ; 5.741  ; Rise       ; clock           ;
;  outputwriteDataOrPC[27]       ; clock      ; 5.155  ; 5.155  ; Rise       ; clock           ;
;  outputwriteDataOrPC[28]       ; clock      ; 5.549  ; 5.549  ; Rise       ; clock           ;
;  outputwriteDataOrPC[29]       ; clock      ; 5.290  ; 5.290  ; Rise       ; clock           ;
;  outputwriteDataOrPC[30]       ; clock      ; 4.966  ; 4.966  ; Rise       ; clock           ;
;  outputwriteDataOrPC[31]       ; clock      ; 5.207  ; 5.207  ; Rise       ; clock           ;
; serial_out[*]                  ; clock      ; 4.444  ; 4.444  ; Rise       ; clock           ;
;  serial_out[0]                 ; clock      ; 4.349  ; 4.349  ; Rise       ; clock           ;
;  serial_out[1]                 ; clock      ; 4.444  ; 4.444  ; Rise       ; clock           ;
;  serial_out[2]                 ; clock      ; 4.265  ; 4.265  ; Rise       ; clock           ;
;  serial_out[3]                 ; clock      ; 4.204  ; 4.204  ; Rise       ; clock           ;
;  serial_out[4]                 ; clock      ; 4.249  ; 4.249  ; Rise       ; clock           ;
;  serial_out[5]                 ; clock      ; 4.256  ; 4.256  ; Rise       ; clock           ;
;  serial_out[6]                 ; clock      ; 4.393  ; 4.393  ; Rise       ; clock           ;
;  serial_out[7]                 ; clock      ; 4.346  ; 4.346  ; Rise       ; clock           ;
; serial_wren_out                ; clock      ; 4.407  ; 4.407  ; Rise       ; clock           ;
+--------------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+--------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------------+------------+-------+-------+------------+-----------------+
; counter[*]                     ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  counter[0]                    ; clock      ; 3.768 ; 3.768 ; Rise       ; clock           ;
;  counter[1]                    ; clock      ; 3.871 ; 3.871 ; Rise       ; clock           ;
;  counter[2]                    ; clock      ; 3.884 ; 3.884 ; Rise       ; clock           ;
;  counter[3]                    ; clock      ; 3.689 ; 3.689 ; Rise       ; clock           ;
;  counter[4]                    ; clock      ; 3.632 ; 3.632 ; Rise       ; clock           ;
;  counter[5]                    ; clock      ; 3.791 ; 3.791 ; Rise       ; clock           ;
;  counter[6]                    ; clock      ; 3.891 ; 3.891 ; Rise       ; clock           ;
;  counter[7]                    ; clock      ; 3.836 ; 3.836 ; Rise       ; clock           ;
;  counter[8]                    ; clock      ; 3.683 ; 3.683 ; Rise       ; clock           ;
;  counter[9]                    ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  counter[10]                   ; clock      ; 3.706 ; 3.706 ; Rise       ; clock           ;
;  counter[11]                   ; clock      ; 3.694 ; 3.694 ; Rise       ; clock           ;
;  counter[12]                   ; clock      ; 3.738 ; 3.738 ; Rise       ; clock           ;
;  counter[13]                   ; clock      ; 3.669 ; 3.669 ; Rise       ; clock           ;
;  counter[14]                   ; clock      ; 3.809 ; 3.809 ; Rise       ; clock           ;
;  counter[15]                   ; clock      ; 3.784 ; 3.784 ; Rise       ; clock           ;
;  counter[16]                   ; clock      ; 3.793 ; 3.793 ; Rise       ; clock           ;
;  counter[17]                   ; clock      ; 3.885 ; 3.885 ; Rise       ; clock           ;
;  counter[18]                   ; clock      ; 3.698 ; 3.698 ; Rise       ; clock           ;
;  counter[19]                   ; clock      ; 3.689 ; 3.689 ; Rise       ; clock           ;
;  counter[20]                   ; clock      ; 3.802 ; 3.802 ; Rise       ; clock           ;
;  counter[21]                   ; clock      ; 3.896 ; 3.896 ; Rise       ; clock           ;
;  counter[22]                   ; clock      ; 3.796 ; 3.796 ; Rise       ; clock           ;
;  counter[23]                   ; clock      ; 3.814 ; 3.814 ; Rise       ; clock           ;
;  counter[24]                   ; clock      ; 3.676 ; 3.676 ; Rise       ; clock           ;
;  counter[25]                   ; clock      ; 3.798 ; 3.798 ; Rise       ; clock           ;
;  counter[26]                   ; clock      ; 3.707 ; 3.707 ; Rise       ; clock           ;
;  counter[27]                   ; clock      ; 3.792 ; 3.792 ; Rise       ; clock           ;
;  counter[28]                   ; clock      ; 4.697 ; 4.697 ; Rise       ; clock           ;
;  counter[29]                   ; clock      ; 4.309 ; 4.309 ; Rise       ; clock           ;
;  counter[30]                   ; clock      ; 3.679 ; 3.679 ; Rise       ; clock           ;
;  counter[31]                   ; clock      ; 3.710 ; 3.710 ; Rise       ; clock           ;
; instructionROMOutMEMWBOut[*]   ; clock      ; 4.097 ; 4.097 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[0]  ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[1]  ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[2]  ; clock      ; 4.157 ; 4.157 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[3]  ; clock      ; 4.218 ; 4.218 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[4]  ; clock      ; 4.574 ; 4.574 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[5]  ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[6]  ; clock      ; 4.690 ; 4.690 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[7]  ; clock      ; 4.383 ; 4.383 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[11] ; clock      ; 4.982 ; 4.982 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[12] ; clock      ; 5.162 ; 5.162 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[13] ; clock      ; 4.570 ; 4.570 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[14] ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[15] ; clock      ; 4.570 ; 4.570 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[16] ; clock      ; 4.467 ; 4.467 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[17] ; clock      ; 4.774 ; 4.774 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[18] ; clock      ; 4.544 ; 4.544 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[19] ; clock      ; 4.268 ; 4.268 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[20] ; clock      ; 4.489 ; 4.489 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[21] ; clock      ; 5.284 ; 5.284 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[22] ; clock      ; 4.097 ; 4.097 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[23] ; clock      ; 4.435 ; 4.435 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[24] ; clock      ; 4.429 ; 4.429 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[25] ; clock      ; 4.439 ; 4.439 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[26] ; clock      ; 4.210 ; 4.210 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[27] ; clock      ; 4.220 ; 4.220 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[28] ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[29] ; clock      ; 4.372 ; 4.372 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[31] ; clock      ; 4.383 ; 4.383 ; Rise       ; clock           ;
; instructioncounter[*]          ; clock      ; 3.427 ; 3.427 ; Rise       ; clock           ;
;  instructioncounter[0]         ; clock      ; 3.428 ; 3.428 ; Rise       ; clock           ;
;  instructioncounter[1]         ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  instructioncounter[2]         ; clock      ; 3.582 ; 3.582 ; Rise       ; clock           ;
;  instructioncounter[3]         ; clock      ; 3.446 ; 3.446 ; Rise       ; clock           ;
;  instructioncounter[4]         ; clock      ; 3.550 ; 3.550 ; Rise       ; clock           ;
;  instructioncounter[5]         ; clock      ; 3.435 ; 3.435 ; Rise       ; clock           ;
;  instructioncounter[6]         ; clock      ; 3.428 ; 3.428 ; Rise       ; clock           ;
;  instructioncounter[7]         ; clock      ; 3.568 ; 3.568 ; Rise       ; clock           ;
;  instructioncounter[8]         ; clock      ; 3.582 ; 3.582 ; Rise       ; clock           ;
;  instructioncounter[9]         ; clock      ; 3.574 ; 3.574 ; Rise       ; clock           ;
;  instructioncounter[10]        ; clock      ; 3.665 ; 3.665 ; Rise       ; clock           ;
;  instructioncounter[11]        ; clock      ; 3.572 ; 3.572 ; Rise       ; clock           ;
;  instructioncounter[12]        ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  instructioncounter[13]        ; clock      ; 3.573 ; 3.573 ; Rise       ; clock           ;
;  instructioncounter[14]        ; clock      ; 3.591 ; 3.591 ; Rise       ; clock           ;
;  instructioncounter[15]        ; clock      ; 3.595 ; 3.595 ; Rise       ; clock           ;
;  instructioncounter[16]        ; clock      ; 3.427 ; 3.427 ; Rise       ; clock           ;
;  instructioncounter[17]        ; clock      ; 3.611 ; 3.611 ; Rise       ; clock           ;
;  instructioncounter[18]        ; clock      ; 3.573 ; 3.573 ; Rise       ; clock           ;
;  instructioncounter[19]        ; clock      ; 3.583 ; 3.583 ; Rise       ; clock           ;
;  instructioncounter[20]        ; clock      ; 3.572 ; 3.572 ; Rise       ; clock           ;
;  instructioncounter[21]        ; clock      ; 3.456 ; 3.456 ; Rise       ; clock           ;
;  instructioncounter[22]        ; clock      ; 3.456 ; 3.456 ; Rise       ; clock           ;
;  instructioncounter[23]        ; clock      ; 3.552 ; 3.552 ; Rise       ; clock           ;
;  instructioncounter[24]        ; clock      ; 3.585 ; 3.585 ; Rise       ; clock           ;
;  instructioncounter[25]        ; clock      ; 3.572 ; 3.572 ; Rise       ; clock           ;
;  instructioncounter[26]        ; clock      ; 3.612 ; 3.612 ; Rise       ; clock           ;
;  instructioncounter[27]        ; clock      ; 3.428 ; 3.428 ; Rise       ; clock           ;
;  instructioncounter[28]        ; clock      ; 3.563 ; 3.563 ; Rise       ; clock           ;
;  instructioncounter[29]        ; clock      ; 3.673 ; 3.673 ; Rise       ; clock           ;
;  instructioncounter[30]        ; clock      ; 3.570 ; 3.570 ; Rise       ; clock           ;
;  instructioncounter[31]        ; clock      ; 3.580 ; 3.580 ; Rise       ; clock           ;
; outputPC[*]                    ; clock      ; 4.310 ; 4.310 ; Rise       ; clock           ;
;  outputPC[0]                   ; clock      ; 4.962 ; 4.962 ; Rise       ; clock           ;
;  outputPC[1]                   ; clock      ; 5.010 ; 5.010 ; Rise       ; clock           ;
;  outputPC[2]                   ; clock      ; 5.971 ; 5.971 ; Rise       ; clock           ;
;  outputPC[3]                   ; clock      ; 4.760 ; 4.760 ; Rise       ; clock           ;
;  outputPC[4]                   ; clock      ; 5.442 ; 5.442 ; Rise       ; clock           ;
;  outputPC[5]                   ; clock      ; 4.873 ; 4.873 ; Rise       ; clock           ;
;  outputPC[6]                   ; clock      ; 4.350 ; 4.350 ; Rise       ; clock           ;
;  outputPC[7]                   ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
;  outputPC[8]                   ; clock      ; 4.402 ; 4.402 ; Rise       ; clock           ;
;  outputPC[9]                   ; clock      ; 4.969 ; 4.969 ; Rise       ; clock           ;
;  outputPC[10]                  ; clock      ; 4.821 ; 4.821 ; Rise       ; clock           ;
;  outputPC[11]                  ; clock      ; 5.226 ; 5.226 ; Rise       ; clock           ;
;  outputPC[12]                  ; clock      ; 5.035 ; 5.035 ; Rise       ; clock           ;
;  outputPC[13]                  ; clock      ; 4.509 ; 4.509 ; Rise       ; clock           ;
;  outputPC[14]                  ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
;  outputPC[15]                  ; clock      ; 4.776 ; 4.776 ; Rise       ; clock           ;
;  outputPC[16]                  ; clock      ; 4.502 ; 4.502 ; Rise       ; clock           ;
;  outputPC[17]                  ; clock      ; 4.388 ; 4.388 ; Rise       ; clock           ;
;  outputPC[18]                  ; clock      ; 4.590 ; 4.590 ; Rise       ; clock           ;
;  outputPC[19]                  ; clock      ; 5.136 ; 5.136 ; Rise       ; clock           ;
;  outputPC[20]                  ; clock      ; 5.071 ; 5.071 ; Rise       ; clock           ;
;  outputPC[21]                  ; clock      ; 5.291 ; 5.291 ; Rise       ; clock           ;
;  outputPC[22]                  ; clock      ; 4.354 ; 4.354 ; Rise       ; clock           ;
;  outputPC[23]                  ; clock      ; 4.567 ; 4.567 ; Rise       ; clock           ;
;  outputPC[24]                  ; clock      ; 5.240 ; 5.240 ; Rise       ; clock           ;
;  outputPC[25]                  ; clock      ; 4.343 ; 4.343 ; Rise       ; clock           ;
;  outputPC[26]                  ; clock      ; 4.765 ; 4.765 ; Rise       ; clock           ;
;  outputPC[27]                  ; clock      ; 4.910 ; 4.910 ; Rise       ; clock           ;
;  outputPC[28]                  ; clock      ; 4.477 ; 4.477 ; Rise       ; clock           ;
;  outputPC[29]                  ; clock      ; 4.862 ; 4.862 ; Rise       ; clock           ;
;  outputPC[30]                  ; clock      ; 4.741 ; 4.741 ; Rise       ; clock           ;
;  outputPC[31]                  ; clock      ; 4.310 ; 4.310 ; Rise       ; clock           ;
; outputReg[*]                   ; clock      ; 3.804 ; 3.804 ; Rise       ; clock           ;
;  outputReg[0]                  ; clock      ; 4.657 ; 4.657 ; Rise       ; clock           ;
;  outputReg[1]                  ; clock      ; 3.911 ; 3.911 ; Rise       ; clock           ;
;  outputReg[2]                  ; clock      ; 3.949 ; 3.949 ; Rise       ; clock           ;
;  outputReg[3]                  ; clock      ; 4.124 ; 4.124 ; Rise       ; clock           ;
;  outputReg[4]                  ; clock      ; 3.997 ; 3.997 ; Rise       ; clock           ;
;  outputReg[5]                  ; clock      ; 3.804 ; 3.804 ; Rise       ; clock           ;
;  outputReg[6]                  ; clock      ; 4.192 ; 4.192 ; Rise       ; clock           ;
;  outputReg[7]                  ; clock      ; 4.578 ; 4.578 ; Rise       ; clock           ;
;  outputReg[8]                  ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  outputReg[9]                  ; clock      ; 4.827 ; 4.827 ; Rise       ; clock           ;
;  outputReg[10]                 ; clock      ; 4.156 ; 4.156 ; Rise       ; clock           ;
;  outputReg[11]                 ; clock      ; 4.538 ; 4.538 ; Rise       ; clock           ;
;  outputReg[12]                 ; clock      ; 4.397 ; 4.397 ; Rise       ; clock           ;
;  outputReg[13]                 ; clock      ; 4.111 ; 4.111 ; Rise       ; clock           ;
;  outputReg[14]                 ; clock      ; 4.008 ; 4.008 ; Rise       ; clock           ;
;  outputReg[15]                 ; clock      ; 4.315 ; 4.315 ; Rise       ; clock           ;
;  outputReg[16]                 ; clock      ; 4.007 ; 4.007 ; Rise       ; clock           ;
;  outputReg[17]                 ; clock      ; 3.927 ; 3.927 ; Rise       ; clock           ;
;  outputReg[18]                 ; clock      ; 4.012 ; 4.012 ; Rise       ; clock           ;
;  outputReg[19]                 ; clock      ; 3.857 ; 3.857 ; Rise       ; clock           ;
;  outputReg[20]                 ; clock      ; 4.085 ; 4.085 ; Rise       ; clock           ;
;  outputReg[21]                 ; clock      ; 4.359 ; 4.359 ; Rise       ; clock           ;
;  outputReg[22]                 ; clock      ; 4.059 ; 4.059 ; Rise       ; clock           ;
;  outputReg[23]                 ; clock      ; 4.572 ; 4.572 ; Rise       ; clock           ;
;  outputReg[24]                 ; clock      ; 4.338 ; 4.338 ; Rise       ; clock           ;
;  outputReg[25]                 ; clock      ; 4.143 ; 4.143 ; Rise       ; clock           ;
;  outputReg[26]                 ; clock      ; 4.362 ; 4.362 ; Rise       ; clock           ;
;  outputReg[27]                 ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  outputReg[28]                 ; clock      ; 4.182 ; 4.182 ; Rise       ; clock           ;
;  outputReg[29]                 ; clock      ; 4.399 ; 4.399 ; Rise       ; clock           ;
;  outputReg[30]                 ; clock      ; 4.605 ; 4.605 ; Rise       ; clock           ;
;  outputReg[31]                 ; clock      ; 4.355 ; 4.355 ; Rise       ; clock           ;
; outputwriteDataOrPC[*]         ; clock      ; 4.208 ; 4.208 ; Rise       ; clock           ;
;  outputwriteDataOrPC[0]        ; clock      ; 4.395 ; 4.395 ; Rise       ; clock           ;
;  outputwriteDataOrPC[1]        ; clock      ; 4.208 ; 4.208 ; Rise       ; clock           ;
;  outputwriteDataOrPC[2]        ; clock      ; 4.730 ; 4.730 ; Rise       ; clock           ;
;  outputwriteDataOrPC[3]        ; clock      ; 4.942 ; 4.942 ; Rise       ; clock           ;
;  outputwriteDataOrPC[4]        ; clock      ; 5.872 ; 5.872 ; Rise       ; clock           ;
;  outputwriteDataOrPC[5]        ; clock      ; 4.401 ; 4.401 ; Rise       ; clock           ;
;  outputwriteDataOrPC[6]        ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
;  outputwriteDataOrPC[7]        ; clock      ; 4.757 ; 4.757 ; Rise       ; clock           ;
;  outputwriteDataOrPC[8]        ; clock      ; 4.555 ; 4.555 ; Rise       ; clock           ;
;  outputwriteDataOrPC[9]        ; clock      ; 4.929 ; 4.929 ; Rise       ; clock           ;
;  outputwriteDataOrPC[10]       ; clock      ; 5.016 ; 5.016 ; Rise       ; clock           ;
;  outputwriteDataOrPC[11]       ; clock      ; 4.607 ; 4.607 ; Rise       ; clock           ;
;  outputwriteDataOrPC[12]       ; clock      ; 4.577 ; 4.577 ; Rise       ; clock           ;
;  outputwriteDataOrPC[13]       ; clock      ; 5.152 ; 5.152 ; Rise       ; clock           ;
;  outputwriteDataOrPC[14]       ; clock      ; 4.675 ; 4.675 ; Rise       ; clock           ;
;  outputwriteDataOrPC[15]       ; clock      ; 4.442 ; 4.442 ; Rise       ; clock           ;
;  outputwriteDataOrPC[16]       ; clock      ; 5.290 ; 5.290 ; Rise       ; clock           ;
;  outputwriteDataOrPC[17]       ; clock      ; 4.786 ; 4.786 ; Rise       ; clock           ;
;  outputwriteDataOrPC[18]       ; clock      ; 4.512 ; 4.512 ; Rise       ; clock           ;
;  outputwriteDataOrPC[19]       ; clock      ; 5.018 ; 5.018 ; Rise       ; clock           ;
;  outputwriteDataOrPC[20]       ; clock      ; 4.864 ; 4.864 ; Rise       ; clock           ;
;  outputwriteDataOrPC[21]       ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  outputwriteDataOrPC[22]       ; clock      ; 4.902 ; 4.902 ; Rise       ; clock           ;
;  outputwriteDataOrPC[23]       ; clock      ; 4.827 ; 4.827 ; Rise       ; clock           ;
;  outputwriteDataOrPC[24]       ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  outputwriteDataOrPC[25]       ; clock      ; 4.765 ; 4.765 ; Rise       ; clock           ;
;  outputwriteDataOrPC[26]       ; clock      ; 4.853 ; 4.853 ; Rise       ; clock           ;
;  outputwriteDataOrPC[27]       ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  outputwriteDataOrPC[28]       ; clock      ; 4.663 ; 4.663 ; Rise       ; clock           ;
;  outputwriteDataOrPC[29]       ; clock      ; 4.851 ; 4.851 ; Rise       ; clock           ;
;  outputwriteDataOrPC[30]       ; clock      ; 4.532 ; 4.532 ; Rise       ; clock           ;
;  outputwriteDataOrPC[31]       ; clock      ; 4.637 ; 4.637 ; Rise       ; clock           ;
; serial_out[*]                  ; clock      ; 4.204 ; 4.204 ; Rise       ; clock           ;
;  serial_out[0]                 ; clock      ; 4.349 ; 4.349 ; Rise       ; clock           ;
;  serial_out[1]                 ; clock      ; 4.444 ; 4.444 ; Rise       ; clock           ;
;  serial_out[2]                 ; clock      ; 4.265 ; 4.265 ; Rise       ; clock           ;
;  serial_out[3]                 ; clock      ; 4.204 ; 4.204 ; Rise       ; clock           ;
;  serial_out[4]                 ; clock      ; 4.249 ; 4.249 ; Rise       ; clock           ;
;  serial_out[5]                 ; clock      ; 4.256 ; 4.256 ; Rise       ; clock           ;
;  serial_out[6]                 ; clock      ; 4.393 ; 4.393 ; Rise       ; clock           ;
;  serial_out[7]                 ; clock      ; 4.346 ; 4.346 ; Rise       ; clock           ;
; serial_wren_out                ; clock      ; 4.407 ; 4.407 ; Rise       ; clock           ;
+--------------------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -15.990    ; 0.215 ; -1.488   ; 1.202   ; -1.627              ;
;  clock           ; -15.990    ; 0.215 ; -1.488   ; 1.202   ; -1.627              ;
; Design-wide TNS  ; -11431.105 ; 0.0   ; -50.592  ; 0.0     ; -3924.188           ;
;  clock           ; -11431.105 ; 0.000 ; -50.592  ; 0.000   ; -3924.188           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; reset           ; clock      ; 4.725 ; 4.725 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; 5.970 ; 5.970 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; 5.970 ; 5.970 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; 4.949 ; 4.949 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; 5.431 ; 5.431 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; 5.510 ; 5.510 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; 1.889 ; 1.889 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; 4.599 ; 4.599 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; 4.804 ; 4.804 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; 6.793 ; 6.793 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; reset           ; clock      ; 0.409  ; 0.409  ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; -0.449 ; -0.449 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; -2.913 ; -2.913 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; -2.485 ; -2.485 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; -2.680 ; -2.680 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; -2.257 ; -2.257 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; -2.756 ; -2.756 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; -0.449 ; -0.449 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; -2.343 ; -2.343 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; -0.888 ; -0.888 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; -2.880 ; -2.880 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; -3.311 ; -3.311 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------------------+------------+--------+--------+------------+-----------------+
; counter[*]                     ; clock      ; 8.597  ; 8.597  ; Rise       ; clock           ;
;  counter[0]                    ; clock      ; 6.621  ; 6.621  ; Rise       ; clock           ;
;  counter[1]                    ; clock      ; 6.897  ; 6.897  ; Rise       ; clock           ;
;  counter[2]                    ; clock      ; 6.871  ; 6.871  ; Rise       ; clock           ;
;  counter[3]                    ; clock      ; 6.542  ; 6.542  ; Rise       ; clock           ;
;  counter[4]                    ; clock      ; 6.470  ; 6.470  ; Rise       ; clock           ;
;  counter[5]                    ; clock      ; 6.787  ; 6.787  ; Rise       ; clock           ;
;  counter[6]                    ; clock      ; 6.882  ; 6.882  ; Rise       ; clock           ;
;  counter[7]                    ; clock      ; 6.845  ; 6.845  ; Rise       ; clock           ;
;  counter[8]                    ; clock      ; 6.422  ; 6.422  ; Rise       ; clock           ;
;  counter[9]                    ; clock      ; 6.460  ; 6.460  ; Rise       ; clock           ;
;  counter[10]                   ; clock      ; 6.450  ; 6.450  ; Rise       ; clock           ;
;  counter[11]                   ; clock      ; 6.429  ; 6.429  ; Rise       ; clock           ;
;  counter[12]                   ; clock      ; 6.678  ; 6.678  ; Rise       ; clock           ;
;  counter[13]                   ; clock      ; 6.528  ; 6.528  ; Rise       ; clock           ;
;  counter[14]                   ; clock      ; 6.803  ; 6.803  ; Rise       ; clock           ;
;  counter[15]                   ; clock      ; 6.649  ; 6.649  ; Rise       ; clock           ;
;  counter[16]                   ; clock      ; 6.657  ; 6.657  ; Rise       ; clock           ;
;  counter[17]                   ; clock      ; 6.889  ; 6.889  ; Rise       ; clock           ;
;  counter[18]                   ; clock      ; 6.450  ; 6.450  ; Rise       ; clock           ;
;  counter[19]                   ; clock      ; 6.441  ; 6.441  ; Rise       ; clock           ;
;  counter[20]                   ; clock      ; 6.676  ; 6.676  ; Rise       ; clock           ;
;  counter[21]                   ; clock      ; 6.900  ; 6.900  ; Rise       ; clock           ;
;  counter[22]                   ; clock      ; 6.667  ; 6.667  ; Rise       ; clock           ;
;  counter[23]                   ; clock      ; 6.696  ; 6.696  ; Rise       ; clock           ;
;  counter[24]                   ; clock      ; 6.509  ; 6.509  ; Rise       ; clock           ;
;  counter[25]                   ; clock      ; 6.795  ; 6.795  ; Rise       ; clock           ;
;  counter[26]                   ; clock      ; 6.559  ; 6.559  ; Rise       ; clock           ;
;  counter[27]                   ; clock      ; 6.664  ; 6.664  ; Rise       ; clock           ;
;  counter[28]                   ; clock      ; 8.597  ; 8.597  ; Rise       ; clock           ;
;  counter[29]                   ; clock      ; 7.738  ; 7.738  ; Rise       ; clock           ;
;  counter[30]                   ; clock      ; 6.513  ; 6.513  ; Rise       ; clock           ;
;  counter[31]                   ; clock      ; 6.563  ; 6.563  ; Rise       ; clock           ;
; instructionROMOutMEMWBOut[*]   ; clock      ; 9.716  ; 9.716  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[0]  ; clock      ; 7.596  ; 7.596  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[1]  ; clock      ; 7.761  ; 7.761  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[2]  ; clock      ; 7.362  ; 7.362  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[3]  ; clock      ; 7.564  ; 7.564  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[4]  ; clock      ; 8.382  ; 8.382  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[5]  ; clock      ; 7.773  ; 7.773  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[6]  ; clock      ; 8.512  ; 8.512  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[7]  ; clock      ; 7.926  ; 7.926  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[11] ; clock      ; 9.005  ; 9.005  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[12] ; clock      ; 9.563  ; 9.563  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[13] ; clock      ; 8.315  ; 8.315  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[14] ; clock      ; 8.065  ; 8.065  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[15] ; clock      ; 8.315  ; 8.315  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[16] ; clock      ; 8.125  ; 8.125  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[17] ; clock      ; 8.603  ; 8.603  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[18] ; clock      ; 8.252  ; 8.252  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[19] ; clock      ; 7.598  ; 7.598  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[20] ; clock      ; 8.286  ; 8.286  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[21] ; clock      ; 9.716  ; 9.716  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[22] ; clock      ; 7.404  ; 7.404  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[23] ; clock      ; 8.216  ; 8.216  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[24] ; clock      ; 8.084  ; 8.084  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[25] ; clock      ; 8.094  ; 8.094  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[26] ; clock      ; 7.553  ; 7.553  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[27] ; clock      ; 7.662  ; 7.662  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[28] ; clock      ; 8.508  ; 8.508  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[29] ; clock      ; 8.109  ; 8.109  ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[31] ; clock      ; 8.124  ; 8.124  ; Rise       ; clock           ;
; instructioncounter[*]          ; clock      ; 6.549  ; 6.549  ; Rise       ; clock           ;
;  instructioncounter[0]         ; clock      ; 6.052  ; 6.052  ; Rise       ; clock           ;
;  instructioncounter[1]         ; clock      ; 6.360  ; 6.360  ; Rise       ; clock           ;
;  instructioncounter[2]         ; clock      ; 6.358  ; 6.358  ; Rise       ; clock           ;
;  instructioncounter[3]         ; clock      ; 6.062  ; 6.062  ; Rise       ; clock           ;
;  instructioncounter[4]         ; clock      ; 6.322  ; 6.322  ; Rise       ; clock           ;
;  instructioncounter[5]         ; clock      ; 6.050  ; 6.050  ; Rise       ; clock           ;
;  instructioncounter[6]         ; clock      ; 6.051  ; 6.051  ; Rise       ; clock           ;
;  instructioncounter[7]         ; clock      ; 6.354  ; 6.354  ; Rise       ; clock           ;
;  instructioncounter[8]         ; clock      ; 6.358  ; 6.358  ; Rise       ; clock           ;
;  instructioncounter[9]         ; clock      ; 6.351  ; 6.351  ; Rise       ; clock           ;
;  instructioncounter[10]        ; clock      ; 6.535  ; 6.535  ; Rise       ; clock           ;
;  instructioncounter[11]        ; clock      ; 6.350  ; 6.350  ; Rise       ; clock           ;
;  instructioncounter[12]        ; clock      ; 6.357  ; 6.357  ; Rise       ; clock           ;
;  instructioncounter[13]        ; clock      ; 6.349  ; 6.349  ; Rise       ; clock           ;
;  instructioncounter[14]        ; clock      ; 6.379  ; 6.379  ; Rise       ; clock           ;
;  instructioncounter[15]        ; clock      ; 6.389  ; 6.389  ; Rise       ; clock           ;
;  instructioncounter[16]        ; clock      ; 6.042  ; 6.042  ; Rise       ; clock           ;
;  instructioncounter[17]        ; clock      ; 6.395  ; 6.395  ; Rise       ; clock           ;
;  instructioncounter[18]        ; clock      ; 6.352  ; 6.352  ; Rise       ; clock           ;
;  instructioncounter[19]        ; clock      ; 6.370  ; 6.370  ; Rise       ; clock           ;
;  instructioncounter[20]        ; clock      ; 6.349  ; 6.349  ; Rise       ; clock           ;
;  instructioncounter[21]        ; clock      ; 6.070  ; 6.070  ; Rise       ; clock           ;
;  instructioncounter[22]        ; clock      ; 6.069  ; 6.069  ; Rise       ; clock           ;
;  instructioncounter[23]        ; clock      ; 6.342  ; 6.342  ; Rise       ; clock           ;
;  instructioncounter[24]        ; clock      ; 6.363  ; 6.363  ; Rise       ; clock           ;
;  instructioncounter[25]        ; clock      ; 6.343  ; 6.343  ; Rise       ; clock           ;
;  instructioncounter[26]        ; clock      ; 6.398  ; 6.398  ; Rise       ; clock           ;
;  instructioncounter[27]        ; clock      ; 6.046  ; 6.046  ; Rise       ; clock           ;
;  instructioncounter[28]        ; clock      ; 6.352  ; 6.352  ; Rise       ; clock           ;
;  instructioncounter[29]        ; clock      ; 6.549  ; 6.549  ; Rise       ; clock           ;
;  instructioncounter[30]        ; clock      ; 6.351  ; 6.351  ; Rise       ; clock           ;
;  instructioncounter[31]        ; clock      ; 6.373  ; 6.373  ; Rise       ; clock           ;
; outputPC[*]                    ; clock      ; 21.306 ; 21.306 ; Rise       ; clock           ;
;  outputPC[0]                   ; clock      ; 19.433 ; 19.433 ; Rise       ; clock           ;
;  outputPC[1]                   ; clock      ; 20.522 ; 20.522 ; Rise       ; clock           ;
;  outputPC[2]                   ; clock      ; 21.303 ; 21.303 ; Rise       ; clock           ;
;  outputPC[3]                   ; clock      ; 19.615 ; 19.615 ; Rise       ; clock           ;
;  outputPC[4]                   ; clock      ; 20.518 ; 20.518 ; Rise       ; clock           ;
;  outputPC[5]                   ; clock      ; 19.733 ; 19.733 ; Rise       ; clock           ;
;  outputPC[6]                   ; clock      ; 18.801 ; 18.801 ; Rise       ; clock           ;
;  outputPC[7]                   ; clock      ; 19.493 ; 19.493 ; Rise       ; clock           ;
;  outputPC[8]                   ; clock      ; 18.984 ; 18.984 ; Rise       ; clock           ;
;  outputPC[9]                   ; clock      ; 19.568 ; 19.568 ; Rise       ; clock           ;
;  outputPC[10]                  ; clock      ; 20.683 ; 20.683 ; Rise       ; clock           ;
;  outputPC[11]                  ; clock      ; 20.123 ; 20.123 ; Rise       ; clock           ;
;  outputPC[12]                  ; clock      ; 21.133 ; 21.133 ; Rise       ; clock           ;
;  outputPC[13]                  ; clock      ; 19.305 ; 19.305 ; Rise       ; clock           ;
;  outputPC[14]                  ; clock      ; 19.738 ; 19.738 ; Rise       ; clock           ;
;  outputPC[15]                  ; clock      ; 19.997 ; 19.997 ; Rise       ; clock           ;
;  outputPC[16]                  ; clock      ; 19.722 ; 19.722 ; Rise       ; clock           ;
;  outputPC[17]                  ; clock      ; 18.986 ; 18.986 ; Rise       ; clock           ;
;  outputPC[18]                  ; clock      ; 19.262 ; 19.262 ; Rise       ; clock           ;
;  outputPC[19]                  ; clock      ; 20.292 ; 20.292 ; Rise       ; clock           ;
;  outputPC[20]                  ; clock      ; 19.979 ; 19.979 ; Rise       ; clock           ;
;  outputPC[21]                  ; clock      ; 20.001 ; 20.001 ; Rise       ; clock           ;
;  outputPC[22]                  ; clock      ; 19.838 ; 19.838 ; Rise       ; clock           ;
;  outputPC[23]                  ; clock      ; 19.895 ; 19.895 ; Rise       ; clock           ;
;  outputPC[24]                  ; clock      ; 21.306 ; 21.306 ; Rise       ; clock           ;
;  outputPC[25]                  ; clock      ; 19.567 ; 19.567 ; Rise       ; clock           ;
;  outputPC[26]                  ; clock      ; 20.652 ; 20.652 ; Rise       ; clock           ;
;  outputPC[27]                  ; clock      ; 20.818 ; 20.818 ; Rise       ; clock           ;
;  outputPC[28]                  ; clock      ; 19.826 ; 19.826 ; Rise       ; clock           ;
;  outputPC[29]                  ; clock      ; 20.528 ; 20.528 ; Rise       ; clock           ;
;  outputPC[30]                  ; clock      ; 20.018 ; 20.018 ; Rise       ; clock           ;
;  outputPC[31]                  ; clock      ; 19.129 ; 19.129 ; Rise       ; clock           ;
; outputReg[*]                   ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  outputReg[0]                  ; clock      ; 8.480  ; 8.480  ; Rise       ; clock           ;
;  outputReg[1]                  ; clock      ; 6.977  ; 6.977  ; Rise       ; clock           ;
;  outputReg[2]                  ; clock      ; 7.018  ; 7.018  ; Rise       ; clock           ;
;  outputReg[3]                  ; clock      ; 7.396  ; 7.396  ; Rise       ; clock           ;
;  outputReg[4]                  ; clock      ; 7.129  ; 7.129  ; Rise       ; clock           ;
;  outputReg[5]                  ; clock      ; 6.746  ; 6.746  ; Rise       ; clock           ;
;  outputReg[6]                  ; clock      ; 7.502  ; 7.502  ; Rise       ; clock           ;
;  outputReg[7]                  ; clock      ; 8.547  ; 8.547  ; Rise       ; clock           ;
;  outputReg[8]                  ; clock      ; 7.336  ; 7.336  ; Rise       ; clock           ;
;  outputReg[9]                  ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  outputReg[10]                 ; clock      ; 7.441  ; 7.441  ; Rise       ; clock           ;
;  outputReg[11]                 ; clock      ; 8.244  ; 8.244  ; Rise       ; clock           ;
;  outputReg[12]                 ; clock      ; 7.963  ; 7.963  ; Rise       ; clock           ;
;  outputReg[13]                 ; clock      ; 7.432  ; 7.432  ; Rise       ; clock           ;
;  outputReg[14]                 ; clock      ; 7.194  ; 7.194  ; Rise       ; clock           ;
;  outputReg[15]                 ; clock      ; 7.791  ; 7.791  ; Rise       ; clock           ;
;  outputReg[16]                 ; clock      ; 7.141  ; 7.141  ; Rise       ; clock           ;
;  outputReg[17]                 ; clock      ; 6.952  ; 6.952  ; Rise       ; clock           ;
;  outputReg[18]                 ; clock      ; 7.160  ; 7.160  ; Rise       ; clock           ;
;  outputReg[19]                 ; clock      ; 6.916  ; 6.916  ; Rise       ; clock           ;
;  outputReg[20]                 ; clock      ; 7.452  ; 7.452  ; Rise       ; clock           ;
;  outputReg[21]                 ; clock      ; 7.737  ; 7.737  ; Rise       ; clock           ;
;  outputReg[22]                 ; clock      ; 7.279  ; 7.279  ; Rise       ; clock           ;
;  outputReg[23]                 ; clock      ; 8.295  ; 8.295  ; Rise       ; clock           ;
;  outputReg[24]                 ; clock      ; 7.813  ; 7.813  ; Rise       ; clock           ;
;  outputReg[25]                 ; clock      ; 7.504  ; 7.504  ; Rise       ; clock           ;
;  outputReg[26]                 ; clock      ; 7.760  ; 7.760  ; Rise       ; clock           ;
;  outputReg[27]                 ; clock      ; 7.904  ; 7.904  ; Rise       ; clock           ;
;  outputReg[28]                 ; clock      ; 7.542  ; 7.542  ; Rise       ; clock           ;
;  outputReg[29]                 ; clock      ; 8.074  ; 8.074  ; Rise       ; clock           ;
;  outputReg[30]                 ; clock      ; 8.384  ; 8.384  ; Rise       ; clock           ;
;  outputReg[31]                 ; clock      ; 8.071  ; 8.071  ; Rise       ; clock           ;
; outputwriteDataOrPC[*]         ; clock      ; 11.933 ; 11.933 ; Rise       ; clock           ;
;  outputwriteDataOrPC[0]        ; clock      ; 10.256 ; 10.256 ; Rise       ; clock           ;
;  outputwriteDataOrPC[1]        ; clock      ; 9.964  ; 9.964  ; Rise       ; clock           ;
;  outputwriteDataOrPC[2]        ; clock      ; 9.551  ; 9.551  ; Rise       ; clock           ;
;  outputwriteDataOrPC[3]        ; clock      ; 10.137 ; 10.137 ; Rise       ; clock           ;
;  outputwriteDataOrPC[4]        ; clock      ; 11.933 ; 11.933 ; Rise       ; clock           ;
;  outputwriteDataOrPC[5]        ; clock      ; 9.151  ; 9.151  ; Rise       ; clock           ;
;  outputwriteDataOrPC[6]        ; clock      ; 9.599  ; 9.599  ; Rise       ; clock           ;
;  outputwriteDataOrPC[7]        ; clock      ; 9.644  ; 9.644  ; Rise       ; clock           ;
;  outputwriteDataOrPC[8]        ; clock      ; 9.252  ; 9.252  ; Rise       ; clock           ;
;  outputwriteDataOrPC[9]        ; clock      ; 10.029 ; 10.029 ; Rise       ; clock           ;
;  outputwriteDataOrPC[10]       ; clock      ; 10.552 ; 10.552 ; Rise       ; clock           ;
;  outputwriteDataOrPC[11]       ; clock      ; 9.348  ; 9.348  ; Rise       ; clock           ;
;  outputwriteDataOrPC[12]       ; clock      ; 10.046 ; 10.046 ; Rise       ; clock           ;
;  outputwriteDataOrPC[13]       ; clock      ; 10.599 ; 10.599 ; Rise       ; clock           ;
;  outputwriteDataOrPC[14]       ; clock      ; 9.615  ; 9.615  ; Rise       ; clock           ;
;  outputwriteDataOrPC[15]       ; clock      ; 9.584  ; 9.584  ; Rise       ; clock           ;
;  outputwriteDataOrPC[16]       ; clock      ; 10.696 ; 10.696 ; Rise       ; clock           ;
;  outputwriteDataOrPC[17]       ; clock      ; 9.822  ; 9.822  ; Rise       ; clock           ;
;  outputwriteDataOrPC[18]       ; clock      ; 9.418  ; 9.418  ; Rise       ; clock           ;
;  outputwriteDataOrPC[19]       ; clock      ; 10.389 ; 10.389 ; Rise       ; clock           ;
;  outputwriteDataOrPC[20]       ; clock      ; 10.629 ; 10.629 ; Rise       ; clock           ;
;  outputwriteDataOrPC[21]       ; clock      ; 9.538  ; 9.538  ; Rise       ; clock           ;
;  outputwriteDataOrPC[22]       ; clock      ; 10.015 ; 10.015 ; Rise       ; clock           ;
;  outputwriteDataOrPC[23]       ; clock      ; 10.796 ; 10.796 ; Rise       ; clock           ;
;  outputwriteDataOrPC[24]       ; clock      ; 11.381 ; 11.381 ; Rise       ; clock           ;
;  outputwriteDataOrPC[25]       ; clock      ; 10.540 ; 10.540 ; Rise       ; clock           ;
;  outputwriteDataOrPC[26]       ; clock      ; 10.903 ; 10.903 ; Rise       ; clock           ;
;  outputwriteDataOrPC[27]       ; clock      ; 9.407  ; 9.407  ; Rise       ; clock           ;
;  outputwriteDataOrPC[28]       ; clock      ; 10.321 ; 10.321 ; Rise       ; clock           ;
;  outputwriteDataOrPC[29]       ; clock      ; 9.803  ; 9.803  ; Rise       ; clock           ;
;  outputwriteDataOrPC[30]       ; clock      ; 9.196  ; 9.196  ; Rise       ; clock           ;
;  outputwriteDataOrPC[31]       ; clock      ; 9.665  ; 9.665  ; Rise       ; clock           ;
; serial_out[*]                  ; clock      ; 8.226  ; 8.226  ; Rise       ; clock           ;
;  serial_out[0]                 ; clock      ; 7.852  ; 7.852  ; Rise       ; clock           ;
;  serial_out[1]                 ; clock      ; 8.226  ; 8.226  ; Rise       ; clock           ;
;  serial_out[2]                 ; clock      ; 7.660  ; 7.660  ; Rise       ; clock           ;
;  serial_out[3]                 ; clock      ; 7.547  ; 7.547  ; Rise       ; clock           ;
;  serial_out[4]                 ; clock      ; 7.639  ; 7.639  ; Rise       ; clock           ;
;  serial_out[5]                 ; clock      ; 7.647  ; 7.647  ; Rise       ; clock           ;
;  serial_out[6]                 ; clock      ; 7.909  ; 7.909  ; Rise       ; clock           ;
;  serial_out[7]                 ; clock      ; 7.847  ; 7.847  ; Rise       ; clock           ;
; serial_wren_out                ; clock      ; 7.966  ; 7.966  ; Rise       ; clock           ;
+--------------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+--------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------------+------------+-------+-------+------------+-----------------+
; counter[*]                     ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  counter[0]                    ; clock      ; 3.768 ; 3.768 ; Rise       ; clock           ;
;  counter[1]                    ; clock      ; 3.871 ; 3.871 ; Rise       ; clock           ;
;  counter[2]                    ; clock      ; 3.884 ; 3.884 ; Rise       ; clock           ;
;  counter[3]                    ; clock      ; 3.689 ; 3.689 ; Rise       ; clock           ;
;  counter[4]                    ; clock      ; 3.632 ; 3.632 ; Rise       ; clock           ;
;  counter[5]                    ; clock      ; 3.791 ; 3.791 ; Rise       ; clock           ;
;  counter[6]                    ; clock      ; 3.891 ; 3.891 ; Rise       ; clock           ;
;  counter[7]                    ; clock      ; 3.836 ; 3.836 ; Rise       ; clock           ;
;  counter[8]                    ; clock      ; 3.683 ; 3.683 ; Rise       ; clock           ;
;  counter[9]                    ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  counter[10]                   ; clock      ; 3.706 ; 3.706 ; Rise       ; clock           ;
;  counter[11]                   ; clock      ; 3.694 ; 3.694 ; Rise       ; clock           ;
;  counter[12]                   ; clock      ; 3.738 ; 3.738 ; Rise       ; clock           ;
;  counter[13]                   ; clock      ; 3.669 ; 3.669 ; Rise       ; clock           ;
;  counter[14]                   ; clock      ; 3.809 ; 3.809 ; Rise       ; clock           ;
;  counter[15]                   ; clock      ; 3.784 ; 3.784 ; Rise       ; clock           ;
;  counter[16]                   ; clock      ; 3.793 ; 3.793 ; Rise       ; clock           ;
;  counter[17]                   ; clock      ; 3.885 ; 3.885 ; Rise       ; clock           ;
;  counter[18]                   ; clock      ; 3.698 ; 3.698 ; Rise       ; clock           ;
;  counter[19]                   ; clock      ; 3.689 ; 3.689 ; Rise       ; clock           ;
;  counter[20]                   ; clock      ; 3.802 ; 3.802 ; Rise       ; clock           ;
;  counter[21]                   ; clock      ; 3.896 ; 3.896 ; Rise       ; clock           ;
;  counter[22]                   ; clock      ; 3.796 ; 3.796 ; Rise       ; clock           ;
;  counter[23]                   ; clock      ; 3.814 ; 3.814 ; Rise       ; clock           ;
;  counter[24]                   ; clock      ; 3.676 ; 3.676 ; Rise       ; clock           ;
;  counter[25]                   ; clock      ; 3.798 ; 3.798 ; Rise       ; clock           ;
;  counter[26]                   ; clock      ; 3.707 ; 3.707 ; Rise       ; clock           ;
;  counter[27]                   ; clock      ; 3.792 ; 3.792 ; Rise       ; clock           ;
;  counter[28]                   ; clock      ; 4.697 ; 4.697 ; Rise       ; clock           ;
;  counter[29]                   ; clock      ; 4.309 ; 4.309 ; Rise       ; clock           ;
;  counter[30]                   ; clock      ; 3.679 ; 3.679 ; Rise       ; clock           ;
;  counter[31]                   ; clock      ; 3.710 ; 3.710 ; Rise       ; clock           ;
; instructionROMOutMEMWBOut[*]   ; clock      ; 4.097 ; 4.097 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[0]  ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[1]  ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[2]  ; clock      ; 4.157 ; 4.157 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[3]  ; clock      ; 4.218 ; 4.218 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[4]  ; clock      ; 4.574 ; 4.574 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[5]  ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[6]  ; clock      ; 4.690 ; 4.690 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[7]  ; clock      ; 4.383 ; 4.383 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[11] ; clock      ; 4.982 ; 4.982 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[12] ; clock      ; 5.162 ; 5.162 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[13] ; clock      ; 4.570 ; 4.570 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[14] ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[15] ; clock      ; 4.570 ; 4.570 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[16] ; clock      ; 4.467 ; 4.467 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[17] ; clock      ; 4.774 ; 4.774 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[18] ; clock      ; 4.544 ; 4.544 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[19] ; clock      ; 4.268 ; 4.268 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[20] ; clock      ; 4.489 ; 4.489 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[21] ; clock      ; 5.284 ; 5.284 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[22] ; clock      ; 4.097 ; 4.097 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[23] ; clock      ; 4.435 ; 4.435 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[24] ; clock      ; 4.429 ; 4.429 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[25] ; clock      ; 4.439 ; 4.439 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[26] ; clock      ; 4.210 ; 4.210 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[27] ; clock      ; 4.220 ; 4.220 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[28] ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[29] ; clock      ; 4.372 ; 4.372 ; Rise       ; clock           ;
;  instructionROMOutMEMWBOut[31] ; clock      ; 4.383 ; 4.383 ; Rise       ; clock           ;
; instructioncounter[*]          ; clock      ; 3.427 ; 3.427 ; Rise       ; clock           ;
;  instructioncounter[0]         ; clock      ; 3.428 ; 3.428 ; Rise       ; clock           ;
;  instructioncounter[1]         ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  instructioncounter[2]         ; clock      ; 3.582 ; 3.582 ; Rise       ; clock           ;
;  instructioncounter[3]         ; clock      ; 3.446 ; 3.446 ; Rise       ; clock           ;
;  instructioncounter[4]         ; clock      ; 3.550 ; 3.550 ; Rise       ; clock           ;
;  instructioncounter[5]         ; clock      ; 3.435 ; 3.435 ; Rise       ; clock           ;
;  instructioncounter[6]         ; clock      ; 3.428 ; 3.428 ; Rise       ; clock           ;
;  instructioncounter[7]         ; clock      ; 3.568 ; 3.568 ; Rise       ; clock           ;
;  instructioncounter[8]         ; clock      ; 3.582 ; 3.582 ; Rise       ; clock           ;
;  instructioncounter[9]         ; clock      ; 3.574 ; 3.574 ; Rise       ; clock           ;
;  instructioncounter[10]        ; clock      ; 3.665 ; 3.665 ; Rise       ; clock           ;
;  instructioncounter[11]        ; clock      ; 3.572 ; 3.572 ; Rise       ; clock           ;
;  instructioncounter[12]        ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  instructioncounter[13]        ; clock      ; 3.573 ; 3.573 ; Rise       ; clock           ;
;  instructioncounter[14]        ; clock      ; 3.591 ; 3.591 ; Rise       ; clock           ;
;  instructioncounter[15]        ; clock      ; 3.595 ; 3.595 ; Rise       ; clock           ;
;  instructioncounter[16]        ; clock      ; 3.427 ; 3.427 ; Rise       ; clock           ;
;  instructioncounter[17]        ; clock      ; 3.611 ; 3.611 ; Rise       ; clock           ;
;  instructioncounter[18]        ; clock      ; 3.573 ; 3.573 ; Rise       ; clock           ;
;  instructioncounter[19]        ; clock      ; 3.583 ; 3.583 ; Rise       ; clock           ;
;  instructioncounter[20]        ; clock      ; 3.572 ; 3.572 ; Rise       ; clock           ;
;  instructioncounter[21]        ; clock      ; 3.456 ; 3.456 ; Rise       ; clock           ;
;  instructioncounter[22]        ; clock      ; 3.456 ; 3.456 ; Rise       ; clock           ;
;  instructioncounter[23]        ; clock      ; 3.552 ; 3.552 ; Rise       ; clock           ;
;  instructioncounter[24]        ; clock      ; 3.585 ; 3.585 ; Rise       ; clock           ;
;  instructioncounter[25]        ; clock      ; 3.572 ; 3.572 ; Rise       ; clock           ;
;  instructioncounter[26]        ; clock      ; 3.612 ; 3.612 ; Rise       ; clock           ;
;  instructioncounter[27]        ; clock      ; 3.428 ; 3.428 ; Rise       ; clock           ;
;  instructioncounter[28]        ; clock      ; 3.563 ; 3.563 ; Rise       ; clock           ;
;  instructioncounter[29]        ; clock      ; 3.673 ; 3.673 ; Rise       ; clock           ;
;  instructioncounter[30]        ; clock      ; 3.570 ; 3.570 ; Rise       ; clock           ;
;  instructioncounter[31]        ; clock      ; 3.580 ; 3.580 ; Rise       ; clock           ;
; outputPC[*]                    ; clock      ; 4.310 ; 4.310 ; Rise       ; clock           ;
;  outputPC[0]                   ; clock      ; 4.962 ; 4.962 ; Rise       ; clock           ;
;  outputPC[1]                   ; clock      ; 5.010 ; 5.010 ; Rise       ; clock           ;
;  outputPC[2]                   ; clock      ; 5.971 ; 5.971 ; Rise       ; clock           ;
;  outputPC[3]                   ; clock      ; 4.760 ; 4.760 ; Rise       ; clock           ;
;  outputPC[4]                   ; clock      ; 5.442 ; 5.442 ; Rise       ; clock           ;
;  outputPC[5]                   ; clock      ; 4.873 ; 4.873 ; Rise       ; clock           ;
;  outputPC[6]                   ; clock      ; 4.350 ; 4.350 ; Rise       ; clock           ;
;  outputPC[7]                   ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
;  outputPC[8]                   ; clock      ; 4.402 ; 4.402 ; Rise       ; clock           ;
;  outputPC[9]                   ; clock      ; 4.969 ; 4.969 ; Rise       ; clock           ;
;  outputPC[10]                  ; clock      ; 4.821 ; 4.821 ; Rise       ; clock           ;
;  outputPC[11]                  ; clock      ; 5.226 ; 5.226 ; Rise       ; clock           ;
;  outputPC[12]                  ; clock      ; 5.035 ; 5.035 ; Rise       ; clock           ;
;  outputPC[13]                  ; clock      ; 4.509 ; 4.509 ; Rise       ; clock           ;
;  outputPC[14]                  ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
;  outputPC[15]                  ; clock      ; 4.776 ; 4.776 ; Rise       ; clock           ;
;  outputPC[16]                  ; clock      ; 4.502 ; 4.502 ; Rise       ; clock           ;
;  outputPC[17]                  ; clock      ; 4.388 ; 4.388 ; Rise       ; clock           ;
;  outputPC[18]                  ; clock      ; 4.590 ; 4.590 ; Rise       ; clock           ;
;  outputPC[19]                  ; clock      ; 5.136 ; 5.136 ; Rise       ; clock           ;
;  outputPC[20]                  ; clock      ; 5.071 ; 5.071 ; Rise       ; clock           ;
;  outputPC[21]                  ; clock      ; 5.291 ; 5.291 ; Rise       ; clock           ;
;  outputPC[22]                  ; clock      ; 4.354 ; 4.354 ; Rise       ; clock           ;
;  outputPC[23]                  ; clock      ; 4.567 ; 4.567 ; Rise       ; clock           ;
;  outputPC[24]                  ; clock      ; 5.240 ; 5.240 ; Rise       ; clock           ;
;  outputPC[25]                  ; clock      ; 4.343 ; 4.343 ; Rise       ; clock           ;
;  outputPC[26]                  ; clock      ; 4.765 ; 4.765 ; Rise       ; clock           ;
;  outputPC[27]                  ; clock      ; 4.910 ; 4.910 ; Rise       ; clock           ;
;  outputPC[28]                  ; clock      ; 4.477 ; 4.477 ; Rise       ; clock           ;
;  outputPC[29]                  ; clock      ; 4.862 ; 4.862 ; Rise       ; clock           ;
;  outputPC[30]                  ; clock      ; 4.741 ; 4.741 ; Rise       ; clock           ;
;  outputPC[31]                  ; clock      ; 4.310 ; 4.310 ; Rise       ; clock           ;
; outputReg[*]                   ; clock      ; 3.804 ; 3.804 ; Rise       ; clock           ;
;  outputReg[0]                  ; clock      ; 4.657 ; 4.657 ; Rise       ; clock           ;
;  outputReg[1]                  ; clock      ; 3.911 ; 3.911 ; Rise       ; clock           ;
;  outputReg[2]                  ; clock      ; 3.949 ; 3.949 ; Rise       ; clock           ;
;  outputReg[3]                  ; clock      ; 4.124 ; 4.124 ; Rise       ; clock           ;
;  outputReg[4]                  ; clock      ; 3.997 ; 3.997 ; Rise       ; clock           ;
;  outputReg[5]                  ; clock      ; 3.804 ; 3.804 ; Rise       ; clock           ;
;  outputReg[6]                  ; clock      ; 4.192 ; 4.192 ; Rise       ; clock           ;
;  outputReg[7]                  ; clock      ; 4.578 ; 4.578 ; Rise       ; clock           ;
;  outputReg[8]                  ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  outputReg[9]                  ; clock      ; 4.827 ; 4.827 ; Rise       ; clock           ;
;  outputReg[10]                 ; clock      ; 4.156 ; 4.156 ; Rise       ; clock           ;
;  outputReg[11]                 ; clock      ; 4.538 ; 4.538 ; Rise       ; clock           ;
;  outputReg[12]                 ; clock      ; 4.397 ; 4.397 ; Rise       ; clock           ;
;  outputReg[13]                 ; clock      ; 4.111 ; 4.111 ; Rise       ; clock           ;
;  outputReg[14]                 ; clock      ; 4.008 ; 4.008 ; Rise       ; clock           ;
;  outputReg[15]                 ; clock      ; 4.315 ; 4.315 ; Rise       ; clock           ;
;  outputReg[16]                 ; clock      ; 4.007 ; 4.007 ; Rise       ; clock           ;
;  outputReg[17]                 ; clock      ; 3.927 ; 3.927 ; Rise       ; clock           ;
;  outputReg[18]                 ; clock      ; 4.012 ; 4.012 ; Rise       ; clock           ;
;  outputReg[19]                 ; clock      ; 3.857 ; 3.857 ; Rise       ; clock           ;
;  outputReg[20]                 ; clock      ; 4.085 ; 4.085 ; Rise       ; clock           ;
;  outputReg[21]                 ; clock      ; 4.359 ; 4.359 ; Rise       ; clock           ;
;  outputReg[22]                 ; clock      ; 4.059 ; 4.059 ; Rise       ; clock           ;
;  outputReg[23]                 ; clock      ; 4.572 ; 4.572 ; Rise       ; clock           ;
;  outputReg[24]                 ; clock      ; 4.338 ; 4.338 ; Rise       ; clock           ;
;  outputReg[25]                 ; clock      ; 4.143 ; 4.143 ; Rise       ; clock           ;
;  outputReg[26]                 ; clock      ; 4.362 ; 4.362 ; Rise       ; clock           ;
;  outputReg[27]                 ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  outputReg[28]                 ; clock      ; 4.182 ; 4.182 ; Rise       ; clock           ;
;  outputReg[29]                 ; clock      ; 4.399 ; 4.399 ; Rise       ; clock           ;
;  outputReg[30]                 ; clock      ; 4.605 ; 4.605 ; Rise       ; clock           ;
;  outputReg[31]                 ; clock      ; 4.355 ; 4.355 ; Rise       ; clock           ;
; outputwriteDataOrPC[*]         ; clock      ; 4.208 ; 4.208 ; Rise       ; clock           ;
;  outputwriteDataOrPC[0]        ; clock      ; 4.395 ; 4.395 ; Rise       ; clock           ;
;  outputwriteDataOrPC[1]        ; clock      ; 4.208 ; 4.208 ; Rise       ; clock           ;
;  outputwriteDataOrPC[2]        ; clock      ; 4.730 ; 4.730 ; Rise       ; clock           ;
;  outputwriteDataOrPC[3]        ; clock      ; 4.942 ; 4.942 ; Rise       ; clock           ;
;  outputwriteDataOrPC[4]        ; clock      ; 5.872 ; 5.872 ; Rise       ; clock           ;
;  outputwriteDataOrPC[5]        ; clock      ; 4.401 ; 4.401 ; Rise       ; clock           ;
;  outputwriteDataOrPC[6]        ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
;  outputwriteDataOrPC[7]        ; clock      ; 4.757 ; 4.757 ; Rise       ; clock           ;
;  outputwriteDataOrPC[8]        ; clock      ; 4.555 ; 4.555 ; Rise       ; clock           ;
;  outputwriteDataOrPC[9]        ; clock      ; 4.929 ; 4.929 ; Rise       ; clock           ;
;  outputwriteDataOrPC[10]       ; clock      ; 5.016 ; 5.016 ; Rise       ; clock           ;
;  outputwriteDataOrPC[11]       ; clock      ; 4.607 ; 4.607 ; Rise       ; clock           ;
;  outputwriteDataOrPC[12]       ; clock      ; 4.577 ; 4.577 ; Rise       ; clock           ;
;  outputwriteDataOrPC[13]       ; clock      ; 5.152 ; 5.152 ; Rise       ; clock           ;
;  outputwriteDataOrPC[14]       ; clock      ; 4.675 ; 4.675 ; Rise       ; clock           ;
;  outputwriteDataOrPC[15]       ; clock      ; 4.442 ; 4.442 ; Rise       ; clock           ;
;  outputwriteDataOrPC[16]       ; clock      ; 5.290 ; 5.290 ; Rise       ; clock           ;
;  outputwriteDataOrPC[17]       ; clock      ; 4.786 ; 4.786 ; Rise       ; clock           ;
;  outputwriteDataOrPC[18]       ; clock      ; 4.512 ; 4.512 ; Rise       ; clock           ;
;  outputwriteDataOrPC[19]       ; clock      ; 5.018 ; 5.018 ; Rise       ; clock           ;
;  outputwriteDataOrPC[20]       ; clock      ; 4.864 ; 4.864 ; Rise       ; clock           ;
;  outputwriteDataOrPC[21]       ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  outputwriteDataOrPC[22]       ; clock      ; 4.902 ; 4.902 ; Rise       ; clock           ;
;  outputwriteDataOrPC[23]       ; clock      ; 4.827 ; 4.827 ; Rise       ; clock           ;
;  outputwriteDataOrPC[24]       ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  outputwriteDataOrPC[25]       ; clock      ; 4.765 ; 4.765 ; Rise       ; clock           ;
;  outputwriteDataOrPC[26]       ; clock      ; 4.853 ; 4.853 ; Rise       ; clock           ;
;  outputwriteDataOrPC[27]       ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  outputwriteDataOrPC[28]       ; clock      ; 4.663 ; 4.663 ; Rise       ; clock           ;
;  outputwriteDataOrPC[29]       ; clock      ; 4.851 ; 4.851 ; Rise       ; clock           ;
;  outputwriteDataOrPC[30]       ; clock      ; 4.532 ; 4.532 ; Rise       ; clock           ;
;  outputwriteDataOrPC[31]       ; clock      ; 4.637 ; 4.637 ; Rise       ; clock           ;
; serial_out[*]                  ; clock      ; 4.204 ; 4.204 ; Rise       ; clock           ;
;  serial_out[0]                 ; clock      ; 4.349 ; 4.349 ; Rise       ; clock           ;
;  serial_out[1]                 ; clock      ; 4.444 ; 4.444 ; Rise       ; clock           ;
;  serial_out[2]                 ; clock      ; 4.265 ; 4.265 ; Rise       ; clock           ;
;  serial_out[3]                 ; clock      ; 4.204 ; 4.204 ; Rise       ; clock           ;
;  serial_out[4]                 ; clock      ; 4.249 ; 4.249 ; Rise       ; clock           ;
;  serial_out[5]                 ; clock      ; 4.256 ; 4.256 ; Rise       ; clock           ;
;  serial_out[6]                 ; clock      ; 4.393 ; 4.393 ; Rise       ; clock           ;
;  serial_out[7]                 ; clock      ; 4.346 ; 4.346 ; Rise       ; clock           ;
; serial_wren_out                ; clock      ; 4.407 ; 4.407 ; Rise       ; clock           ;
+--------------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 75277167 ; 216      ; 3360     ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 75277167 ; 216      ; 3360     ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 670   ; 670  ;
; Unconstrained Output Ports      ; 197   ; 197  ;
; Unconstrained Output Port Paths ; 9112  ; 9112 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Sun Mar 03 21:18:44 2013
Info: Command: quartus_sta MIPSCPU -c MIPSCPU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPSCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.990
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.990    -11431.105 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332146): Worst-case recovery slack is -1.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.488       -50.592 clock 
Info (332146): Worst-case removal slack is 2.219
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.219         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3924.188 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 202 output pins without output pin load capacitance assignment
    Info (306007): Pin "serial_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_rden_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "serial_wren_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputPC[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputwriteDataOrPC[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "counter[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructioncounter[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "outputReg[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "instructionROMOutMEMWBOut[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.572
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.572     -4548.393 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is -0.341
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.341       -11.594 clock 
Info (332146): Worst-case removal slack is 1.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.202         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3924.188 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 304 megabytes
    Info: Processing ended: Sun Mar 03 21:18:55 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:06


