{"PCC-000583": {"port_2_idx": {"GND": 0, "VIN": 1, "VOUT": 2, "capacitor-0-left": 3, "capacitor-0-right": 4, "inductor-0-left": 5, "inductor-0-right": 6, "FET-A-0-left": 7, "FET-A-0-right": 8, "capacitor-1-left": 9, "capacitor-1-right": 10}, "idx_2_port": {"0": "GND", "1": "VIN", "2": "VOUT", "3": "capacitor-0-left", "4": "capacitor-0-right", "5": "inductor-0-left", "6": "inductor-0-right", "7": "FET-A-0-left", "8": "FET-A-0-right", "9": "capacitor-1-left", "10": "capacitor-1-right"}, "port_pool": ["GND", "VIN", "VOUT", "capacitor-0-left", "capacitor-0-right", "inductor-0-left", "inductor-0-right", "FET-A-0-left", "FET-A-0-right", "capacitor-1-left", "capacitor-1-right"], "component_pool": ["GND", "VIN", "VOUT", "capacitor-0", "inductor-0", "FET-A-0", "capacitor-1"], "same_device_mapping": {"3": 4, "4": 3, "5": 6, "6": 5, "7": 8, "8": 7, "9": 10, "10": 9}, "comp2port_mapping": {"0": [0], "1": [1], "2": [2], "3": [3, 4], "4": [5, 6], "5": [7, 8], "6": [9, 10]}, "port2comp_mapping": {"0": 0, "1": 1, "2": 2, "3": 3, "4": 3, "5": 4, "6": 4, "7": 5, "8": 5, "9": 6, "10": 6}, "list_of_node": [5, 6, 9, 10, "VIN", "capacitor-1-left", "capacitor-0-left", "FET-A-0", "FET-A-0-left", "inductor-0-right", "inductor-0-left", "capacitor-1", "GND", "VOUT", "FET-A-0-right", "inductor-0", "capacitor-0-right", "capacitor-1-right", "capacitor-0"], "list_of_edge": [["FET-A-0-left", 9], ["inductor-0-left", "inductor-0"], ["capacitor-1-right", "capacitor-1"], ["capacitor-0-right", "capacitor-0"], ["capacitor-0-left", 9], ["VOUT", 10], ["capacitor-0-right", 6], ["inductor-0-left", 5], ["FET-A-0-right", 10], ["FET-A-0-right", "FET-A-0"], ["VIN", 9], ["GND", 5], ["capacitor-1-right", 10], ["FET-A-0-left", "FET-A-0"], ["inductor-0-right", 6], ["capacitor-0-left", "capacitor-0"], ["inductor-0-right", "inductor-0"], ["capacitor-1-left", 9], ["capacitor-1-left", "capacitor-1"]], "netlist": [["capacitor0", "IN", "6"], ["inductor0", "0", "6"], ["FETA0", "IN", "OUT"], ["capacitor1", "IN", "OUT"]], "joint_list": ["6"], "parameter_list": {"VIN": [1, 0, 0, 0, 0, 0, 0, 0], "VOUT": [0, 1, 0, 0, 0, 0, 0, 0], "GND": [0, 0, 1, 0, 0, 0, 0, 0], "capacitor-0": [0, 0, 0, 0.25, 0, 0, 0, 0], "capacitor-0-left": [0, 0, 0, 0, 0, 0, 0, 1], "capacitor-0-right": [0, 0, 0, 0, 0, 0, 0, 1], "inductor-0": [0, 0, 0, 0, 0.75, 0, 0, 0], "inductor-0-left": [0, 0, 0, 0, 0, 0, 0, 1], "inductor-0-right": [0, 0, 0, 0, 0, 0, 0, 1], "FET-A-0": [0, 0, 0, 0, 0, 0.1, 0, 0], "FET-A-0-left": [0, 0, 0, 0, 0, 0, 0, 1], "FET-A-0-right": [0, 0, 0, 0, 0, 0, 0, 1], "capacitor-1": [0, 0, 0, 0.005, 0, 0, 0, 0], "capacitor-1-left": [0, 0, 0, 0, 0, 0, 0, 1], "capacitor-1-right": [0, 0, 0, 0, 0, 0, 0, 1]}}, "PCC-20328-000000": {"port_2_idx": {"GND": 0, "VIN": 1, "VOUT": 2, "inductor-0-left": 3, "inductor-0-right": 4, "FET-A-0-left": 5, "FET-A-0-right": 6, "capacitor-0-left": 7, "capacitor-0-right": 8, "capacitor-1-left": 9, "capacitor-1-right": 10}, "idx_2_port": {"0": "GND", "1": "VIN", "2": "VOUT", "3": "inductor-0-left", "4": "inductor-0-right", "5": "FET-A-0-left", "6": "FET-A-0-right", "7": "capacitor-0-left", "8": "capacitor-0-right", "9": "capacitor-1-left", "10": "capacitor-1-right"}, "port_pool": ["GND", "VIN", "VOUT", "inductor-0-left", "inductor-0-right", "FET-A-0-left", "FET-A-0-right", "capacitor-0-left", "capacitor-0-right", "capacitor-1-left", "capacitor-1-right"], "component_pool": ["GND", "VIN", "VOUT", "inductor-0", "FET-A-0", "capacitor-0", "capacitor-1"], "same_device_mapping": {"3": 4, "4": 3, "5": 6, "6": 5, "7": 8, "8": 7, "9": 10, "10": 9}, "comp2port_mapping": {"0": [0], "1": [1], "2": [2], "3": [3, 4], "4": [5, 6], "5": [7, 8], "6": [9, 10]}, "port2comp_mapping": {"0": 0, "1": 1, "2": 2, "3": 3, "4": 3, "5": 4, "6": 4, "7": 5, "8": 5, "9": 6, "10": 6}, "list_of_node": ["FET-A-0-left", 3, 4, 5, "capacitor-0-left", "GND", 10, "inductor-0-left", "inductor-0", "capacitor-0", "inductor-0-right", "VIN", "capacitor-1", "FET-A-0", "capacitor-1-left", "capacitor-1-right", "VOUT", "capacitor-0-right", "FET-A-0-right"], "list_of_edge": [["capacitor-1-right", "capacitor-1"], ["inductor-0-right", "inductor-0"], ["FET-A-0-left", 5], ["VOUT", 10], ["capacitor-0-right", 4], ["capacitor-0-left", "capacitor-0"], ["FET-A-0-right", 10], ["inductor-0-left", 3], ["capacitor-1-left", 5], ["capacitor-0-right", "capacitor-0"], ["FET-A-0-right", "FET-A-0"], ["inductor-0-right", 4], ["inductor-0-left", "inductor-0"], ["GND", 3], ["FET-A-0-left", "FET-A-0"], ["capacitor-0-left", 5], ["capacitor-1-left", "capacitor-1"], ["capacitor-1-right", 10], ["VIN", 5]], "netlist": [["inductor0", "0", "4"], ["FETA0", "IN", "OUT"], ["capacitor0", "IN", "4"], ["capacitor1", "IN", "OUT"]], "joint_list": ["4"], "parameter_list": {"VIN": [1, 0, 0, 0, 0, 0, 0, 0], "VOUT": [0, 1, 0, 0, 0, 0, 0, 0], "GND": [0, 0, 1, 0, 0, 0, 0, 0], "inductor-0": [0, 0, 0, 0, 0.75, 0, 0, 0], "inductor-0-left": [0, 0, 0, 0, 0, 0, 0, 1], "inductor-0-right": [0, 0, 0, 0, 0, 0, 0, 1], "FET-A-0": [0, 0, 0, 0, 0, 0.1, 0, 0], "FET-A-0-left": [0, 0, 0, 0, 0, 0, 0, 1], "FET-A-0-right": [0, 0, 0, 0, 0, 0, 0, 1], "capacitor-0": [0, 0, 0, 0.25, 0, 0, 0, 0], "capacitor-0-left": [0, 0, 0, 0, 0, 0, 0, 1], "capacitor-0-right": [0, 0, 0, 0, 0, 0, 0, 1], "capacitor-1": [0, 0, 0, 0.005, 0, 0, 0, 0], "capacitor-1-left": [0, 0, 0, 0, 0, 0, 0, 1], "capacitor-1-right": [0, 0, 0, 0, 0, 0, 0, 1]}}}