{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604354736760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604354736760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 19:05:36 2020 " "Processing started: Mon Nov 02 19:05:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604354736760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1604354736760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1604354736760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1604354737304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1604354737304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745652 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBank-Behavior " "Found design unit 1: RegBank-Behavior" {  } { { "RegBank.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/RegBank.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745656 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "RegBank.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/RegBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-LogicFunc " "Found design unit 1: ULA-LogicFunc" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CACHE-Behavior " "Found design unit 1: CACHE-Behavior" {  } { { "CACHE.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CACHE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745664 ""} { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "CACHE.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CACHE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745664 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1604354745668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-Behavior " "Found design unit 1: MUX-Behavior" {  } { { "MUX.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/MUX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745669 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-Behavior " "Found design unit 1: Controle-Behavior" {  } { { "Controle.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/Controle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Reg-Behavior " "Found design unit 1: Instruction_Reg-Behavior" {  } { { "Instruction_Reg.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/Instruction_Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745677 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Reg " "Found entity 1: Instruction_Reg" {  } { { "Instruction_Reg.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/Instruction_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604354745677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745677 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(144) " "VHDL syntax error at CPU.vhd(144) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(144) " "VHDL syntax error at CPU.vhd(144) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(146) " "VHDL syntax error at CPU.vhd(146) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(146) " "VHDL syntax error at CPU.vhd(146) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(148) " "VHDL syntax error at CPU.vhd(148) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 148 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(148) " "VHDL syntax error at CPU.vhd(148) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 148 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(150) " "VHDL syntax error at CPU.vhd(150) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(150) " "VHDL syntax error at CPU.vhd(150) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745681 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(152) " "VHDL syntax error at CPU.vhd(152) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(152) " "VHDL syntax error at CPU.vhd(152) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(154) " "VHDL syntax error at CPU.vhd(154) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(154) " "VHDL syntax error at CPU.vhd(154) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(156) " "VHDL syntax error at CPU.vhd(156) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 156 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(156) " "VHDL syntax error at CPU.vhd(156) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 156 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(158) " "VHDL syntax error at CPU.vhd(158) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 158 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(158) " "VHDL syntax error at CPU.vhd(158) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 158 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(160) " "VHDL syntax error at CPU.vhd(160) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(160) " "VHDL syntax error at CPU.vhd(160) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/CPU.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745682 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement Extensor.vhd(16) " "VHDL syntax error at Extensor.vhd(16) near text \"IF\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "Extensor.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/Extensor.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745688 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Extensor.vhd(18) " "VHDL syntax error at Extensor.vhd(18) near text \"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Extensor.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/Extensor.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745688 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" Extensor.vhd(20) " "VHDL syntax error at Extensor.vhd(20) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "Extensor.vhd" "" { Text "C:/Users/luiss/Desktop/Pastas/Aula pratica/CPU/Extensor.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1604354745688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file extensor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604354745688 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 21 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 21 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604354745741 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 02 19:05:45 2020 " "Processing ended: Mon Nov 02 19:05:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604354745741 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604354745741 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604354745741 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604354745741 ""}
