# verilog
Verilog Developments 

`drafts`  for small elements/projects
