# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SuperAHB.srcs/sources_1/new/Arbiter.v" \
"../../../../SuperAHB.srcs/sources_1/new/Decoder.v" \
"../../../../SuperAHB.srcs/sources_1/new/MasterA.v" \
"../../../../SuperAHB.srcs/sources_1/new/SlaveA.v" \
"../../../../SuperAHB.srcs/sources_1/new/TopLevel.v" \
"../../../../SuperAHB.srcs/sim_1/new/Top_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
