WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14329655 heartbeat IPC: 1.072 cumulative IPC: 0.6188 (Simulation time: 00 hr 01 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 30416367 heartbeat IPC: 0.6216 cumulative IPC: 0.6207 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 46455873 heartbeat IPC: 0.6235 cumulative IPC: 0.6218 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 62522218 heartbeat IPC: 0.6224 cumulative IPC: 0.622 (Simulation time: 00 hr 04 min 38 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 78592735 heartbeat IPC: 0.6223 cumulative IPC: 0.622 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 94634772 heartbeat IPC: 0.6234 cumulative IPC: 0.6223 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 110693171 heartbeat IPC: 0.6227 cumulative IPC: 0.6223 (Simulation time: 00 hr 07 min 47 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 126760780 heartbeat IPC: 0.6224 cumulative IPC: 0.6224 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 142814870 heartbeat IPC: 0.6229 cumulative IPC: 0.6224 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 158870244 heartbeat IPC: 0.6228 cumulative IPC: 0.6225 (Simulation time: 00 hr 10 min 56 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 160648650 cumulative IPC: 0.6225 (Simulation time: 00 hr 11 min 27 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 160648650 cumulative IPC: 0.6225 (Simulation time: 00 hr 11 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_16.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6225 instructions: 100000002 cycles: 160648650
CPU 0 Branch Prediction Accuracy: 70.86% MPKI: 51.73 Average ROB Occupancy at Mispredict: 3.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.518
BRANCH_INDIRECT: 36
BRANCH_CONDITIONAL: 9.94
BRANCH_DIRECT_CALL: 1.62
BRANCH_INDIRECT_CALL: 2.3
BRANCH_RETURN: 1.32

LLC TOTAL        ACCESS:     569418 HIT:     567979 MISS:       1439
LLC LOAD         ACCESS:     418646 HIT:     417219 MISS:       1427
LLC RFO          ACCESS:      57453 HIT:      57453 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      92873 HIT:      92873 MISS:          0
LLC TRANSLATION  ACCESS:        446 HIT:        434 MISS:         12
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 193 cycles
cpu0_DTLB TOTAL        ACCESS:   27790704 HIT:   26668752 MISS:    1121952
cpu0_DTLB LOAD         ACCESS:   27790704 HIT:   26668752 MISS:    1121952
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.751 cycles
cpu0_ITLB TOTAL        ACCESS:   12052939 HIT:    9681370 MISS:    2371569
cpu0_ITLB LOAD         ACCESS:   12052939 HIT:    9681370 MISS:    2371569
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.941 cycles
cpu0_L1D TOTAL        ACCESS:   34846657 HIT:   31229311 MISS:    3617346
cpu0_L1D LOAD         ACCESS:   20844130 HIT:   18889037 MISS:    1955093
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14001869 HIT:   12340274 MISS:    1661595
cpu0_L1D TRANSLATION  ACCESS:        658 HIT:          0 MISS:        658
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.914 cycles
cpu0_L1I TOTAL        ACCESS:   13591087 HIT:    5859400 MISS:    7731687
cpu0_L1I LOAD         ACCESS:   13591087 HIT:    5859400 MISS:    7731687
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.419 cycles
cpu0_L2C TOTAL        ACCESS:    9473556 HIT:    8989950 MISS:     483606
cpu0_L2C LOAD         ACCESS:    7742271 HIT:    7323625 MISS:     418646
cpu0_L2C RFO          ACCESS:     583964 HIT:     526511 MISS:      57453
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1146663 HIT:    1139602 MISS:       7061
cpu0_L2C TRANSLATION  ACCESS:        658 HIT:        212 MISS:        446
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 20.29 cycles
cpu0_STLB TOTAL        ACCESS:    2113844 HIT:    2113186 MISS:        658
cpu0_STLB LOAD         ACCESS:    2113844 HIT:    2113186 MISS:        658
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 39.35 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        650
  ROW_BUFFER_MISS:        789
 AVG DBUS CONGESTED CYCLE: 3.94
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
