// id.v
// 2020-11 @ https://github.com/seu-cs-class2/minisys-1a-cpu

`include "public.v"

// æŒ‡ä»¤è¯‘ç æ¨¡å—
// å¯¹æŒ‡ä»¤è¿›è¡Œè¯‘ç ï¼Œè¾“å‡ºåŒ…æ‹¬ï¿??
// æºæ“ä½œæ•°1ã€æºæ“ä½œï¿??2ã€å†™å…¥çš„ç›®çš„å¯„å­˜å™¨çš„è¿ç®—ç±»åž‹ï¼ˆï¿½?ï¿½è¾‘ã€ç§»ä½ï¿½?ï¿½ç®—æœ¯ï¼‰
module id (

  input rst, // å¤ä½
  input wire[`WordRange] pc_in, // è¾“å…¥çš„PCå€¼ï¼Œè¯‘ç é˜¶æ®µæŒ‡ä»¤åœ°å€
  input wire[`WordRange] ins_in, // è¾“å…¥çš„æŒ‡ä»¤ï¼Œå³å–å‡ºçš„æŒ‡ä»¤

  // å¯„å­˜å™¨æ¥å‘æ•°æ®ç›¸å…³æŽ¥ï¿??
  input wire[`WordRange] reg1_data_in, // è¾“å…¥çš„å¯„å­˜å™¨æ•°æ®1
  input wire[`WordRange] reg2_data_in, // è¾“å…¥çš„å¯„å­˜å™¨æ•°æ®2
  output reg reg1_ren_out, // å¯„å­˜å™¨è¯»ä½¿èƒ½1
  output reg reg2_ren_out, // å¯„å­˜å™¨è¯»ä½¿èƒ½2
  output reg[`RegRangeLog2] reg1_addr_out, // å¯„å­˜å™¨è¯»åœ°å€1
  output reg[`RegRangeLog2] reg2_addr_out, // å¯„å­˜å™¨è¯»åœ°å€2

  // å‘Šè¯‰æ‰§è¡Œå•å…ƒåº”æ‰§è¡Œä½•ç§æ“ï¿??
  output reg[`ALUOpRange] exop_out, // è¾“å‡ºçš„ALUOp

  // ï¿??ç»ˆå†³å®šçš„æ•°æ®
  output reg[`WordRange] data1_out, // è¾“å‡ºçš„æ•°ï¿??1
  output reg[`WordRange] data2_out, // è¾“å‡ºçš„æ•°ï¿??2
  
  // å¯„å­˜å™¨åŽ»å‘ç›¸å…³æŽ¥ï¿??
  output reg wreg_wen_out, // å†™å¯„å­˜å™¨ä½¿èƒ½è¾“å‡º
  output reg[`RegRangeLog2] wreg_addr_out, // å†™å¯„å­˜å™¨åœ°å€è¾“å‡º

  // ä¸‹é¢éƒ¨åˆ†ç”¨äºŽé‡‡ç”¨æ•°æ®å‰æŽ¨ï¼ˆè½¬ç§»ï¼‰æ³•è§£å†³ç›¸ï¿??0æ¡ï¼ˆID-EXï¼‰å’Œç›¸éš”1æ¡ï¼ˆID-MEMï¼‰é˜¶æ®µçš„RAWæ•°æ®ç›¸å…³
  // EXé˜¶æ®µè¿ç®—ç»“æžœï¼ˆå³ä¸Šæ¡æŒ‡ä»¤ï¿??
  input wire ex_wreg_en_in,
  input wire[`WordRange] ex_wreg_data_in,
  input wire[`RegRangeLog2] ex_wreg_addr_in,
  // MEMé˜¶æ®µè¿ç®—ç»“æžœï¼ˆä¸Šä¸¤æ¡æŒ‡ä»¤ï¿??
  input wire mem_wreg_en_in,
  input wire[`WordRange] mem_wreg_data_in,
  input wire[`RegRangeLog2] mem_wreg_addr_in,
  
  input wire wb_wreg_en_in,
  input wire[`WordRange] wb_wreg_data_in,
  input wire[`RegRangeLog2] wb_wreg_addr_in,

  output reg pause_req, // è¦æ±‚è¿›è¡Œæµæ°´æš‚åœä¿¡å·

  // å»¶è¿Ÿæ§½ç›¸ï¿??
  input wire in_delayslot_in, // å½“å‰è¦è¿›å…¥ï¼ˆè¯‘ç é˜¶æ®µï¼‰æŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½å†…æŒ‡ä»¤ï¼ˆå¿…é¡»æ‰§è¡Œï¼‰
  output reg in_delayslot_out,  // å½“å‰è¦å‡ºï¼ˆè¯‘ç é˜¶æ®µï¼‰æŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½å†…æŒ‡ä»¤ï¼ˆå¿…é¡»æ‰§è¡Œï¿??
  output reg next_in_delayslot_out, // ä¸‹æ¡æŒ‡ä»¤æ˜¯å¦å¤„æ˜¯å»¶è¿Ÿæ§½å†…æŒ‡ä»¤ï¼ˆå³å½“å‰æŒ‡ä»¤æ˜¯å¦è¦è·³è½¬ï¼‰
  
  // åˆ†æ”¯ç›¸å…³
  output reg branch_en_out,  // åˆ†æ”¯ç”Ÿæ•ˆä¿¡å·
  output reg[`WordRange] branch_addr_out, // åˆ†æ”¯è·³è½¬åœ°å€
  output reg[`WordRange] link_addr_out, // è½¬ç§»æŒ‡ä»¤ï¿??è¦ä¿å­˜çš„åœ°å€
  
  output reg[`WordRange] ins_out,   // å‘æµæ°´çº¿åŽç»­ä¼ ï¿½?ï¿½çš„æŒ‡ä»¤ åœ¨æ·»åŠ å­˜å‚¨æŒ‡ä»¤æ—¶ï¿??è¦ç”¨ï¿??

  // å¼‚å¸¸ç›¸å…³
  // abnormal_type_out
  // 31...12 é¢„ç•™
  // 11 eret
  // 10 systemcall
  // 9...8 abnormal info
  // 7...0 interrupt info
  output reg[`WordRange] abnormal_type_out,//æŒ‡ä»¤çš„å¼‚å¸¸ä¿¡ï¿??
  output reg[`WordRange] current_id_pc_addr_out, //å½“å‰å¤„åœ¨è¯‘ç é˜¶æ®µæŒ‡ä»¤çš„åœ°ï¿??
  input wire ex_is_load_mem
);

  // æŒ‡ä»¤çš„å„ä¸ªå¯èƒ½ç»„ï¿??
  wire[5:0] op = ins_in[`OpRange];
  wire[4:0] rs = ins_in[`RsRange];
  wire[4:0] rt = ins_in[`RtRange];
  wire[4:0] rd = ins_in[`RdRange];
  wire[4:0] shamt = ins_in[`ShamtRange];
  wire[5:0] func = ins_in[`FuncRange];
  wire[15:0] immediate = ins_in[`ImmedRange];
  wire[15:0] offset = ins_in[`OffsetRange];
  wire[25:0] address = ins_in[`AddressRange];

  reg[`WordRange] immed; // æŒ‡ä»¤ä¸­çš„ç«‹å³æ•°çš„æ‰©å±•ç»“æžœ
  initial begin
    pause_req = `Disable;
  end

  // æŒ‡ä»¤è¯‘ç 
  always @(*) begin
    // rstæ—¶å…³æŽ‰æ‰€æœ‰ä½¿èƒ½ï¼Œæ¸…ç©ºç«‹å³ï¿??
    if (rst == `Enable) begin
      exop_out = `ALUOP_NOP;
      wreg_wen_out = `Disable;
      reg1_ren_out = `Disable;
      reg2_ren_out = `Disable;
      immed = `ZeroWord;
      ins_out = `ZeroWord;
    // å…·ä½“è¯‘ç é€»è¾‘
    end else begin
      ins_out = ins_in; // ç›´æŽ¥å‘ä¸‹ä¼ ï¿½??
      // å…ˆèµ‹é»˜è®¤å€¼ï¼Œä»¥å…æœ‰äº›æŒ‡ä»¤ä¸éœ€è¦ä¿®æ”¹å…¶ä¸­ä¸€äº›ï¿½?ï¿½æ—¶å‡ºçŽ°é”™è¯¯
      exop_out = `ALUOP_NOP; // ALU æ²¡æœ‰æ“ä½œ
      // ç¦æ­¢ç›¸å…³ä½¿èƒ½
      wreg_wen_out = `Disable;
      reg1_ren_out = `Disable;
      reg2_ren_out = `Disable;
      // ï¿??0ï¿??
      immed = `ZeroWord;
      // æ²¡æœ‰åˆ†æ”¯
      link_addr_out = `ZeroWord;
      next_in_delayslot_out = `Disable;
      branch_en_out = `Disable;
      branch_addr_out = `ZeroWord;
      // æ²¡æœ‰å¼‚å¸¸ä¿¡æ¯
      abnormal_type_out = `ZeroWord;
      // æŠŠæŒ‡ä»¤åœ°ï¿??ï¿??ä¸‹ä¼ 
      current_id_pc_addr_out = pc_in;
      // æ ¹æ®opç¿»è¯‘
      if (ins_in == 32'd0) begin
        // nop
      end else begin
        // Rç±»æŒ‡ï¿??
      if (op == `OP_RTYPE) begin
        case (func)
          `FUNC_OR: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_OR;
          end
          `FUNC_AND: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_AND;  
          end
          `FUNC_XOR: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_XOR;
          end
          `FUNC_NOR: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_NOR;
          end
          `FUNC_SLLV: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_SLL;
          end
          `FUNC_SRLV: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_SRL;
          end
          `FUNC_SRAV: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_SRA;
          end
          `FUNC_SLL: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            immed = {27'h0, shamt};
            exop_out = `ALUOP_SLL;
          end
          `FUNC_SRL: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            immed = {27'h0, shamt};
            exop_out = `ALUOP_SRL;
          end
          `FUNC_SRA: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            immed = {27'h0, shamt};
            exop_out = `ALUOP_SRA;
          end
          // HILOç›¸å…³
          // æ³¨æ„HI/LOä¸åœ¨32ä¸ªå¯„å­˜å™¨çš„GPRä¸­ï¼Œä½¿èƒ½ä¸è¦ç»™é”™
          `FUNC_MFHI: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Disable;
            exop_out = `EXOP_MFHI;
          end
          `FUNC_MFLO: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Disable;
            exop_out = `EXOP_MFLO;
          end
          `FUNC_MTHI: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_MTHI;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
          end
          `FUNC_MTLO: begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            exop_out = `EXOP_MTLO;
          end
          `FUNC_SLT: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_SLT;
          end
          `FUNC_SLTU: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_SLTU;
          end
          `FUNC_ADD: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_ADD;
          end
          `FUNC_ADDU: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_ADDU;
          end
          `FUNC_SUB: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_SUB;
          end
          `FUNC_SUBU: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_SUBU;
          end
          `FUNC_DIV: begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_DIV;
          end
          `FUNC_DIVU: begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_DIVU;
          end
          `FUNC_MULT: begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_MULT;
          end
          `FUNC_MULTU: begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            exop_out = `ALUOP_MULTU;
          end
          // è·³è½¬ï¿??
          `FUNC_JR: begin   // rs->pc
            wreg_wen_out = `Disable;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            branch_en_out = `Enable;
            branch_addr_out = data1_out;
            next_in_delayslot_out = `Enable;
            exop_out = `EXOP_JR;
          end
          `FUNC_JALR: begin  // rd<-PC+4ï¼ŒPC<-rs
            wreg_wen_out = `Enable;
            wreg_addr_out = rd;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            branch_en_out = `Enable;
            branch_addr_out = data1_out;
            // Linkæ“ä½œï¼Œä¿å­˜è¿”å›žåœ°ï¿??æ˜¯PC+8
            link_addr_out = pc_in + 32'd8;
            next_in_delayslot_out = `Enable;
            exop_out = `EXOP_JALR;
          end
          //å¼‚å¸¸ç›¸å…³
          `FUNC_SYSCALL :begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Disable;
            exop_out = `EXOP_SYSTEMCALL;
            abnormal_type_out[6:2] = `ABN_SYSTEMCALL;
          end
          `FUNC_BREAK :begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Disable;
            exop_out = `EXOP_SYSTEMCALL;
            abnormal_type_out[6:2] = `ABN_BREAK;
          end
        endcase
      end else begin
        // Iç±»æˆ–Jï¿??
        case (op)
          `OP_ORI: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {16'h0, ins_in[`ImmedRange]};
            exop_out = `ALUOP_OR;
          end
          `OP_ANDI: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {16'h0, ins_in[`ImmedRange]};
            exop_out = `ALUOP_AND;
          end
          `OP_XORI: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {16'h0, ins_in[`ImmedRange]};
            exop_out = `ALUOP_XOR;
          end
          `OP_LUI: begin
            // å€ŸåŠ©rs=$0çš„ç‰¹æ€§ï¼Œå¯ç­‰ä»·å¦‚ä¸‹å®žï¿??
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {ins_in[`ImmedRange], 16'h0};
            exop_out = `ALUOP_OR;
          end
          `OP_SLTI: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
            exop_out = `ALUOP_SLT;
          end
          `OP_SLTIU: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
            exop_out = `ALUOP_SLTU;
          end
          `OP_ADDI: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
            exop_out = `ALUOP_ADD;
          end
          `OP_ADDIU: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            immed = {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
            exop_out = `ALUOP_ADDU;
          end
          `OP_J: begin
            wreg_wen_out = `Disable;
            reg1_ren_out = `Disable;
            reg2_ren_out = `Disable;
            branch_en_out = `Enable;
            branch_addr_out = {4'b0000, address[25:0], 2'b00};
            next_in_delayslot_out = `Enable;
            exop_out = `EXOP_J;
          end
          `OP_JAL: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = `RegCountLog2'd31; // å›ºå®šï¿??$ra
            reg1_ren_out = `Disable;
            reg2_ren_out = `Disable;
            branch_en_out = `Enable;
            branch_addr_out = {4'b0000, address[25:0], 2'b00};
            // Linkæ“ä½œ
            link_addr_out = pc_in + 32'd8;
            next_in_delayslot_out = `Enable;
            exop_out = `EXOP_JAL;
          end
          `OP_BEQ: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_BEQ;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            branch_en_out = `Disable;
            if (data1_out == data2_out) begin
              branch_en_out = `Enable;
              branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_in_delayslot_out = `Enable;
            end
          end
          `OP_BGTZ: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_BGTZ;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            branch_en_out = `Disable;
            // åˆ¤æ–­ï¿??0ï¿??
            if (data1_out[31] == 1'b0 && data1_out != `ZeroWord) begin
              branch_en_out = `Enable;
              branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_in_delayslot_out = `Enable;
            end
          end
          `OP_BLEZ: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_BLEZ;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
            branch_en_out = `Disable;
            // åˆ¤æ–­æ¯”é›¶å°æˆ–ç›¸ç­‰
            if (data1_out[31] == 1'b1 || data1_out == `ZeroWord) begin
              branch_en_out = `Enable;
              branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_in_delayslot_out = `Enable;
            end
          end
          `OP_BNE: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_BNE;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
            branch_en_out = `Disable;
            if (data1_out != data2_out) begin
              branch_en_out = `Enable;
              branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_in_delayslot_out = `Enable;
            end
          end
          `OP_BGEZ: begin // bgez, bltz, bgezal, bltzaléƒ½æœ‰å¯èƒ½
            if (rt == 5'b00001) begin // bgez
              wreg_wen_out = `Disable;
              exop_out = `EXOP_BGEZ;
              reg1_ren_out = `Enable;
              reg1_addr_out = rs;
              reg2_ren_out = `Disable;
              branch_en_out = `Disable;
              if (data1_out[31] == 1'b0) begin
                branch_en_out = `Enable;
                branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
                next_in_delayslot_out = `Enable;
              end
            end else if (rt == 5'b00000) begin // bltz
              wreg_wen_out = `Disable;
              exop_out = `EXOP_BGEZ;
              reg1_ren_out = `Enable;
              reg1_addr_out = rs;
              reg2_ren_out = `Disable;
              branch_en_out = `Disable;
              if (data1_out[31] == 1'b1) begin
                branch_en_out = `Enable;
                branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
                next_in_delayslot_out = `Enable;
              end
            end else if (rt == 5'b10001) begin // bgezal
              wreg_wen_out = `Enable;
              wreg_addr_out = `RegCountLog2'd31;
              reg1_ren_out = `Enable;
              reg1_addr_out = rs;
              reg2_ren_out = `Disable;
              link_addr_out = pc_in + 32'd8;
              exop_out = `EXOP_BGEZAL;
              branch_en_out = `Disable;
              if (data1_out[31] == 1'b0) begin
                branch_en_out = `Enable;
                branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
                next_in_delayslot_out = `Enable;
              end
            end else if(rt == 5'b10000) begin // bltzal
              wreg_wen_out = `Enable;
              wreg_addr_out = `RegCountLog2'd31;
              reg1_ren_out = `Enable;
              reg1_addr_out = rs;
              reg2_ren_out = `Disable;
              link_addr_out = pc_in + 32'd8;
              exop_out = `EXOP_BLTZAL;
              branch_en_out = `Disable;
              if (data1_out[31] == 1'b1) begin
                branch_en_out = `Enable;
                branch_addr_out = pc_in + 32'd4 + {{14{offset[15]}}, offset[15:0], 2'b00};
                next_in_delayslot_out = `Enable;
              end
            end  
          end
          // è®¿å­˜ç›¸å…³æŒ‡ä»¤
          `OP_LB: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            exop_out = `EXOP_LB;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
          end
          `OP_LBU: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            exop_out = `EXOP_LBU;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
          end
          `OP_LH: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            exop_out = `EXOP_LH;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
          end
          `OP_LHU: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            exop_out = `EXOP_LHU;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
          end
          `OP_SB: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_SB;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
          end
          `OP_SH: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_SH;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
          end
          `OP_LW: begin
            wreg_wen_out = `Enable;
            wreg_addr_out = rt;
            exop_out = `EXOP_LW;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Disable;
          end
          `OP_SW: begin
            wreg_wen_out = `Disable;
            exop_out = `EXOP_SW;
            reg1_ren_out = `Enable;
            reg1_addr_out = rs;
            reg2_ren_out = `Enable;
            reg2_addr_out = rt;
          end
          `OP_CP0: begin
            if (rs == 5'b00000) begin // æ˜¯mfc0
              wreg_wen_out = `Enable;
              wreg_addr_out = rt;
              exop_out = `EXOP_MFC0;
              reg1_ren_out = `Disable;
              reg2_ren_out = `Disable;
            end
            if (rs == 5'b00100) begin // æ˜¯mtc0
              wreg_wen_out = `Disable;
              exop_out = `EXOP_MTC0;
              reg1_ren_out = `Enable;
              reg1_addr_out = rt;
              reg2_ren_out = `Disable;
            end
            if(ins_in[25:0] == 26'b10000000000000000000011000) begin // æ˜¯eretæŒ‡ä»¤
              wreg_wen_out = `Disable;
              exop_out = `EXOP_ERET;
              reg1_ren_out = `Disable;
              reg2_ren_out = `Disable;
              abnormal_type_out[6:2] = `ABN_ERET;
            end 
          end
          default: begin
          end
        endcase
      end
      end
    end
  end

  always @(rst or in_delayslot_in) begin
    if (rst == `Enable) begin
      in_delayslot_out = `Disable;     
    end else begin
      in_delayslot_out = in_delayslot_in;
    end
  end

  // ä¸‹é¢ï¿??å§‹ç¡®å®šï¿½?ï¿½åˆ°EXçš„æ•°æ®å…·ä½“æ¥è‡ªäºŽå“ªé‡Œ
  // è¿™å–å†³äºŽæ¥æºæ˜¯å¯„å­˜å™¨ï¼Œè¿˜æ˜¯ç«‹å³æ•°
  always @(*) begin
    // rstæ—¶å›ºå®šå‡º0x0
    pause_req = `Disable;
    if (rst == `Enable) begin
      data1_out = `ZeroWord;
    // è§£å†³ç›¸éš”0æ¡ï¼ˆID-EXï¼‰çš„æµæ°´æ•°æ®ç›¸å…³
    // å¦‚æžœå‰é¢çš„EXè¦å†™çš„å°±æ˜¯åŽé¢çš„IDè¦è¯»çš„ï¼Œåˆ™ç©¿é€ï¼ˆè½¬å‘ï¿??
    end else if (ex_wreg_en_in == `Enable && reg1_ren_out == `Enable && reg1_addr_out == ex_wreg_addr_in) begin
      if (ex_is_load_mem) begin
        pause_req = `Enable;
      end else begin
        data1_out = ex_wreg_data_in;
      end
    // è§£å†³ç›¸éš”1æ¡ï¼ˆID-MEMï¼‰çš„æµæ°´æ•°æ®ç›¸å…³
    // å¦‚æžœå‰é¢çš„MEMè¦å†™çš„å°±æ˜¯åŽé¢çš„IDè¦è¯»çš„ï¼Œåˆ™ç©¿é€ï¼ˆè½¬å‘ï¿??
    end else if (mem_wreg_en_in == `Enable && reg1_ren_out == `Enable && reg1_addr_out == mem_wreg_addr_in) begin
      data1_out = mem_wreg_data_in;
    end else if (wb_wreg_en_in == `Enable && reg1_ren_out == `Enable && reg1_addr_out == wb_wreg_addr_in) begin
      data1_out = wb_wreg_data_in;  
    // å¦‚æžœæŒ‡ä»¤è¯‘ç çš„ç»“æžœéœ€è¦è¯»reg1ï¼Œå°±è¯´æ˜Žæ“ä½œï¿??1æ¥è‡ªå¯„å­˜å™¨ï¼ˆrsï¿??
    end else if (reg1_ren_out == `Enable) begin
      data1_out = reg1_data_in;
    // å¦‚æžœæŒ‡ä»¤è¯‘ç çš„ç»“æžœä¸ï¿??è¦è¯»reg1ï¼Œå°±è¯´æ˜Žæ“ä½œï¿??1æ˜¯ç«‹å³æ•°
    end else if (reg1_ren_out == `Disable) begin
      data1_out = immed;
    // å…œåº•
    end else begin
      data1_out = `ZeroWord;
    end
  end

  // é€»è¾‘åŒä¸Š
  always @(*) begin
    pause_req = `Disable;
    if (rst == `Enable) begin
      data2_out = `ZeroWord;
    end else if (ex_wreg_en_in == `Enable && reg2_ren_out == `Enable && reg2_addr_out == ex_wreg_addr_in) begin
       if (ex_is_load_mem) begin
         pause_req = `Enable;
       end else begin
         data2_out = ex_wreg_data_in;
      end
    end else if (mem_wreg_en_in == `Enable && reg2_ren_out == `Enable && reg2_addr_out == mem_wreg_addr_in) begin
      data2_out = mem_wreg_data_in;  
    end else if (wb_wreg_en_in == `Enable && reg2_ren_out == `Enable && reg2_addr_out == wb_wreg_addr_in) begin
      data2_out = wb_wreg_data_in;
    end else if (reg2_ren_out == `Enable) begin //ï¼ˆrtï¿??
      data2_out = reg2_data_in;
    end else if (reg2_ren_out == `Disable) begin
      data2_out = immed;
    end else begin
      data2_out = `ZeroWord;
    end
  end
endmodule
