$date
	Mon Apr 12 22:48:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab1_1 $end
$var wire 1 ! o $end
$upscope $end
$scope module lab1_1 $end
$var reg 1 " x $end
$upscope $end
$scope module lab1_1 $end
$var reg 1 # y $end
$upscope $end
$scope module lab1_1 $end
$var reg 1 $ z $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1$
#40
1!
0$
1#
#60
0!
1$
#80
1!
0$
0#
1"
#100
1$
#120
0!
0$
1#
#140
1$
#160
