Efinity Synthesis report for project UART_DEMO
Version: 2023.1.150
Generated at: Feb 06, 2024 18:25:42
Copyright (C) 2013 - 2023  Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : Top_design

### ### File List (begin) ### ### ###
/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v
/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v
/home/prapti/git_file/UART_RX_TX_DEMO/Top_design.v
### ### File List (end) ### ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 15
Total number of FFs with enable signals: 50
CE signal <ceg_net96>, number of controlling flip flops: 15
CE signal <ceg_net139>, number of controlling flip flops: 1
CE signal <UART_RX_inst/n595>, number of controlling flip flops: 1
CE signal <ceg_net127>, number of controlling flip flops: 3
CE signal <UART_RX_inst/n578>, number of controlling flip flops: 1
CE signal <UART_RX_inst/n580>, number of controlling flip flops: 1
CE signal <UART_RX_inst/n582>, number of controlling flip flops: 1
CE signal <UART_RX_inst/n584>, number of controlling flip flops: 1
CE signal <UART_RX_inst/n586>, number of controlling flip flops: 1
CE signal <UART_RX_inst/n588>, number of controlling flip flops: 1
CE signal <UART_RX_inst/n590>, number of controlling flip flops: 1
CE signal <UART_TX_inst/r_SM_Main[2]>, number of controlling flip flops: 11
CE signal <ceg_net141>, number of controlling flip flops: 1
CE signal <ceg_net137>, number of controlling flip flops: 3
CE signal <UART_TX_inst/n575>, number of controlling flip flops: 8
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 4
Total number of FFs with set/reset signals: 6
SR signal <UART_RX_inst/n546>, number of controlling flip flops: 1
SR signal <UART_RX_inst/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <UART_TX_inst/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <UART_TX_inst/n557>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                          FFs        ADDs        LUTs      RAMs DSP/MULTs
-----------------------         ---        ----        ----      ---- ---------
Top_design:Top_design         58(0)        0(0)       97(0)      0(0)      0(0)
 +UART_RX_inst:UART_RX       32(32)        0(0)      59(59)      0(0)      0(0)
 +UART_TX_inst:UART_TX       26(26)        0(0)      38(38)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
 i_clk             58              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T85F324
project : UART_DEMO
project-xml : /home/prapti/git_file/UART_RX_TX_DEMO/UART_DEMO.xml
root : Top_design
I : /home/prapti/git_file/UART_RX_TX_DEMO
output-dir : /home/prapti/git_file/UART_RX_TX_DEMO/outflow
work-dir : /home/prapti/git_file/UART_RX_TX_DEMO/work_syn
write-efx-verilog : /home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.map.v
binary-db : /home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	2
OUTPUT PORTS    : 	2

EFX_LUT4        : 	97
   1-2  Inputs  : 	18
   3    Inputs  : 	33
   4    Inputs  : 	46
EFX_FF          : 	58
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 6s
Elapsed synthesis time : 6s
