Classic Timing Analyzer report for cpu
Mon May 14 00:31:04 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pop'
  7. Clock Setup: 'push'
  8. Clock Setup: 'clk'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.036 ns                                       ; push                                                                                   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; --         ; push     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.421 ns                                       ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; sp[0]                                                                                  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.232 ns                                      ; push                                                                                   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'push'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; 0            ;
; Clock Setup: 'pop'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                        ;                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pop             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; push            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pop'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop        ; pop      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop        ; pop      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; pop        ; pop      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop        ; pop      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; pop        ; pop      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; pop        ; pop      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'push'                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push       ; push     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push       ; push     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; push       ; push     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push       ; push     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; push       ; push     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; push       ; push     ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                          ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                     ; To Clock ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 1.036 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push     ;
; N/A   ; None         ; 1.001 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push     ;
; N/A   ; None         ; 0.938 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; push     ;
; N/A   ; None         ; 0.828 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop      ;
; N/A   ; None         ; 0.793 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop      ;
; N/A   ; None         ; 0.730 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; pop      ;
; N/A   ; None         ; 0.570 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 0.535 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 0.472 ns   ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; clk      ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                             ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                   ; To    ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-------+------------+
; N/A   ; None         ; 8.421 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; sp[0] ; clk        ;
; N/A   ; None         ; 8.401 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; sp[2] ; clk        ;
; N/A   ; None         ; 8.163 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; sp[0] ; pop        ;
; N/A   ; None         ; 8.143 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; sp[2] ; pop        ;
; N/A   ; None         ; 8.105 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; sp[3] ; clk        ;
; N/A   ; None         ; 8.054 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; sp[1] ; clk        ;
; N/A   ; None         ; 7.955 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; sp[0] ; push       ;
; N/A   ; None         ; 7.935 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; sp[2] ; push       ;
; N/A   ; None         ; 7.847 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; sp[3] ; pop        ;
; N/A   ; None         ; 7.796 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; sp[1] ; pop        ;
; N/A   ; None         ; 7.639 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; sp[3] ; push       ;
; N/A   ; None         ; 7.588 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; sp[1] ; push       ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                 ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                     ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.232 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -0.233 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -0.233 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -0.490 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop      ;
; N/A           ; None        ; -0.491 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop      ;
; N/A           ; None        ; -0.491 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; pop      ;
; N/A           ; None        ; -0.698 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push     ;
; N/A           ; None        ; -0.699 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push     ;
; N/A           ; None        ; -0.699 ns ; push ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; push     ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 14 00:31:04 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "pop" is an undefined clock
    Info: Assuming node "push" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst" as buffer
Info: Clock "pop" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y1_N20; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pop" to destination register is 4.344 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'pop'
                Info: 2: + IC(1.130 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
                Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 3.082 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
                Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.344 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
                Info: Total cell delay = 1.501 ns ( 34.55 % )
                Info: Total interconnect delay = 2.843 ns ( 65.45 % )
            Info: - Longest clock path from clock "pop" to source register is 4.344 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'pop'
                Info: 2: + IC(1.130 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
                Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 3.082 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
                Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.344 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.501 ns ( 34.55 % )
                Info: Total interconnect delay = 2.843 ns ( 65.45 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "push" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y1_N20; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "push" to destination register is 4.136 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 6; CLK Node = 'push'
                Info: 2: + IC(0.842 ns) + CELL(0.154 ns) = 1.805 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
                Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
                Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.136 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
                Info: Total cell delay = 1.581 ns ( 38.23 % )
                Info: Total interconnect delay = 2.555 ns ( 61.77 % )
            Info: - Longest clock path from clock "push" to source register is 4.136 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 6; CLK Node = 'push'
                Info: 2: + IC(0.842 ns) + CELL(0.154 ns) = 1.805 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
                Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
                Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.136 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.581 ns ( 38.23 % )
                Info: Total interconnect delay = 2.555 ns ( 61.77 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y1_N20; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 4.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.179 ns) + CELL(0.272 ns) = 2.271 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
                Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 3.340 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
                Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.602 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
                Info: Total cell delay = 1.710 ns ( 37.16 % )
                Info: Total interconnect delay = 2.892 ns ( 62.84 % )
            Info: - Longest clock path from clock "clk" to source register is 4.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.179 ns) + CELL(0.272 ns) = 2.271 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
                Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 3.340 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
                Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.602 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.710 ns ( 37.16 % )
                Info: Total interconnect delay = 2.892 ns ( 62.84 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" (data pin = "push", clock pin = "push") is 1.036 ns
    Info: + Longest pin to register delay is 5.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 6; CLK Node = 'push'
        Info: 2: + IC(3.707 ns) + CELL(0.309 ns) = 4.825 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita1~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 4.860 ns; Loc. = LCCOMB_X18_Y1_N20; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 4.985 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
        Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 5.082 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.375 ns ( 27.06 % )
        Info: Total interconnect delay = 3.707 ns ( 72.94 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "push" to destination register is 4.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 6; CLK Node = 'push'
        Info: 2: + IC(0.842 ns) + CELL(0.154 ns) = 1.805 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
        Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
        Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.136 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.581 ns ( 38.23 % )
        Info: Total interconnect delay = 2.555 ns ( 61.77 % )
Info: tco from clock "clk" to destination pin "sp[0]" through register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" is 8.421 ns
    Info: + Longest clock path from clock "clk" to source register is 4.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.179 ns) + CELL(0.272 ns) = 2.271 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
        Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 3.340 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
        Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.602 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.710 ns ( 37.16 % )
        Info: Total interconnect delay = 2.892 ns ( 62.84 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.725 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
        Info: 2: + IC(1.591 ns) + CELL(2.134 ns) = 3.725 ns; Loc. = PIN_T19; Fanout = 0; PIN Node = 'sp[0]'
        Info: Total cell delay = 2.134 ns ( 57.29 % )
        Info: Total interconnect delay = 1.591 ns ( 42.71 % )
Info: th for register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" (data pin = "push", clock pin = "clk") is -0.232 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.179 ns) + CELL(0.272 ns) = 2.271 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst'
        Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 3.340 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst~clkctrl'
        Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 4.602 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.710 ns ( 37.16 % )
        Info: Total interconnect delay = 2.892 ns ( 62.84 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.983 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 6; CLK Node = 'push'
        Info: 2: + IC(3.706 ns) + CELL(0.371 ns) = 4.886 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 4.983 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 2; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.277 ns ( 25.63 % )
        Info: Total interconnect delay = 3.706 ns ( 74.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 228 megabytes
    Info: Processing ended: Mon May 14 00:31:05 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


