<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <title>Wang Mengdi</title>
    <link rel="stylesheet" href="./static/css/homepage.css">
    <link rel="stylesheet" href="./static/fonts/style.css">
    <link rel="shortcut icon" href="./static/image/cat.png">
    <meta name="viewport" content="width=device-width, initial-scale=1.0,maximum-scale=1.0, user-scalable=yes"/>
</head>

<body>
    <div class="container">
        <header>
            <div class="img-header">
                <div class="img-text-content">
                    <p><strong> &nbsp;Stay Hungry, Stay Foolish.&nbsp; </strong></p>
                </div>
            </div>
        </header>

        <div class="information-all">
            <div class="col-left">
                <img class="Profile-pic" src="./static/image/Profile.png" alt="">
            </div>
            <div class="col-right">
                <p class="title">Wang Mengdi (王梦迪) </p>
                <p class="education">Institute of Computing Technology</p> 
                <p class="email">wangmengdi17s@ict.ac.cn</p>
            </div>
        </div>




        <div class="sections">
            <h2><span class="icon icon-sun"></span><span class="section-title"> Bio</span></h2>
            <div  class="string_under_h2"></div>
            <p class="section-only-content">
                I am a PhD candidate in Institute of Computing Technology, Chinese Academy of Sciences, and I got a bachelor's degree in Huazhong University of Science and Technology in 2017. My research interests lie in NN Accelerators, Multi-core Processors, Network-on-Chip and Multi-chip Modules.
            </p>  
        </div>


        <div class="sections"> 
            <h2><span class="icon icon-books"></span><span class="section-title"> Publications</span></h2>
            <div  class="string_under_h2"></div>
            <ul class="section-ul">
                <li>
                    Mengdi Wang, Ying Wang，Cheng Liu, Lei Zhang, <strong>"Network-on-Interposer Design for Agile NPU Customization"</strong>, in IEEE/ACM Proceedings of Design, Automation Conference, 2021.
                </li>
                <li>
                    Ying Wang, Mengdi Wang, Bing Li, Huawei Li, Xiaowei Li, <strong>"An Energy-Efficient Many-Core Accelerator Design for On-Chip Deep Reinforcement Learning"</strong>, in IEEE/ACM International Conference On Computer Aided Design, 2020.
                </li>
            </ul>
        </div>

        <div class="sections">
            <h2><span class="icon icon-display"></span><span class="section-title"> Projects</span></h2>
            <div  class="string_under_h2"></div>
            <ul class="section-ul">
                <li>
                    Participated in the design of <strong>energy efficient AI accelerators</strong>, including designing NPU architecture and developing tool-chains, etc. The low-power consumption accelerators are integrated into JX2 and JX3 SoCs of Jeejio.
                </li>
                <li>
                    Participating in the design of <strong>chiplet-based multi-core processor</strong>, in which I mainly focus on the on-chip and inter-chip interconnection.
                </li>
            </ul>
        </div>

        <div class="sections">
            <h2><span class="icon icon-briefcase"></span><span class="section-title"> Experience</span></h2>
            <div  class="string_under_h2"></div>
            <ul class="section-ul">
                <li>
                    <strong>2018.3 - 2020.9, Jeejio, Beijing.</strong><br>
                    Intern, Department of AI.
                </li>
            </ul>
        </div>
    </div>
</body>