// Seed: 2574697385
module module_0 (
    input wand id_0,
    output wire id_1,
    input tri id_2,
    output supply0 id_3,
    input supply1 id_4,
    output uwire id_5
    , id_7
);
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd66,
    parameter id_17 = 32'd90
) (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    output wor id_3,
    output wand id_4,
    input wire id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    input wire id_12,
    input tri id_13,
    input uwire _id_14,
    output wor id_15,
    input tri0 id_16,
    output supply1 _id_17,
    output tri1 id_18,
    input tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output tri0 id_22
);
  logic [id_17 : id_14] id_24;
  module_0 modCall_1 (
      id_21,
      id_18,
      id_21,
      id_4,
      id_9,
      id_22
  );
  assign modCall_1.id_2 = 0;
endmodule
