--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml i2c_Top_Block.twx i2c_Top_Block.ncd -o i2c_Top_Block.twr
i2c_Top_Block.pcf

Design file:              i2c_Top_Block.ncd
Physical constraint file: i2c_Top_Block.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (ADVANCED 1.04 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
Reset           |    2.388(R)|      SLOW  |   -0.084(R)|      FAST  |XLXN_63           |   0.000|
i2c_SCL         |    0.533(R)|      FAST  |    0.322(R)|      FAST  |XLXN_63           |   0.000|
i2c_SDA_in      |    0.474(R)|      FAST  |    0.369(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_bits<0>|    1.298(R)|      SLOW  |    0.329(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_bits<1>|    0.804(R)|      SLOW  |    0.297(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_bits<2>|    1.111(R)|      SLOW  |    0.173(R)|      FAST  |XLXN_63           |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
i2c_addr_out<0> |         7.919(R)|      SLOW  |         3.839(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<1> |         7.882(R)|      SLOW  |         3.810(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<2> |         7.781(R)|      SLOW  |         3.764(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<3> |         8.072(R)|      SLOW  |         3.991(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<4> |         7.943(R)|      SLOW  |         3.840(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<5> |         7.842(R)|      SLOW  |         3.790(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<6> |         7.798(R)|      SLOW  |         3.768(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<7> |         7.828(R)|      SLOW  |         3.785(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<8> |         7.734(R)|      SLOW  |         3.736(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<9> |         7.745(R)|      SLOW  |         3.743(R)|      FAST  |XLXN_63           |   0.000|
i2c_addr_out<10>|         7.746(R)|      SLOW  |         3.746(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<0> |         7.620(R)|      SLOW  |         3.670(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<1> |         7.545(R)|      SLOW  |         3.640(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<2> |         7.517(R)|      SLOW  |         3.621(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<3> |         7.542(R)|      SLOW  |         3.645(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<4> |         7.660(R)|      SLOW  |         3.703(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<5> |         7.514(R)|      SLOW  |         3.624(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<6> |         7.488(R)|      SLOW  |         3.607(R)|      FAST  |XLXN_63           |   0.000|
i2c_data_out<7> |         7.471(R)|      SLOW  |         3.598(R)|      FAST  |XLXN_63           |   0.000|
i2c_op          |         7.754(R)|      SLOW  |         3.760(R)|      FAST  |XLXN_63           |   0.000|
i2c_xfc         |         7.550(R)|      SLOW  |         3.667(R)|      FAST  |XLXN_63           |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.511|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 10 21:38:27 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 610 MB



