LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

entity dipSw is
	port(	pixel_row, pixel_col	: In std_logic_vector(9 downto 0);
			char_address			: out std_logic_vector(5 downto 0));
end entity dipSw;

architecture beh of dipSw is

begin
	--char_address <= conv_std_logic_vector(12,6); -- test
	process(pixel_col, pixel_row)
		variable char: std_logic_vector(5 downto 0);
		--variable size	 : integer:= 16;
		begin
			
		end process;
end architecture beh;
			