-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\axi_lite_sdrsrc\axi_lite_sdrsrc_pcore_addr_decoder.vhd
-- Created: 2014-02-27 10:13:04
-- 
-- Generated by MATLAB 8.3 and HDL Coder 3.4
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: axi_lite_sdrsrc_pcore_addr_decoder
-- Source Path: axi_lite_sdrsrc_pcore/axi_lite_sdrsrc_pcore_axi_lite/axi_lite_sdrsrc_pcore_addr_decoder
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY axi_lite_sdrsrc_pcore_addr_decoder IS
  PORT( clk_in                            :   IN    std_logic;
        reset_in                          :   IN    std_logic;
        data_write                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        addr_sel                          :   IN    std_logic_vector(13 DOWNTO 0);  -- ufix14
        wr_enb                            :   IN    std_logic;  -- ufix1
        rd_enb                            :   IN    std_logic;  -- ufix1
        read_rd_src_sel                   :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        read_rd_src_amp                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_rd_src_freq                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_read                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        write_wr_src_sel                  :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        write_wr_src_amp                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        write_wr_src_freq                 :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END axi_lite_sdrsrc_pcore_addr_decoder;


ARCHITECTURE rtl OF axi_lite_sdrsrc_pcore_addr_decoder IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL addr_sel_unsigned                : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL decode_sel_rd_src_sel            : std_logic;  -- ufix1
  SIGNAL read_rd_src_sel_unsigned         : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL const_1                          : std_logic;  -- ufix1
  SIGNAL decode_sel_rd_src_amp            : std_logic;  -- ufix1
  SIGNAL const_z                          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_rd_src_sel              : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL data_in_rd_src_sel               : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_rd_src_sel             : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_rd_src_amp_unsigned         : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_sel_rd_src_freq           : std_logic;  -- ufix1
  SIGNAL read_reg_rd_src_amp              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_rd_src_amp             : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_rd_src_freq_unsigned        : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_rd_src_freq             : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_rd_src_freq            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL data_write_unsigned              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL data_in_wr_src_sel               : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL decode_sel_wr_src_sel            : std_logic;  -- ufix1
  SIGNAL reg_enb_wr_src_sel               : std_logic;  -- ufix1
  SIGNAL write_reg_wr_src_sel             : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL decode_sel_wr_src_amp            : std_logic;  -- ufix1
  SIGNAL reg_enb_wr_src_amp               : std_logic;  -- ufix1
  SIGNAL write_reg_wr_src_amp             : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_sel_wr_src_freq           : std_logic;  -- ufix1
  SIGNAL reg_enb_wr_src_freq              : std_logic;  -- ufix1
  SIGNAL write_reg_wr_src_freq            : unsigned(31 DOWNTO 0);  -- ufix32

BEGIN
  addr_sel_unsigned <= unsigned(addr_sel);

  
  decode_sel_rd_src_sel <= '1' WHEN addr_sel_unsigned = to_unsigned(2#00000001000011#, 14) ELSE
      '0';

  read_rd_src_sel_unsigned <= unsigned(read_rd_src_sel);

  const_1 <= '1';

  enb <= const_1;

  
  decode_sel_rd_src_amp <= '1' WHEN addr_sel_unsigned = to_unsigned(2#00000001000100#, 14) ELSE
      '0';

  const_z <= (OTHERS => 'Z');


  reg_rd_src_sel_process : PROCESS (clk_in, reset_in)
  BEGIN
    IF reset_in = '1' THEN
      read_reg_rd_src_sel <= to_unsigned(2#00#, 2);
    ELSIF clk_in'EVENT AND clk_in = '1' THEN
      IF enb = '1' THEN
        read_reg_rd_src_sel <= read_rd_src_sel_unsigned;
      END IF;
    END IF;
  END PROCESS reg_rd_src_sel_process;


  data_in_rd_src_sel <= resize(read_reg_rd_src_sel, 32);

  
  decode_rd_rd_src_sel <= const_z WHEN decode_sel_rd_src_sel = '0' ELSE
      data_in_rd_src_sel;

  read_rd_src_amp_unsigned <= unsigned(read_rd_src_amp);

  
  decode_sel_rd_src_freq <= '1' WHEN addr_sel_unsigned = to_unsigned(2#00000001000101#, 14) ELSE
      '0';

  reg_rd_src_amp_process : PROCESS (clk_in, reset_in)
  BEGIN
    IF reset_in = '1' THEN
      read_reg_rd_src_amp <= to_unsigned(0, 32);
    ELSIF clk_in'EVENT AND clk_in = '1' THEN
      IF enb = '1' THEN
        read_reg_rd_src_amp <= read_rd_src_amp_unsigned;
      END IF;
    END IF;
  END PROCESS reg_rd_src_amp_process;


  
  decode_rd_rd_src_amp <= decode_rd_rd_src_sel WHEN decode_sel_rd_src_amp = '0' ELSE
      read_reg_rd_src_amp;

  read_rd_src_freq_unsigned <= unsigned(read_rd_src_freq);

  reg_rd_src_freq_process : PROCESS (clk_in, reset_in)
  BEGIN
    IF reset_in = '1' THEN
      read_reg_rd_src_freq <= to_unsigned(0, 32);
    ELSIF clk_in'EVENT AND clk_in = '1' THEN
      IF enb = '1' THEN
        read_reg_rd_src_freq <= read_rd_src_freq_unsigned;
      END IF;
    END IF;
  END PROCESS reg_rd_src_freq_process;


  
  decode_rd_rd_src_freq <= decode_rd_rd_src_amp WHEN decode_sel_rd_src_freq = '0' ELSE
      read_reg_rd_src_freq;

  data_read <= std_logic_vector(decode_rd_rd_src_freq);

  data_write_unsigned <= unsigned(data_write);

  data_in_wr_src_sel <= data_write_unsigned(1 DOWNTO 0);

  
  decode_sel_wr_src_sel <= '1' WHEN addr_sel_unsigned = to_unsigned(2#00000001000000#, 14) ELSE
      '0';

  reg_enb_wr_src_sel <= decode_sel_wr_src_sel AND wr_enb;

  reg_wr_src_sel_process : PROCESS (clk_in, reset_in)
  BEGIN
    IF reset_in = '1' THEN
      write_reg_wr_src_sel <= to_unsigned(2#00#, 2);
    ELSIF clk_in'EVENT AND clk_in = '1' THEN
      IF enb = '1' AND reg_enb_wr_src_sel = '1' THEN
        write_reg_wr_src_sel <= data_in_wr_src_sel;
      END IF;
    END IF;
  END PROCESS reg_wr_src_sel_process;


  write_wr_src_sel <= std_logic_vector(write_reg_wr_src_sel);

  
  decode_sel_wr_src_amp <= '1' WHEN addr_sel_unsigned = to_unsigned(2#00000001000001#, 14) ELSE
      '0';

  reg_enb_wr_src_amp <= decode_sel_wr_src_amp AND wr_enb;

  reg_wr_src_amp_process : PROCESS (clk_in, reset_in)
  BEGIN
    IF reset_in = '1' THEN
      write_reg_wr_src_amp <= to_unsigned(0, 32);
    ELSIF clk_in'EVENT AND clk_in = '1' THEN
      IF enb = '1' AND reg_enb_wr_src_amp = '1' THEN
        write_reg_wr_src_amp <= data_write_unsigned;
      END IF;
    END IF;
  END PROCESS reg_wr_src_amp_process;


  write_wr_src_amp <= std_logic_vector(write_reg_wr_src_amp);

  
  decode_sel_wr_src_freq <= '1' WHEN addr_sel_unsigned = to_unsigned(2#00000001000010#, 14) ELSE
      '0';

  reg_enb_wr_src_freq <= decode_sel_wr_src_freq AND wr_enb;

  reg_wr_src_freq_process : PROCESS (clk_in, reset_in)
  BEGIN
    IF reset_in = '1' THEN
      write_reg_wr_src_freq <= to_unsigned(0, 32);
    ELSIF clk_in'EVENT AND clk_in = '1' THEN
      IF enb = '1' AND reg_enb_wr_src_freq = '1' THEN
        write_reg_wr_src_freq <= data_write_unsigned;
      END IF;
    END IF;
  END PROCESS reg_wr_src_freq_process;


  write_wr_src_freq <= std_logic_vector(write_reg_wr_src_freq);

END rtl;

