// Seed: 731097294
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = 1;
  logic id_3 = id_3, id_4;
  assign id_4 = 1'b0;
  logic id_5 = id_0;
  always @(posedge 1'd0, posedge id_0) id_4 = id_4;
  type_8(
      1, id_0, 1, 1'd0, 1
  );
  assign id_4 = id_5;
endmodule
