vhdl work "D:\git repositories\vlsi-system-design\lab\lab 5 - flipflop\flipflop_ise\JKFF.vhd"
vhdl work "D:\git repositories\vlsi-system-design\lab\lab 4 - counter\counter_ise\ACNT.vhd"
