vendor_name = ModelSim
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/conv_HEX_7SEG_v.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_add_sub_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_sum_seven_seg.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_add.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/four_bit_inv.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/add_s.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/switchXY.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitRegPIPO.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitRegSixSum.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitSwitchXY.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform1.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform2.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform3.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform4.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform5.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform6.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform7.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform8.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform9.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/fourBitRegSixSumTest.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform10.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform11.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/lab_02_02.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/array_lab02_pkg.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform12.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform13.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/output_files/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform14.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform15.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/Waveform16.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_of_lab0202/db/lab_02_02.cbx.xml
design_name = hard_block
design_name = fourBitRegSixSumTest
instance = comp, \Q0[0]~output\, Q0[0]~output, fourBitRegSixSumTest, 1
instance = comp, \Q0[1]~output\, Q0[1]~output, fourBitRegSixSumTest, 1
instance = comp, \Q0[2]~output\, Q0[2]~output, fourBitRegSixSumTest, 1
instance = comp, \Q0[3]~output\, Q0[3]~output, fourBitRegSixSumTest, 1
instance = comp, \Q1[0]~output\, Q1[0]~output, fourBitRegSixSumTest, 1
instance = comp, \Q1[1]~output\, Q1[1]~output, fourBitRegSixSumTest, 1
instance = comp, \Q1[2]~output\, Q1[2]~output, fourBitRegSixSumTest, 1
instance = comp, \Q1[3]~output\, Q1[3]~output, fourBitRegSixSumTest, 1
instance = comp, \Q2[0]~output\, Q2[0]~output, fourBitRegSixSumTest, 1
instance = comp, \Q2[1]~output\, Q2[1]~output, fourBitRegSixSumTest, 1
instance = comp, \Q2[2]~output\, Q2[2]~output, fourBitRegSixSumTest, 1
instance = comp, \Q2[3]~output\, Q2[3]~output, fourBitRegSixSumTest, 1
instance = comp, \Q3[0]~output\, Q3[0]~output, fourBitRegSixSumTest, 1
instance = comp, \Q3[1]~output\, Q3[1]~output, fourBitRegSixSumTest, 1
instance = comp, \Q3[2]~output\, Q3[2]~output, fourBitRegSixSumTest, 1
instance = comp, \Q3[3]~output\, Q3[3]~output, fourBitRegSixSumTest, 1
instance = comp, \Q4[0]~output\, Q4[0]~output, fourBitRegSixSumTest, 1
instance = comp, \Q4[1]~output\, Q4[1]~output, fourBitRegSixSumTest, 1
instance = comp, \Q4[2]~output\, Q4[2]~output, fourBitRegSixSumTest, 1
instance = comp, \Q4[3]~output\, Q4[3]~output, fourBitRegSixSumTest, 1
instance = comp, \Q5[0]~output\, Q5[0]~output, fourBitRegSixSumTest, 1
instance = comp, \Q5[1]~output\, Q5[1]~output, fourBitRegSixSumTest, 1
instance = comp, \Q5[2]~output\, Q5[2]~output, fourBitRegSixSumTest, 1
instance = comp, \Q5[3]~output\, Q5[3]~output, fourBitRegSixSumTest, 1
instance = comp, \clk~input\, clk~input, fourBitRegSixSumTest, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, fourBitRegSixSumTest, 1
instance = comp, \D[0]~input\, D[0]~input, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:0:a0~feeder\, \gen00:0:gen01:a0|\gen00:0:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:0:a0\, \gen00:0:gen01:a0|\gen00:0:a0, fourBitRegSixSumTest, 1
instance = comp, \D[1]~input\, D[1]~input, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:1:a0~feeder\, \gen00:0:gen01:a0|\gen00:1:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:1:a0\, \gen00:0:gen01:a0|\gen00:1:a0, fourBitRegSixSumTest, 1
instance = comp, \D[2]~input\, D[2]~input, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:2:a0~feeder\, \gen00:0:gen01:a0|\gen00:2:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:2:a0\, \gen00:0:gen01:a0|\gen00:2:a0, fourBitRegSixSumTest, 1
instance = comp, \D[3]~input\, D[3]~input, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:3:a0~feeder\, \gen00:0:gen01:a0|\gen00:3:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:0:gen01:a0|gen00:3:a0\, \gen00:0:gen01:a0|\gen00:3:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:0:a0~feeder\, \gen00:1:gen01:a0|\gen00:0:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:0:a0\, \gen00:1:gen01:a0|\gen00:0:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:1:a0~feeder\, \gen00:1:gen01:a0|\gen00:1:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:1:a0\, \gen00:1:gen01:a0|\gen00:1:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:2:a0~feeder\, \gen00:1:gen01:a0|\gen00:2:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:2:a0\, \gen00:1:gen01:a0|\gen00:2:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:3:a0~feeder\, \gen00:1:gen01:a0|\gen00:3:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:1:gen01:a0|gen00:3:a0\, \gen00:1:gen01:a0|\gen00:3:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:0:a0~feeder\, \gen00:2:gen01:a0|\gen00:0:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:0:a0\, \gen00:2:gen01:a0|\gen00:0:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:1:a0~feeder\, \gen00:2:gen01:a0|\gen00:1:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:1:a0\, \gen00:2:gen01:a0|\gen00:1:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:2:a0~feeder\, \gen00:2:gen01:a0|\gen00:2:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:2:a0\, \gen00:2:gen01:a0|\gen00:2:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:3:a0~feeder\, \gen00:2:gen01:a0|\gen00:3:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:2:gen01:a0|gen00:3:a0\, \gen00:2:gen01:a0|\gen00:3:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:3:gen01:a0|gen00:0:a0~feeder\, \gen00:3:gen01:a0|\gen00:0:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:3:gen01:a0|gen00:0:a0\, \gen00:3:gen01:a0|\gen00:0:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:3:gen01:a0|gen00:1:a0\, \gen00:3:gen01:a0|\gen00:1:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:3:gen01:a0|gen00:2:a0~feeder\, \gen00:3:gen01:a0|\gen00:2:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:3:gen01:a0|gen00:2:a0\, \gen00:3:gen01:a0|\gen00:2:a0, fourBitRegSixSumTest, 1
instance = comp, \gen00:3:gen01:a0|gen00:3:a0~feeder\, \gen00:3:gen01:a0|\gen00:3:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:3:gen01:a0|gen00:3:a0\, \gen00:3:gen01:a0|\gen00:3:a0, fourBitRegSixSumTest, 1
instance = comp, \plse~input\, plse~input, fourBitRegSixSumTest, 1
instance = comp, \gen02~0\, gen02~0, fourBitRegSixSumTest, 1
instance = comp, \gen02~0clkctrl\, gen02~0clkctrl, fourBitRegSixSumTest, 1
instance = comp, \a2|O[0]~0\, a2|O[0]~0, fourBitRegSixSumTest, 1
instance = comp, \gen00:4:gen02:a1|gen00:0:a0~feeder\, \gen00:4:gen02:a1|\gen00:0:a0~feeder, fourBitRegSixSumTest, 1
instance = comp, \gen00:4:gen02:a1|gen00:0:a0\, \gen00:4:gen02:a1|\gen00:0:a0, fourBitRegSixSumTest, 1
instance = comp, \ctrl~input\, ctrl~input, fourBitRegSixSumTest, 1
instance = comp, \a4|action_02|gen:1:action|S~0\, a4|action_02|\gen:1:action|S~0, fourBitRegSixSumTest, 1
instance = comp, \a2|O[1]~1\, a2|O[1]~1, fourBitRegSixSumTest, 1
instance = comp, \gen00:4:gen02:a1|gen00:1:a0\, \gen00:4:gen02:a1|\gen00:1:a0, fourBitRegSixSumTest, 1
instance = comp, \a4|action_02|gen:2:action|S~0\, a4|action_02|\gen:2:action|S~0, fourBitRegSixSumTest, 1
instance = comp, \a4|action_02|gen:0:action|Co~0\, a4|action_02|\gen:0:action|Co~0, fourBitRegSixSumTest, 1
instance = comp, \a4|action_02|gen:1:action|Co~0\, a4|action_02|\gen:1:action|Co~0, fourBitRegSixSumTest, 1
instance = comp, \a2|O[2]~2\, a2|O[2]~2, fourBitRegSixSumTest, 1
instance = comp, \gen00:4:gen02:a1|gen00:2:a0\, \gen00:4:gen02:a1|\gen00:2:a0, fourBitRegSixSumTest, 1
instance = comp, \a4|action_02|gen:3:action|S~0\, a4|action_02|\gen:3:action|S~0, fourBitRegSixSumTest, 1
instance = comp, \a4|action_02|gen:2:action|Co~0\, a4|action_02|\gen:2:action|Co~0, fourBitRegSixSumTest, 1
instance = comp, \a2|O[3]~3\, a2|O[3]~3, fourBitRegSixSumTest, 1
instance = comp, \gen00:4:gen02:a1|gen00:3:a0\, \gen00:4:gen02:a1|\gen00:3:a0, fourBitRegSixSumTest, 1
instance = comp, \gen03~0\, gen03~0, fourBitRegSixSumTest, 1
instance = comp, \gen03~0clkctrl\, gen03~0clkctrl, fourBitRegSixSumTest, 1
instance = comp, \a7|O[0]~0\, a7|O[0]~0, fourBitRegSixSumTest, 1
instance = comp, \a7|O[0]~1\, a7|O[0]~1, fourBitRegSixSumTest, 1
instance = comp, \a7|O[0]~2\, a7|O[0]~2, fourBitRegSixSumTest, 1
instance = comp, \gen00:5:gen03:a1|gen00:0:a0\, \gen00:5:gen03:a1|\gen00:0:a0, fourBitRegSixSumTest, 1
instance = comp, \a7|O~3\, a7|O~3, fourBitRegSixSumTest, 1
instance = comp, \gen00:5:gen03:a1|gen00:1:a0\, \gen00:5:gen03:a1|\gen00:1:a0, fourBitRegSixSumTest, 1
instance = comp, \a7|O~4\, a7|O~4, fourBitRegSixSumTest, 1
instance = comp, \gen00:5:gen03:a1|gen00:2:a0\, \gen00:5:gen03:a1|\gen00:2:a0, fourBitRegSixSumTest, 1
instance = comp, \a7|O~5\, a7|O~5, fourBitRegSixSumTest, 1
instance = comp, \gen00:5:gen03:a1|gen00:3:a0\, \gen00:5:gen03:a1|\gen00:3:a0, fourBitRegSixSumTest, 1
