# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab3.srcs/sources_1/imports/lab3_src" \
"../../../../lab3.srcs/sources_1/new/RegFile.v" \
"../../../../lab3.srcs/sim_1/new/RegFile_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
