// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb_verilator.h for the primary calling header

#include "Vtb_verilator__pch.h"
#include "Vtb_verilator__Syms.h"
#include "Vtb_verilator___024root.h"

VL_ATTR_COLD void Vtb_verilator___024root___eval_initial__TOP(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__0(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__1(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__2(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__3(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__4(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__5(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__6(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__7(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__8(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__9(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__10(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__11(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__12(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__13(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__14(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__15(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__16(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__17(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__18(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__19(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__20(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__21(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__22(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__23(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__24(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__25(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__26(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__27(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__28(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__29(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__30(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__31(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__32(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__33(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__34(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__35(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__36(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__37(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__38(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__39(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__40(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__41(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__42(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__43(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__44(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__45(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__46(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__47(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__48(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__49(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__50(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__51(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__52(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__53(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__54(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__55(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__56(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__57(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__58(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__59(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__60(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__61(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__62(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__63(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__64(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__65(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__66(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__67(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__68(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__69(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__70(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__71(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__72(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__73(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__74(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__75(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__76(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__77(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__78(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__79(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__80(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__81(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__82(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__83(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__84(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__85(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__86(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__87(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__88(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__89(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__90(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__91(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__92(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__93(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__94(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__95(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__96(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__97(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__98(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__99(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__100(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__101(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__102(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__103(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__104(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__105(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__106(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__107(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__108(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__109(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__110(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__111(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__112(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__113(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__114(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__115(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__116(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__117(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__118(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__119(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__120(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__121(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__122(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__123(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__124(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__125(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__126(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__127(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__128(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__129(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__130(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__131(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__132(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__133(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__134(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__135(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__136(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__137(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__138(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__139(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__140(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__141(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__142(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__143(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__144(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__145(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__146(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__147(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__148(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__149(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__150(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__151(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__152(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__153(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__154(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__155(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__156(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__157(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__158(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__159(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__160(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__161(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__162(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__163(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__164(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__165(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__166(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__167(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__168(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__169(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__170(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__171(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__172(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__173(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__174(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__175(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__176(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__177(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__178(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__179(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__180(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__181(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__182(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__183(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__184(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__185(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__186(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__187(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__188(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__189(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__190(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__191(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__192(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__193(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__194(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__195(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__196(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__197(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__198(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__199(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__200(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__201(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__202(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__203(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__204(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__205(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__206(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__207(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__208(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__209(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__210(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__211(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__212(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__213(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__214(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__215(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__216(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__217(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__218(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__219(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__220(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__221(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__222(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__223(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__224(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__225(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__226(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__227(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__228(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__229(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__230(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__231(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__232(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__233(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__234(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__235(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__236(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__237(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__238(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__239(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__240(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__241(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__242(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__243(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__244(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__245(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__246(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__247(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__248(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__249(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__250(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__251(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__252(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__253(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__254(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__255(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__256(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__257(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__258(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__259(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__260(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__261(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__262(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__263(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__264(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__265(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__266(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__267(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__268(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__269(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__270(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__271(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__272(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__273(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__274(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__275(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__276(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__277(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__278(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__279(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__280(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__281(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__282(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__283(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__284(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__285(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__286(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__287(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__288(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__289(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__290(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__291(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__292(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__293(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__294(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__295(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__296(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__297(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__298(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__299(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__300(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__301(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__302(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__303(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__304(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__305(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__306(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__307(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__308(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__309(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__310(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__311(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__312(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__313(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__314(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__315(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__316(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__317(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__318(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__319(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__320(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__321(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__322(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__323(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__324(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__325(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__326(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__327(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__328(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__329(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__330(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__331(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__332(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__333(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__334(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__335(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__336(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__337(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__338(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__339(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__340(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__341(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__342(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__343(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__344(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__345(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__346(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__347(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__348(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__349(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__350(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__351(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__352(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__353(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__354(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__355(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__356(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__357(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__358(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__359(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__360(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__361(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__362(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__363(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__364(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__365(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__366(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__367(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__368(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__369(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__370(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__371(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__372(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__373(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__374(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__375(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__376(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__377(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__378(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__379(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__380(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__381(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__382(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__383(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__384(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__385(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__386(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__387(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__388(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__389(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__390(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__391(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__392(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__393(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__394(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__395(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__396(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__397(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__398(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__399(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__400(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__401(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__402(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__403(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__404(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__405(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__406(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__407(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__408(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__409(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__410(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__411(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__412(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__413(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__414(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__415(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__416(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__417(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__418(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__419(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__420(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__421(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__422(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__423(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__424(Vtb_verilator___024root* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__3(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__4(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
VlCoroutine Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__5(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);

void Vtb_verilator___024root___eval_initial(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_initial\n"); );
    // Body
    Vtb_verilator___024root___eval_initial__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[1U] = 1U;
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__0(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__1(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__2(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__3(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__4(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__5(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__6(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__7(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__8(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__9(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__10(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__11(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__12(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__13(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__14(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__15(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__16(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__17(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__18(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__19(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__20(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__21(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__22(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__23(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__24(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__25(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__26(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__27(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__28(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__29(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__30(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__31(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__32(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__33(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__34(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__35(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__36(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__37(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__38(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__39(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__40(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__41(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__42(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__43(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__44(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__45(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__46(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__47(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__48(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__49(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__50(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__51(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__52(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__53(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__54(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__55(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__56(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__57(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__58(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__59(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__60(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__61(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__62(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__63(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__64(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__65(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__66(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__67(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__68(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__69(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__70(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__71(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__72(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__73(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__74(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__75(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__76(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__77(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__78(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__79(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__80(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__81(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__82(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__83(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__84(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__85(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__86(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__87(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__88(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__89(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__90(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__91(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__92(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__93(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__94(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__95(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__96(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__97(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__98(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__99(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__100(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__101(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__102(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__103(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__104(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__105(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__106(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__107(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__108(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__109(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__110(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__111(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__112(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__113(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__114(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__115(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__116(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__117(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__118(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__119(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__120(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__121(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__122(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__123(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__124(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__125(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__126(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__127(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__128(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__129(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__130(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__131(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__132(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__133(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__134(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__135(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__136(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__137(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__138(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__139(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__140(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__141(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__142(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__143(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__144(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__145(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__146(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__147(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__148(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__149(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__150(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__151(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__152(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__153(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__154(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__155(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__156(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__157(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__158(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__159(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__160(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__161(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__162(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__163(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__164(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__165(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__166(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__167(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__168(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__169(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__170(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__171(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__172(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__173(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__174(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__175(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__176(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__177(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__178(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__179(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__180(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__181(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__182(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__183(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__184(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__185(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__186(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__187(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__188(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__189(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__190(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__191(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__192(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__193(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__194(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__195(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__196(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__197(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__198(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__199(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__200(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__201(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__202(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__203(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__204(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__205(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__206(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__207(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__208(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__209(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__210(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__211(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__212(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__213(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__214(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__215(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__216(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__217(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__218(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__219(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__220(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__221(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__222(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__223(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__224(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__225(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__226(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__227(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__228(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__229(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__230(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__231(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__232(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__233(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__234(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__235(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__236(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__237(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__238(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__239(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__240(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__241(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__242(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__243(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__244(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__245(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__246(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__247(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__248(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__249(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__250(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__251(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__252(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__253(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__254(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__255(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__256(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__257(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__258(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__259(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__260(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__261(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__262(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__263(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__264(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__265(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__266(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__267(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__268(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__269(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__270(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__271(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__272(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__273(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__274(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__275(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__276(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__277(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__278(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__279(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__280(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__281(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__282(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__283(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__284(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__285(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__286(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__287(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__288(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__289(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__290(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__291(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__292(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__293(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__294(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__295(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__296(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__297(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__298(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__299(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__300(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__301(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__302(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__303(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__304(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__305(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__306(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__307(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__308(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__309(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__310(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__311(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__312(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__313(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__314(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__315(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__316(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__317(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__318(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__319(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__320(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__321(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__322(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__323(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__324(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__325(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__326(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__327(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__328(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__329(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__330(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__331(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__332(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__333(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__334(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__335(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__336(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__337(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__338(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__339(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__340(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__341(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__342(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__343(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__344(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__345(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__346(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__347(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__348(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__349(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__350(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__351(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__352(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__353(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__354(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__355(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__356(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__357(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__358(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__359(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__360(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__361(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__362(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__363(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__364(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__365(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__366(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__367(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__368(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__369(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__370(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__371(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__372(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__373(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__374(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__375(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__376(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__377(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__378(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__379(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__380(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__381(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__382(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__383(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__384(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__385(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__386(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__387(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__388(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__389(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__390(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__391(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__392(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__393(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__394(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__395(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__396(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__397(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__398(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__399(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__400(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__401(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__402(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__403(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__404(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__405(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__406(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__407(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__408(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__409(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__410(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__411(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__412(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__413(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__414(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__415(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__416(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__417(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__418(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__419(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__420(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__421(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__422(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__423(vlSelf);
    Vtb_verilator___024root___eval_initial__TOP__Vtiming__424(vlSelf);
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__3((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__4((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    Vtb_verilator_sirv_gnrl_icb2apb__D20___eval_initial__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__Vtiming__5((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__clk__0 = vlSelf->clk;
    vlSelf->__Vtrigprevexpr___TOP__rst_n__0 = vlSelf->rst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__pc_write_to_host_cnt__0 
        = vlSelf->tb_verilator__DOT__pc_write_to_host_cnt;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__lfextclk__0 = vlSelf->lfextclk;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset__0 = 0U;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
}

VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__265____Vfork_194__1(Vtb_verilator___024root* vlSelf, IData/*16:0*/ __Vintraval_h81020279__0);

VL_INLINE_OPT VlCoroutine Vtb_verilator___024root___eval_initial__TOP__Vtiming__265(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_initial__TOP__Vtiming__265\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VtrigSched_h69098086__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(posedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.clk_aon or negedge tb_verilator.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0_q)", 
                                                           "../rtl/e203/general/sirv_gnrl_dffs.v", 
                                                           222);
        vlSelf->__Vintraval_h81020279__0 = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)
                                             ? (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq) 
                                                 << 0x10U) 
                                                | (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq) 
                                                    << 0xfU) 
                                                   | (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c1_mst_irq) 
                                                       << 0xeU) 
                                                      | (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c0_mst_irq) 
                                                          << 0xdU) 
                                                         | ((((IData)(
                                                                      (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en) 
                                                                        >> 3U) 
                                                                       & (2U 
                                                                          == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_3)))) 
                                                              << 0xcU) 
                                                             | (((IData)(
                                                                         (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en) 
                                                                           >> 2U) 
                                                                          & (2U 
                                                                             == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_2)))) 
                                                                 << 0xbU) 
                                                                | (((IData)(
                                                                            (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en) 
                                                                              >> 1U) 
                                                                             & (2U 
                                                                                == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_1)))) 
                                                                    << 0xaU) 
                                                                   | (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en) 
                                                                       & (2U 
                                                                          == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_0))) 
                                                                      << 9U)))) 
                                                            | ((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2.__PVT__s_rise_int_tx) 
                                                                 | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2.__PVT__s_rise_int_rx)) 
                                                                << 8U) 
                                                               | ((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1.__PVT__s_rise_int_tx) 
                                                                    | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1.__PVT__s_rise_int_rx)) 
                                                                   << 7U) 
                                                                  | (((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_ip_txwm) 
                                                                        & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm)) 
                                                                       | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_ip_rxwm) 
                                                                          & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm))) 
                                                                      << 6U) 
                                                                     | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (0xcU 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2.__PVT__uart_interrupt_i__DOT__iir_q)))) 
                                                                         << 5U) 
                                                                        | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (0xcU 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1.__PVT__uart_interrupt_i__DOT__iir_q)))) 
                                                                            << 4U) 
                                                                           | (((IData)(
                                                                                (0U 
                                                                                != 
                                                                                (0xcU 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0.__PVT__uart_interrupt_i__DOT__iir_q)))) 
                                                                               << 3U) 
                                                                              | (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r) 
                                                                                << 2U) 
                                                                                | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r) 
                                                                                << 1U)))))))))))))
                                             : 0U);
        Vtb_verilator___024root___eval_initial__TOP__Vtiming__265____Vfork_194__1(vlSelf, vlSelf->__Vintraval_h81020279__0);
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_verilator___024root___dump_triggers__ico(Vtb_verilator___024root* vlSelf);
#endif  // VL_DEBUG

void Vtb_verilator___024root___eval_triggers__ico(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_triggers__ico\n"); );
    // Body
    vlSelf->__VicoTriggered.set(0U, (IData)(vlSelf->__VicoFirstIteration));
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtb_verilator___024root___dump_triggers__ico(vlSelf);
    }
#endif
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_verilator___024root___dump_triggers__act(Vtb_verilator___024root* vlSelf);
#endif  // VL_DEBUG

void Vtb_verilator___024root___eval_triggers__act(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_triggers__act\n"); );
    // Body
    vlSelf->__VactTriggered.set(0U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__1)));
    vlSelf->__VactTriggered.set(1U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__1)));
    vlSelf->__VactTriggered.set(2U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(3U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(4U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(5U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(6U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(7U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(8U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(9U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0xaU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0xbU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0xcU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0xdU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0xeU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0xfU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x10U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x11U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x12U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x13U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x14U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x15U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x16U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x17U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x18U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x19U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x1aU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x1bU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x1cU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x1dU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x1eU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x1fU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x20U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x21U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x22U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x23U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x24U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x25U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x26U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x27U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x28U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x29U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x2aU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1)));
    vlSelf->__VactTriggered.set(0x2bU, (((IData)(vlSelf->clk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk__0))) 
                                        | ((~ (IData)(vlSelf->rst_n)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__rst_n__0))));
    vlSelf->__VactTriggered.set(0x2cU, (vlSelf->tb_verilator__DOT__pc_write_to_host_cnt 
                                        != vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__pc_write_to_host_cnt__0));
    vlSelf->__VactTriggered.set(0x2dU, ((IData)(vlSelf->clk) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk__0))));
    vlSelf->__VactTriggered.set(0x2eU, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso__0)))));
    vlSelf->__VactTriggered.set(0x2fU, (((IData)(vlSelf->clk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n__0))));
    vlSelf->__VactTriggered.set(0x30U, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk__0)))));
    vlSelf->__VactTriggered.set(0x31U, (((IData)(vlSelf->clk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n__0))));
    vlSelf->__VactTriggered.set(0x32U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x33U, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0)))));
    vlSelf->__VactTriggered.set(0x34U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram__0))));
    vlSelf->__VactTriggered.set(0x35U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram__0))));
    vlSelf->__VactTriggered.set(0x36U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))));
    vlSelf->__VactTriggered.set(0x37U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1.result) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__result__0)));
    vlSelf->__VactTriggered.set(0x38U, (((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start__0)) 
                                          | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag) 
                                             != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag__0))) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2) 
                                            != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))));
    vlSelf->__VactTriggered.set(0x39U, ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input 
                                         != vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input__0) 
                                        | (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp 
                                           != vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp__0)));
    vlSelf->__VactTriggered.set(0x3aU, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num__0)));
    vlSelf->__VactTriggered.set(0x3bU, (((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start__0)) 
                                          | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag) 
                                             != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag__0))) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2) 
                                            != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))));
    vlSelf->__VactTriggered.set(0x3cU, ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp 
                                         != vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp__0) 
                                        | (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2 
                                           != vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2__0)));
    vlSelf->__VactTriggered.set(0x3dU, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num__0)));
    vlSelf->__VactTriggered.set(0x3eU, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans__0)));
    vlSelf->__VactTriggered.set(0x3fU, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3.result) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__result__0)));
    vlSelf->__VactTriggered.set(0x40U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0)))));
    vlSelf->__VactTriggered.set(0x41U, ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5.result) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__result__0)));
    vlSelf->__VactTriggered.set(0x42U, ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1) 
                                          != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2) 
                                            != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3__0))));
    vlSelf->__VactTriggered.set(0x43U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai__0))));
    vlSelf->__VactTriggered.set(0x44U, (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4.result) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__result__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans__0))));
    vlSelf->__VactTriggered.set(0x45U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso__0))));
    vlSelf->__VactTriggered.set(0x46U, ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                        & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0)));
    vlSelf->__VactTriggered.set(0x47U, ((IData)(vlSelf->lfextclk) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))));
    vlSelf->__VactTriggered.set(0x48U, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x49U, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset__0)))));
    vlSelf->__VactTriggered.set(0x4aU, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((~ (IData)(vlSelf->rst_n)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__rst_n__0))));
    vlSelf->__VactTriggered.set(0x4bU, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q__0)))));
    vlSelf->__VactTriggered.set(0x4cU, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356__0)))));
    vlSelf->__VactTriggered.set(0x4dU, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset__0)))));
    vlSelf->__VactTriggered.set(0x4eU, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset__0)))));
    vlSelf->__VactTriggered.set(0x4fU, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x50U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x51U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x52U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x53U, ((((IData)(vlSelf->clk) 
                                          & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk__0))) 
                                         | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n)) 
                                            & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x54U, ((((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                            & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0)))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x55U, ((((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu) 
                                            & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0)))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x56U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x57U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x58U, ((((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu) 
                                            & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0)))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x59U, ((((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu) 
                                            & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0)))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x5aU, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x5bU, ((((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu) 
                                            & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0)))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x5cU, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x5dU, ((((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm) 
                                            & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0)))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x5eU, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x5fU, ((((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                         | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm) 
                                            & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0)))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x60U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x61U, ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                          & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))) 
                                         | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                            & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x62U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x63U, ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu) 
                                          & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0))) 
                                         | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                            & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x64U, ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                          & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))) 
                                         | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                            & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x65U, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0)) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x66U, ((((IData)(vlSelf->lfextclk) 
                                          & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                         | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                            & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x67U, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x68U, ((((IData)(vlSelf->lfextclk) 
                                          & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                         | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                            & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q__0))) 
                                        | vlSelf->__VdlySched.awaitingCurrentTime()));
    vlSelf->__VactTriggered.set(0x69U, (((IData)(vlSelf->clk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n__0))));
    vlSelf->__VactTriggered.set(0x6aU, vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.set(0x6bU, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0)))));
    vlSelf->__VactTriggered.set(0x6cU, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0)))));
    vlSelf->__VactTriggered.set(0x6dU, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0))));
    vlSelf->__VactTriggered.set(0x6eU, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0))));
    vlSelf->__VactTriggered.set(0x6fU, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0)))));
    vlSelf->__VactTriggered.set(0x70U, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0)))));
    vlSelf->__VactTriggered.set(0x71U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0))));
    vlSelf->__VactTriggered.set(0x72U, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0)))));
    vlSelf->__VactTriggered.set(0x73U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0))));
    vlSelf->__VactTriggered.set(0x74U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0))));
    vlSelf->__VactTriggered.set(0x75U, (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0)) 
                                        | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm) 
                                           & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0)))));
    vlSelf->__VactTriggered.set(0x76U, ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm) 
                                        & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0))));
    vlSelf->__VactTriggered.set(0x77U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x78U, (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__VactTriggered.set(0x79U, (((IData)(vlSelf->lfextclk) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__lfextclk__0))) 
                                        | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                                           & (IData)(vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0))));
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2.__PVT__res_exp_same_s;
    vlSelf->__Vtrigprevexpr___TOP__clk__0 = vlSelf->clk;
    vlSelf->__Vtrigprevexpr___TOP__rst_n__0 = vlSelf->rst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__pc_write_to_host_cnt__0 
        = vlSelf->tb_verilator__DOT__pc_write_to_host_cnt;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__result__0 
        = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4.result;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__lfextclk__0 = vlSelf->lfextclk;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
    vlSelf->__Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
    if (VL_UNLIKELY((1U & (~ (IData)(vlSelf->__VactDidInit))))) {
        vlSelf->__VactDidInit = 1U;
        vlSelf->__VactTriggered.set(0U, 1U);
        vlSelf->__VactTriggered.set(1U, 1U);
        vlSelf->__VactTriggered.set(2U, 1U);
        vlSelf->__VactTriggered.set(3U, 1U);
        vlSelf->__VactTriggered.set(4U, 1U);
        vlSelf->__VactTriggered.set(5U, 1U);
        vlSelf->__VactTriggered.set(6U, 1U);
        vlSelf->__VactTriggered.set(7U, 1U);
        vlSelf->__VactTriggered.set(8U, 1U);
        vlSelf->__VactTriggered.set(9U, 1U);
        vlSelf->__VactTriggered.set(0xaU, 1U);
        vlSelf->__VactTriggered.set(0xbU, 1U);
        vlSelf->__VactTriggered.set(0xcU, 1U);
        vlSelf->__VactTriggered.set(0xdU, 1U);
        vlSelf->__VactTriggered.set(0xeU, 1U);
        vlSelf->__VactTriggered.set(0xfU, 1U);
        vlSelf->__VactTriggered.set(0x10U, 1U);
        vlSelf->__VactTriggered.set(0x11U, 1U);
        vlSelf->__VactTriggered.set(0x12U, 1U);
        vlSelf->__VactTriggered.set(0x13U, 1U);
        vlSelf->__VactTriggered.set(0x14U, 1U);
        vlSelf->__VactTriggered.set(0x15U, 1U);
        vlSelf->__VactTriggered.set(0x16U, 1U);
        vlSelf->__VactTriggered.set(0x17U, 1U);
        vlSelf->__VactTriggered.set(0x18U, 1U);
        vlSelf->__VactTriggered.set(0x19U, 1U);
        vlSelf->__VactTriggered.set(0x1aU, 1U);
        vlSelf->__VactTriggered.set(0x1bU, 1U);
        vlSelf->__VactTriggered.set(0x1cU, 1U);
        vlSelf->__VactTriggered.set(0x1dU, 1U);
        vlSelf->__VactTriggered.set(0x1eU, 1U);
        vlSelf->__VactTriggered.set(0x1fU, 1U);
        vlSelf->__VactTriggered.set(0x20U, 1U);
        vlSelf->__VactTriggered.set(0x21U, 1U);
        vlSelf->__VactTriggered.set(0x22U, 1U);
        vlSelf->__VactTriggered.set(0x23U, 1U);
        vlSelf->__VactTriggered.set(0x24U, 1U);
        vlSelf->__VactTriggered.set(0x25U, 1U);
        vlSelf->__VactTriggered.set(0x26U, 1U);
        vlSelf->__VactTriggered.set(0x27U, 1U);
        vlSelf->__VactTriggered.set(0x28U, 1U);
        vlSelf->__VactTriggered.set(0x29U, 1U);
        vlSelf->__VactTriggered.set(0x2aU, 1U);
        vlSelf->__VactTriggered.set(0x2cU, 1U);
        vlSelf->__VactTriggered.set(0x37U, 1U);
        vlSelf->__VactTriggered.set(0x38U, 1U);
        vlSelf->__VactTriggered.set(0x39U, 1U);
        vlSelf->__VactTriggered.set(0x3aU, 1U);
        vlSelf->__VactTriggered.set(0x3bU, 1U);
        vlSelf->__VactTriggered.set(0x3cU, 1U);
        vlSelf->__VactTriggered.set(0x3dU, 1U);
        vlSelf->__VactTriggered.set(0x3eU, 1U);
        vlSelf->__VactTriggered.set(0x3fU, 1U);
        vlSelf->__VactTriggered.set(0x41U, 1U);
        vlSelf->__VactTriggered.set(0x42U, 1U);
        vlSelf->__VactTriggered.set(0x43U, 1U);
        vlSelf->__VactTriggered.set(0x44U, 1U);
    }
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtb_verilator___024root___dump_triggers__act(vlSelf);
    }
#endif
}

void Vtb_verilator___024root___act_sequent__TOP__0(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___act_sequent__TOP__1(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___act_comb__TOP__0(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___act_comb__TOP__1(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___act_comb__TOP__2(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___act_comb__TOP__3(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___act_comb__TOP__4(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___act_comb__TOP__5(Vtb_verilator___024root* vlSelf);

void Vtb_verilator___024root___eval_act(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_act\n"); );
    // Body
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator___024root___act_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[3U] = 1U;
    }
    if ((0x1000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[4U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x4000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[5U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x10000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[6U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x40000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[7U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x80000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1));
        vlSelf->__Vm_traceActivity[8U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1));
    }
    if ((0x8000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[9U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1));
    }
    if ((0x10000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1));
    }
    if ((0x20000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1));
    }
    if ((0x40000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1));
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0xdU] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x80ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0xeU] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x200ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0xfU] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x2000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x10U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x8000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x11U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x20000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x12U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x200000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1));
        vlSelf->__Vm_traceActivity[0x13U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5));
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1));
        vlSelf->__Vm_traceActivity[0x14U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2));
    }
    if ((0x800ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1));
        vlSelf->__Vm_traceActivity[0x15U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2));
    }
    if ((0x100000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1));
        vlSelf->__Vm_traceActivity[0x16U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1));
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1));
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3));
    }
    if ((0x800000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x17U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1));
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1));
    }
    if ((0x1000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x18U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1));
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1));
    }
    if ((0x2000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x19U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1));
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1));
    }
    if ((0x4000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x1aU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1));
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1));
    }
    if ((0x800000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((0x2000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((0x8000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((0x20000000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator___024root___act_sequent__TOP__1(vlSelf);
        vlSelf->__Vm_traceActivity[0x1bU] = 1U;
    }
    if ((0x78000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__0(vlSelf);
    }
    if ((0x60ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x180ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x2a0ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__1(vlSelf);
    }
    if ((0x600ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x6000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x18000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x2a000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__2(vlSelf);
    }
    if ((0x60000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x600000000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5));
    }
    if ((0x18ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2));
    }
    if ((0x1800ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2));
    }
    if ((0x880000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1));
    }
    if ((0x1100000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1));
    }
    if ((0x2200000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1));
    }
    if ((0x7800000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__3(vlSelf);
    }
    if ((0x4400000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1));
    }
    if ((0x1818ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2));
        vlSelf->__Vm_traceActivity[0x1cU] = 1U;
    }
    if ((0x7f80000ULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__4(vlSelf);
    }
    if ((0x181cULL & vlSelf->__VactTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2));
        Vtb_verilator___024root___act_comb__TOP__5(vlSelf);
    }
}

VL_INLINE_OPT void Vtb_verilator___024root___act_comb__TOP__0(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___act_comb__TOP__0\n"); );
    // Body
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1 
        = (((QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1.result)) 
            << 0x30U) | (((QData)((IData)((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1.result) 
                                            << 0x10U) 
                                           | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1.result)))) 
                          << 0x10U) | (QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1.result))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2 
        = (((QData)((IData)(((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_prebais) 
                                             - (IData)(0xfU)) 
                                            + ((1U 
                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__float_res) 
                                                   >> 0xbU)) 
                                               + ((
                                                   (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSubCor)) 
                                                   & (- (IData)(
                                                                (1U 
                                                                 & (~ (IData)(
                                                                              (0U 
                                                                               != 
                                                                               (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                  + 
                                                  (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                           | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__overflow)))) 
                                          & (- (IData)(
                                                       (1U 
                                                        & (~ 
                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__zero) 
                                                            | ((1U 
                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_prebais) 
                                                                    - (IData)(0xfU)) 
                                                                   >> 6U)) 
                                                               | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__ex_cannot_correct)))))))) 
                                         << 0xaU)) 
                             | (0x3ffU & (((0x40U & 
                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_prebais) 
                                             - (IData)(0xfU)))
                                            ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__res_full 
                                               >> 0xbU)
                                            : ((0U 
                                                != 
                                                (3U 
                                                 & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__float_res) 
                                                    >> 0xaU)))
                                                ? (
                                                   (0x800U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__float_res))
                                                    ? 
                                                   ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__float_res) 
                                                    >> 1U)
                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__float_res))
                                                : ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__ex_cannot_correct)
                                                    ? 
                                                   ((0x10U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                     ? 0U
                                                     : 
                                                    ((8U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                      ? 
                                                     ((4U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((2U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                        ? 0U
                                                        : 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 9U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 8U))))
                                                      : 
                                                     ((4U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                       ? 
                                                      ((2U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                        ? 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 7U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 6U))
                                                        : 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 5U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 4U)))
                                                       : 
                                                      ((2U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                        ? 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 3U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 2U))
                                                        : 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub), 1U)
                                                         : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub))))))
                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__fraSub)))) 
                                          & (- (IData)(
                                                       (1U 
                                                        & (~ 
                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__zero) 
                                                            | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1.__PVT__overflow))))))))))) 
            << 0x30U) | (((QData)((IData)((((0x7c000000U 
                                             & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_prebais) 
                                                    - (IData)(0xfU)) 
                                                   + 
                                                   ((1U 
                                                     & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__float_res) 
                                                        >> 0xbU)) 
                                                    + 
                                                    (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSubCor)) 
                                                      & (- (IData)(
                                                                   (1U 
                                                                    & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                     + 
                                                     (1U 
                                                      & (~ (IData)(
                                                                   (0U 
                                                                    != 
                                                                    (3U 
                                                                     & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__float_res) 
                                                                        >> 0xaU))))))))) 
                                                  | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__overflow)))) 
                                                 & (- (IData)(
                                                              (1U 
                                                               & (~ 
                                                                  ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__zero) 
                                                                   | ((1U 
                                                                       & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_prebais) 
                                                                           - (IData)(0xfU)) 
                                                                          >> 6U)) 
                                                                      | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__ex_cannot_correct)))))))) 
                                                << 0x1aU)) 
                                            | (0x3ff0000U 
                                               & ((((0x40U 
                                                     & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_prebais) 
                                                        - (IData)(0xfU)))
                                                     ? 
                                                    (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__res_full 
                                                     >> 0xbU)
                                                     : 
                                                    ((0U 
                                                      != 
                                                      (3U 
                                                       & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__float_res) 
                                                          >> 0xaU)))
                                                      ? 
                                                     ((0x800U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__float_res))
                                                       ? 
                                                      ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__float_res) 
                                                       >> 1U)
                                                       : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__float_res))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__ex_cannot_correct)
                                                       ? 
                                                      ((0x10U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                        ? 0U
                                                        : 
                                                       ((8U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                         ? 
                                                        ((4U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                          ? 0U
                                                          : 
                                                         ((2U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                           ? 0U
                                                           : 
                                                          ((1U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 9U)
                                                            : 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 8U))))
                                                         : 
                                                        ((4U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                          ? 
                                                         ((2U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                           ? 
                                                          ((1U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 7U)
                                                            : 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 6U))
                                                           : 
                                                          ((1U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 5U)
                                                            : 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 4U)))
                                                          : 
                                                         ((2U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                           ? 
                                                          ((1U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 3U)
                                                            : 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 2U))
                                                           : 
                                                          ((1U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 
                                                           VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub), 1U)
                                                            : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub))))))
                                                       : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__fraSub)))) 
                                                   & (- (IData)(
                                                                (1U 
                                                                 & (~ 
                                                                    ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__zero) 
                                                                     | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1.__PVT__overflow))))))) 
                                                  << 0x10U))) 
                                           | ((0x7c00U 
                                               & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_prebais) 
                                                      - (IData)(0xfU)) 
                                                     + 
                                                     ((1U 
                                                       & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__float_res) 
                                                          >> 0xbU)) 
                                                      + 
                                                      (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSubCor)) 
                                                        & (- (IData)(
                                                                     (1U 
                                                                      & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                       + 
                                                       (1U 
                                                        & (~ (IData)(
                                                                     (0U 
                                                                      != 
                                                                      (3U 
                                                                       & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__float_res) 
                                                                          >> 0xaU))))))))) 
                                                    | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__overflow)))) 
                                                   & (- (IData)(
                                                                (1U 
                                                                 & (~ 
                                                                    ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__zero) 
                                                                     | ((1U 
                                                                         & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_prebais) 
                                                                             - (IData)(0xfU)) 
                                                                            >> 6U)) 
                                                                        | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__ex_cannot_correct)))))))) 
                                                  << 0xaU)) 
                                              | (0x3ffU 
                                                 & (((0x40U 
                                                      & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_prebais) 
                                                         - (IData)(0xfU)))
                                                      ? 
                                                     (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__res_full 
                                                      >> 0xbU)
                                                      : 
                                                     ((0U 
                                                       != 
                                                       (3U 
                                                        & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__float_res) 
                                                           >> 0xaU)))
                                                       ? 
                                                      ((0x800U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__float_res))
                                                        ? 
                                                       ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__float_res) 
                                                        >> 1U)
                                                        : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__float_res))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__ex_cannot_correct)
                                                        ? 
                                                       ((0x10U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                         ? 0U
                                                         : 
                                                        ((8U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                          ? 
                                                         ((4U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                           ? 0U
                                                           : 
                                                          ((2U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 0U
                                                            : 
                                                           ((1U 
                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                             ? 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 9U)
                                                             : 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 8U))))
                                                          : 
                                                         ((4U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                           ? 
                                                          ((2U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 
                                                           ((1U 
                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                             ? 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 7U)
                                                             : 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 6U))
                                                            : 
                                                           ((1U 
                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                             ? 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 5U)
                                                             : 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 4U)))
                                                           : 
                                                          ((2U 
                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                            ? 
                                                           ((1U 
                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                             ? 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 3U)
                                                             : 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 2U))
                                                            : 
                                                           ((1U 
                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__exSum_fault))
                                                             ? 
                                                            VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub), 1U)
                                                             : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub))))))
                                                        : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__fraSub)))) 
                                                    & (- (IData)(
                                                                 (1U 
                                                                  & (~ 
                                                                     ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__zero) 
                                                                      | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1.__PVT__overflow)))))))))))) 
                          << 0x10U) | (QData)((IData)(
                                                      ((0x7c00U 
                                                        & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_prebais) 
                                                               - (IData)(0xfU)) 
                                                              + 
                                                              ((1U 
                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__float_res) 
                                                                   >> 0xbU)) 
                                                               + 
                                                               (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSubCor)) 
                                                                 & (- (IData)(
                                                                              (1U 
                                                                               & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                + 
                                                                (1U 
                                                                 & (~ (IData)(
                                                                              (0U 
                                                                               != 
                                                                               (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                             | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__overflow)))) 
                                                            & (- (IData)(
                                                                         (1U 
                                                                          & (~ 
                                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__zero) 
                                                                              | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__ex_cannot_correct)))))))) 
                                                           << 0xaU)) 
                                                       | (0x3ffU 
                                                          & (((0x40U 
                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_prebais) 
                                                                  - (IData)(0xfU)))
                                                               ? 
                                                              (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__res_full 
                                                               >> 0xbU)
                                                               : 
                                                              ((0U 
                                                                != 
                                                                (3U 
                                                                 & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__float_res) 
                                                                    >> 0xaU)))
                                                                ? 
                                                               ((0x800U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__float_res))
                                                                 ? 
                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__float_res) 
                                                                 >> 1U)
                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__float_res))
                                                                : 
                                                               ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__ex_cannot_correct)
                                                                 ? 
                                                                ((0x10U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                  ? 0U
                                                                  : 
                                                                 ((8U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((4U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                    ? 0U
                                                                    : 
                                                                   ((2U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                     ? 0U
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                      ? 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 9U)
                                                                      : 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 8U))))
                                                                   : 
                                                                  ((4U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                    ? 
                                                                   ((2U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                      ? 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 7U)
                                                                      : 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 6U))
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                      ? 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 5U)
                                                                      : 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 4U)))
                                                                    : 
                                                                   ((2U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                      ? 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 3U)
                                                                      : 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 2U))
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__exSum_fault))
                                                                      ? 
                                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub), 1U)
                                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub))))))
                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__fraSub)))) 
                                                             & (- (IData)(
                                                                          (1U 
                                                                           & (~ 
                                                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__zero) 
                                                                               | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1.__PVT__overflow)))))))))))));
}

VL_INLINE_OPT void Vtb_verilator___024root___act_comb__TOP__1(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___act_comb__TOP__1\n"); );
    // Body
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__c_mid 
        = (((QData)((IData)((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.result) 
                              << 0x10U) | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.result)))) 
            << 0x10U) | (QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.result)));
}

VL_INLINE_OPT void Vtb_verilator___024root___act_comb__TOP__2(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___act_comb__TOP__2\n"); );
    // Body
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__c_mid 
        = (((QData)((IData)((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1.result) 
                              << 0x10U) | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1.result)))) 
            << 0x10U) | (QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1.result)));
}

VL_INLINE_OPT void Vtb_verilator___024root___act_comb__TOP__3(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___act_comb__TOP__3\n"); );
    // Body
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__x_sub_u 
        = (((QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1.result)) 
            << 0x30U) | (((QData)((IData)((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1.result) 
                                            << 0x10U) 
                                           | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1.result)))) 
                          << 0x10U) | (QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1.result))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__out_temp 
        = (((QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1.result)) 
            << 0x30U) | (((QData)((IData)((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1.result) 
                                            << 0x10U) 
                                           | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1.result)))) 
                          << 0x10U) | (QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1.result))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__temp 
        = (((QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1.result)) 
            << 0x30U) | (((QData)((IData)((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1.result) 
                                            << 0x10U) 
                                           | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1.result)))) 
                          << 0x10U) | (QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1.result))));
}

VL_INLINE_OPT void Vtb_verilator___024root___act_comb__TOP__4(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___act_comb__TOP__4\n"); );
    // Body
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_output 
        = (((QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1.result)) 
            << 0x30U) | (((QData)((IData)((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1.result) 
                                            << 0x10U) 
                                           | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1.result)))) 
                          << 0x10U) | (QData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1.result))));
}

VL_INLINE_OPT void Vtb_verilator___024root___act_comb__TOP__5(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___act_comb__TOP__5\n"); );
    // Body
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_reg 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__dout_reg;
    if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state))) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_reg = 0U;
    } else if ((1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state))) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_reg = 0U;
    } else if ((2U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state))) {
        if ((2U <= (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__conv_cnt))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_reg 
                = ((2U > (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__of_line_num))
                    ? ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__mid_result) 
                       & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__zero))))))
                    : 0U);
        }
    } else if ((3U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state))) {
        if ((1U <= (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__conv_cnt))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_reg 
                = ((((5U > (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt)) 
                     & (4U > VL_MODDIV_III(32, (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt), (IData)(5U)))) 
                    | ((5U <= (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt)) 
                       & (3U > (3U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt) 
                                      - (IData)(1U))))))
                    ? ((2U > (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__of_line_num))
                        ? ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__mid_result) 
                           & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2.__PVT__zero))))))
                        : 0U) : 0U);
        }
    }
}

void Vtb_verilator___024root___nba_sequent__TOP__0(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__1(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__2(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__3(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__4(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__5(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__6(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__7(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__8(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__9(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__10(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__11(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0__0(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1__0(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2__0(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__0(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__0(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_4__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_4__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_4__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_4__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_3__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_3__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_3__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_3__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_x__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_x__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_x__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_x__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__12(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__1(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__1(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__13(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__14(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__15(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__16(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__17(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__18(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__19(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__20(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__21(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__22(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__23(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__24(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__25(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__26(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__27(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__28(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__29(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__30(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__31(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__32(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__33(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__34(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__35(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__36(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__37(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__38(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__39(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__40(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__41(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__42(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__43(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__44(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__45(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__46(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__47(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__48(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__49(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__50(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__51(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__52(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__53(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__54(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__55(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__0(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__1(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__56(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__2(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__3(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__4(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3__0(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__5(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__57(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__58(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__59(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__6(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__7(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__8(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__9(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__10(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__11(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__12(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__13(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__14(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__15(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__16(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__17(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__0(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__0(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__0(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0__0(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1__0(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2__0(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__18(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__60(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__61(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__19(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__20(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__21(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__22(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__62(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__63(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__64(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__65(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__66(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__67(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__23(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__24(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__25(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__2(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0__1(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1__1(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2__1(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3__1(Vtb_verilator_timer_module__NB30* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__68(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__28(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__29(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__30(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__31(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__32(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__1(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__1(Vtb_verilator_apb_spi_master__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0__1(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1__1(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2__1(Vtb_verilator_apb_uart_sv__A20* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__33(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__34(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__35(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__36(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__37(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__38(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__39(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__40(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__41(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__42(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__43(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__69(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__70(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__44(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__72(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m2__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__45(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__46(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__47(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__48(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__1(Vtb_verilator_sirv_gnrl_icb2apb__D20* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__49(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__50(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__51(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__52(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__53(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__54(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__55(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__56(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__57(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__58(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__59(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__73(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__60(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__74(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_div_100__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__1(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__61(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__62(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__63(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__64(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__65(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__66(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__67(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__68(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__69(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__70(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__71(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__72(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1__0(Vtb_verilator_floatAdd* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__75(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__73(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__74(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__75(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__76(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__77(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__79(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1__0(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_sequent__TOP__76(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__80(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1__1(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1__1(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1__1(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__82(Vtb_verilator___024root* vlSelf);
void Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1__1(Vtb_verilator_floatMult* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__83(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__84(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__85(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__86(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__87(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__89(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__90(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__91(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__92(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__93(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__94(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__95(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__96(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__97(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__98(Vtb_verilator___024root* vlSelf);
void Vtb_verilator___024root___nba_comb__TOP__99(Vtb_verilator___024root* vlSelf);

void Vtb_verilator___024root___eval_nba(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___eval_nba\n"); );
    // Body
    if ((0x200000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__0(vlSelf);
    }
    if ((0x800000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__1(vlSelf);
    }
    if ((0x80000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__2(vlSelf);
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__3(vlSelf);
        vlSelf->__Vm_traceActivity[0x1dU] = 1U;
    }
    if ((0x40000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__4(vlSelf);
        vlSelf->__Vm_traceActivity[0x1eU] = 1U;
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1));
    }
    if ((0x40ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__5(vlSelf);
        vlSelf->__Vm_traceActivity[0x1fU] = 1U;
    }
    if ((0x20000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__6(vlSelf);
        vlSelf->__Vm_traceActivity[0x20U] = 1U;
    }
    if ((0x1000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__7(vlSelf);
    }
    if ((0x2000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__8(vlSelf);
    }
    if ((0x1000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__9(vlSelf);
        vlSelf->__Vm_traceActivity[0x21U] = 1U;
    }
    if ((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__10(vlSelf);
        vlSelf->__Vm_traceActivity[0x22U] = 1U;
        Vtb_verilator___024root___nba_sequent__TOP__11(vlSelf);
        Vtb_verilator_apb_uart_sv__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0));
        Vtb_verilator_apb_uart_sv__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1));
        Vtb_verilator_apb_uart_sv__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2));
        Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1));
        Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_4__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_4));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_4__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_4));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_4__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_4));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_4__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_4));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_3));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_3));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_3));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_3));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_x__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_x));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_x__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_x));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_x__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_x));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_x__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_x));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_1));
        Vtb_verilator___024root___nba_sequent__TOP__12(vlSelf);
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1));
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1));
        Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2));
        Vtb_verilator_apb_spi_master__A20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1));
    }
    if ((0x8000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0));
        vlSelf->__Vm_traceActivity[0x23U] = 1U;
    }
    if ((0x10000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1));
        vlSelf->__Vm_traceActivity[0x24U] = 1U;
    }
    if ((0x20000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2));
        vlSelf->__Vm_traceActivity[0x25U] = 1U;
    }
    if ((0x40000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator_timer_module__NB30___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3));
        vlSelf->__Vm_traceActivity[0x26U] = 1U;
    }
    if ((0x10000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__13(vlSelf);
        vlSelf->__Vm_traceActivity[0x27U] = 1U;
    }
    if ((0x800000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__14(vlSelf);
    }
    if ((0x100000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__15(vlSelf);
    }
    if ((0x100000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__16(vlSelf);
    }
    if ((0x100000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__17(vlSelf);
        vlSelf->__Vm_traceActivity[0x28U] = 1U;
    }
    if ((0x200000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__18(vlSelf);
        vlSelf->__Vm_traceActivity[0x29U] = 1U;
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    }
    if ((0x200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__19(vlSelf);
        vlSelf->__Vm_traceActivity[0x2aU] = 1U;
    }
    if ((0x8000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__20(vlSelf);
        vlSelf->__Vm_traceActivity[0x2bU] = 1U;
    }
    if ((0x20000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__21(vlSelf);
        vlSelf->__Vm_traceActivity[0x2cU] = 1U;
    }
    if ((0x80000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__22(vlSelf);
        vlSelf->__Vm_traceActivity[0x2dU] = 1U;
    }
    if ((0x800000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__23(vlSelf);
        vlSelf->__Vm_traceActivity[0x2eU] = 1U;
    }
    if ((0x1000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__24(vlSelf);
        vlSelf->__Vm_traceActivity[0x2fU] = 1U;
    }
    if ((0x2000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__25(vlSelf);
        vlSelf->__Vm_traceActivity[0x30U] = 1U;
    }
    if ((0x4000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__26(vlSelf);
        vlSelf->__Vm_traceActivity[0x31U] = 1U;
    }
    if ((0x10000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__27(vlSelf);
        vlSelf->__Vm_traceActivity[0x32U] = 1U;
    }
    if ((0x100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__28(vlSelf);
        vlSelf->__Vm_traceActivity[0x33U] = 1U;
    }
    if ((0x800000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__29(vlSelf);
        vlSelf->__Vm_traceActivity[0x34U] = 1U;
    }
    if ((0x1000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__30(vlSelf);
        vlSelf->__Vm_traceActivity[0x35U] = 1U;
    }
    if ((0x400000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__31(vlSelf);
        vlSelf->__Vm_traceActivity[0x36U] = 1U;
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    }
    if ((0x8000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__32(vlSelf);
    }
    if ((0x40000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__33(vlSelf);
        vlSelf->__Vm_traceActivity[0x37U] = 1U;
    }
    if ((0x4000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__34(vlSelf);
        vlSelf->__Vm_traceActivity[0x38U] = 1U;
    }
    if ((0x2000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__35(vlSelf);
        vlSelf->__Vm_traceActivity[0x39U] = 1U;
    }
    if ((0x400ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__36(vlSelf);
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__37(vlSelf);
        vlSelf->__Vm_traceActivity[0x3aU] = 1U;
    }
    if ((0x80000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__38(vlSelf);
        vlSelf->__Vm_traceActivity[0x3bU] = 1U;
    }
    if ((0x10000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__39(vlSelf);
        vlSelf->__Vm_traceActivity[0x3cU] = 1U;
    }
    if ((0x8000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__40(vlSelf);
    }
    if ((0x800ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__41(vlSelf);
    }
    if ((0x400000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__42(vlSelf);
        vlSelf->__Vm_traceActivity[0x3dU] = 1U;
    }
    if ((0x400000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__43(vlSelf);
        vlSelf->__Vm_traceActivity[0x3eU] = 1U;
    }
    if ((0x8000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__44(vlSelf);
        vlSelf->__Vm_traceActivity[0x3fU] = 1U;
        Vtb_verilator_floatAdd___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1));
    }
    if ((0x2000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__45(vlSelf);
    }
    if ((0x4000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__46(vlSelf);
    }
    if ((0x80000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__47(vlSelf);
    }
    if ((0x400000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__48(vlSelf);
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__49(vlSelf);
        vlSelf->__Vm_traceActivity[0x40U] = 1U;
    }
    if ((0x4000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__50(vlSelf);
    }
    if ((0x200ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__51(vlSelf);
    }
    if ((0x40000000002000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x41U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000008000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x42U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000020000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x43U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000000020ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x44U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000000080ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x45U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000000200ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1));
        vlSelf->__Vm_traceActivity[0x46U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000000800ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1));
        vlSelf->__Vm_traceActivity[0x47U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2));
    }
    if ((0x40000000000008ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1));
        vlSelf->__Vm_traceActivity[0x48U] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2));
    }
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__52(vlSelf);
        vlSelf->__Vm_traceActivity[0x49U] = 1U;
    }
    if ((0x800000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__53(vlSelf);
    }
    if ((0x1000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__54(vlSelf);
    }
    if ((0x40000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__55(vlSelf);
        vlSelf->__Vm_traceActivity[0x4aU] = 1U;
    }
    if ((0x44000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_comb__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[0x4bU] = 1U;
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2));
    }
    if ((0x4000000000001ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_comb__TOP__1(vlSelf);
        vlSelf->__Vm_traceActivity[0x4cU] = 1U;
    }
    if ((0x4040000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[0x4dU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x4010000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[0x4eU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x4004000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[0x4fU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x4001000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2));
        vlSelf->__Vm_traceActivity[0x50U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o));
    }
    if ((0x4020000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((0x4008000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((0x4002000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((0x4000800000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1));
    }
    if ((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__56(vlSelf);
        vlSelf->__Vm_traceActivity[0x51U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x18000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__2(vlSelf);
    }
    if ((0x78000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__3(vlSelf);
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x78000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__4(vlSelf);
        vlSelf->__Vm_traceActivity[0x52U] = 1U;
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0));
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1));
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2));
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3));
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x60000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__5(vlSelf);
    }
    if ((0x1000000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__57(vlSelf);
    }
    if ((0x200000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__58(vlSelf);
    }
    if ((0x80000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__59(vlSelf);
        vlSelf->__Vm_traceActivity[0x53U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x200000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__6(vlSelf);
        vlSelf->__Vm_traceActivity[0x54U] = 1U;
    }
    if ((0x180000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__7(vlSelf);
        vlSelf->__Vm_traceActivity[0x55U] = 1U;
    }
    if ((0x800200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__8(vlSelf);
        vlSelf->__Vm_traceActivity[0x56U] = 1U;
    }
    if ((0x2000000040ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__9(vlSelf);
        vlSelf->__Vm_traceActivity[0x57U] = 1U;
    }
    if ((0x800100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__10(vlSelf);
    }
    if ((0xa00000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__11(vlSelf);
        vlSelf->__Vm_traceActivity[0x58U] = 1U;
    }
    if ((0x801000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__12(vlSelf);
    }
    if ((0x201000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__13(vlSelf);
    }
    if ((0x1800000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__14(vlSelf);
        vlSelf->__Vm_traceActivity[0x59U] = 1U;
    }
    if ((0x801100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__15(vlSelf);
    }
    if ((0x1100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__16(vlSelf);
    }
    if ((0x600000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__17(vlSelf);
        vlSelf->__Vm_traceActivity[0x5aU] = 1U;
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb));
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
        Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1));
        Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2));
        Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0));
        Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1));
        Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2));
    }
    if ((0x60000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__18(vlSelf);
        vlSelf->__Vm_traceActivity[0x5bU] = 1U;
    }
    if ((0x1000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__60(vlSelf);
        vlSelf->__Vm_traceActivity[0x5cU] = 1U;
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__61(vlSelf);
        vlSelf->__Vm_traceActivity[0x5dU] = 1U;
    }
    if ((0x1180ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__19(vlSelf);
        vlSelf->__Vm_traceActivity[0x5eU] = 1U;
    }
    if ((0x200080000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__20(vlSelf);
    }
    if ((0x18000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__21(vlSelf);
        vlSelf->__Vm_traceActivity[0x5fU] = 1U;
    }
    if ((0xc000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__22(vlSelf);
        vlSelf->__Vm_traceActivity[0x60U] = 1U;
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__62(vlSelf);
        vlSelf->__Vm_traceActivity[0x61U] = 1U;
    }
    if ((0x8000000200000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1));
        vlSelf->__Vm_traceActivity[0x62U] = 1U;
    }
    if ((0x800000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__63(vlSelf);
    }
    if ((0x2800000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1));
        vlSelf->__Vm_traceActivity[0x63U] = 1U;
    }
    if ((0x100000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__64(vlSelf);
    }
    if ((0x500000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1));
        vlSelf->__Vm_traceActivity[0x64U] = 1U;
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__65(vlSelf);
    }
    if ((0x10ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__66(vlSelf);
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__67(vlSelf);
    }
    if ((0x6000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__23(vlSelf);
        vlSelf->__Vm_traceActivity[0x65U] = 1U;
    }
    if ((0x600ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__24(vlSelf);
    }
    if ((0xe00ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__25(vlSelf);
        vlSelf->__Vm_traceActivity[0x66U] = 1U;
    }
    if ((0x40000000006000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000018000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x4000000002a000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__2(vlSelf);
    }
    if ((0x40000000060000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000000060ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000000180ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x400000000002a0ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__1(vlSelf);
    }
    if ((0x40000000000600ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2));
    }
    if ((0x40000000001800ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2));
    }
    if ((0x40000000000018ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2));
    }
    if ((0x200000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__2((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
        vlSelf->__Vm_traceActivity[0x67U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x8000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0));
        vlSelf->__Vm_traceActivity[0x68U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x10000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1));
        vlSelf->__Vm_traceActivity[0x69U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x20000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2));
        vlSelf->__Vm_traceActivity[0x6aU] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x40000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_timer_module__NB30___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3));
        vlSelf->__Vm_traceActivity[0x6bU] = 1U;
    }
    if ((0x200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__68(vlSelf);
    }
    if ((0x801200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__28(vlSelf);
        vlSelf->__Vm_traceActivity[0x6cU] = 1U;
    }
    if ((0x800a00000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__29(vlSelf);
        vlSelf->__Vm_traceActivity[0x6dU] = 1U;
    }
    if ((0x801a00000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__30(vlSelf);
        vlSelf->__Vm_traceActivity[0x6eU] = 1U;
    }
    if ((0x801100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__31(vlSelf);
        vlSelf->__Vm_traceActivity[0x6fU] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x600000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__32(vlSelf);
        vlSelf->__Vm_traceActivity[0x70U] = 1U;
        Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1));
        Vtb_verilator_apb_spi_master__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2));
        Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0));
        Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1));
        Vtb_verilator_apb_uart_sv__A20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2));
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x600078000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__33(vlSelf);
    }
    if ((0x1600000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__34(vlSelf);
        vlSelf->__Vm_traceActivity[0x71U] = 1U;
    }
    if (((0x1000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x200080000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__35(vlSelf);
    }
    if ((0x18200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__36(vlSelf);
    }
    if ((0x78200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__37(vlSelf);
        vlSelf->__Vm_traceActivity[0x72U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x18000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__38(vlSelf);
        vlSelf->__Vm_traceActivity[0x73U] = 1U;
    }
    if ((0x218000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__39(vlSelf);
        vlSelf->__Vm_traceActivity[0x74U] = 1U;
    }
    if ((0x618000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__40(vlSelf);
        vlSelf->__Vm_traceActivity[0x75U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x219000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__41(vlSelf);
    }
    if ((0xc000000100ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__42(vlSelf);
        vlSelf->__Vm_traceActivity[0x76U] = 1U;
    }
    if ((0x1c000000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__43(vlSelf);
    }
    if ((0x2000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__69(vlSelf);
        vlSelf->__Vm_traceActivity[0x77U] = 1U;
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__70(vlSelf);
        vlSelf->__Vm_traceActivity[0x78U] = 1U;
    }
    if ((0x180ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__44(vlSelf);
        vlSelf->__Vm_traceActivity[0x79U] = 1U;
    }
    if ((0x2800000100000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1));
        vlSelf->__Vm_traceActivity[0x7aU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1));
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1));
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3));
    }
    if ((0x500000080000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1));
        vlSelf->__Vm_traceActivity[0x7bU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1));
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__72(vlSelf);
        vlSelf->__Vm_traceActivity[0x7cU] = 1U;
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m2));
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4));
    }
    if ((0x7000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__45(vlSelf);
        vlSelf->__Vm_traceActivity[0x7dU] = 1U;
    }
    if ((0x1e000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__46(vlSelf);
    }
    if ((0x1fe000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__47(vlSelf);
        vlSelf->__Vm_traceActivity[0x7eU] = 1U;
    }
    if (((0x30000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x5e000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__48(vlSelf);
        vlSelf->__Vm_traceActivity[0x7fU] = 1U;
    }
    if ((0x40000000001818ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2));
        vlSelf->__Vm_traceActivity[0x80U] = 1U;
    }
    if ((0x600000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator_sirv_gnrl_icb2apb__D20___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb));
    }
    if ((0x801b00000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__49(vlSelf);
        vlSelf->__Vm_traceActivity[0x81U] = 1U;
    }
    if (((0x44000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x600000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__50(vlSelf);
        vlSelf->__Vm_traceActivity[0x82U] = 1U;
    }
    if (((0x4000000000001ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x600000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__51(vlSelf);
        vlSelf->__Vm_traceActivity[0x83U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x780000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__52(vlSelf);
        vlSelf->__Vm_traceActivity[0x84U] = 1U;
    }
    if (((0x24000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x1600000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__53(vlSelf);
    }
    if (((0x3000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x200080000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__54(vlSelf);
    }
    if (((0x10000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x18600000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__55(vlSelf);
        vlSelf->__Vm_traceActivity[0x85U] = 1U;
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x618000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__56(vlSelf);
        vlSelf->__Vm_traceActivity[0x86U] = 1U;
    }
    if (((0x44000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x18000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__57(vlSelf);
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x218000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__58(vlSelf);
        vlSelf->__Vm_traceActivity[0x87U] = 1U;
    }
    if ((0xc000000180ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__59(vlSelf);
        vlSelf->__Vm_traceActivity[0x88U] = 1U;
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__73(vlSelf);
    }
    if ((0x1180ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__60(vlSelf);
        vlSelf->__Vm_traceActivity[0x89U] = 1U;
    }
    if ((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__74(vlSelf);
        vlSelf->__Vm_traceActivity[0x8aU] = 1U;
        Vtb_verilator_floatMult___nba_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_div_100__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_div_100));
    }
    if (((0x8000000200000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (1ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4));
        vlSelf->__Vm_traceActivity[0x8bU] = 1U;
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5));
    }
    if (((0x2800000100000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (1ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3));
        vlSelf->__Vm_traceActivity[0x8cU] = 1U;
    }
    if ((0x1f200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__61(vlSelf);
        vlSelf->__Vm_traceActivity[0x8dU] = 1U;
    }
    if ((0x787000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__62(vlSelf);
        vlSelf->__Vm_traceActivity[0x8eU] = 1U;
    }
    if ((0x67000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__63(vlSelf);
        vlSelf->__Vm_traceActivity[0x8fU] = 1U;
    }
    if ((0x1ff000000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__64(vlSelf);
        vlSelf->__Vm_traceActivity[0x90U] = 1U;
    }
    if ((0x1fe100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__65(vlSelf);
        vlSelf->__Vm_traceActivity[0x91U] = 1U;
    }
    if ((0x4000000000181cULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2));
    }
    if (((0x4000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x798000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__66(vlSelf);
    }
    if (((0x7000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x200080000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__67(vlSelf);
        vlSelf->__Vm_traceActivity[0x92U] = 1U;
    }
    if (((0x3000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xa01380000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__68(vlSelf);
    }
    if (((0x10000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x78600000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__69(vlSelf);
    }
    if (((0x44000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x618000000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__70(vlSelf);
        vlSelf->__Vm_traceActivity[0x93U] = 1U;
    }
    if ((0xc000001180ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__71(vlSelf);
        vlSelf->__Vm_traceActivity[0x94U] = 1U;
    }
    if ((0x1c000001180ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__72(vlSelf);
    }
    if ((0x84000000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x95U] = 1U;
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1));
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1));
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1));
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1));
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1));
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1));
        Vtb_verilator_floatAdd___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1));
    }
    if ((0x400000000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_sequent__TOP__75(vlSelf);
        vlSelf->__Vm_traceActivity[0x96U] = 1U;
    }
    if (((0x8000000600000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (1ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5));
    }
    if ((0x61f200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__73(vlSelf);
    }
    if ((0x67200000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__74(vlSelf);
        vlSelf->__Vm_traceActivity[0x97U] = 1U;
    }
    if ((0x1ff900000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__75(vlSelf);
        vlSelf->__Vm_traceActivity[0x98U] = 1U;
    }
    if (((0x30000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x1fe100000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__76(vlSelf);
        vlSelf->__Vm_traceActivity[0x99U] = 1U;
    }
    if ((0x1ff100000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__77(vlSelf);
    }
    if ((0x4400000000181cULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__5(vlSelf);
    }
    if (((0x10000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x79600000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__79(vlSelf);
    }
    if ((0x84000008000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x9aU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1));
    }
    if ((0x84000010000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x9bU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1));
    }
    if ((0x84000020000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x9cU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1));
    }
    if ((0x84000040000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x9dU] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1));
    }
    if ((0x84000000800000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x9eU] = 1U;
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1));
    }
    if ((0x84000001000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0x9fU] = 1U;
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1));
    }
    if ((0x84000002000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0xa0U] = 1U;
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1));
    }
    if ((0x84000004000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1));
        vlSelf->__Vm_traceActivity[0xa1U] = 1U;
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1));
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_sequent__TOP__76(vlSelf);
        vlSelf->__Vm_traceActivity[0xa2U] = 1U;
    }
    if ((0x1ff900000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__80(vlSelf);
        vlSelf->__Vm_traceActivity[0xa3U] = 1U;
    }
    if ((0x84000078000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___act_comb__TOP__0(vlSelf);
    }
    if (((0x84000000800000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1));
        vlSelf->__Vm_traceActivity[0xa4U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1));
    }
    if (((0x84000001000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1));
        vlSelf->__Vm_traceActivity[0xa5U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1));
    }
    if (((0x84000002000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1));
        vlSelf->__Vm_traceActivity[0xa6U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1));
    }
    if ((0x84000007800000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb_verilator___024root___nba_comb__TOP__82(vlSelf);
    }
    if (((0x84000004000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatMult___nba_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1__1((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1));
        vlSelf->__Vm_traceActivity[0xa7U] = 1U;
        Vtb_verilator_floatMult___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1));
        Vtb_verilator_floatAdd___act_sequent__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1));
    }
    if ((0x2100ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__83(vlSelf);
    }
    if ((0x9ff900000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__84(vlSelf);
        vlSelf->__Vm_traceActivity[0xa8U] = 1U;
    }
    if ((0x1ffb00000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__85(vlSelf);
    }
    if (((0x84000000880000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1));
    }
    if (((0x84000001100000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1));
    }
    if (((0x84000002200000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1));
    }
    if (((0x84000007800000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__86(vlSelf);
    }
    if (((0x84000004400000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator_floatAdd___act_comb__TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1__0((&vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1));
    }
    if ((0x9ffb00000ULL & vlSelf->__VnbaTriggered.word(1U))) {
        Vtb_verilator___024root___nba_comb__TOP__87(vlSelf);
        vlSelf->__Vm_traceActivity[0xa9U] = 1U;
    }
    if (((0x84000007f80000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (4ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___act_comb__TOP__4(vlSelf);
    }
    if (((0x30000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x9ffb00000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__89(vlSelf);
    }
    if (((0x3000000000000ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xbffb80000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__90(vlSelf);
    }
    if (((2ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0x9ffb00000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__91(vlSelf);
    }
    if (((2ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xfffb00000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__92(vlSelf);
        vlSelf->__Vm_traceActivity[0xaaU] = 1U;
    }
    if (((0x4000000000002ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xfffb00000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__93(vlSelf);
        vlSelf->__Vm_traceActivity[0xabU] = 1U;
    }
    if (((0x3000000000002ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xfffb80000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__94(vlSelf);
    }
    if (((0x30000000000002ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xfffb00000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__95(vlSelf);
    }
    if (((0x10000000000002ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xffff00080ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__96(vlSelf);
        vlSelf->__Vm_traceActivity[0xacU] = 1U;
    }
    if (((0x10000000000002ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xffff00000ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__97(vlSelf);
    }
    if (((0x10000000000002ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xffff00080ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__98(vlSelf);
        vlSelf->__Vm_traceActivity[0xadU] = 1U;
    }
    if (((0x13000000000002ULL & vlSelf->__VnbaTriggered.word(0U)) 
         | (0xffff80080ULL & vlSelf->__VnbaTriggered.word(1U)))) {
        Vtb_verilator___024root___nba_comb__TOP__99(vlSelf);
    }
}

VL_INLINE_OPT void Vtb_verilator___024root___nba_sequent__TOP__0(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___nba_sequent__TOP__0\n"); );
    // Body
    if (VL_UNLIKELY((0x100000U & vlSelf->tb_verilator__DOT__cycle_count))) {
        VL_WRITEF_NX("[%0t] %%Error: tb_verilator.v:224: Assertion failed in %Ntb_verilator: Time Out !!!\n",0,
                     64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("tb_verilator.v", 224, "");
        VL_FINISH_MT("tb_verilator.v", 225, "");
    }
}

VL_INLINE_OPT void Vtb_verilator___024root___nba_sequent__TOP__4(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___nba_sequent__TOP__4\n"); );
    // Init
    SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 = 0;
    SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 = 0;
    SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 = 0;
    SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 = 0;
    IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0 = 0;
    SData/*8:0*/ __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0;
    __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0 = 0;
    IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0 = 0;
    SData/*12:0*/ __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0;
    __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0 = 0;
    IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0 = 0;
    SData/*12:0*/ __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0;
    __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v0 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v1;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v1 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v2;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v2 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v3;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v3 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v0 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v1;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v1 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v2;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v2 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v3;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v3 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v0 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v1;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v1 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v2;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v2 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v3;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v3 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v0 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v1;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v1 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v2;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v2 = 0;
    SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v3;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v3 = 0;
    CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0 = 0;
    CData/*2:0*/ __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0;
    __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0 = 0;
    CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0 = 0;
    CData/*2:0*/ __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0;
    __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0 = 0;
    CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0 = 0;
    CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0 = 0;
    CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0 = 0;
    CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0 = 0;
    CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0 = 0;
    VlWide<3>/*95:0*/ __Vtemp_1;
    VlWide<4>/*127:0*/ __Vtemp_2;
    VlWide<3>/*95:0*/ __Vtemp_3;
    VlWide<4>/*127:0*/ __Vtemp_4;
    // Body
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0 = 0U;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0 = 0U;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0 = 0U;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0 = 0U;
    __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0 = 0U;
    vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0 = 0U;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__unnamedblk1__DOT__i = 4U;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__unnamedblk1__DOT__i = 4U;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__unnamedblk1__DOT__i = 4U;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__unnamedblk1__DOT__i = 4U;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg
        [3U];
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg
        [0U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v1 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg
        [1U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v2 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg
        [2U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v3 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg
        [3U];
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg
        [0U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v1 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg
        [1U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v2 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg
        [2U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v3 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT____Vlvbound_hc84ec723__0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v0 
        = (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data 
           >> 0x10U);
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg
        [0U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v1 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg
        [1U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v2 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg
        [2U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v3 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v0 
        = (0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data);
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg
        [0U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v1 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg
        [1U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v2 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg
        [2U];
    __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v3 
        = tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT____Vlvbound_hc84ec723__0;
    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen) {
        __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0 
            = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen)
                ? ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__acc_hsk)
                    ? vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_rdata
                    : (IData)((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat 
                               >> 1U))) : 0U);
        __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__waddr;
        __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0 = 1U;
    }
    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram_T_35_mask) {
        __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_link_rx_bits;
        __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_27;
        __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0 = 1U;
    }
    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram_T_35_mask) {
        __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0 
            = (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data);
        __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_27;
        __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0 = 1U;
    }
    if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_en) 
         & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__RAM_SEL) 
            >> 1U))) {
        __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_data;
        __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_addr;
        __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0 = 1U;
    }
    if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_en) 
         & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__RAM_SEL))) {
        __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_data;
        __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_addr;
        __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0 = 1U;
    }
    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_valid) {
        vlSelf->__VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in;
        vlSelf->__VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_addr;
        vlSelf->__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0 = 1U;
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_result_cur 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem
        [vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_addr_cur];
    if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSCL) 
         & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dSCL)))) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_rxd 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSDA;
    }
    if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSCL) 
         & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dSCL)))) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_rxd 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSDA;
    }
    if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_read_en) 
         | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_read_en))) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__input_read_data 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem
            [((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__WEIGHT_FINISH_REG)
               ? (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_addr)
               : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_addr))];
    }
    __Vtemp_1[0U] = (((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[4U] 
                         >> 0x1fU) ^ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_2) 
                                      >> 0xfU)) << 0x1fU) 
                      | ((0x7c000000U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                             - (IData)(0xfU)) 
                                            + ((1U 
                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                   >> 0xbU)) 
                                               + ((
                                                   (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                   & (- (IData)(
                                                                (1U 
                                                                 & (~ (IData)(
                                                                              (0U 
                                                                               != 
                                                                               (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                  + 
                                                  (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                           | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                          & (- (IData)(
                                                       (1U 
                                                        & (~ 
                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                            | ((1U 
                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                    - (IData)(0xfU)) 
                                                                   >> 6U)) 
                                                               | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                         << 0x1aU)) 
                         | (0x3ff0000U & ((((0x40U 
                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                - (IData)(0xfU)))
                                             ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                >> 0xbU)
                                             : ((0U 
                                                 != 
                                                 (3U 
                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                     >> 0xaU)))
                                                 ? 
                                                ((0x800U 
                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                  ? 
                                                 ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                  >> 1U)
                                                  : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                 : 
                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                  ? 
                                                 ((0x10U 
                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                   ? 0U
                                                   : 
                                                  ((8U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                    ? 
                                                   ((4U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                     ? 0U
                                                     : 
                                                    ((2U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 0U
                                                      : 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                    : 
                                                   ((4U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                     ? 
                                                    ((2U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                      : 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                     : 
                                                    ((2U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                      : 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                       : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                  : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                           & (- (IData)(
                                                        (1U 
                                                         & (~ 
                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2.__PVT__overflow))))))) 
                                          << 0x10U)))) 
                     | ((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[3U] 
                           >> 0x1fU) ^ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_1) 
                                        >> 0xfU)) << 0xfU) 
                        | ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                           - (IData)(0xfU)) 
                                          + ((1U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                               >> 0xbU)) 
                                             + (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                 & (- (IData)(
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                + (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                        & (- (IData)(
                                                     (1U 
                                                      & (~ 
                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                          | ((1U 
                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                  - (IData)(0xfU)) 
                                                                 >> 6U)) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                       << 0xaU)) | 
                           (0x3ffU & (((0x40U & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                 - (IData)(0xfU)))
                                        ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__res_full 
                                           >> 0xbU)
                                        : ((0U != (3U 
                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                      >> 0xaU)))
                                            ? ((0x800U 
                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                ? ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                   >> 1U)
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__float_res))
                                            : ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                ? (
                                                   (0x10U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                    ? 0U
                                                    : 
                                                   ((8U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                     ? 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 0U
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                     : 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                        : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                      & (- (IData)(
                                                   (1U 
                                                    & (~ 
                                                       ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                        | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2.__PVT__overflow)))))))))));
    __Vtemp_1[1U] = (IData)((((QData)((IData)((((((
                                                   vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[8U] 
                                                   >> 0x1fU) 
                                                  ^ 
                                                  ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_3) 
                                                   >> 0xfU)) 
                                                 << 0x1fU) 
                                                | ((0x7c000000U 
                                                    & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                           - (IData)(0xfU)) 
                                                          + 
                                                          ((1U 
                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                               >> 0xbU)) 
                                                           + 
                                                           (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                             & (- (IData)(
                                                                          (1U 
                                                                           & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                            + 
                                                            (1U 
                                                             & (~ (IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                               >> 0xaU))))))))) 
                                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                        & (- (IData)(
                                                                     (1U 
                                                                      & (~ 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                          | ((1U 
                                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                       << 0x1aU)) 
                                                   | (0x3ff0000U 
                                                      & ((((0x40U 
                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                               - (IData)(0xfU)))
                                                            ? 
                                                           (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                            >> 0xbU)
                                                            : 
                                                           ((0U 
                                                             != 
                                                             (3U 
                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                 >> 0xaU)))
                                                             ? 
                                                            ((0x800U 
                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                              ? 
                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                              >> 1U)
                                                              : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                             : 
                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                              ? 
                                                             ((0x10U 
                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                               ? 0U
                                                               : 
                                                              ((8U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                ? 
                                                               ((4U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                 ? 0U
                                                                 : 
                                                                ((2U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 0U
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                : 
                                                               ((4U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                 ? 
                                                                ((2U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                 : 
                                                                ((2U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                   : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                              : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                          & (- (IData)(
                                                                       (1U 
                                                                        & (~ 
                                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                            | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__overflow))))))) 
                                                         << 0x10U)))) 
                                               | ((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[7U] 
                                                     >> 0x1fU) 
                                                    ^ 
                                                    ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_2) 
                                                     >> 0xfU)) 
                                                   << 0xfU) 
                                                  | ((0x7c00U 
                                                      & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                             - (IData)(0xfU)) 
                                                            + 
                                                            ((1U 
                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                 >> 0xbU)) 
                                                             + 
                                                             (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                               & (- (IData)(
                                                                            (1U 
                                                                             & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                              + 
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                           | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                          & (- (IData)(
                                                                       (1U 
                                                                        & (~ 
                                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                            | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                               | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                         << 0xaU)) 
                                                     | (0x3ffU 
                                                        & (((0x40U 
                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                - (IData)(0xfU)))
                                                             ? 
                                                            (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                             >> 0xbU)
                                                             : 
                                                            ((0U 
                                                              != 
                                                              (3U 
                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                  >> 0xaU)))
                                                              ? 
                                                             ((0x800U 
                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                               ? 
                                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                               >> 1U)
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                              : 
                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                               ? 
                                                              ((0x10U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                ? 0U
                                                                : 
                                                               ((8U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                 ? 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 0U
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 0U
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                 : 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                           & (- (IData)(
                                                                        (1U 
                                                                         & (~ 
                                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__overflow))))))))))))) 
                              << 0x20U) | (QData)((IData)(
                                                          (((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[6U] 
                                                               >> 0x1fU) 
                                                              ^ 
                                                              ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_1) 
                                                               >> 0xfU)) 
                                                             << 0x1fU) 
                                                            | ((0x7c000000U 
                                                                & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                       - (IData)(0xfU)) 
                                                                      + 
                                                                      ((1U 
                                                                        & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                           >> 0xbU)) 
                                                                       + 
                                                                       (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                                         & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                        + 
                                                                        (1U 
                                                                         & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                     | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                                    & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                                   << 0x1aU)) 
                                                               | (0x3ff0000U 
                                                                  & ((((0x40U 
                                                                        & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                           - (IData)(0xfU)))
                                                                        ? 
                                                                       (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                                        >> 0xbU)
                                                                        : 
                                                                       ((0U 
                                                                         != 
                                                                         (3U 
                                                                          & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                             >> 0xaU)))
                                                                         ? 
                                                                        ((0x800U 
                                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                          ? 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                          >> 1U)
                                                                          : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                         : 
                                                                        ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                                          ? 
                                                                         ((0x10U 
                                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                           ? 0U
                                                                           : 
                                                                          ((8U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                            ? 
                                                                           ((4U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                             ? 0U
                                                                             : 
                                                                            ((2U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 0U
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                            : 
                                                                           ((4U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                             ? 
                                                                            ((2U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                             : 
                                                                            ((2U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                                          : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                                      & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__overflow))))))) 
                                                                     << 0x10U)))) 
                                                           | ((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[5U] 
                                                                 >> 0x1fU) 
                                                                ^ 
                                                                ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_3) 
                                                                 >> 0xfU)) 
                                                               << 0xfU) 
                                                              | ((0x7c00U 
                                                                  & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                         - (IData)(0xfU)) 
                                                                        + 
                                                                        ((1U 
                                                                          & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                             >> 0xbU)) 
                                                                         + 
                                                                         (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                                           & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                          + 
                                                                          (1U 
                                                                           & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                       | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                                      & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                                     << 0xaU)) 
                                                                 | (0x3ffU 
                                                                    & (((0x40U 
                                                                         & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                            - (IData)(0xfU)))
                                                                         ? 
                                                                        (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                                         >> 0xbU)
                                                                         : 
                                                                        ((0U 
                                                                          != 
                                                                          (3U 
                                                                           & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                              >> 0xaU)))
                                                                          ? 
                                                                         ((0x800U 
                                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                           ? 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                           >> 1U)
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                          : 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                                           ? 
                                                                          ((0x10U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                            ? 0U
                                                                            : 
                                                                           ((8U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                             ? 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 0U
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 0U
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                             : 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                                       & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__overflow)))))))))))))));
    __Vtemp_1[2U] = (IData)(((((QData)((IData)(((((
                                                   (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[8U] 
                                                    >> 0x1fU) 
                                                   ^ 
                                                   ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_3) 
                                                    >> 0xfU)) 
                                                  << 0x1fU) 
                                                 | ((0x7c000000U 
                                                     & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                            - (IData)(0xfU)) 
                                                           + 
                                                           ((1U 
                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                >> 0xbU)) 
                                                            + 
                                                            (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                              & (- (IData)(
                                                                           (1U 
                                                                            & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                             + 
                                                             (1U 
                                                              & (~ (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (3U 
                                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                          | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                         & (- (IData)(
                                                                      (1U 
                                                                       & (~ 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                           | ((1U 
                                                                               & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                              | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                        << 0x1aU)) 
                                                    | (0x3ff0000U 
                                                       & ((((0x40U 
                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                - (IData)(0xfU)))
                                                             ? 
                                                            (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                             >> 0xbU)
                                                             : 
                                                            ((0U 
                                                              != 
                                                              (3U 
                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                  >> 0xaU)))
                                                              ? 
                                                             ((0x800U 
                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                               ? 
                                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                               >> 1U)
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                              : 
                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                               ? 
                                                              ((0x10U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                ? 0U
                                                                : 
                                                               ((8U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                 ? 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 0U
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 0U
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                 : 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                           & (- (IData)(
                                                                        (1U 
                                                                         & (~ 
                                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2.__PVT__overflow))))))) 
                                                          << 0x10U)))) 
                                                | ((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[7U] 
                                                      >> 0x1fU) 
                                                     ^ 
                                                     ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_2) 
                                                      >> 0xfU)) 
                                                    << 0xfU) 
                                                   | ((0x7c00U 
                                                       & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                              - (IData)(0xfU)) 
                                                             + 
                                                             ((1U 
                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                  >> 0xbU)) 
                                                              + 
                                                              (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                                & (- (IData)(
                                                                             (1U 
                                                                              & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                               + 
                                                               (1U 
                                                                & (~ (IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                            | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                           & (- (IData)(
                                                                        (1U 
                                                                         & (~ 
                                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                             | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                          << 0xaU)) 
                                                      | (0x3ffU 
                                                         & (((0x40U 
                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                 - (IData)(0xfU)))
                                                              ? 
                                                             (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                              >> 0xbU)
                                                              : 
                                                             ((0U 
                                                               != 
                                                               (3U 
                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                   >> 0xaU)))
                                                               ? 
                                                              ((0x800U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                ? 
                                                               ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                >> 1U)
                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                               : 
                                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                                ? 
                                                               ((0x10U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                 ? 0U
                                                                 : 
                                                                ((8U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((4U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 0U
                                                                   : 
                                                                  ((2U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 0U
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                  : 
                                                                 ((4U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((2U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                   : 
                                                                  ((2U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                     : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                            & (- (IData)(
                                                                         (1U 
                                                                          & (~ 
                                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                              | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2.__PVT__overflow))))))))))))) 
                               << 0x20U) | (QData)((IData)(
                                                           (((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[6U] 
                                                                >> 0x1fU) 
                                                               ^ 
                                                               ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_1) 
                                                                >> 0xfU)) 
                                                              << 0x1fU) 
                                                             | ((0x7c000000U 
                                                                 & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                        - (IData)(0xfU)) 
                                                                       + 
                                                                       ((1U 
                                                                         & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                            >> 0xbU)) 
                                                                        + 
                                                                        (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                                          & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                         + 
                                                                         (1U 
                                                                          & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                      | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                                     & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                                    << 0x1aU)) 
                                                                | (0x3ff0000U 
                                                                   & ((((0x40U 
                                                                         & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                            - (IData)(0xfU)))
                                                                         ? 
                                                                        (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                                         >> 0xbU)
                                                                         : 
                                                                        ((0U 
                                                                          != 
                                                                          (3U 
                                                                           & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                              >> 0xaU)))
                                                                          ? 
                                                                         ((0x800U 
                                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                           ? 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                           >> 1U)
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                          : 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                                           ? 
                                                                          ((0x10U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                            ? 0U
                                                                            : 
                                                                           ((8U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                             ? 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 0U
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 0U
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                             : 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                                       & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2.__PVT__overflow))))))) 
                                                                      << 0x10U)))) 
                                                            | ((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[5U] 
                                                                  >> 0x1fU) 
                                                                 ^ 
                                                                 ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_3) 
                                                                  >> 0xfU)) 
                                                                << 0xfU) 
                                                               | ((0x7c00U 
                                                                   & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                          - (IData)(0xfU)) 
                                                                         + 
                                                                         ((1U 
                                                                           & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                              >> 0xbU)) 
                                                                          + 
                                                                          (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                                            & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                           + 
                                                                           (1U 
                                                                            & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                        | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                                                       & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                                                      << 0xaU)) 
                                                                  | (0x3ffU 
                                                                     & (((0x40U 
                                                                          & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                             - (IData)(0xfU)))
                                                                          ? 
                                                                         (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                                          >> 0xbU)
                                                                          : 
                                                                         ((0U 
                                                                           != 
                                                                           (3U 
                                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                               >> 0xaU)))
                                                                           ? 
                                                                          ((0x800U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                            ? 
                                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                            >> 1U)
                                                                            : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                                           : 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                                            ? 
                                                                           ((0x10U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                             ? 0U
                                                                             : 
                                                                            ((8U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((4U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 0U
                                                                               : 
                                                                              ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 0U
                                                                                : 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                                              : 
                                                                             ((4U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                                                : 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                                               : 
                                                                              ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                ? 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                                                : 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                                            : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                                        & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2.__PVT__overflow)))))))))))))) 
                             >> 0x20U));
    __Vtemp_2[0U] = (((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[2U] 
                         >> 0x1fU) ^ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_3) 
                                      >> 0xfU)) << 0x1fU) 
                      | ((0x7c000000U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                             - (IData)(0xfU)) 
                                            + ((1U 
                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                   >> 0xbU)) 
                                               + ((
                                                   (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                   & (- (IData)(
                                                                (1U 
                                                                 & (~ (IData)(
                                                                              (0U 
                                                                               != 
                                                                               (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                  + 
                                                  (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                           | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                          & (- (IData)(
                                                       (1U 
                                                        & (~ 
                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                            | ((1U 
                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                    - (IData)(0xfU)) 
                                                                   >> 6U)) 
                                                               | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                         << 0x1aU)) 
                         | (0x3ff0000U & ((((0x40U 
                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                - (IData)(0xfU)))
                                             ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                >> 0xbU)
                                             : ((0U 
                                                 != 
                                                 (3U 
                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                     >> 0xaU)))
                                                 ? 
                                                ((0x800U 
                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                  ? 
                                                 ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                  >> 1U)
                                                  : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                 : 
                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                  ? 
                                                 ((0x10U 
                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                   ? 0U
                                                   : 
                                                  ((8U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                    ? 
                                                   ((4U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                     ? 0U
                                                     : 
                                                    ((2U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 0U
                                                      : 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                    : 
                                                   ((4U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                     ? 
                                                    ((2U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                      : 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                     : 
                                                    ((2U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                       : 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                      : 
                                                     ((1U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                       : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                  : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                           & (- (IData)(
                                                        (1U 
                                                         & (~ 
                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2.__PVT__overflow))))))) 
                                          << 0x10U)))) 
                     | ((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[1U] 
                           >> 0x1fU) ^ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_2) 
                                        >> 0xfU)) << 0xfU) 
                        | ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                           - (IData)(0xfU)) 
                                          + ((1U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                               >> 0xbU)) 
                                             + (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                 & (- (IData)(
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                + (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                        & (- (IData)(
                                                     (1U 
                                                      & (~ 
                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                          | ((1U 
                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                  - (IData)(0xfU)) 
                                                                 >> 6U)) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                       << 0xaU)) | 
                           (0x3ffU & (((0x40U & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                 - (IData)(0xfU)))
                                        ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__res_full 
                                           >> 0xbU)
                                        : ((0U != (3U 
                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                      >> 0xaU)))
                                            ? ((0x800U 
                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                ? ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                   >> 1U)
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__float_res))
                                            : ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                ? (
                                                   (0x10U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                    ? 0U
                                                    : 
                                                   ((8U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                     ? 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 0U
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                     : 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                        : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                      & (- (IData)(
                                                   (1U 
                                                    & (~ 
                                                       ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                        | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2.__PVT__overflow)))))))))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch2_out_reg[0U] 
        = ((__Vtemp_2[0U] << 0x10U) | ((((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[0U] 
                                          >> 0x1fU) 
                                         ^ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_1) 
                                            >> 0xfU)) 
                                        << 0xfU) | 
                                       ((0x7c00U & 
                                         ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                              - (IData)(0xfU)) 
                                             + ((1U 
                                                 & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                    >> 0xbU)) 
                                                + (
                                                   ((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                    & (- (IData)(
                                                                 (1U 
                                                                  & (~ (IData)(
                                                                               (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                   + 
                                                   (1U 
                                                    & (~ (IData)(
                                                                 (0U 
                                                                  != 
                                                                  (3U 
                                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                                      >> 0xaU))))))))) 
                                            | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__overflow)))) 
                                           & (- (IData)(
                                                        (1U 
                                                         & (~ 
                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                             | ((1U 
                                                                 & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                                     - (IData)(0xfU)) 
                                                                    >> 6U)) 
                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                                          << 0xaU)) 
                                        | (0x3ffU & 
                                           (((0x40U 
                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                 - (IData)(0xfU)))
                                              ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__res_full 
                                                 >> 0xbU)
                                              : ((0U 
                                                  != 
                                                  (3U 
                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                      >> 0xaU)))
                                                  ? 
                                                 ((0x800U 
                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                   ? 
                                                  ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__float_res) 
                                                   >> 1U)
                                                   : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__float_res))
                                                  : 
                                                 ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                   ? 
                                                  ((0x10U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                    ? 0U
                                                    : 
                                                   ((8U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                     ? 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 0U
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                     : 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                      ? 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                        : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub))))))
                                                   : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__fraSub)))) 
                                            & (- (IData)(
                                                         (1U 
                                                          & (~ 
                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__zero) 
                                                              | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2.__PVT__overflow)))))))))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch2_out_reg[1U] 
        = ((__Vtemp_2[0U] >> 0x10U) | (__Vtemp_1[0U] 
                                       << 0x10U));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch2_out_reg[2U] 
        = ((__Vtemp_1[0U] >> 0x10U) | (__Vtemp_1[1U] 
                                       << 0x10U));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch2_out_reg[3U] 
        = ((__Vtemp_1[1U] >> 0x10U) | (__Vtemp_1[2U] 
                                       << 0x10U));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch2_out_reg[4U] 
        = (__Vtemp_1[2U] >> 0x10U);
    __Vtemp_3[0U] = (((0x80000000U & ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[4U] 
                                       ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_2)) 
                                      << 0x10U)) | 
                      ((0x7c000000U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                           - (IData)(0xfU)) 
                                          + ((1U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                               >> 0xbU)) 
                                             + (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                 & (- (IData)(
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                + (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                        & (- (IData)(
                                                     (1U 
                                                      & (~ 
                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                          | ((1U 
                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                  - (IData)(0xfU)) 
                                                                 >> 6U)) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                       << 0x1aU)) | 
                       (0x3ff0000U & ((((0x40U & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                  - (IData)(0xfU)))
                                         ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__res_full 
                                            >> 0xbU)
                                         : ((0U != 
                                             (3U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                               >> 0xaU)))
                                             ? ((0x800U 
                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                 ? 
                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                 >> 1U)
                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__float_res))
                                             : ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                 ? 
                                                ((0x10U 
                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                  ? 0U
                                                  : 
                                                 ((8U 
                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                   ? 
                                                  ((4U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                    ? 0U
                                                    : 
                                                   ((2U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 0U
                                                     : 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                   : 
                                                  ((4U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                    ? 
                                                   ((2U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                     : 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                    : 
                                                   ((2U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                     : 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                       & (- (IData)(
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                         | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1.__PVT__overflow))))))) 
                                      << 0x10U)))) 
                     | ((0x8000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[3U] 
                                    ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_1))) 
                        | ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                           - (IData)(0xfU)) 
                                          + ((1U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                               >> 0xbU)) 
                                             + (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                 & (- (IData)(
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                + (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                        & (- (IData)(
                                                     (1U 
                                                      & (~ 
                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                          | ((1U 
                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                  - (IData)(0xfU)) 
                                                                 >> 6U)) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                       << 0xaU)) | 
                           (0x3ffU & (((0x40U & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                 - (IData)(0xfU)))
                                        ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__res_full 
                                           >> 0xbU)
                                        : ((0U != (3U 
                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                      >> 0xaU)))
                                            ? ((0x800U 
                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                ? ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                   >> 1U)
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__float_res))
                                            : ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                ? (
                                                   (0x10U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                    ? 0U
                                                    : 
                                                   ((8U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 0U
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                     : 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                        : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                      & (- (IData)(
                                                   (1U 
                                                    & (~ 
                                                       ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                        | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1.__PVT__overflow)))))))))));
    __Vtemp_3[1U] = (IData)((((QData)((IData)((((0x80000000U 
                                                 & ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[8U] 
                                                     ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_3)) 
                                                    << 0x10U)) 
                                                | ((0x7c000000U 
                                                    & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                           - (IData)(0xfU)) 
                                                          + 
                                                          ((1U 
                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                               >> 0xbU)) 
                                                           + 
                                                           (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                             & (- (IData)(
                                                                          (1U 
                                                                           & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                            + 
                                                            (1U 
                                                             & (~ (IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                               >> 0xaU))))))))) 
                                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                        & (- (IData)(
                                                                     (1U 
                                                                      & (~ 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                          | ((1U 
                                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                       << 0x1aU)) 
                                                   | (0x3ff0000U 
                                                      & ((((0x40U 
                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                               - (IData)(0xfU)))
                                                            ? 
                                                           (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                            >> 0xbU)
                                                            : 
                                                           ((0U 
                                                             != 
                                                             (3U 
                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                 >> 0xaU)))
                                                             ? 
                                                            ((0x800U 
                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                              ? 
                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                              >> 1U)
                                                              : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                             : 
                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                              ? 
                                                             ((0x10U 
                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                               ? 0U
                                                               : 
                                                              ((8U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                ? 
                                                               ((4U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                 ? 0U
                                                                 : 
                                                                ((2U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 0U
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                : 
                                                               ((4U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                 ? 
                                                                ((2U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                 : 
                                                                ((2U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                   : 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                   : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                              : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                          & (- (IData)(
                                                                       (1U 
                                                                        & (~ 
                                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                            | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__overflow))))))) 
                                                         << 0x10U)))) 
                                               | ((0x8000U 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[7U] 
                                                      ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_2))) 
                                                  | ((0x7c00U 
                                                      & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                             - (IData)(0xfU)) 
                                                            + 
                                                            ((1U 
                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                 >> 0xbU)) 
                                                             + 
                                                             (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                               & (- (IData)(
                                                                            (1U 
                                                                             & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                              + 
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                           | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                          & (- (IData)(
                                                                       (1U 
                                                                        & (~ 
                                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                            | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                               | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                         << 0xaU)) 
                                                     | (0x3ffU 
                                                        & (((0x40U 
                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                - (IData)(0xfU)))
                                                             ? 
                                                            (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                             >> 0xbU)
                                                             : 
                                                            ((0U 
                                                              != 
                                                              (3U 
                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                  >> 0xaU)))
                                                              ? 
                                                             ((0x800U 
                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                               ? 
                                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                               >> 1U)
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                              : 
                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                               ? 
                                                              ((0x10U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                ? 0U
                                                                : 
                                                               ((8U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                 ? 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 0U
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 0U
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                 : 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                           & (- (IData)(
                                                                        (1U 
                                                                         & (~ 
                                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__overflow))))))))))))) 
                              << 0x20U) | (QData)((IData)(
                                                          (((0x80000000U 
                                                             & ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[6U] 
                                                                 ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_1)) 
                                                                << 0x10U)) 
                                                            | ((0x7c000000U 
                                                                & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                       - (IData)(0xfU)) 
                                                                      + 
                                                                      ((1U 
                                                                        & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                           >> 0xbU)) 
                                                                       + 
                                                                       (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                                         & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                        + 
                                                                        (1U 
                                                                         & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                     | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                                    & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                                   << 0x1aU)) 
                                                               | (0x3ff0000U 
                                                                  & ((((0x40U 
                                                                        & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                           - (IData)(0xfU)))
                                                                        ? 
                                                                       (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                                        >> 0xbU)
                                                                        : 
                                                                       ((0U 
                                                                         != 
                                                                         (3U 
                                                                          & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                             >> 0xaU)))
                                                                         ? 
                                                                        ((0x800U 
                                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                          ? 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                          >> 1U)
                                                                          : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                         : 
                                                                        ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                                          ? 
                                                                         ((0x10U 
                                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                           ? 0U
                                                                           : 
                                                                          ((8U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                            ? 
                                                                           ((4U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                             ? 0U
                                                                             : 
                                                                            ((2U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 0U
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                            : 
                                                                           ((4U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                             ? 
                                                                            ((2U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                             : 
                                                                            ((2U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                               : 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                                          : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                                      & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__overflow))))))) 
                                                                     << 0x10U)))) 
                                                           | ((0x8000U 
                                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[5U] 
                                                                  ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_3))) 
                                                              | ((0x7c00U 
                                                                  & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                         - (IData)(0xfU)) 
                                                                        + 
                                                                        ((1U 
                                                                          & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                             >> 0xbU)) 
                                                                         + 
                                                                         (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                                           & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                          + 
                                                                          (1U 
                                                                           & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                       | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                                      & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                                     << 0xaU)) 
                                                                 | (0x3ffU 
                                                                    & (((0x40U 
                                                                         & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                            - (IData)(0xfU)))
                                                                         ? 
                                                                        (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                                         >> 0xbU)
                                                                         : 
                                                                        ((0U 
                                                                          != 
                                                                          (3U 
                                                                           & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                              >> 0xaU)))
                                                                          ? 
                                                                         ((0x800U 
                                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                           ? 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                           >> 1U)
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                          : 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                                           ? 
                                                                          ((0x10U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                            ? 0U
                                                                            : 
                                                                           ((8U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                             ? 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 0U
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 0U
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                             : 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                                       & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__overflow)))))))))))))));
    __Vtemp_3[2U] = (IData)(((((QData)((IData)((((0x80000000U 
                                                  & ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[8U] 
                                                      ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_3)) 
                                                     << 0x10U)) 
                                                 | ((0x7c000000U 
                                                     & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                            - (IData)(0xfU)) 
                                                           + 
                                                           ((1U 
                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                >> 0xbU)) 
                                                            + 
                                                            (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                              & (- (IData)(
                                                                           (1U 
                                                                            & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                             + 
                                                             (1U 
                                                              & (~ (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (3U 
                                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                          | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                         & (- (IData)(
                                                                      (1U 
                                                                       & (~ 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                           | ((1U 
                                                                               & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                              | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                        << 0x1aU)) 
                                                    | (0x3ff0000U 
                                                       & ((((0x40U 
                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                - (IData)(0xfU)))
                                                             ? 
                                                            (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                             >> 0xbU)
                                                             : 
                                                            ((0U 
                                                              != 
                                                              (3U 
                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                  >> 0xaU)))
                                                              ? 
                                                             ((0x800U 
                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                               ? 
                                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                               >> 1U)
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                              : 
                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                               ? 
                                                              ((0x10U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                ? 0U
                                                                : 
                                                               ((8U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                 ? 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 0U
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 0U
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                 : 
                                                                ((4U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                  : 
                                                                 ((2U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                    : 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                               : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                           & (- (IData)(
                                                                        (1U 
                                                                         & (~ 
                                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1.__PVT__overflow))))))) 
                                                          << 0x10U)))) 
                                                | ((0x8000U 
                                                    & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[7U] 
                                                       ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_2))) 
                                                   | ((0x7c00U 
                                                       & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                              - (IData)(0xfU)) 
                                                             + 
                                                             ((1U 
                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                  >> 0xbU)) 
                                                              + 
                                                              (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                                & (- (IData)(
                                                                             (1U 
                                                                              & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                               + 
                                                               (1U 
                                                                & (~ (IData)(
                                                                             (0U 
                                                                              != 
                                                                              (3U 
                                                                               & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                            | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                           & (- (IData)(
                                                                        (1U 
                                                                         & (~ 
                                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                             | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                          << 0xaU)) 
                                                      | (0x3ffU 
                                                         & (((0x40U 
                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                 - (IData)(0xfU)))
                                                              ? 
                                                             (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                              >> 0xbU)
                                                              : 
                                                             ((0U 
                                                               != 
                                                               (3U 
                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                   >> 0xaU)))
                                                               ? 
                                                              ((0x800U 
                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                ? 
                                                               ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                >> 1U)
                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                               : 
                                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                                ? 
                                                               ((0x10U 
                                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                 ? 0U
                                                                 : 
                                                                ((8U 
                                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                  ? 
                                                                 ((4U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 0U
                                                                   : 
                                                                  ((2U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 0U
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                  : 
                                                                 ((4U 
                                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                   ? 
                                                                  ((2U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                   : 
                                                                  ((2U 
                                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                     : 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                     ? 
                                                                    VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                     : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                            & (- (IData)(
                                                                         (1U 
                                                                          & (~ 
                                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                              | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1.__PVT__overflow))))))))))))) 
                               << 0x20U) | (QData)((IData)(
                                                           (((0x80000000U 
                                                              & ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[6U] 
                                                                  ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_1)) 
                                                                 << 0x10U)) 
                                                             | ((0x7c000000U 
                                                                 & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                        - (IData)(0xfU)) 
                                                                       + 
                                                                       ((1U 
                                                                         & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                            >> 0xbU)) 
                                                                        + 
                                                                        (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                                          & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                         + 
                                                                         (1U 
                                                                          & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                      | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                                     & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                                    << 0x1aU)) 
                                                                | (0x3ff0000U 
                                                                   & ((((0x40U 
                                                                         & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                            - (IData)(0xfU)))
                                                                         ? 
                                                                        (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                                         >> 0xbU)
                                                                         : 
                                                                        ((0U 
                                                                          != 
                                                                          (3U 
                                                                           & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                              >> 0xaU)))
                                                                          ? 
                                                                         ((0x800U 
                                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                           ? 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                           >> 1U)
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                          : 
                                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                                           ? 
                                                                          ((0x10U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                            ? 0U
                                                                            : 
                                                                           ((8U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                             ? 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 0U
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 0U
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                             : 
                                                                            ((4U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                              : 
                                                                             ((2U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                                : 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                                       & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1.__PVT__overflow))))))) 
                                                                      << 0x10U)))) 
                                                            | ((0x8000U 
                                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[5U] 
                                                                   ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_3))) 
                                                               | ((0x7c00U 
                                                                   & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                          - (IData)(0xfU)) 
                                                                         + 
                                                                         ((1U 
                                                                           & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                              >> 0xbU)) 
                                                                          + 
                                                                          (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                                            & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                           + 
                                                                           (1U 
                                                                            & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                        | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                                                       & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                                                      << 0xaU)) 
                                                                  | (0x3ffU 
                                                                     & (((0x40U 
                                                                          & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                             - (IData)(0xfU)))
                                                                          ? 
                                                                         (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                                          >> 0xbU)
                                                                          : 
                                                                         ((0U 
                                                                           != 
                                                                           (3U 
                                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                               >> 0xaU)))
                                                                           ? 
                                                                          ((0x800U 
                                                                            & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                            ? 
                                                                           ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                            >> 1U)
                                                                            : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                                           : 
                                                                          ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                                            ? 
                                                                           ((0x10U 
                                                                             & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                             ? 0U
                                                                             : 
                                                                            ((8U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                              ? 
                                                                             ((4U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 0U
                                                                               : 
                                                                              ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 0U
                                                                                : 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                                              : 
                                                                             ((4U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                               ? 
                                                                              ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                                                : 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                                               : 
                                                                              ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                ? 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                                                : 
                                                                               ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                                            : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                                        & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1.__PVT__overflow)))))))))))))) 
                             >> 0x20U));
    __Vtemp_4[0U] = (((0x80000000U & ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[2U] 
                                       ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_3)) 
                                      << 0x10U)) | 
                      ((0x7c000000U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                           - (IData)(0xfU)) 
                                          + ((1U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                               >> 0xbU)) 
                                             + (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                 & (- (IData)(
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                + (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                        & (- (IData)(
                                                     (1U 
                                                      & (~ 
                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                          | ((1U 
                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                  - (IData)(0xfU)) 
                                                                 >> 6U)) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                       << 0x1aU)) | 
                       (0x3ff0000U & ((((0x40U & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                  - (IData)(0xfU)))
                                         ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__res_full 
                                            >> 0xbU)
                                         : ((0U != 
                                             (3U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                               >> 0xaU)))
                                             ? ((0x800U 
                                                 & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                 ? 
                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                 >> 1U)
                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__float_res))
                                             : ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                 ? 
                                                ((0x10U 
                                                  & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                  ? 0U
                                                  : 
                                                 ((8U 
                                                   & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                   ? 
                                                  ((4U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                    ? 0U
                                                    : 
                                                   ((2U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 0U
                                                     : 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                   : 
                                                  ((4U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                    ? 
                                                   ((2U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                     : 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                    : 
                                                   ((2U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                      : 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                     : 
                                                    ((1U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                       & (- (IData)(
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                         | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1.__PVT__overflow))))))) 
                                      << 0x10U)))) 
                     | ((0x8000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[1U] 
                                    ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_2))) 
                        | ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                           - (IData)(0xfU)) 
                                          + ((1U & 
                                              ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                               >> 0xbU)) 
                                             + (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                 & (- (IData)(
                                                              (1U 
                                                               & (~ (IData)(
                                                                            (0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                + (1U 
                                                   & (~ (IData)(
                                                                (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                     >> 0xaU))))))))) 
                                         | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                        & (- (IData)(
                                                     (1U 
                                                      & (~ 
                                                         ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                          | ((1U 
                                                              & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                  - (IData)(0xfU)) 
                                                                 >> 6U)) 
                                                             | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                       << 0xaU)) | 
                           (0x3ffU & (((0x40U & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                 - (IData)(0xfU)))
                                        ? (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__res_full 
                                           >> 0xbU)
                                        : ((0U != (3U 
                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                      >> 0xaU)))
                                            ? ((0x800U 
                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                ? ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                   >> 1U)
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__float_res))
                                            : ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                ? (
                                                   (0x10U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                    ? 0U
                                                    : 
                                                   ((8U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 0U
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                     : 
                                                    ((4U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                      : 
                                                     ((2U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                        : 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                       : 
                                                      ((1U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                        : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                      & (- (IData)(
                                                   (1U 
                                                    & (~ 
                                                       ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                        | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1.__PVT__overflow)))))))))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch1_out_reg[0U] 
        = ((__Vtemp_4[0U] << 0x10U) | ((0x8000U & (
                                                   vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[0U] 
                                                   ^ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_1))) 
                                       | ((0x7c00U 
                                           & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                  - (IData)(0xfU)) 
                                                 + 
                                                 ((1U 
                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                      >> 0xbU)) 
                                                  + 
                                                  (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSubCor)) 
                                                    & (- (IData)(
                                                                 (1U 
                                                                  & (~ (IData)(
                                                                               (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                   + 
                                                   (1U 
                                                    & (~ (IData)(
                                                                 (0U 
                                                                  != 
                                                                  (3U 
                                                                   & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                                      >> 0xaU))))))))) 
                                                | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__overflow)))) 
                                               & (- (IData)(
                                                            (1U 
                                                             & (~ 
                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                 | ((1U 
                                                                     & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                                         - (IData)(0xfU)) 
                                                                        >> 6U)) 
                                                                    | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)))))))) 
                                              << 0xaU)) 
                                          | (0x3ffU 
                                             & (((0x40U 
                                                  & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_prebais) 
                                                     - (IData)(0xfU)))
                                                  ? 
                                                 (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__res_full 
                                                  >> 0xbU)
                                                  : 
                                                 ((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                       >> 0xaU)))
                                                   ? 
                                                  ((0x800U 
                                                    & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                    ? 
                                                   ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__float_res) 
                                                    >> 1U)
                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__float_res))
                                                   : 
                                                  ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__ex_cannot_correct)
                                                    ? 
                                                   ((0x10U 
                                                     & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                     ? 0U
                                                     : 
                                                    ((8U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                      ? 
                                                     ((4U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((2U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 0U
                                                        : 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 9U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 8U))))
                                                      : 
                                                     ((4U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                       ? 
                                                      ((2U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 7U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 6U))
                                                        : 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 5U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 4U)))
                                                       : 
                                                      ((2U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                        ? 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 3U)
                                                         : 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 2U))
                                                        : 
                                                       ((1U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__exSum_fault))
                                                         ? 
                                                        VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub), 1U)
                                                         : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub))))))
                                                    : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__fraSub)))) 
                                                & (- (IData)(
                                                             (1U 
                                                              & (~ 
                                                                 ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__zero) 
                                                                  | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1.__PVT__overflow)))))))))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch1_out_reg[1U] 
        = ((__Vtemp_4[0U] >> 0x10U) | (__Vtemp_3[0U] 
                                       << 0x10U));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch1_out_reg[2U] 
        = ((__Vtemp_3[0U] >> 0x10U) | (__Vtemp_3[1U] 
                                       << 0x10U));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch1_out_reg[3U] 
        = ((__Vtemp_3[1U] >> 0x10U) | (__Vtemp_3[2U] 
                                       << 0x10U));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch1_out_reg[4U] 
        = (__Vtemp_3[2U] >> 0x10U);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__c_reg 
        = (((QData)((IData)(((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__mid_result) 
                               & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__zero)))))) 
                              << 0x10U) | ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__mid_result) 
                                           & (- (IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__zero))))))))) 
            << 0x10U) | (QData)((IData)(((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__mid_result) 
                                         & (- (IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__zero)))))))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__c_reg 
        = (((QData)((IData)(((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__mid_result) 
                               & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2.__PVT__zero)))))) 
                              << 0x10U) | ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__mid_result) 
                                           & (- (IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2.__PVT__zero))))))))) 
            << 0x10U) | (QData)((IData)(((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__mid_result) 
                                         & (- (IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2.__PVT__zero)))))))));
    if (__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem[__VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0] 
            = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem__v0;
    }
    if (__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram[__VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0] 
            = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram__v0;
    }
    if (__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram[__VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0] 
            = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram__v0;
    }
    if (__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem[__VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0] 
            = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem__v0;
    }
    if (__VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem[__VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0] 
            = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem__v0;
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_1 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_2 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_2 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_2 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_2 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_2 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_2 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_3 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg
        [3U];
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_3 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg
        [3U];
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_3 
        = (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data 
           >> 0x10U);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_3 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg
        [3U];
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_3 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg
        [3U];
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_3 
        = (0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data);
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg[0U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v0;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg[1U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v1;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg[2U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg[3U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg__v3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg[0U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v0;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg[1U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v1;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg[2U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg[3U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg__v3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg[0U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v0;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg[1U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v1;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg[2U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg[3U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg__v3;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg[0U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v0;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg[1U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v1;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg[2U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v2;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg[3U] 
        = __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg__v3;
}

extern const VlWide<9>/*287:0*/ Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0;

VL_INLINE_OPT void Vtb_verilator___024root___nba_sequent__TOP__10(Vtb_verilator___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtb_verilator__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_verilator___024root___nba_sequent__TOP__10\n"); );
    // Init
    CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq = 0;
    CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq = 0;
    CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag = 0;
    CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag = 0;
    IData/*31:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt = 0;
    CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid = 0;
    SData/*9:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt = 0;
    SData/*12:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt = 0;
    CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r = 0;
    CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid = 0;
    SData/*15:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt = 0;
    VlWide<3>/*95:0*/ __Vtemp_21;
    VlWide<3>/*95:0*/ __Vtemp_22;
    VlWide<3>/*95:0*/ __Vtemp_23;
    // Body
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
    if (VL_UNLIKELY((1U & (~ ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                              | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_d_valid)) 
                                 | (0U == (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_source) 
                                                 & (~ 
                                                    ((IData)(1U) 
                                                     << (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_size)))))))))))) {
        VL_FWRITEF_NX(0x80000002U,"Assertion failed\n    at Fragmenter.scala:149 assert (!out.d.valid || (acknum_fragment & acknum_size) === UInt(0))\n",0);
    }
    if (VL_UNLIKELY((1U & (~ ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)) 
                              | ((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full)) 
                                 | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full)
                                     ? (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_mask)
                                     : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_mask)))))))) {
        VL_FWRITEF_NX(0x80000002U,"Assertion failed\n    at Fragmenter.scala:240 assert (!repeater.io.full || in_a.bits.mask === fullMask)\n",0);
    }
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_update 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_update;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_cnt;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input_reg 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input_reg;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_cnt;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg;
    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg;
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt 
        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt;
    if ((1U & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q)))) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__i = 0x20U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__i = 0x20U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_data = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_param = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_source = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_opcode = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_mask = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_address = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_size = 0U;
    }
    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_r 
            = (1U | (2U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_r) 
                           << 1U)));
        if ((1U & (~ (IData)((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt)))))) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA 
                = ((6U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSDA) 
                                           >> 1U)));
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL 
                = ((6U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSCL) 
                                           >> 1U)));
        }
        if ((1U & (~ (IData)((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt)))))) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA 
                = ((6U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSDA) 
                                           >> 1U)));
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL 
                = ((6U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSCL) 
                                           >> 1U)));
        }
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen) 
             & (0x200U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt)))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__waddr 
                = ((0x1ffU == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__waddr))
                    ? 0U : (0x1ffU & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__waddr))));
        }
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__ren) 
             & (0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt)))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__raddr 
                = ((0x1ffU == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__raddr))
                    ? 0U : (0x1ffU & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__raddr))));
        }
        if ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen) 
              & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__full))) 
             & (~ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__ren) 
                   & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__empty)))))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt 
                = (0x3ffU & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt)));
        } else if ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__ren) 
                     & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__empty))) 
                    & (~ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen) 
                          & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__full)))))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt 
                = (0x3ffU & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt) 
                             - (IData)(1U)));
        }
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_icb_slave__DOT__dma_cfg_icb_cmd_hsk) 
             & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_read)))) {
            if ((4U != (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                if ((8U == (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR 
                        = ((0xffffff00U & vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR) 
                           | (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_wdata));
                }
            }
        } else {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR 
                = ((0xffffff00U & vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR) 
                   | (0x7fU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_icb_slave__DOT__dma_cfg_icb_cmd_hsk) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid = 1U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid = 0U;
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSDA 
            = ((2U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSDA) 
                      << 1U)) | (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_sync1 
                                       >> 0xfU)));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSCL 
            = ((2U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSCL) 
                      << 1U)) | (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_sync1 
                                       >> 0xeU)));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSDA 
            = ((2U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSDA) 
                      << 1U)) | (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_sync1 
                                       >> 0xfU)));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSCL 
            = ((2U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSCL) 
                      << 1U)) | (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_sync1 
                                       >> 0xeU)));
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_rsp_valid) 
             & (2U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state)))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_rsp_cnt 
                = ((IData)(1U) + vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_rsp_cnt);
        } else if ((2U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR)) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_rsp_cnt = 0U;
        }
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_rsp_valid) 
             & (1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state)))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_rsp_cnt 
                = ((IData)(1U) + vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_rsp_cnt);
        } else if ((2U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR)) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_rsp_cnt = 0U;
        }
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_cmd_hsk) 
             & (1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state)))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt 
                = ((IData)(1U) + vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt);
        } else if ((2U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR)) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt = 0U;
        }
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_cmd_hsk) 
             & (2U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state)))) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt 
                = ((IData)(1U) + vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt);
        } else if ((2U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR)) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt = 0U;
        }
        if ((2U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state))) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert = 0U;
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 
                    = (1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_207));
            } else if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state))) {
                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_195) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_dflt_0;
                } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189) {
                    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 
                            = (1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_163));
                    }
                }
            }
        } else if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state))) {
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189) {
                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready) {
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert = 1U;
                }
            }
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_195) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_dflt_0;
            } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189) {
                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 
                        = (1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_163));
                }
            }
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt 
            = ((0x80U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_ctrl))
                ? (0x3fffU & ((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt))
                               ? ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt) 
                                  - (IData)(1U)) : 
                              ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_pre) 
                               >> 2U))) : 0U);
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt 
            = ((0x80U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_ctrl))
                ? (0x3fffU & ((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt))
                               ? ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt) 
                                  - (IData)(1U)) : 
                              ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_pre) 
                               >> 2U))) : 0U);
        if ((8U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_3 
                = ((2U & (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_event_signals) 
                           >> (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_3)) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_3) 
                                           >> 1U)));
        }
        if ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_1 
                = ((2U & (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_event_signals) 
                           >> (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_1)) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_1) 
                                           >> 1U)));
        }
        if ((1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_0 
                = ((2U & (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_event_signals) 
                           >> (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_0)) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_0) 
                                           >> 1U)));
        }
        if ((4U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_2 
                = ((2U & (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_event_signals) 
                           >> (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_2)) 
                          << 1U)) | (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_2) 
                                           >> 1U)));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata;
        } else if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_icb_slave__DOT__dma_cfg_icb_cmd_hsk) 
                    & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_read))) {
            if ((0U == (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR;
            } else if ((4U == (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CTR;
            } else if ((8U == (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR;
            } else if ((0xcU == (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SRC_REG;
            } else if ((0x10U == (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__DST_REG;
            } else if ((0x14U == (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__LEN_REG;
            }
        } else {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata = 0U;
        }
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR 
            = ((((0U != vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SRC_REG) 
                 & ((0U != vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__DST_REG) 
                    & (0U != vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__LEN_REG))) 
                << 3U) | (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_busy) 
                           << 2U) | (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_done) 
                                      << 1U) | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_irq))));
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_valid) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1.result;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1.result;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1.result;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1.result;
        } else {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_194;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_187) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__r_error = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1514 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1542;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1512 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1541;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1527 
                = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1536)
                    ? 0U : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1545));
            if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__acknum))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dOrig 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_size;
            }
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_90) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_data = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_param 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_param;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_opcode 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_opcode;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_source 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_source;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_address 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_address;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_size 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_size;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_mask 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_mask;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1935) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_data = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_mask 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_mask;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_opcode 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_opcode;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_param 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_param;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__gennum 
                = (0x1fU & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1515)));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_address 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_address;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_source 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_source;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_size 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_size;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__io_plic_complete) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__T_12) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 1U;
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1447 
            = (0xfU & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_2));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_state 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_state_next;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_0 
            = (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_10);
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__of_line_num 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_of_line_num;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__state 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_state;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_ofmap_cnt;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__conv_cnt 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_conv_cnt;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_state;
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3356) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm 
                = (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                         >> 1U));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm 
                = (1U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data);
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2796) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_cnt 
                = (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                           >> 4U));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_code 
                = (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                   >> 0x18U);
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_code 
                = (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                            >> 0x10U));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_data_proto 
                = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                         >> 0xcU));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_proto 
                = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                         >> 0xaU));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_proto 
                = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                         >> 8U));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3436) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_rx 
                = (0xfU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data);
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3596) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_len 
                = (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                           >> 0x10U));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_endian 
                = (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                         >> 2U));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_proto 
                = (3U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data);
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3756) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_intercs 
                = (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data);
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_interxfr 
                = (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                            >> 0x10U));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2676) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_sckcs 
                = (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data 
                            >> 0x10U));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_cssck 
                = (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data);
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_46) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__maybe_full 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram_T_35_mask;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3116) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_tx 
                = (0xfU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data);
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready) {
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_valid) {
                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_stb) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir 
                        = (1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379));
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto 
                        = (3U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379) 
                                 >> 2U));
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian 
                        = (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379) 
                                 >> 1U));
                }
                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_fn) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_180;
                    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_stb) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pha 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pha;
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pol;
                    } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_fn) {
                        if ((1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))) {
                            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248) {
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol;
                            } else if ((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))) {
                                if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt))) {
                                    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237;
                                    }
                                }
                            }
                        } else if ((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))) {
                            if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt))) {
                                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr) {
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237;
                                }
                            }
                        }
                    } else {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cinv;
                    }
                } else {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer 
                        = ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379))
                            ? (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_150)
                            : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_tx_bits));
                    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_fn) {
                        if ((1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))) {
                            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248) {
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol;
                            } else if ((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))) {
                                if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt))) {
                                    if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237;
                                    }
                                }
                            }
                        } else if ((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))) {
                            if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt))) {
                                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr) {
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237;
                                }
                            }
                        }
                    } else {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cinv;
                    }
                }
            } else {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_180;
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                    = ((1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))
                        ? ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248)
                            ? (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol)
                            : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13))
                        : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13));
            }
        } else {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_180;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck 
                = ((1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt))
                    ? ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248)
                        ? (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol)
                        : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13))
                    : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13));
        }
        if ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_valid) 
              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb.__PVT__apb_enable_dfflr__DOT__qout_r)) 
             & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_read)))) {
            if ((0U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_addr 
                                >> 2U)))) {
                if ((1U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_addr 
                                    >> 2U)))) {
                    if ((4U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_addr 
                                        >> 2U)))) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_tx 
                            = (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_wdata);
                    }
                }
            }
        }
        if ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_valid) 
              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb.__PVT__apb_enable_dfflr__DOT__qout_r)) 
             & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_read)))) {
            if ((0U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_addr 
                                >> 2U)))) {
                if ((1U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_addr 
                                    >> 2U)))) {
                    if ((4U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_addr 
                                        >> 2U)))) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_tx 
                            = (0xffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_wdata);
                    }
                }
            }
        }
        if (((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_valid) 
               & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_ready)) 
              & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_read))) 
             & (0x10042U == (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr 
                             >> 0xcU)))) {
            if ((0U == (0xfffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__STAT_REG_CAL 
                    = (0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_wdata);
            }
            if ((0U != (0xfffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr))) {
                if ((4U != (0xfffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr))) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_en = 1U;
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_addr 
                        = (0x1fffU & ((0xfffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr) 
                                      - (IData)(8U)));
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_data 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_wdata;
                }
                if ((4U == (0xfffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr))) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__RAM_SEL 
                        = (0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_wdata);
                }
            }
        } else {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_en = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_addr = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_data = 0U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__do_deq) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_29 
                = (7U & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT____VdfgRegularize_h74fc711e_0_0)));
        }
        if (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq)) 
             & (0U != vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__s_is_int_all))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq = 1U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_status 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__s_is_int_all;
        } else if ((((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq) 
                       & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_valid)) 
                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb.__PVT__apb_enable_dfflr__DOT__qout_r)) 
                     & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_read)) 
                    & (0x18U == (0x3cU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr)))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_status = 0U;
        }
        if (((~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq)) 
             & (0U != vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__s_is_int_all))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq = 1U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_status 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__s_is_int_all;
        } else if ((((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq) 
                       & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_valid)) 
                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb.__PVT__apb_enable_dfflr__DOT__qout_r)) 
                     & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_read)) 
                    & (0x18U == (0x3cU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr)))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_status = 0U;
        }
        if ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_valid) 
              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb.__PVT__apb_enable_dfflr__DOT__qout_r)) 
             & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_read)))) {
            if (((((((((0U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                       >> 2U))) | (2U 
                                                   == 
                                                   (0xfU 
                                                    & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                       >> 2U)))) 
                      | (3U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                        >> 2U)))) | 
                     (4U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                     >> 2U)))) | (5U 
                                                  == 
                                                  (0xfU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                   | (7U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                     >> 2U)))) | (8U 
                                                  == 
                                                  (0xfU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                 | (9U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                   >> 2U))))) {
                if ((0U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                    >> 2U)))) {
                    if ((2U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                        >> 2U)))) {
                        if ((3U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                            >> 2U)))) {
                            if ((4U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                >> 2U)))) {
                                if ((5U != (0xfU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                             >> 2U)))) {
                                    if ((7U != (0xfU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                   >> 2U)))) {
                                        if ((8U == 
                                             (0xfU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                 >> 2U)))) {
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[0U] 
                                                = (
                                                   (0xfffc0000U 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[0U]) 
                                                   | ((0x3f000U 
                                                       & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                          >> 4U)) 
                                                      | ((0xfc0U 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                             >> 2U)) 
                                                         | (0x3fU 
                                                            & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata))));
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[0U] 
                                                = (
                                                   (0xff03ffffU 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[0U]) 
                                                   | (0xfc0000U 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                         >> 6U)));
                                        } else {
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[0U] 
                                                = (
                                                   (0xffffffU 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[0U]) 
                                                   | (0xff000000U 
                                                      & ((0xc0000000U 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                             << 0x16U)) 
                                                         | (0x3f000000U 
                                                            & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                               << 0x18U)))));
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[1U] 
                                                = (
                                                   (0xfffffc00U 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[1U]) 
                                                   | (0xffffffU 
                                                      & ((0x3f0U 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                             >> 0xcU)) 
                                                         | (0xfU 
                                                            & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                               >> 0xaU)))));
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[1U] 
                                                = (
                                                   (0xffff03ffU 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[1U]) 
                                                   | (0xfc00U 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                         >> 0xeU)));
                                        }
                                    }
                                    if ((7U == (0xfU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                   >> 2U)))) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_iofcfg 
                                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata;
                                    }
                                }
                                if ((5U == (0xfU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                             >> 2U)))) {
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype1 
                                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata;
                                }
                            }
                            if ((4U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                                >> 2U)))) {
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype0 
                                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata;
                            }
                        }
                        if ((3U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                            >> 2U)))) {
                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inten 
                                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata;
                        }
                    }
                    if ((2U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                        >> 2U)))) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_out 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata;
                    }
                }
                if ((0U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                    >> 2U)))) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_dir 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata;
                }
            } else if ((0xaU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[1U] 
                    = ((0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[1U]) 
                       | (0xffff0000U & ((0xf0000000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                             << 0xcU)) 
                                         | ((0xfc00000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                << 0xeU)) 
                                            | (0x3f0000U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                  << 0x10U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U] 
                    = ((0xfffffffcU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U]) 
                       | (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                >> 0x14U)));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U] 
                    = ((0xffffff03U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U]) 
                       | (0xfcU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                   >> 0x16U)));
            } else if ((0xbU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U] 
                    = ((0xfc0000ffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U]) 
                       | (0xffffff00U & ((0x3f00000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                             << 4U)) 
                                         | ((0xfc000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                << 6U)) 
                                            | (0x3f00U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                  << 8U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U] 
                    = ((0x3ffffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U]) 
                       | (0xfc000000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                         << 2U)));
            } else if ((0xcU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[3U] 
                    = ((0xfffc0000U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[3U]) 
                       | ((0x3f000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                       >> 4U)) | ((0xfc0U 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                      >> 2U)) 
                                                  | (0x3fU 
                                                     & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[3U] 
                    = ((0xff03ffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[3U]) 
                       | (0xfc0000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                       >> 6U)));
            } else if ((0xdU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[3U] 
                    = ((0xffffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[3U]) 
                       | (0xff000000U & ((0xc0000000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                             << 0x16U)) 
                                         | (0x3f000000U 
                                            & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                               << 0x18U)))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[4U] 
                    = ((0xfffffc00U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[4U]) 
                       | (0xffffffU & ((0x3f0U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                  >> 0xcU)) 
                                       | (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                  >> 0xaU)))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[4U] 
                    = ((0xffff03ffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[4U]) 
                       | (0xfc00U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                     >> 0xeU)));
            } else if ((0xeU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[4U] 
                    = ((0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[4U]) 
                       | (0xffff0000U & ((0xf0000000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                             << 0xcU)) 
                                         | ((0xfc00000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                << 0xeU)) 
                                            | (0x3f0000U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                  << 0x10U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U] 
                    = ((0xfffffffcU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U]) 
                       | (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                >> 0x14U)));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U] 
                    = ((0xffffff03U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U]) 
                       | (0xfcU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                   >> 0x16U)));
            } else if ((0xfU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U] 
                    = ((0xfc0000ffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U]) 
                       | (0xffffff00U & ((0x3f00000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                             << 4U)) 
                                         | ((0xfc000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                << 6U)) 
                                            | (0x3f00U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                                  << 8U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U] 
                    = ((0x3ffffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U]) 
                       | (0xfc000000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata 
                                         << 2U)));
            }
        }
        if ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_valid) 
              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb.__PVT__apb_enable_dfflr__DOT__qout_r)) 
             & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_read)))) {
            if (((((((((0U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                       >> 2U))) | (2U 
                                                   == 
                                                   (0xfU 
                                                    & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                       >> 2U)))) 
                      | (3U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                        >> 2U)))) | 
                     (4U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                     >> 2U)))) | (5U 
                                                  == 
                                                  (0xfU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                   | (7U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                     >> 2U)))) | (8U 
                                                  == 
                                                  (0xfU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                 | (9U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                   >> 2U))))) {
                if ((0U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                    >> 2U)))) {
                    if ((2U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                        >> 2U)))) {
                        if ((3U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                            >> 2U)))) {
                            if ((4U != (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                >> 2U)))) {
                                if ((5U != (0xfU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                             >> 2U)))) {
                                    if ((7U != (0xfU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                   >> 2U)))) {
                                        if ((8U == 
                                             (0xfU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                 >> 2U)))) {
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[0U] 
                                                = (
                                                   (0xfffc0000U 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[0U]) 
                                                   | ((0x3f000U 
                                                       & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                          >> 4U)) 
                                                      | ((0xfc0U 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                             >> 2U)) 
                                                         | (0x3fU 
                                                            & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata))));
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[0U] 
                                                = (
                                                   (0xff03ffffU 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[0U]) 
                                                   | (0xfc0000U 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                         >> 6U)));
                                        } else {
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[0U] 
                                                = (
                                                   (0xffffffU 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[0U]) 
                                                   | (0xff000000U 
                                                      & ((0xc0000000U 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                             << 0x16U)) 
                                                         | (0x3f000000U 
                                                            & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                               << 0x18U)))));
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[1U] 
                                                = (
                                                   (0xfffffc00U 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[1U]) 
                                                   | (0xffffffU 
                                                      & ((0x3f0U 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                             >> 0xcU)) 
                                                         | (0xfU 
                                                            & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                               >> 0xaU)))));
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[1U] 
                                                = (
                                                   (0xffff03ffU 
                                                    & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[1U]) 
                                                   | (0xfc00U 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                         >> 0xeU)));
                                        }
                                    }
                                    if ((7U == (0xfU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                   >> 2U)))) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_iofcfg 
                                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata;
                                    }
                                }
                                if ((5U == (0xfU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                             >> 2U)))) {
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype1 
                                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata;
                                }
                            }
                            if ((4U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                                >> 2U)))) {
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype0 
                                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata;
                            }
                        }
                        if ((3U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                            >> 2U)))) {
                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inten 
                                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata;
                        }
                    }
                    if ((2U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                        >> 2U)))) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_out 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata;
                    }
                }
                if ((0U == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                    >> 2U)))) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_dir 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata;
                }
            } else if ((0xaU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[1U] 
                    = ((0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[1U]) 
                       | (0xffff0000U & ((0xf0000000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                             << 0xcU)) 
                                         | ((0xfc00000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                << 0xeU)) 
                                            | (0x3f0000U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                  << 0x10U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U] 
                    = ((0xfffffffcU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U]) 
                       | (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                >> 0x14U)));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U] 
                    = ((0xffffff03U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U]) 
                       | (0xfcU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                   >> 0x16U)));
            } else if ((0xbU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U] 
                    = ((0xfc0000ffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U]) 
                       | (0xffffff00U & ((0x3f00000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                             << 4U)) 
                                         | ((0xfc000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                << 6U)) 
                                            | (0x3f00U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                  << 8U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U] 
                    = ((0x3ffffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U]) 
                       | (0xfc000000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                         << 2U)));
            } else if ((0xcU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[3U] 
                    = ((0xfffc0000U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[3U]) 
                       | ((0x3f000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                       >> 4U)) | ((0xfc0U 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                      >> 2U)) 
                                                  | (0x3fU 
                                                     & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[3U] 
                    = ((0xff03ffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[3U]) 
                       | (0xfc0000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                       >> 6U)));
            } else if ((0xdU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[3U] 
                    = ((0xffffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[3U]) 
                       | (0xff000000U & ((0xc0000000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                             << 0x16U)) 
                                         | (0x3f000000U 
                                            & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                               << 0x18U)))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[4U] 
                    = ((0xfffffc00U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[4U]) 
                       | (0xffffffU & ((0x3f0U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                  >> 0xcU)) 
                                       | (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                  >> 0xaU)))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[4U] 
                    = ((0xffff03ffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[4U]) 
                       | (0xfc00U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                     >> 0xeU)));
            } else if ((0xeU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[4U] 
                    = ((0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[4U]) 
                       | (0xffff0000U & ((0xf0000000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                             << 0xcU)) 
                                         | ((0xfc00000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                << 0xeU)) 
                                            | (0x3f0000U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                  << 0x10U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U] 
                    = ((0xfffffffcU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U]) 
                       | (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                >> 0x14U)));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U] 
                    = ((0xffffff03U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U]) 
                       | (0xfcU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                   >> 0x16U)));
            } else if ((0xfU == (0xfU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr 
                                         >> 2U)))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U] 
                    = ((0xfc0000ffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U]) 
                       | (0xffffff00U & ((0x3f00000U 
                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                             << 4U)) 
                                         | ((0xfc000U 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                << 6U)) 
                                            | (0x3f00U 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                                  << 8U))))));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U] 
                    = ((0x3ffffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U]) 
                       | (0xfc000000U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata 
                                         << 2U)));
            }
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_46) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__maybe_full 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram_T_35_mask;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__do_deq) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_29 
                = (7U & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT____VdfgRegularize_h74fc711e_0_0)));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_89) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__full = 0U;
        }
        if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_valid) 
             & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_ready))) {
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_read) {
                __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r = 1U;
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_cmd_addr_r 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr;
            } else {
                __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid = 1U;
            }
        } else if (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid) 
                    & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_ready))) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r) {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_cmd_addr_r = 0U;
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid = 1U;
        } else {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid;
        }
        if ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_valid) 
              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb.__PVT__apb_enable_dfflr__DOT__qout_r)) 
             & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_read)))) {
            if (((((((((2U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                        >> 2U))) | 
                       (0U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                        >> 2U)))) | 
                      (1U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                       >> 2U)))) | 
                     (3U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                      >> 2U)))) | (7U 
                                                   == 
                                                   (0xffU 
                                                    & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                       >> 2U)))) 
                   | (4U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                      >> 2U)))) | (8U 
                                                   == 
                                                   (0xffU 
                                                    & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                       >> 2U)))) 
                 | (5U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                    >> 2U))))) {
                if ((2U != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                     >> 2U)))) {
                    if ((0U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                         >> 2U)))) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_rst 
                            = (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                     >> 3U));
                    }
                    if ((0U != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                         >> 2U)))) {
                        if ((1U != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) {
                            if ((3U != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U)))) {
                                if ((7U != (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) {
                                    if ((4U != (0xffU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) {
                                        if ((8U == 
                                             (0xffU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U)))) {
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_lut 
                                                = (0xffffU 
                                                   & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_flt 
                                                = (3U 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                      >> 0x10U));
                                        }
                                    }
                                }
                                if ((7U == (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) {
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_lut 
                                        = (0xffffU 
                                           & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_flt 
                                        = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                 >> 0x10U));
                                }
                            }
                        }
                        if ((1U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) {
                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_saw 
                                = (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                         >> 0xcU));
                        }
                    }
                }
                if ((2U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                     >> 2U)))) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_th 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata;
                }
            }
            if ((1U & (~ ((((((((2U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U))) 
                                | (0U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) 
                               | (1U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) 
                              | (3U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U)))) 
                             | (7U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                >> 2U)))) 
                            | (4U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                               >> 2U)))) 
                           | (8U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                              >> 2U)))) 
                          | (5U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U))) 
                                    | (6U == (0xffU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U)))) 
                                   | (0xaU == (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) 
                                  | (0x12U == (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) 
                                 | (0x10U == (0xffU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U)))) 
                                | (0x11U == (0xffU 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                >> 2U)))) 
                               | (0x13U == (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) 
                              | (0x17U == (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U))))))) {
                    if (((((((((0x14U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U))) 
                               | (0x18U == (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) 
                              | (0x15U == (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) 
                             | (0x19U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) 
                            | (0x16U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) 
                           | (0x1aU == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U)))) 
                          | (0x22U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                >> 2U)))) 
                         | (0x20U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                               >> 2U))))) {
                        if ((0x14U != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                >> 2U)))) {
                            if ((0x18U != (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) {
                                if ((0x15U != (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) {
                                    if ((0x19U != (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        if ((0x16U 
                                             != (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) {
                                            if ((0x1aU 
                                                 != 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                if (
                                                    (0x22U 
                                                     != 
                                                     (0xffU 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                         >> 2U)))) {
                                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_rst 
                                                        = 
                                                        (1U 
                                                         & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                            >> 3U));
                                                }
                                                if (
                                                    (0x22U 
                                                     == 
                                                     (0xffU 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                         >> 2U)))) {
                                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_th 
                                                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata;
                                                }
                                            }
                                            if ((0x1aU 
                                                 == 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_flt 
                                                    = 
                                                    (3U 
                                                     & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                        >> 0x10U));
                                            }
                                        }
                                    }
                                    if ((0x19U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_flt 
                                            = (3U & 
                                               (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                >> 0x10U));
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_lut 
                                            = (0xffffU 
                                               & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                    }
                                }
                            }
                            if ((0x18U == (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) {
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_lut 
                                    = (0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_flt 
                                    = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                             >> 0x10U));
                            }
                        }
                    }
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) 
                                      | (0x19U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                                     | (0x16U == (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) 
                                    | (0x1aU == (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) 
                                   | (0x22U == (0xffU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) 
                                  | (0x20U == (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                >> 2U)))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) 
                                      | (0x26U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) 
                                      | (0x30U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                                     | (0x31U == (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) 
                                    | (0x33U == (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) 
                                   | (0x37U == (0xffU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) 
                                  | (0x34U == (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) 
                                 | (0x38U == (0xffU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U))))) {
                                if ((0x2aU != (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) {
                                    if ((0x32U != (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        if ((0x30U 
                                             == (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) {
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_rst 
                                                = (1U 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                      >> 3U));
                                        }
                                        if ((0x30U 
                                             != (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) {
                                            if ((0x31U 
                                                 != 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                if (
                                                    (0x33U 
                                                     != 
                                                     (0xffU 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                         >> 2U)))) {
                                                    if (
                                                        (0x37U 
                                                         != 
                                                         (0xffU 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                             >> 2U)))) {
                                                        if (
                                                            (0x34U 
                                                             != 
                                                             (0xffU 
                                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                                 >> 2U)))) {
                                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_lut 
                                                                = 
                                                                (0xffffU 
                                                                 & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_flt 
                                                                = 
                                                                (3U 
                                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                                    >> 0x10U));
                                                        }
                                                    }
                                                    if (
                                                        (0x37U 
                                                         == 
                                                         (0xffU 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                             >> 2U)))) {
                                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_flt 
                                                            = 
                                                            (3U 
                                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                                >> 0x10U));
                                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_lut 
                                                            = 
                                                            (0xffffU 
                                                             & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                                    }
                                                }
                                            }
                                            if ((0x31U 
                                                 == 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_saw 
                                                    = 
                                                    (1U 
                                                     & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                        >> 0xcU));
                                            }
                                        }
                                    }
                                    if ((0x32U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_th 
                                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata;
                                    }
                                }
                                if ((0x2aU == (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) {
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_lut 
                                        = (0xffffU 
                                           & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_flt 
                                        = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                 >> 0x10U));
                                }
                            }
                            if ((1U & (~ ((((((((0x2aU 
                                                 == 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U))) 
                                                | (0x32U 
                                                   == 
                                                   (0xffU 
                                                    & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                       >> 2U)))) 
                                               | (0x30U 
                                                  == 
                                                  (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                                              | (0x31U 
                                                 == 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) 
                                             | (0x33U 
                                                == 
                                                (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) 
                                            | (0x37U 
                                               == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) 
                                           | (0x34U 
                                              == (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) 
                                          | (0x38U 
                                             == (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U))))))) {
                                if ((0x35U != (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) {
                                    if ((0x39U != (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        if ((0x36U 
                                             != (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) {
                                            if ((0x3aU 
                                                 == 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_flt 
                                                    = 
                                                    (3U 
                                                     & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                        >> 0x10U));
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                            }
                                            if ((0x3aU 
                                                 != 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                if (
                                                    (0x40U 
                                                     != 
                                                     (0xffU 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                         >> 2U)))) {
                                                    if (
                                                        (0x41U 
                                                         == 
                                                         (0xffU 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                             >> 2U)))) {
                                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_clk_en 
                                                            = 
                                                            (0xfU 
                                                             & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                                    }
                                                }
                                                if (
                                                    (0x40U 
                                                     == 
                                                     (0xffU 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                         >> 2U)))) {
                                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_3 
                                                        = 
                                                        (0xfU 
                                                         & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                            >> 0xcU));
                                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_1 
                                                        = 
                                                        (0xfU 
                                                         & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                            >> 4U));
                                                }
                                            }
                                        }
                                    }
                                    if ((0x39U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_lut 
                                            = (0xffffU 
                                               & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_flt 
                                            = (3U & 
                                               (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                >> 0x10U));
                                    }
                                }
                            }
                        }
                        if (((((((((0x21U == (0xffU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U))) 
                                   | (0x23U == (0xffU 
                                                & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) 
                                  | (0x27U == (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) 
                                 | (0x24U == (0xffU 
                                              & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                 >> 2U)))) 
                                | (0x28U == (0xffU 
                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                >> 2U)))) 
                               | (0x25U == (0xffU & 
                                            (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) 
                              | (0x29U == (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) 
                             | (0x26U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U))))) {
                            if ((0x21U != (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) {
                                if ((0x23U != (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) {
                                    if ((0x27U != (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        if ((0x24U 
                                             != (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) {
                                            if ((0x28U 
                                                 != 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                if (
                                                    (0x25U 
                                                     != 
                                                     (0xffU 
                                                      & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                         >> 2U)))) {
                                                    if (
                                                        (0x29U 
                                                         == 
                                                         (0xffU 
                                                          & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                             >> 2U)))) {
                                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_flt 
                                                            = 
                                                            (3U 
                                                             & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                                >> 0x10U));
                                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_lut 
                                                            = 
                                                            (0xffffU 
                                                             & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                                    }
                                                }
                                            }
                                            if ((0x28U 
                                                 == 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_flt 
                                                    = 
                                                    (3U 
                                                     & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                        >> 0x10U));
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                            }
                                        }
                                    }
                                    if ((0x27U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_lut 
                                            = (0xffffU 
                                               & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_flt 
                                            = (3U & 
                                               (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                >> 0x10U));
                                    }
                                }
                            }
                            if ((0x21U == (0xffU & 
                                           (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) {
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_saw 
                                    = (1U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                             >> 0xcU));
                            }
                        }
                    }
                }
                if (((((((((9U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U))) 
                           | (6U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                              >> 2U)))) 
                          | (0xaU == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                               >> 2U)))) 
                         | (0x12U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                               >> 2U)))) 
                        | (0x10U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                              >> 2U)))) 
                       | (0x11U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) 
                      | (0x13U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                            >> 2U)))) 
                     | (0x17U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                           >> 2U))))) {
                    if ((9U != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                         >> 2U)))) {
                        if ((6U != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                             >> 2U)))) {
                            if ((0xaU != (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) {
                                if ((0x12U != (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) {
                                    if ((0x10U == (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_rst 
                                            = (1U & 
                                               (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                >> 3U));
                                    }
                                    if ((0x10U != (0xffU 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                      >> 2U)))) {
                                        if ((0x11U 
                                             != (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) {
                                            if ((0x13U 
                                                 != 
                                                 (0xffU 
                                                  & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                     >> 2U)))) {
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_flt 
                                                    = 
                                                    (3U 
                                                     & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                        >> 0x10U));
                                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                            }
                                        }
                                        if ((0x11U 
                                             == (0xffU 
                                                 & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                    >> 2U)))) {
                                            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_saw 
                                                = (1U 
                                                   & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                                      >> 0xcU));
                                        }
                                    }
                                }
                                if ((0x12U == (0xffU 
                                               & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                  >> 2U)))) {
                                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_th 
                                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata;
                                }
                            }
                            if ((0xaU == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                                   >> 2U)))) {
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_lut 
                                    = (0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_flt 
                                    = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                             >> 0x10U));
                            }
                        }
                    }
                    if ((9U == (0xffU & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr 
                                         >> 2U)))) {
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_flt 
                            = (3U & (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata 
                                     >> 0x10U));
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_lut 
                            = (0xffffU & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata);
                    }
                }
            }
        } else {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_rst = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_rst = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_rst = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_rst = 0U;
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__conv_num_valid) {
            if ((9U >= (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt))) {
                __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt 
                    = (0xffffU & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt)));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__lb_finish 
                    = (9U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt));
            } else if ((0x10U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt))) {
                __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt = 1U;
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__lb_finish = 0U;
            } else {
                __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt 
                    = (0xffffU & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt)));
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__lb_finish = 0U;
            }
        } else {
            __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__lb_finish = 0U;
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_in 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_sync1;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__coeff_mul_add_reg 
            = ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__mid_result) 
               & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__zero))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__coeff_mul_add_reg 
            = ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__mid_result) 
               & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__zero))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__coeff_mul_add_reg 
            = ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__mid_result) 
               & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__zero))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__coeff_mul_add_reg 
            = ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__mid_result) 
               & (- (IData)((1U & (~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1.__PVT__zero))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__cs_mode 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_mode;
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__fire_tx) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxen 
                = (1U & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_iodir)));
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_link_rx_valid) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxen = 0U;
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_in 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_sync1;
        if ((1U & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_450)))) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_1 
                = (1U & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_en)));
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_0 
                = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_en;
        }
        if ((0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state))) {
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189) {
                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_set 
                        = (1U & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406) 
                                 >> 2U));
                }
            }
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_195) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_id 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_id;
            }
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_cmd_hsk) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_valid = 0U;
        } else if (((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt 
                     < vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__LEN_REG) 
                    & (1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state)))) {
            if ((0x1ffU != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_valid = 1U;
            }
        } else if (((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt 
                     < vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__LEN_REG) 
                    & (2U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state)))) {
            if ((0U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt))) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_valid = 1U;
            }
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1240) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_1 
                = ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[1U] 
                    << 0x13U) | (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[0U] 
                                 >> 0xdU));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1360) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_0 
                = ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[1U] 
                    << 0x13U) | (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[0U] 
                                 >> 0xdU));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1320) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_1 
                = ((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[1U] 
                    << 0x13U) | (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[0U] 
                                 >> 0xdU));
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcTick) {
            __Vtemp_21[0U] = 1U;
            __Vtemp_21[1U] = 0U;
            __Vtemp_21[2U] = 0U;
            __Vtemp_22[0U] = (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_904);
            __Vtemp_22[1U] = (IData)((vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_904 
                                      >> 0x20U));
            __Vtemp_22[2U] = 0U;
            VL_ADD_W(3, __Vtemp_23, __Vtemp_21, __Vtemp_22);
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_1 
                = __Vtemp_23[1U];
        }
        if ((1U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__state))) {
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_io_link_tx_ready) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_len;
            } else if ((2U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__state))) {
                if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_144) {
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_147;
                }
            }
        } else if ((2U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__state))) {
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_144) {
                vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt 
                    = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_147;
            }
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__tanh_output_reg 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__tanh_output;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__tanh_output_reg 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__tanh_output;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__tanh_output_reg 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__tanh_output;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__tanh_output_reg 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__tanh_output;
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_al) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = 0U;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
        } else {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = 0U;
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__clk_en) {
                if (((((((((0U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state) 
                           | (1U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                          | (2U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                         | (4U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                        | (8U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                       | (0x10U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                      | (0x20U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                     | (0x40U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state))) {
                    if ((0U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state 
                            = ((8U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                ? ((4U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                    ? 0U : ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                             ? 0U : 
                                            ((1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                              ? 0U : 0x200U)))
                                : ((4U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                    ? ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                        ? 0U : ((1U 
                                                 & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                                 ? 0U
                                                 : 0x2000U))
                                    : ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                        ? ((1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                            ? 0U : 0x20U)
                                        : ((1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd))
                                            ? 1U : 0U))));
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((1U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 2U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((2U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 4U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((4U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 8U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((8U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x10U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x10U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x20U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x40U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x80U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    }
                } else if (((((((((0x80U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state) 
                                  | (0x100U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                                 | (0x200U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                                | (0x400U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                               | (0x800U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                              | (0x1000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                             | (0x2000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                            | (0x4000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state))) {
                    if ((0x80U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x100U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x100U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x200U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x400U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x400U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x800U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x800U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x1000U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x1000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x2000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x4000U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x8000U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    }
                } else if ((0x8000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x10000U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 1U;
                } else if ((0x10000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = 1U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 0U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                }
            }
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_al) {
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = 0U;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
            vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
        } else {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = 0U;
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__clk_en) {
                if (((((((((0U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state) 
                           | (1U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                          | (2U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                         | (4U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                        | (8U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                       | (0x10U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                      | (0x20U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                     | (0x40U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state))) {
                    if ((0U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state 
                            = ((8U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                ? ((4U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                    ? 0U : ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                             ? 0U : 
                                            ((1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                              ? 0U : 0x200U)))
                                : ((4U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                    ? ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                        ? 0U : ((1U 
                                                 & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                                 ? 0U
                                                 : 0x2000U))
                                    : ((2U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                        ? ((1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                            ? 0U : 0x20U)
                                        : ((1U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd))
                                            ? 1U : 0U))));
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((1U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 2U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((2U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 4U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((4U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 8U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((8U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x10U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x10U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x20U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x40U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x80U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    }
                } else if (((((((((0x80U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state) 
                                  | (0x100U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                                 | (0x200U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                                | (0x400U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                               | (0x800U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                              | (0x1000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                             | (0x2000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) 
                            | (0x4000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state))) {
                    if ((0x80U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x100U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x100U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x200U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x400U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x400U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x800U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x800U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x1000U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x1000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else if ((0x2000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x4000U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 0U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    } else {
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x8000U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen 
                            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd;
                        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                    }
                } else if ((0x8000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0x10000U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 1U;
                } else if ((0x10000U == vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state)) {
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = 1U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 0U;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen 
                        = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd;
                    vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
                }
            }
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg 
            = ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                               - (IData)(0xfU)) + (
                                                   (1U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                       >> 0xbU)) 
                                                   + 
                                                   (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                     & (- (IData)(
                                                                  (1U 
                                                                   & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                    + 
                                                    (1U 
                                                     & (~ (IData)(
                                                                  (0U 
                                                                   != 
                                                                   (3U 
                                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                       >> 0xaU))))))))) 
                             | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))) 
                            & (- (IData)((1U & (~ ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                   | ((1U 
                                                       & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                           - (IData)(0xfU)) 
                                                          >> 6U)) 
                                                      | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                           << 0xaU)) | (0x3ffU & ((
                                                   (0x40U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                       - (IData)(0xfU)))
                                                    ? 
                                                   (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__res_full 
                                                    >> 0xbU)
                                                    : 
                                                   ((0U 
                                                     != 
                                                     (3U 
                                                      & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                         >> 0xaU)))
                                                     ? 
                                                    ((0x800U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                      ? 
                                                     ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                      >> 1U)
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                     : 
                                                    ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                      ? 
                                                     ((0x10U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((8U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 0U
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 0U
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                        : 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub))))))
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                  & (- (IData)(
                                                               (1U 
                                                                & (~ 
                                                                   ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                                    | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg 
            = ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                               - (IData)(0xfU)) + (
                                                   (1U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                       >> 0xbU)) 
                                                   + 
                                                   (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                     & (- (IData)(
                                                                  (1U 
                                                                   & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                    + 
                                                    (1U 
                                                     & (~ (IData)(
                                                                  (0U 
                                                                   != 
                                                                   (3U 
                                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                       >> 0xaU))))))))) 
                             | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))) 
                            & (- (IData)((1U & (~ ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                   | ((1U 
                                                       & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                           - (IData)(0xfU)) 
                                                          >> 6U)) 
                                                      | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                           << 0xaU)) | (0x3ffU & ((
                                                   (0x40U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                       - (IData)(0xfU)))
                                                    ? 
                                                   (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__res_full 
                                                    >> 0xbU)
                                                    : 
                                                   ((0U 
                                                     != 
                                                     (3U 
                                                      & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                         >> 0xaU)))
                                                     ? 
                                                    ((0x800U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                      ? 
                                                     ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                      >> 1U)
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                     : 
                                                    ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                      ? 
                                                     ((0x10U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((8U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 0U
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 0U
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                        : 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub))))))
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                  & (- (IData)(
                                                               (1U 
                                                                & (~ 
                                                                   ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                                    | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg 
            = ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                               - (IData)(0xfU)) + (
                                                   (1U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                       >> 0xbU)) 
                                                   + 
                                                   (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                     & (- (IData)(
                                                                  (1U 
                                                                   & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                    + 
                                                    (1U 
                                                     & (~ (IData)(
                                                                  (0U 
                                                                   != 
                                                                   (3U 
                                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                       >> 0xaU))))))))) 
                             | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))) 
                            & (- (IData)((1U & (~ ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                   | ((1U 
                                                       & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                           - (IData)(0xfU)) 
                                                          >> 6U)) 
                                                      | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                           << 0xaU)) | (0x3ffU & ((
                                                   (0x40U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                       - (IData)(0xfU)))
                                                    ? 
                                                   (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__res_full 
                                                    >> 0xbU)
                                                    : 
                                                   ((0U 
                                                     != 
                                                     (3U 
                                                      & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                         >> 0xaU)))
                                                     ? 
                                                    ((0x800U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                      ? 
                                                     ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                      >> 1U)
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                     : 
                                                    ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                      ? 
                                                     ((0x10U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((8U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 0U
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 0U
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                        : 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub))))))
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                  & (- (IData)(
                                                               (1U 
                                                                & (~ 
                                                                   ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                                    | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg 
            = ((0x7c00U & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                               - (IData)(0xfU)) + (
                                                   (1U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                       >> 0xbU)) 
                                                   + 
                                                   (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSubCor)) 
                                                     & (- (IData)(
                                                                  (1U 
                                                                   & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                    + 
                                                    (1U 
                                                     & (~ (IData)(
                                                                  (0U 
                                                                   != 
                                                                   (3U 
                                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                                       >> 0xaU))))))))) 
                             | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))) 
                            & (- (IData)((1U & (~ ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                   | ((1U 
                                                       & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                           - (IData)(0xfU)) 
                                                          >> 6U)) 
                                                      | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)))))))) 
                           << 0xaU)) | (0x3ffU & ((
                                                   (0x40U 
                                                    & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_prebais) 
                                                       - (IData)(0xfU)))
                                                    ? 
                                                   (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__res_full 
                                                    >> 0xbU)
                                                    : 
                                                   ((0U 
                                                     != 
                                                     (3U 
                                                      & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                         >> 0xaU)))
                                                     ? 
                                                    ((0x800U 
                                                      & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                      ? 
                                                     ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res) 
                                                      >> 1U)
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__float_res))
                                                     : 
                                                    ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__ex_cannot_correct)
                                                      ? 
                                                     ((0x10U 
                                                       & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                       ? 0U
                                                       : 
                                                      ((8U 
                                                        & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                        ? 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 0U
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 0U
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 9U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 8U))))
                                                        : 
                                                       ((4U 
                                                         & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                         ? 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 7U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 6U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 5U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 4U)))
                                                         : 
                                                        ((2U 
                                                          & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                          ? 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 3U)
                                                           : 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 2U))
                                                          : 
                                                         ((1U 
                                                           & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__exSum_fault))
                                                           ? 
                                                          VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub), 1U)
                                                           : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub))))))
                                                      : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__fraSub)))) 
                                                  & (- (IData)(
                                                               (1U 
                                                                & (~ 
                                                                   ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__zero) 
                                                                    | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2.__PVT__overflow)))))))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_rdata 
            = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r)
                ? vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_rd_data
                : 0U);
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram_T_35_mask) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_27 
                = (7U & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT____VdfgRegularize_h74fc711e_0_1)));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram_T_35_mask) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_27 
                = (7U & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT____VdfgRegularize_h74fc711e_0_1)));
        }
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state) {
            if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state) {
                if ((4U > (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt))) {
                    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt 
                        = (0x1fffU & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt)));
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_addr 
                        = (0x1fffU & ((IData)(1U) + (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_addr)));
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in 
                        = (0xffffU & (IData)(((((QData)((IData)(
                                                                ((0x8000U 
                                                                  & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__gelu_part1_reg) 
                                                                     ^ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2.result))) 
                                                                 | ((0x7c00U 
                                                                     & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                            - (IData)(0xfU)) 
                                                                           + 
                                                                           ((1U 
                                                                             & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xbU)) 
                                                                            + 
                                                                            (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSubCor)) 
                                                                              & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                             + 
                                                                             (1U 
                                                                              & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                          | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow)))) 
                                                                         & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)))))))) 
                                                                        << 0xaU)) 
                                                                    | (0x3ffU 
                                                                       & (((0x40U 
                                                                            & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                               - (IData)(0xfU)))
                                                                            ? 
                                                                           (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__res_full 
                                                                            >> 0xbU)
                                                                            : 
                                                                           ((0U 
                                                                             != 
                                                                             (3U 
                                                                              & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU)))
                                                                             ? 
                                                                            ((0x800U 
                                                                              & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                              ? 
                                                                             ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                              >> 1U)
                                                                              : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                             : 
                                                                            ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)
                                                                              ? 
                                                                             ((0x10U 
                                                                               & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                               ? 0U
                                                                               : 
                                                                              ((8U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                ? 
                                                                               ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 9U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 8U))))
                                                                                : 
                                                                               ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 7U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 6U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 5U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 4U)))
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 3U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 2U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub))))))
                                                                              : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub)))) 
                                                                          & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow)))))))))))) 
                                                << 0x30U) 
                                               | (((QData)((IData)(
                                                                   (((0x80000000U 
                                                                      & (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__gelu_part1_reg) 
                                                                          ^ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2.result)) 
                                                                         << 0x10U)) 
                                                                     | ((0x7c000000U 
                                                                         & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                               + 
                                                                               ((1U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xbU)) 
                                                                                + 
                                                                                (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSubCor)) 
                                                                                & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                                + 
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                              | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow)))) 
                                                                             & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)))))))) 
                                                                            << 0x1aU)) 
                                                                        | (0x3ff0000U 
                                                                           & ((((0x40U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)))
                                                                                 ? 
                                                                                (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__res_full 
                                                                                >> 0xbU)
                                                                                 : 
                                                                                ((0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU)))
                                                                                 ? 
                                                                                ((0x800U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                                 ? 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                                 : 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)
                                                                                 ? 
                                                                                ((0x10U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((8U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 9U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 8U))))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 7U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 6U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 5U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 4U)))
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 3U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 2U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub))))))
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub)))) 
                                                                               & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow))))))) 
                                                                              << 0x10U)))) 
                                                                    | ((0x8000U 
                                                                        & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__gelu_part1_reg) 
                                                                           ^ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2.result))) 
                                                                       | ((0x7c00U 
                                                                           & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                + 
                                                                                ((1U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xbU)) 
                                                                                + 
                                                                                (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSubCor)) 
                                                                                & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                                + 
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                                | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow)))) 
                                                                               & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)))))))) 
                                                                              << 0xaU)) 
                                                                          | (0x3ffU 
                                                                             & (((0x40U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)))
                                                                                 ? 
                                                                                (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__res_full 
                                                                                >> 0xbU)
                                                                                 : 
                                                                                ((0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU)))
                                                                                 ? 
                                                                                ((0x800U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                                 ? 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                                 : 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)
                                                                                 ? 
                                                                                ((0x10U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((8U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 9U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 8U))))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 7U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 6U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 5U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 4U)))
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 3U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 2U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub))))))
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub)))) 
                                                                                & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow))))))))))))) 
                                                   << 0x10U) 
                                                  | (QData)((IData)(
                                                                    ((0x8000U 
                                                                      & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__gelu_part1_reg) 
                                                                         ^ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2.result))) 
                                                                     | ((0x7c00U 
                                                                         & ((((((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                               + 
                                                                               ((1U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xbU)) 
                                                                                + 
                                                                                (((~ (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSubCor)) 
                                                                                & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                                + 
                                                                                (1U 
                                                                                & (~ (IData)(
                                                                                (0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU))))))))) 
                                                                              | (- (IData)((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow)))) 
                                                                             & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | ((1U 
                                                                                & (((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)) 
                                                                                >> 6U)) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)))))))) 
                                                                            << 0xaU)) 
                                                                        | (0x3ffU 
                                                                           & (((0x40U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_prebais) 
                                                                                - (IData)(0xfU)))
                                                                                ? 
                                                                               (vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__res_full 
                                                                                >> 0xbU)
                                                                                : 
                                                                               ((0U 
                                                                                != 
                                                                                (3U 
                                                                                & ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 0xaU)))
                                                                                 ? 
                                                                                ((0x800U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                                 ? 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__float_res))
                                                                                 : 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__ex_cannot_correct)
                                                                                 ? 
                                                                                ((0x10U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((8U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 0U
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 9U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 8U))))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 7U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 6U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 5U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 4U)))
                                                                                 : 
                                                                                ((2U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 3U)
                                                                                 : 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 2U))
                                                                                 : 
                                                                                ((1U 
                                                                                & (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__exSum_fault))
                                                                                 ? 
                                                                                VL_SHIFTR_III(10,10,32, (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub), 1U)
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub))))))
                                                                                 : (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__fraSub)))) 
                                                                              & (- (IData)(
                                                                                (1U 
                                                                                & (~ 
                                                                                ((IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__zero) 
                                                                                | (IData)(vlSymsp->TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o.__PVT__overflow)))))))))))))) 
                                              >> (0x3fU 
                                                  & VL_SHIFTL_III(6,32,32, (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt), 4U)))));
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_valid = 1U;
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state = 1U;
                } else {
                    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt = 0U;
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in = 0U;
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_valid = 0U;
                    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state = 0U;
                }
            }
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_valid) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state = 1U;
        }
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_addr 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_addr;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_addr 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_addr;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[0U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[0U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[1U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[1U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[2U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[2U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[3U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[3U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[4U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[4U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[5U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[5U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[6U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[6U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[7U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[7U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[8U] 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data[8U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data 
            = vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_data;
        if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_95) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full = 0U;
        } else if (vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_90) {
            vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full = 1U;
        }
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait 
            = ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen) 
                 & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen))) 
                & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSCL))) 
               | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait) 
                  & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSCL))));
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait 
            = ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen) 
                 & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen))) 
                & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSCL))) 
               | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait) 
                  & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSCL))));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_busy 
            = (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition) 
                | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_busy)) 
               & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition)));
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_busy 
            = (((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition) 
                | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_busy)) 
               & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition)));
    } else {
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_r = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA = 7U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL = 7U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA = 7U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL = 7U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__waddr = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__raddr = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSDA = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSCL = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSDA = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSCL = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_rsp_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_rsp_cnt = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_3 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_1 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_0 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_2 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__r_error = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_data = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_data = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1514 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_mask = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_opcode = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_param = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_param = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_opcode = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__inFlight = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_source = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1447 = 0xfU;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_state = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_0 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__of_line_num = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__state = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__conv_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1512 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_address = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_rx = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_len = 8U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_intercs = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_sckcs = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_cssck = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__maybe_full = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__gennum = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_endian = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_code = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_code = 3U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_tx = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_address = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_data_proto = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_proto = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_proto = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_proto = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_interxfr = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_tx = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_tx = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__STAT_REG_CAL = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1527 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_29 = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_status = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_status = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[0U] = 0x82082082U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[1U] = 0x20820820U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[2U] = 0x8208208U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[3U] = 0x82082082U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[4U] = 0x20820820U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg[5U] = 0x8208208U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[0U] = 0x82082082U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[1U] = 0x20820820U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[2U] = 0x8208208U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[3U] = 0x82082082U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[4U] = 0x20820820U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg[5U] = 0x8208208U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype1 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype0 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inten = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype1 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype0 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inten = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_dir = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_dir = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_out = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_out = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__maybe_full = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_iofcfg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_iofcfg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_29 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_size = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__full = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_cmd_addr_r = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_rst = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_rst = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_rst = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_rst = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_flt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_lut = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_saw = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_saw = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_saw = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_saw = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_th = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_th = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_th = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_th = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_clk_en = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__lb_finish = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_in = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__coeff_mul_add_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__cs_mode = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxen = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pha = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_in = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dOrig = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_1 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_set = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_0 = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_valid = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_id = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0 = 1U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_1 = 0xffffffffU;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_0 = 0xffffffffU;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_1 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__tanh_output_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__tanh_output_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__tanh_output_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__tanh_output_reg = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen = 1U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen = 1U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen = 1U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen = 1U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_rdata = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_27 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_27 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_en = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_addr = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__RAM_SEL = 2U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_data = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_addr = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_valid = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in = 0U;
        __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_addr = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_addr = 0xfeeU;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[0U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[0U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[1U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[1U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[2U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[2U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[3U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[3U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[4U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[4U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[5U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[5U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[6U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[6U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[7U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[7U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data[8U] 
            = Vtb_verilator__ConstPool__CONST_h9a2fc1c8_0[8U];
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_mask = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_source = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_size = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_3 = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_1 = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait = 0U;
        vlSelf->__Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_busy = 0U;
        vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_busy = 0U;
    }
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__al 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_al) 
               | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__al) 
                  & (~ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_cmd) 
                        >> 7U)))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__al 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_al) 
               | ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__al) 
                  & (~ ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_cmd) 
                        >> 7U)))));
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done) 
                 | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_al)) 
                | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag)) 
               & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_cmd))));
    __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && ((((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done) 
                 | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_al)) 
                | (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag)) 
               & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_cmd))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__done_reg 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_done_reg));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__rxack 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__rxack 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup_d 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__ipi_0 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (1U & vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_8));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__overflow 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           & ((0x200U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt)) 
              & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen)));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__done 
        = ((1U & (~ (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q))) 
           || ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready)
                ? ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_valid)
                    ? ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_fn)
                        ? (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_212)
                        : (0U == (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_cnt)))
                    : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_212))
                : (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_212)));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c1_mst_irq 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag) 
              & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_ctrl) 
                 >> 6U)));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c0_mst_irq 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag) 
              & ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_ctrl) 
                 >> 6U)));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__clear 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && ((2U != (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state)) 
               && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_178)));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__tip 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)((0U != (0x30U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_cmd)))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__tip 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)((0U != (0x30U & (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_cmd)))));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__last_d 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_123));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sample_d 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_120));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_read_en 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_read_en));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_read_en 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_read_en));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__WEIGHT_FINISH_REG 
        = ((IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q) 
           && (IData)(vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_WEIGHT_FINISH_REG));
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r;
    vlSelf->tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt 
        = __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt;
}
