
Flash_Lib_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fc0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008148  08008148  00018148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008164  08008164  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008164  08008164  00018164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800816c  0800816c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800816c  0800816c  0001816c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008170  08008170  00018170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008174  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000964  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200009e0  200009e0  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015507  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003e3a  00000000  00000000  000355f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001278  00000000  00000000  00039430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e04  00000000  00000000  0003a6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000243e2  00000000  00000000  0003b4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00019b8c  00000000  00000000  0005f88e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cb547  00000000  00000000  0007941a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004f24  00000000  00000000  00144964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  00149888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008130 	.word	0x08008130

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08008130 	.word	0x08008130

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <Flash_WR>:
 *      Author: ilbeyli
 */
#include "Flash_Process.h"


void Flash_WR(uint32_t Flash_Address, uint32_t Flash_WR_Data){
 80004c4:	b5b0      	push	{r4, r5, r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
	HAL_FLASH_Unlock();
 80004ce:	f000 fe6b 	bl	80011a8 <HAL_FLASH_Unlock>
	FLASH_Erase_Sector(FLASH_SECTOR_11, VOLTAGE_RANGE_3);  // add sector usage
 80004d2:	2102      	movs	r1, #2
 80004d4:	200b      	movs	r0, #11
 80004d6:	f000 ffc9 	bl	800146c <FLASH_Erase_Sector>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Flash_Address, Flash_WR_Data);
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	2200      	movs	r2, #0
 80004de:	461c      	mov	r4, r3
 80004e0:	4615      	mov	r5, r2
 80004e2:	4622      	mov	r2, r4
 80004e4:	462b      	mov	r3, r5
 80004e6:	6879      	ldr	r1, [r7, #4]
 80004e8:	2002      	movs	r0, #2
 80004ea:	f000 fe09 	bl	8001100 <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 80004ee:	f000 fe7d 	bl	80011ec <HAL_FLASH_Lock>
}
 80004f2:	bf00      	nop
 80004f4:	3708      	adds	r7, #8
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000500:	f000 fc56 	bl	8000db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000504:	f000 f874 	bl	80005f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000508:	f000 f970 	bl	80007ec <MX_GPIO_Init>
  MX_I2C1_Init();
 800050c:	f000 f8da 	bl	80006c4 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000510:	f000 f906 	bl	8000720 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000514:	f000 f934 	bl	8000780 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000518:	f007 f9b6 	bl	8007888 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  Flash_WR(0x080E0000, 0x00);
 800051c:	2100      	movs	r1, #0
 800051e:	4831      	ldr	r0, [pc, #196]	; (80005e4 <main+0xe8>)
 8000520:	f7ff ffd0 	bl	80004c4 <Flash_WR>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000524:	f007 f9d6 	bl	80078d4 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    if(read_data < 5){
 8000528:	4b2f      	ldr	r3, [pc, #188]	; (80005e8 <main+0xec>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b04      	cmp	r3, #4
 800052e:	d840      	bhi.n	80005b2 <main+0xb6>
    	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000530:	2201      	movs	r2, #1
 8000532:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000536:	482d      	ldr	r0, [pc, #180]	; (80005ec <main+0xf0>)
 8000538:	f001 f97c 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 800053c:	2201      	movs	r2, #1
 800053e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000542:	482a      	ldr	r0, [pc, #168]	; (80005ec <main+0xf0>)
 8000544:	f001 f976 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000548:	2201      	movs	r2, #1
 800054a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800054e:	4827      	ldr	r0, [pc, #156]	; (80005ec <main+0xf0>)
 8000550:	f001 f970 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
 8000554:	2201      	movs	r2, #1
 8000556:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800055a:	4824      	ldr	r0, [pc, #144]	; (80005ec <main+0xf0>)
 800055c:	f001 f96a 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_Delay(read_data*50);
 8000560:	4b21      	ldr	r3, [pc, #132]	; (80005e8 <main+0xec>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	2232      	movs	r2, #50	; 0x32
 8000566:	fb02 f303 	mul.w	r3, r2, r3
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fc92 	bl	8000e94 <HAL_Delay>
    	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000576:	481d      	ldr	r0, [pc, #116]	; (80005ec <main+0xf0>)
 8000578:	f001 f95c 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000582:	481a      	ldr	r0, [pc, #104]	; (80005ec <main+0xf0>)
 8000584:	f001 f956 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800058e:	4817      	ldr	r0, [pc, #92]	; (80005ec <main+0xf0>)
 8000590:	f001 f950 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800059a:	4814      	ldr	r0, [pc, #80]	; (80005ec <main+0xf0>)
 800059c:	f001 f94a 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_Delay(read_data*50);
 80005a0:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <main+0xec>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2232      	movs	r2, #50	; 0x32
 80005a6:	fb02 f303 	mul.w	r3, r2, r3
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 fc72 	bl	8000e94 <HAL_Delay>
 80005b0:	e7b8      	b.n	8000524 <main+0x28>
    }
    else{
    	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005b8:	480c      	ldr	r0, [pc, #48]	; (80005ec <main+0xf0>)
 80005ba:	f001 f93b 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80005be:	2200      	movs	r2, #0
 80005c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c4:	4809      	ldr	r0, [pc, #36]	; (80005ec <main+0xf0>)
 80005c6:	f001 f935 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005d0:	4806      	ldr	r0, [pc, #24]	; (80005ec <main+0xf0>)
 80005d2:	f001 f92f 	bl	8001834 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005dc:	4803      	ldr	r0, [pc, #12]	; (80005ec <main+0xf0>)
 80005de:	f001 f929 	bl	8001834 <HAL_GPIO_WritePin>
    MX_USB_HOST_Process();
 80005e2:	e79f      	b.n	8000524 <main+0x28>
 80005e4:	080e0000 	.word	0x080e0000
 80005e8:	2000018c 	.word	0x2000018c
 80005ec:	40020c00 	.word	0x40020c00

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b094      	sub	sp, #80	; 0x50
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 0320 	add.w	r3, r7, #32
 80005fa:	2230      	movs	r2, #48	; 0x30
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f007 fd06 	bl	8008010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000614:	2300      	movs	r3, #0
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	4b28      	ldr	r3, [pc, #160]	; (80006bc <SystemClock_Config+0xcc>)
 800061a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800061c:	4a27      	ldr	r2, [pc, #156]	; (80006bc <SystemClock_Config+0xcc>)
 800061e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000622:	6413      	str	r3, [r2, #64]	; 0x40
 8000624:	4b25      	ldr	r3, [pc, #148]	; (80006bc <SystemClock_Config+0xcc>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000630:	2300      	movs	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	4b22      	ldr	r3, [pc, #136]	; (80006c0 <SystemClock_Config+0xd0>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a21      	ldr	r2, [pc, #132]	; (80006c0 <SystemClock_Config+0xd0>)
 800063a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800063e:	6013      	str	r3, [r2, #0]
 8000640:	4b1f      	ldr	r3, [pc, #124]	; (80006c0 <SystemClock_Config+0xd0>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800064c:	2301      	movs	r3, #1
 800064e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000650:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000654:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000656:	2302      	movs	r3, #2
 8000658:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800065a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800065e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000660:	2308      	movs	r3, #8
 8000662:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000664:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000668:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800066a:	2302      	movs	r3, #2
 800066c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800066e:	2307      	movs	r3, #7
 8000670:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	4618      	mov	r0, r3
 8000678:	f003 fae4 	bl	8003c44 <HAL_RCC_OscConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000682:	f000 f9b1 	bl	80009e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000686:	230f      	movs	r3, #15
 8000688:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068a:	2302      	movs	r3, #2
 800068c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000692:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000696:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000698:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800069c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800069e:	f107 030c 	add.w	r3, r7, #12
 80006a2:	2105      	movs	r1, #5
 80006a4:	4618      	mov	r0, r3
 80006a6:	f003 fd45 	bl	8004134 <HAL_RCC_ClockConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006b0:	f000 f99a 	bl	80009e8 <Error_Handler>
  }
}
 80006b4:	bf00      	nop
 80006b6:	3750      	adds	r7, #80	; 0x50
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006c8:	4b12      	ldr	r3, [pc, #72]	; (8000714 <MX_I2C1_Init+0x50>)
 80006ca:	4a13      	ldr	r2, [pc, #76]	; (8000718 <MX_I2C1_Init+0x54>)
 80006cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006ce:	4b11      	ldr	r3, [pc, #68]	; (8000714 <MX_I2C1_Init+0x50>)
 80006d0:	4a12      	ldr	r2, [pc, #72]	; (800071c <MX_I2C1_Init+0x58>)
 80006d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006d4:	4b0f      	ldr	r3, [pc, #60]	; (8000714 <MX_I2C1_Init+0x50>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006da:	4b0e      	ldr	r3, [pc, #56]	; (8000714 <MX_I2C1_Init+0x50>)
 80006dc:	2200      	movs	r2, #0
 80006de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006e0:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <MX_I2C1_Init+0x50>)
 80006e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006e8:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <MX_I2C1_Init+0x50>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006ee:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_I2C1_Init+0x50>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006f4:	4b07      	ldr	r3, [pc, #28]	; (8000714 <MX_I2C1_Init+0x50>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <MX_I2C1_Init+0x50>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000700:	4804      	ldr	r0, [pc, #16]	; (8000714 <MX_I2C1_Init+0x50>)
 8000702:	f002 fcbb 	bl	800307c <HAL_I2C_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800070c:	f000 f96c 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000098 	.word	0x20000098
 8000718:	40005400 	.word	0x40005400
 800071c:	000186a0 	.word	0x000186a0

08000720 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000724:	4b13      	ldr	r3, [pc, #76]	; (8000774 <MX_I2S3_Init+0x54>)
 8000726:	4a14      	ldr	r2, [pc, #80]	; (8000778 <MX_I2S3_Init+0x58>)
 8000728:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800072a:	4b12      	ldr	r3, [pc, #72]	; (8000774 <MX_I2S3_Init+0x54>)
 800072c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000730:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000732:	4b10      	ldr	r3, [pc, #64]	; (8000774 <MX_I2S3_Init+0x54>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000738:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <MX_I2S3_Init+0x54>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800073e:	4b0d      	ldr	r3, [pc, #52]	; (8000774 <MX_I2S3_Init+0x54>)
 8000740:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000744:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <MX_I2S3_Init+0x54>)
 8000748:	4a0c      	ldr	r2, [pc, #48]	; (800077c <MX_I2S3_Init+0x5c>)
 800074a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_I2S3_Init+0x54>)
 800074e:	2200      	movs	r2, #0
 8000750:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000752:	4b08      	ldr	r3, [pc, #32]	; (8000774 <MX_I2S3_Init+0x54>)
 8000754:	2200      	movs	r2, #0
 8000756:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_I2S3_Init+0x54>)
 800075a:	2200      	movs	r2, #0
 800075c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800075e:	4805      	ldr	r0, [pc, #20]	; (8000774 <MX_I2S3_Init+0x54>)
 8000760:	f002 fdd0 	bl	8003304 <HAL_I2S_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800076a:	f000 f93d 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	200000ec 	.word	0x200000ec
 8000778:	40003c00 	.word	0x40003c00
 800077c:	00017700 	.word	0x00017700

08000780 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000784:	4b17      	ldr	r3, [pc, #92]	; (80007e4 <MX_SPI1_Init+0x64>)
 8000786:	4a18      	ldr	r2, [pc, #96]	; (80007e8 <MX_SPI1_Init+0x68>)
 8000788:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800078a:	4b16      	ldr	r3, [pc, #88]	; (80007e4 <MX_SPI1_Init+0x64>)
 800078c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000790:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000792:	4b14      	ldr	r3, [pc, #80]	; (80007e4 <MX_SPI1_Init+0x64>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000798:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <MX_SPI1_Init+0x64>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800079e:	4b11      	ldr	r3, [pc, #68]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007b2:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007b8:	4b0a      	ldr	r3, [pc, #40]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007be:	4b09      	ldr	r3, [pc, #36]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007c4:	4b07      	ldr	r3, [pc, #28]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007cc:	220a      	movs	r2, #10
 80007ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007d0:	4804      	ldr	r0, [pc, #16]	; (80007e4 <MX_SPI1_Init+0x64>)
 80007d2:	f003 fffb 	bl	80047cc <HAL_SPI_Init>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007dc:	f000 f904 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007e0:	bf00      	nop
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000134 	.word	0x20000134
 80007e8:	40013000 	.word	0x40013000

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08c      	sub	sp, #48	; 0x30
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 031c 	add.w	r3, r7, #28
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	61bb      	str	r3, [r7, #24]
 8000806:	4b72      	ldr	r3, [pc, #456]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a71      	ldr	r2, [pc, #452]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 800080c:	f043 0310 	orr.w	r3, r3, #16
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b6f      	ldr	r3, [pc, #444]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0310 	and.w	r3, r3, #16
 800081a:	61bb      	str	r3, [r7, #24]
 800081c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
 8000822:	4b6b      	ldr	r3, [pc, #428]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a6a      	ldr	r2, [pc, #424]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000828:	f043 0304 	orr.w	r3, r3, #4
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b68      	ldr	r3, [pc, #416]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0304 	and.w	r3, r3, #4
 8000836:	617b      	str	r3, [r7, #20]
 8000838:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
 800083e:	4b64      	ldr	r3, [pc, #400]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a63      	ldr	r2, [pc, #396]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b61      	ldr	r3, [pc, #388]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
 800085a:	4b5d      	ldr	r3, [pc, #372]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a5c      	ldr	r2, [pc, #368]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b5a      	ldr	r3, [pc, #360]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	4b56      	ldr	r3, [pc, #344]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a55      	ldr	r2, [pc, #340]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 800087c:	f043 0302 	orr.w	r3, r3, #2
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b53      	ldr	r3, [pc, #332]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	4b4f      	ldr	r3, [pc, #316]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a4e      	ldr	r2, [pc, #312]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 8000898:	f043 0308 	orr.w	r3, r3, #8
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b4c      	ldr	r3, [pc, #304]	; (80009d0 <MX_GPIO_Init+0x1e4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0308 	and.w	r3, r3, #8
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2108      	movs	r1, #8
 80008ae:	4849      	ldr	r0, [pc, #292]	; (80009d4 <MX_GPIO_Init+0x1e8>)
 80008b0:	f000 ffc0 	bl	8001834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008b4:	2201      	movs	r2, #1
 80008b6:	2101      	movs	r1, #1
 80008b8:	4847      	ldr	r0, [pc, #284]	; (80009d8 <MX_GPIO_Init+0x1ec>)
 80008ba:	f000 ffbb 	bl	8001834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008be:	2200      	movs	r2, #0
 80008c0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008c4:	4845      	ldr	r0, [pc, #276]	; (80009dc <MX_GPIO_Init+0x1f0>)
 80008c6:	f000 ffb5 	bl	8001834 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008ca:	2308      	movs	r3, #8
 80008cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ce:	2301      	movs	r3, #1
 80008d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 031c 	add.w	r3, r7, #28
 80008de:	4619      	mov	r1, r3
 80008e0:	483c      	ldr	r0, [pc, #240]	; (80009d4 <MX_GPIO_Init+0x1e8>)
 80008e2:	f000 fe0b 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008e6:	2301      	movs	r3, #1
 80008e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ea:	2301      	movs	r3, #1
 80008ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	2300      	movs	r3, #0
 80008f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	4619      	mov	r1, r3
 80008fc:	4836      	ldr	r0, [pc, #216]	; (80009d8 <MX_GPIO_Init+0x1ec>)
 80008fe:	f000 fdfd 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000902:	2308      	movs	r3, #8
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000912:	2305      	movs	r3, #5
 8000914:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	482e      	ldr	r0, [pc, #184]	; (80009d8 <MX_GPIO_Init+0x1ec>)
 800091e:	f000 fded 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000922:	2301      	movs	r3, #1
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000926:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	482a      	ldr	r0, [pc, #168]	; (80009e0 <MX_GPIO_Init+0x1f4>)
 8000938:	f000 fde0 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800093c:	2304      	movs	r3, #4
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000940:	2300      	movs	r3, #0
 8000942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000948:	f107 031c 	add.w	r3, r7, #28
 800094c:	4619      	mov	r1, r3
 800094e:	4825      	ldr	r0, [pc, #148]	; (80009e4 <MX_GPIO_Init+0x1f8>)
 8000950:	f000 fdd4 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	2300      	movs	r3, #0
 8000964:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000966:	2305      	movs	r3, #5
 8000968:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	481c      	ldr	r0, [pc, #112]	; (80009e4 <MX_GPIO_Init+0x1f8>)
 8000972:	f000 fdc3 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000976:	f24f 0310 	movw	r3, #61456	; 0xf010
 800097a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097c:	2301      	movs	r3, #1
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000988:	f107 031c 	add.w	r3, r7, #28
 800098c:	4619      	mov	r1, r3
 800098e:	4813      	ldr	r0, [pc, #76]	; (80009dc <MX_GPIO_Init+0x1f0>)
 8000990:	f000 fdb4 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000994:	2320      	movs	r3, #32
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	480d      	ldr	r0, [pc, #52]	; (80009dc <MX_GPIO_Init+0x1f0>)
 80009a8:	f000 fda8 	bl	80014fc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009ac:	2302      	movs	r3, #2
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009b0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	4619      	mov	r1, r3
 80009c0:	4804      	ldr	r0, [pc, #16]	; (80009d4 <MX_GPIO_Init+0x1e8>)
 80009c2:	f000 fd9b 	bl	80014fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009c6:	bf00      	nop
 80009c8:	3730      	adds	r7, #48	; 0x30
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40021000 	.word	0x40021000
 80009d8:	40020800 	.word	0x40020800
 80009dc:	40020c00 	.word	0x40020c00
 80009e0:	40020000 	.word	0x40020000
 80009e4:	40020400 	.word	0x40020400

080009e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ec:	b672      	cpsid	i
}
 80009ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <Error_Handler+0x8>
	...

080009f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a02:	4a0f      	ldr	r2, [pc, #60]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a08:	6453      	str	r3, [r2, #68]	; 0x44
 8000a0a:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1e:	4a08      	ldr	r2, [pc, #32]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a24:	6413      	str	r3, [r2, #64]	; 0x40
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a32:	2007      	movs	r0, #7
 8000a34:	f000 fb22 	bl	800107c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	40023800 	.word	0x40023800

08000a44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08a      	sub	sp, #40	; 0x28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a19      	ldr	r2, [pc, #100]	; (8000ac8 <HAL_I2C_MspInit+0x84>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d12c      	bne.n	8000ac0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	613b      	str	r3, [r7, #16]
 8000a6a:	4b18      	ldr	r3, [pc, #96]	; (8000acc <HAL_I2C_MspInit+0x88>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a17      	ldr	r2, [pc, #92]	; (8000acc <HAL_I2C_MspInit+0x88>)
 8000a70:	f043 0302 	orr.w	r3, r3, #2
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <HAL_I2C_MspInit+0x88>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a82:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a88:	2312      	movs	r3, #18
 8000a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a94:	2304      	movs	r3, #4
 8000a96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	480c      	ldr	r0, [pc, #48]	; (8000ad0 <HAL_I2C_MspInit+0x8c>)
 8000aa0:	f000 fd2c 	bl	80014fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	4b08      	ldr	r3, [pc, #32]	; (8000acc <HAL_I2C_MspInit+0x88>)
 8000aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aac:	4a07      	ldr	r2, [pc, #28]	; (8000acc <HAL_I2C_MspInit+0x88>)
 8000aae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ab2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <HAL_I2C_MspInit+0x88>)
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ac0:	bf00      	nop
 8000ac2:	3728      	adds	r7, #40	; 0x28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40005400 	.word	0x40005400
 8000acc:	40023800 	.word	0x40023800
 8000ad0:	40020400 	.word	0x40020400

08000ad4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08e      	sub	sp, #56	; 0x38
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a31      	ldr	r2, [pc, #196]	; (8000bc4 <HAL_I2S_MspInit+0xf0>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d15a      	bne.n	8000bba <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b04:	2301      	movs	r3, #1
 8000b06:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b08:	23c0      	movs	r3, #192	; 0xc0
 8000b0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	4618      	mov	r0, r3
 8000b16:	f003 fd19 	bl	800454c <HAL_RCCEx_PeriphCLKConfig>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b20:	f7ff ff62 	bl	80009e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b24:	2300      	movs	r3, #0
 8000b26:	613b      	str	r3, [r7, #16]
 8000b28:	4b27      	ldr	r3, [pc, #156]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2c:	4a26      	ldr	r2, [pc, #152]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b32:	6413      	str	r3, [r2, #64]	; 0x40
 8000b34:	4b24      	ldr	r3, [pc, #144]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b3c:	613b      	str	r3, [r7, #16]
 8000b3e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	4b20      	ldr	r3, [pc, #128]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b48:	4a1f      	ldr	r2, [pc, #124]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b4a:	f043 0301 	orr.w	r3, r3, #1
 8000b4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b50:	4b1d      	ldr	r3, [pc, #116]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b54:	f003 0301 	and.w	r3, r3, #1
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60bb      	str	r3, [r7, #8]
 8000b60:	4b19      	ldr	r3, [pc, #100]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b64:	4a18      	ldr	r2, [pc, #96]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b66:	f043 0304 	orr.w	r3, r3, #4
 8000b6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6c:	4b16      	ldr	r3, [pc, #88]	; (8000bc8 <HAL_I2S_MspInit+0xf4>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b70:	f003 0304 	and.w	r3, r3, #4
 8000b74:	60bb      	str	r3, [r7, #8]
 8000b76:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b78:	2310      	movs	r3, #16
 8000b7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b84:	2300      	movs	r3, #0
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b88:	2306      	movs	r3, #6
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b90:	4619      	mov	r1, r3
 8000b92:	480e      	ldr	r0, [pc, #56]	; (8000bcc <HAL_I2S_MspInit+0xf8>)
 8000b94:	f000 fcb2 	bl	80014fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b98:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000baa:	2306      	movs	r3, #6
 8000bac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4806      	ldr	r0, [pc, #24]	; (8000bd0 <HAL_I2S_MspInit+0xfc>)
 8000bb6:	f000 fca1 	bl	80014fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000bba:	bf00      	nop
 8000bbc:	3738      	adds	r7, #56	; 0x38
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40003c00 	.word	0x40003c00
 8000bc8:	40023800 	.word	0x40023800
 8000bcc:	40020000 	.word	0x40020000
 8000bd0:	40020800 	.word	0x40020800

08000bd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	; 0x28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a19      	ldr	r2, [pc, #100]	; (8000c58 <HAL_SPI_MspInit+0x84>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d12b      	bne.n	8000c4e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
 8000bfa:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfe:	4a17      	ldr	r2, [pc, #92]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c04:	6453      	str	r3, [r2, #68]	; 0x44
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	4b11      	ldr	r3, [pc, #68]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a10      	ldr	r2, [pc, #64]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b0e      	ldr	r3, [pc, #56]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c2e:	23e0      	movs	r3, #224	; 0xe0
 8000c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c3e:	2305      	movs	r3, #5
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	4805      	ldr	r0, [pc, #20]	; (8000c60 <HAL_SPI_MspInit+0x8c>)
 8000c4a:	f000 fc57 	bl	80014fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c4e:	bf00      	nop
 8000c50:	3728      	adds	r7, #40	; 0x28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40013000 	.word	0x40013000
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40020000 	.word	0x40020000

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <NMI_Handler+0x4>

08000c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <MemManage_Handler+0x4>

08000c76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <BusFault_Handler+0x4>

08000c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <UsageFault_Handler+0x4>

08000c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb0:	f000 f8d0 	bl	8000e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000cbc:	4802      	ldr	r0, [pc, #8]	; (8000cc8 <OTG_FS_IRQHandler+0x10>)
 8000cbe:	f001 f83d 	bl	8001d3c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000594 	.word	0x20000594

08000ccc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cd4:	4a14      	ldr	r2, [pc, #80]	; (8000d28 <_sbrk+0x5c>)
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <_sbrk+0x60>)
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ce0:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <_sbrk+0x64>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d102      	bne.n	8000cee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ce8:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <_sbrk+0x64>)
 8000cea:	4a12      	ldr	r2, [pc, #72]	; (8000d34 <_sbrk+0x68>)
 8000cec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cee:	4b10      	ldr	r3, [pc, #64]	; (8000d30 <_sbrk+0x64>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d207      	bcs.n	8000d0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cfc:	f007 f9a0 	bl	8008040 <__errno>
 8000d00:	4603      	mov	r3, r0
 8000d02:	220c      	movs	r2, #12
 8000d04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0a:	e009      	b.n	8000d20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d0c:	4b08      	ldr	r3, [pc, #32]	; (8000d30 <_sbrk+0x64>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d12:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <_sbrk+0x64>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4413      	add	r3, r2
 8000d1a:	4a05      	ldr	r2, [pc, #20]	; (8000d30 <_sbrk+0x64>)
 8000d1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3718      	adds	r7, #24
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20020000 	.word	0x20020000
 8000d2c:	00000400 	.word	0x00000400
 8000d30:	20000190 	.word	0x20000190
 8000d34:	200009e0 	.word	0x200009e0

08000d38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d3c:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <SystemInit+0x20>)
 8000d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d42:	4a05      	ldr	r2, [pc, #20]	; (8000d58 <SystemInit+0x20>)
 8000d44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d60:	480d      	ldr	r0, [pc, #52]	; (8000d98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d62:	490e      	ldr	r1, [pc, #56]	; (8000d9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d64:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d68:	e002      	b.n	8000d70 <LoopCopyDataInit>

08000d6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d6e:	3304      	adds	r3, #4

08000d70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d74:	d3f9      	bcc.n	8000d6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d76:	4a0b      	ldr	r2, [pc, #44]	; (8000da4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d78:	4c0b      	ldr	r4, [pc, #44]	; (8000da8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d7c:	e001      	b.n	8000d82 <LoopFillZerobss>

08000d7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d80:	3204      	adds	r2, #4

08000d82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d84:	d3fb      	bcc.n	8000d7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d86:	f7ff ffd7 	bl	8000d38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d8a:	f007 f95f 	bl	800804c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d8e:	f7ff fbb5 	bl	80004fc <main>
  bx  lr    
 8000d92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d9c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000da0:	08008174 	.word	0x08008174
  ldr r2, =_sbss
 8000da4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000da8:	200009e0 	.word	0x200009e0

08000dac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dac:	e7fe      	b.n	8000dac <ADC_IRQHandler>
	...

08000db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000db4:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <HAL_Init+0x40>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a0d      	ldr	r2, [pc, #52]	; (8000df0 <HAL_Init+0x40>)
 8000dba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dc0:	4b0b      	ldr	r3, [pc, #44]	; (8000df0 <HAL_Init+0x40>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a0a      	ldr	r2, [pc, #40]	; (8000df0 <HAL_Init+0x40>)
 8000dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dcc:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <HAL_Init+0x40>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a07      	ldr	r2, [pc, #28]	; (8000df0 <HAL_Init+0x40>)
 8000dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dd8:	2003      	movs	r0, #3
 8000dda:	f000 f94f 	bl	800107c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dde:	2000      	movs	r0, #0
 8000de0:	f000 f808 	bl	8000df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000de4:	f7ff fe06 	bl	80009f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40023c00 	.word	0x40023c00

08000df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dfc:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <HAL_InitTick+0x54>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <HAL_InitTick+0x58>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	4619      	mov	r1, r3
 8000e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e12:	4618      	mov	r0, r3
 8000e14:	f000 f967 	bl	80010e6 <HAL_SYSTICK_Config>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e00e      	b.n	8000e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b0f      	cmp	r3, #15
 8000e26:	d80a      	bhi.n	8000e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	6879      	ldr	r1, [r7, #4]
 8000e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e30:	f000 f92f 	bl	8001092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e34:	4a06      	ldr	r2, [pc, #24]	; (8000e50 <HAL_InitTick+0x5c>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	e000      	b.n	8000e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	20000000 	.word	0x20000000
 8000e4c:	20000008 	.word	0x20000008
 8000e50:	20000004 	.word	0x20000004

08000e54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e58:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <HAL_IncTick+0x20>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <HAL_IncTick+0x24>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4413      	add	r3, r2
 8000e64:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <HAL_IncTick+0x24>)
 8000e66:	6013      	str	r3, [r2, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	20000008 	.word	0x20000008
 8000e78:	20000194 	.word	0x20000194

08000e7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e80:	4b03      	ldr	r3, [pc, #12]	; (8000e90 <HAL_GetTick+0x14>)
 8000e82:	681b      	ldr	r3, [r3, #0]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	20000194 	.word	0x20000194

08000e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e9c:	f7ff ffee 	bl	8000e7c <HAL_GetTick>
 8000ea0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eac:	d005      	beq.n	8000eba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eae:	4b0a      	ldr	r3, [pc, #40]	; (8000ed8 <HAL_Delay+0x44>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eba:	bf00      	nop
 8000ebc:	f7ff ffde 	bl	8000e7c <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	68fa      	ldr	r2, [r7, #12]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d8f7      	bhi.n	8000ebc <HAL_Delay+0x28>
  {
  }
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000008 	.word	0x20000008

08000edc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef2:	68ba      	ldr	r2, [r7, #8]
 8000ef4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f0e:	4a04      	ldr	r2, [pc, #16]	; (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	60d3      	str	r3, [r2, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__NVIC_GetPriorityGrouping+0x18>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	f003 0307 	and.w	r3, r3, #7
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	db0b      	blt.n	8000f6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	f003 021f 	and.w	r2, r3, #31
 8000f58:	4907      	ldr	r1, [pc, #28]	; (8000f78 <__NVIC_EnableIRQ+0x38>)
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	095b      	lsrs	r3, r3, #5
 8000f60:	2001      	movs	r0, #1
 8000f62:	fa00 f202 	lsl.w	r2, r0, r2
 8000f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000e100 	.word	0xe000e100

08000f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	6039      	str	r1, [r7, #0]
 8000f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db0a      	blt.n	8000fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	490c      	ldr	r1, [pc, #48]	; (8000fc8 <__NVIC_SetPriority+0x4c>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	0112      	lsls	r2, r2, #4
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa4:	e00a      	b.n	8000fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4908      	ldr	r1, [pc, #32]	; (8000fcc <__NVIC_SetPriority+0x50>)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	3b04      	subs	r3, #4
 8000fb4:	0112      	lsls	r2, r2, #4
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	440b      	add	r3, r1
 8000fba:	761a      	strb	r2, [r3, #24]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	; 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f1c3 0307 	rsb	r3, r3, #7
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	bf28      	it	cs
 8000fee:	2304      	movcs	r3, #4
 8000ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	2b06      	cmp	r3, #6
 8000ff8:	d902      	bls.n	8001000 <NVIC_EncodePriority+0x30>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3b03      	subs	r3, #3
 8000ffe:	e000      	b.n	8001002 <NVIC_EncodePriority+0x32>
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	f04f 32ff 	mov.w	r2, #4294967295
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43da      	mvns	r2, r3
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	401a      	ands	r2, r3
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001018:	f04f 31ff 	mov.w	r1, #4294967295
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa01 f303 	lsl.w	r3, r1, r3
 8001022:	43d9      	mvns	r1, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001028:	4313      	orrs	r3, r2
         );
}
 800102a:	4618      	mov	r0, r3
 800102c:	3724      	adds	r7, #36	; 0x24
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
	...

08001038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3b01      	subs	r3, #1
 8001044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001048:	d301      	bcc.n	800104e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800104a:	2301      	movs	r3, #1
 800104c:	e00f      	b.n	800106e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104e:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <SysTick_Config+0x40>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3b01      	subs	r3, #1
 8001054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001056:	210f      	movs	r1, #15
 8001058:	f04f 30ff 	mov.w	r0, #4294967295
 800105c:	f7ff ff8e 	bl	8000f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <SysTick_Config+0x40>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001066:	4b04      	ldr	r3, [pc, #16]	; (8001078 <SysTick_Config+0x40>)
 8001068:	2207      	movs	r2, #7
 800106a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	e000e010 	.word	0xe000e010

0800107c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ff29 	bl	8000edc <__NVIC_SetPriorityGrouping>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a4:	f7ff ff3e 	bl	8000f24 <__NVIC_GetPriorityGrouping>
 80010a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	68b9      	ldr	r1, [r7, #8]
 80010ae:	6978      	ldr	r0, [r7, #20]
 80010b0:	f7ff ff8e 	bl	8000fd0 <NVIC_EncodePriority>
 80010b4:	4602      	mov	r2, r0
 80010b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ba:	4611      	mov	r1, r2
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff5d 	bl	8000f7c <__NVIC_SetPriority>
}
 80010c2:	bf00      	nop
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	4603      	mov	r3, r0
 80010d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff31 	bl	8000f40 <__NVIC_EnableIRQ>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ffa2 	bl	8001038 <SysTick_Config>
 80010f4:	4603      	mov	r3, r0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001112:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <HAL_FLASH_Program+0xa0>)
 8001114:	7e1b      	ldrb	r3, [r3, #24]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d101      	bne.n	800111e <HAL_FLASH_Program+0x1e>
 800111a:	2302      	movs	r3, #2
 800111c:	e03b      	b.n	8001196 <HAL_FLASH_Program+0x96>
 800111e:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <HAL_FLASH_Program+0xa0>)
 8001120:	2201      	movs	r2, #1
 8001122:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001124:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001128:	f000 f870 	bl	800120c <FLASH_WaitForLastOperation>
 800112c:	4603      	mov	r3, r0
 800112e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001130:	7dfb      	ldrb	r3, [r7, #23]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d12b      	bne.n	800118e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d105      	bne.n	8001148 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800113c:	783b      	ldrb	r3, [r7, #0]
 800113e:	4619      	mov	r1, r3
 8001140:	68b8      	ldr	r0, [r7, #8]
 8001142:	f000 f91b 	bl	800137c <FLASH_Program_Byte>
 8001146:	e016      	b.n	8001176 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d105      	bne.n	800115a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800114e:	883b      	ldrh	r3, [r7, #0]
 8001150:	4619      	mov	r1, r3
 8001152:	68b8      	ldr	r0, [r7, #8]
 8001154:	f000 f8ee 	bl	8001334 <FLASH_Program_HalfWord>
 8001158:	e00d      	b.n	8001176 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2b02      	cmp	r3, #2
 800115e:	d105      	bne.n	800116c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	4619      	mov	r1, r3
 8001164:	68b8      	ldr	r0, [r7, #8]
 8001166:	f000 f8c3 	bl	80012f0 <FLASH_Program_Word>
 800116a:	e004      	b.n	8001176 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800116c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001170:	68b8      	ldr	r0, [r7, #8]
 8001172:	f000 f88b 	bl	800128c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001176:	f24c 3050 	movw	r0, #50000	; 0xc350
 800117a:	f000 f847 	bl	800120c <FLASH_WaitForLastOperation>
 800117e:	4603      	mov	r3, r0
 8001180:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001182:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <HAL_FLASH_Program+0xa4>)
 8001184:	691b      	ldr	r3, [r3, #16]
 8001186:	4a07      	ldr	r2, [pc, #28]	; (80011a4 <HAL_FLASH_Program+0xa4>)
 8001188:	f023 0301 	bic.w	r3, r3, #1
 800118c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <HAL_FLASH_Program+0xa0>)
 8001190:	2200      	movs	r2, #0
 8001192:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001194:	7dfb      	ldrb	r3, [r7, #23]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000198 	.word	0x20000198
 80011a4:	40023c00 	.word	0x40023c00

080011a8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80011ae:	2300      	movs	r3, #0
 80011b0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80011b2:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <HAL_FLASH_Unlock+0x38>)
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	da0b      	bge.n	80011d2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <HAL_FLASH_Unlock+0x38>)
 80011bc:	4a09      	ldr	r2, [pc, #36]	; (80011e4 <HAL_FLASH_Unlock+0x3c>)
 80011be:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <HAL_FLASH_Unlock+0x38>)
 80011c2:	4a09      	ldr	r2, [pc, #36]	; (80011e8 <HAL_FLASH_Unlock+0x40>)
 80011c4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <HAL_FLASH_Unlock+0x38>)
 80011c8:	691b      	ldr	r3, [r3, #16]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da01      	bge.n	80011d2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80011d2:	79fb      	ldrb	r3, [r7, #7]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	40023c00 	.word	0x40023c00
 80011e4:	45670123 	.word	0x45670123
 80011e8:	cdef89ab 	.word	0xcdef89ab

080011ec <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80011f0:	4b05      	ldr	r3, [pc, #20]	; (8001208 <HAL_FLASH_Lock+0x1c>)
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	4a04      	ldr	r2, [pc, #16]	; (8001208 <HAL_FLASH_Lock+0x1c>)
 80011f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011fa:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	40023c00 	.word	0x40023c00

0800120c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001218:	4b1a      	ldr	r3, [pc, #104]	; (8001284 <FLASH_WaitForLastOperation+0x78>)
 800121a:	2200      	movs	r2, #0
 800121c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800121e:	f7ff fe2d 	bl	8000e7c <HAL_GetTick>
 8001222:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001224:	e010      	b.n	8001248 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800122c:	d00c      	beq.n	8001248 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d007      	beq.n	8001244 <FLASH_WaitForLastOperation+0x38>
 8001234:	f7ff fe22 	bl	8000e7c <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	429a      	cmp	r2, r3
 8001242:	d201      	bcs.n	8001248 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e019      	b.n	800127c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <FLASH_WaitForLastOperation+0x7c>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1e8      	bne.n	8001226 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001254:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <FLASH_WaitForLastOperation+0x7c>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	2b00      	cmp	r3, #0
 800125e:	d002      	beq.n	8001266 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <FLASH_WaitForLastOperation+0x7c>)
 8001262:	2201      	movs	r2, #1
 8001264:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001266:	4b08      	ldr	r3, [pc, #32]	; (8001288 <FLASH_WaitForLastOperation+0x7c>)
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001272:	f000 f8a5 	bl	80013c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e000      	b.n	800127c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800127a:	2300      	movs	r3, #0
  
}  
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20000198 	.word	0x20000198
 8001288:	40023c00 	.word	0x40023c00

0800128c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <FLASH_Program_DoubleWord+0x60>)
 800129a:	691b      	ldr	r3, [r3, #16]
 800129c:	4a13      	ldr	r2, [pc, #76]	; (80012ec <FLASH_Program_DoubleWord+0x60>)
 800129e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80012a4:	4b11      	ldr	r3, [pc, #68]	; (80012ec <FLASH_Program_DoubleWord+0x60>)
 80012a6:	691b      	ldr	r3, [r3, #16]
 80012a8:	4a10      	ldr	r2, [pc, #64]	; (80012ec <FLASH_Program_DoubleWord+0x60>)
 80012aa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80012ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80012b0:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <FLASH_Program_DoubleWord+0x60>)
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	4a0d      	ldr	r2, [pc, #52]	; (80012ec <FLASH_Program_DoubleWord+0x60>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80012c2:	f3bf 8f6f 	isb	sy
}
 80012c6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80012c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	f04f 0300 	mov.w	r3, #0
 80012d4:	000a      	movs	r2, r1
 80012d6:	2300      	movs	r3, #0
 80012d8:	68f9      	ldr	r1, [r7, #12]
 80012da:	3104      	adds	r1, #4
 80012dc:	4613      	mov	r3, r2
 80012de:	600b      	str	r3, [r1, #0]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	40023c00 	.word	0x40023c00

080012f0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <FLASH_Program_Word+0x40>)
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	4a0c      	ldr	r2, [pc, #48]	; (8001330 <FLASH_Program_Word+0x40>)
 8001300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001304:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <FLASH_Program_Word+0x40>)
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	4a09      	ldr	r2, [pc, #36]	; (8001330 <FLASH_Program_Word+0x40>)
 800130c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001310:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001312:	4b07      	ldr	r3, [pc, #28]	; (8001330 <FLASH_Program_Word+0x40>)
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	4a06      	ldr	r2, [pc, #24]	; (8001330 <FLASH_Program_Word+0x40>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	601a      	str	r2, [r3, #0]
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	40023c00 	.word	0x40023c00

08001334 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	460b      	mov	r3, r1
 800133e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001340:	4b0d      	ldr	r3, [pc, #52]	; (8001378 <FLASH_Program_HalfWord+0x44>)
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	4a0c      	ldr	r2, [pc, #48]	; (8001378 <FLASH_Program_HalfWord+0x44>)
 8001346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800134a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800134c:	4b0a      	ldr	r3, [pc, #40]	; (8001378 <FLASH_Program_HalfWord+0x44>)
 800134e:	691b      	ldr	r3, [r3, #16]
 8001350:	4a09      	ldr	r2, [pc, #36]	; (8001378 <FLASH_Program_HalfWord+0x44>)
 8001352:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001356:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001358:	4b07      	ldr	r3, [pc, #28]	; (8001378 <FLASH_Program_HalfWord+0x44>)
 800135a:	691b      	ldr	r3, [r3, #16]
 800135c:	4a06      	ldr	r2, [pc, #24]	; (8001378 <FLASH_Program_HalfWord+0x44>)
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	887a      	ldrh	r2, [r7, #2]
 8001368:	801a      	strh	r2, [r3, #0]
}
 800136a:	bf00      	nop
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40023c00 	.word	0x40023c00

0800137c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001388:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <FLASH_Program_Byte+0x40>)
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	4a0b      	ldr	r2, [pc, #44]	; (80013bc <FLASH_Program_Byte+0x40>)
 800138e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001392:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001394:	4b09      	ldr	r3, [pc, #36]	; (80013bc <FLASH_Program_Byte+0x40>)
 8001396:	4a09      	ldr	r2, [pc, #36]	; (80013bc <FLASH_Program_Byte+0x40>)
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800139c:	4b07      	ldr	r3, [pc, #28]	; (80013bc <FLASH_Program_Byte+0x40>)
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	4a06      	ldr	r2, [pc, #24]	; (80013bc <FLASH_Program_Byte+0x40>)
 80013a2:	f043 0301 	orr.w	r3, r3, #1
 80013a6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	78fa      	ldrb	r2, [r7, #3]
 80013ac:	701a      	strb	r2, [r3, #0]
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40023c00 	.word	0x40023c00

080013c0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80013c4:	4b27      	ldr	r3, [pc, #156]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	f003 0310 	and.w	r3, r3, #16
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d008      	beq.n	80013e2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	f043 0310 	orr.w	r3, r3, #16
 80013d8:	4a23      	ldr	r2, [pc, #140]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 80013da:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80013dc:	4b21      	ldr	r3, [pc, #132]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 80013de:	2210      	movs	r2, #16
 80013e0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80013e2:	4b20      	ldr	r3, [pc, #128]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 80013e4:	68db      	ldr	r3, [r3, #12]
 80013e6:	f003 0320 	and.w	r3, r3, #32
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d008      	beq.n	8001400 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80013ee:	4b1e      	ldr	r3, [pc, #120]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	f043 0308 	orr.w	r3, r3, #8
 80013f6:	4a1c      	ldr	r2, [pc, #112]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 80013f8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80013fa:	4b1a      	ldr	r3, [pc, #104]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 80013fc:	2220      	movs	r2, #32
 80013fe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001400:	4b18      	ldr	r3, [pc, #96]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001408:	2b00      	cmp	r3, #0
 800140a:	d008      	beq.n	800141e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800140c:	4b16      	ldr	r3, [pc, #88]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 800140e:	69db      	ldr	r3, [r3, #28]
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	4a14      	ldr	r2, [pc, #80]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 8001416:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001418:	4b12      	ldr	r3, [pc, #72]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 800141a:	2240      	movs	r2, #64	; 0x40
 800141c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001426:	2b00      	cmp	r3, #0
 8001428:	d008      	beq.n	800143c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	f043 0302 	orr.w	r3, r3, #2
 8001432:	4a0d      	ldr	r2, [pc, #52]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 8001434:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001436:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 8001438:	2280      	movs	r2, #128	; 0x80
 800143a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d008      	beq.n	800145a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001448:	4b07      	ldr	r3, [pc, #28]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 800144a:	69db      	ldr	r3, [r3, #28]
 800144c:	f043 0320 	orr.w	r3, r3, #32
 8001450:	4a05      	ldr	r2, [pc, #20]	; (8001468 <FLASH_SetErrorCode+0xa8>)
 8001452:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001454:	4b03      	ldr	r3, [pc, #12]	; (8001464 <FLASH_SetErrorCode+0xa4>)
 8001456:	2202      	movs	r2, #2
 8001458:	60da      	str	r2, [r3, #12]
  }
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	40023c00 	.word	0x40023c00
 8001468:	20000198 	.word	0x20000198

0800146c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001478:	2300      	movs	r3, #0
 800147a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d102      	bne.n	8001488 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	e010      	b.n	80014aa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001488:	78fb      	ldrb	r3, [r7, #3]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d103      	bne.n	8001496 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800148e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	e009      	b.n	80014aa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d103      	bne.n	80014a4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800149c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	e002      	b.n	80014aa <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80014a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014a8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80014aa:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014ac:	691b      	ldr	r3, [r3, #16]
 80014ae:	4a12      	ldr	r2, [pc, #72]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014b4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014b8:	691a      	ldr	r2, [r3, #16]
 80014ba:	490f      	ldr	r1, [pc, #60]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4313      	orrs	r3, r2
 80014c0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80014c2:	4b0d      	ldr	r3, [pc, #52]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	4a0c      	ldr	r2, [pc, #48]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014c8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80014cc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80014ce:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014d0:	691a      	ldr	r2, [r3, #16]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	4a07      	ldr	r2, [pc, #28]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014da:	f043 0302 	orr.w	r3, r3, #2
 80014de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80014e0:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014e2:	691b      	ldr	r3, [r3, #16]
 80014e4:	4a04      	ldr	r2, [pc, #16]	; (80014f8 <FLASH_Erase_Sector+0x8c>)
 80014e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ea:	6113      	str	r3, [r2, #16]
}
 80014ec:	bf00      	nop
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	40023c00 	.word	0x40023c00

080014fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b089      	sub	sp, #36	; 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800150e:	2300      	movs	r3, #0
 8001510:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001512:	2300      	movs	r3, #0
 8001514:	61fb      	str	r3, [r7, #28]
 8001516:	e16b      	b.n	80017f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001518:	2201      	movs	r2, #1
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	4013      	ands	r3, r2
 800152a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	429a      	cmp	r2, r3
 8001532:	f040 815a 	bne.w	80017ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 0303 	and.w	r3, r3, #3
 800153e:	2b01      	cmp	r3, #1
 8001540:	d005      	beq.n	800154e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800154a:	2b02      	cmp	r3, #2
 800154c:	d130      	bne.n	80015b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	2203      	movs	r2, #3
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	43db      	mvns	r3, r3
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	4013      	ands	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	68da      	ldr	r2, [r3, #12]
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	4313      	orrs	r3, r2
 8001576:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001584:	2201      	movs	r2, #1
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	091b      	lsrs	r3, r3, #4
 800159a:	f003 0201 	and.w	r2, r3, #1
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	2b03      	cmp	r3, #3
 80015ba:	d017      	beq.n	80015ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	2203      	movs	r2, #3
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	43db      	mvns	r3, r3
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	4013      	ands	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	689a      	ldr	r2, [r3, #8]
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0303 	and.w	r3, r3, #3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d123      	bne.n	8001640 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	08da      	lsrs	r2, r3, #3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	3208      	adds	r2, #8
 8001600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001604:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	f003 0307 	and.w	r3, r3, #7
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	220f      	movs	r2, #15
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4013      	ands	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	691a      	ldr	r2, [r3, #16]
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f003 0307 	and.w	r3, r3, #7
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	4313      	orrs	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	08da      	lsrs	r2, r3, #3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	3208      	adds	r2, #8
 800163a:	69b9      	ldr	r1, [r7, #24]
 800163c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	2203      	movs	r2, #3
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f003 0203 	and.w	r2, r3, #3
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	4313      	orrs	r3, r2
 800166c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800167c:	2b00      	cmp	r3, #0
 800167e:	f000 80b4 	beq.w	80017ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	4b60      	ldr	r3, [pc, #384]	; (8001808 <HAL_GPIO_Init+0x30c>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168a:	4a5f      	ldr	r2, [pc, #380]	; (8001808 <HAL_GPIO_Init+0x30c>)
 800168c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001690:	6453      	str	r3, [r2, #68]	; 0x44
 8001692:	4b5d      	ldr	r3, [pc, #372]	; (8001808 <HAL_GPIO_Init+0x30c>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800169e:	4a5b      	ldr	r2, [pc, #364]	; (800180c <HAL_GPIO_Init+0x310>)
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	089b      	lsrs	r3, r3, #2
 80016a4:	3302      	adds	r3, #2
 80016a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	f003 0303 	and.w	r3, r3, #3
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	220f      	movs	r2, #15
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43db      	mvns	r3, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4013      	ands	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a52      	ldr	r2, [pc, #328]	; (8001810 <HAL_GPIO_Init+0x314>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d02b      	beq.n	8001722 <HAL_GPIO_Init+0x226>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a51      	ldr	r2, [pc, #324]	; (8001814 <HAL_GPIO_Init+0x318>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d025      	beq.n	800171e <HAL_GPIO_Init+0x222>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a50      	ldr	r2, [pc, #320]	; (8001818 <HAL_GPIO_Init+0x31c>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d01f      	beq.n	800171a <HAL_GPIO_Init+0x21e>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a4f      	ldr	r2, [pc, #316]	; (800181c <HAL_GPIO_Init+0x320>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d019      	beq.n	8001716 <HAL_GPIO_Init+0x21a>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a4e      	ldr	r2, [pc, #312]	; (8001820 <HAL_GPIO_Init+0x324>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d013      	beq.n	8001712 <HAL_GPIO_Init+0x216>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a4d      	ldr	r2, [pc, #308]	; (8001824 <HAL_GPIO_Init+0x328>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d00d      	beq.n	800170e <HAL_GPIO_Init+0x212>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a4c      	ldr	r2, [pc, #304]	; (8001828 <HAL_GPIO_Init+0x32c>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d007      	beq.n	800170a <HAL_GPIO_Init+0x20e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a4b      	ldr	r2, [pc, #300]	; (800182c <HAL_GPIO_Init+0x330>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d101      	bne.n	8001706 <HAL_GPIO_Init+0x20a>
 8001702:	2307      	movs	r3, #7
 8001704:	e00e      	b.n	8001724 <HAL_GPIO_Init+0x228>
 8001706:	2308      	movs	r3, #8
 8001708:	e00c      	b.n	8001724 <HAL_GPIO_Init+0x228>
 800170a:	2306      	movs	r3, #6
 800170c:	e00a      	b.n	8001724 <HAL_GPIO_Init+0x228>
 800170e:	2305      	movs	r3, #5
 8001710:	e008      	b.n	8001724 <HAL_GPIO_Init+0x228>
 8001712:	2304      	movs	r3, #4
 8001714:	e006      	b.n	8001724 <HAL_GPIO_Init+0x228>
 8001716:	2303      	movs	r3, #3
 8001718:	e004      	b.n	8001724 <HAL_GPIO_Init+0x228>
 800171a:	2302      	movs	r3, #2
 800171c:	e002      	b.n	8001724 <HAL_GPIO_Init+0x228>
 800171e:	2301      	movs	r3, #1
 8001720:	e000      	b.n	8001724 <HAL_GPIO_Init+0x228>
 8001722:	2300      	movs	r3, #0
 8001724:	69fa      	ldr	r2, [r7, #28]
 8001726:	f002 0203 	and.w	r2, r2, #3
 800172a:	0092      	lsls	r2, r2, #2
 800172c:	4093      	lsls	r3, r2
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001734:	4935      	ldr	r1, [pc, #212]	; (800180c <HAL_GPIO_Init+0x310>)
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	089b      	lsrs	r3, r3, #2
 800173a:	3302      	adds	r3, #2
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001742:	4b3b      	ldr	r3, [pc, #236]	; (8001830 <HAL_GPIO_Init+0x334>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001766:	4a32      	ldr	r2, [pc, #200]	; (8001830 <HAL_GPIO_Init+0x334>)
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800176c:	4b30      	ldr	r3, [pc, #192]	; (8001830 <HAL_GPIO_Init+0x334>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	43db      	mvns	r3, r3
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4013      	ands	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4313      	orrs	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001790:	4a27      	ldr	r2, [pc, #156]	; (8001830 <HAL_GPIO_Init+0x334>)
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001796:	4b26      	ldr	r3, [pc, #152]	; (8001830 <HAL_GPIO_Init+0x334>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017ba:	4a1d      	ldr	r2, [pc, #116]	; (8001830 <HAL_GPIO_Init+0x334>)
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <HAL_GPIO_Init+0x334>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	43db      	mvns	r3, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4013      	ands	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d003      	beq.n	80017e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017e4:	4a12      	ldr	r2, [pc, #72]	; (8001830 <HAL_GPIO_Init+0x334>)
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3301      	adds	r3, #1
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	2b0f      	cmp	r3, #15
 80017f4:	f67f ae90 	bls.w	8001518 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	3724      	adds	r7, #36	; 0x24
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40023800 	.word	0x40023800
 800180c:	40013800 	.word	0x40013800
 8001810:	40020000 	.word	0x40020000
 8001814:	40020400 	.word	0x40020400
 8001818:	40020800 	.word	0x40020800
 800181c:	40020c00 	.word	0x40020c00
 8001820:	40021000 	.word	0x40021000
 8001824:	40021400 	.word	0x40021400
 8001828:	40021800 	.word	0x40021800
 800182c:	40021c00 	.word	0x40021c00
 8001830:	40013c00 	.word	0x40013c00

08001834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	807b      	strh	r3, [r7, #2]
 8001840:	4613      	mov	r3, r2
 8001842:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001844:	787b      	ldrb	r3, [r7, #1]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800184a:	887a      	ldrh	r2, [r7, #2]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001850:	e003      	b.n	800185a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001852:	887b      	ldrh	r3, [r7, #2]
 8001854:	041a      	lsls	r2, r3, #16
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	619a      	str	r2, [r3, #24]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001866:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001868:	b08f      	sub	sp, #60	; 0x3c
 800186a:	af0a      	add	r7, sp, #40	; 0x28
 800186c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e054      	b.n	8001922 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d106      	bne.n	8001898 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f006 f856 	bl	8007944 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2203      	movs	r2, #3
 800189c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d102      	bne.n	80018b2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f003 f883 	bl	80049c2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	603b      	str	r3, [r7, #0]
 80018c2:	687e      	ldr	r6, [r7, #4]
 80018c4:	466d      	mov	r5, sp
 80018c6:	f106 0410 	add.w	r4, r6, #16
 80018ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80018da:	1d33      	adds	r3, r6, #4
 80018dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018de:	6838      	ldr	r0, [r7, #0]
 80018e0:	f002 fffd 	bl	80048de <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2101      	movs	r1, #1
 80018ea:	4618      	mov	r0, r3
 80018ec:	f003 f87a 	bl	80049e4 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	603b      	str	r3, [r7, #0]
 80018f6:	687e      	ldr	r6, [r7, #4]
 80018f8:	466d      	mov	r5, sp
 80018fa:	f106 0410 	add.w	r4, r6, #16
 80018fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001900:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001902:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001904:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001906:	e894 0003 	ldmia.w	r4, {r0, r1}
 800190a:	e885 0003 	stmia.w	r5, {r0, r1}
 800190e:	1d33      	adds	r3, r6, #4
 8001910:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001912:	6838      	ldr	r0, [r7, #0]
 8001914:	f003 fa02 	bl	8004d1c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2201      	movs	r2, #1
 800191c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800192a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800192a:	b590      	push	{r4, r7, lr}
 800192c:	b089      	sub	sp, #36	; 0x24
 800192e:	af04      	add	r7, sp, #16
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	4608      	mov	r0, r1
 8001934:	4611      	mov	r1, r2
 8001936:	461a      	mov	r2, r3
 8001938:	4603      	mov	r3, r0
 800193a:	70fb      	strb	r3, [r7, #3]
 800193c:	460b      	mov	r3, r1
 800193e:	70bb      	strb	r3, [r7, #2]
 8001940:	4613      	mov	r3, r2
 8001942:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800194a:	2b01      	cmp	r3, #1
 800194c:	d101      	bne.n	8001952 <HAL_HCD_HC_Init+0x28>
 800194e:	2302      	movs	r3, #2
 8001950:	e076      	b.n	8001a40 <HAL_HCD_HC_Init+0x116>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2201      	movs	r2, #1
 8001956:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	212c      	movs	r1, #44	; 0x2c
 8001960:	fb01 f303 	mul.w	r3, r1, r3
 8001964:	4413      	add	r3, r2
 8001966:	333d      	adds	r3, #61	; 0x3d
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	212c      	movs	r1, #44	; 0x2c
 8001972:	fb01 f303 	mul.w	r3, r1, r3
 8001976:	4413      	add	r3, r2
 8001978:	3338      	adds	r3, #56	; 0x38
 800197a:	787a      	ldrb	r2, [r7, #1]
 800197c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800197e:	78fb      	ldrb	r3, [r7, #3]
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	212c      	movs	r1, #44	; 0x2c
 8001984:	fb01 f303 	mul.w	r3, r1, r3
 8001988:	4413      	add	r3, r2
 800198a:	3340      	adds	r3, #64	; 0x40
 800198c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800198e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	212c      	movs	r1, #44	; 0x2c
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	4413      	add	r3, r2
 800199c:	3339      	adds	r3, #57	; 0x39
 800199e:	78fa      	ldrb	r2, [r7, #3]
 80019a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	212c      	movs	r1, #44	; 0x2c
 80019a8:	fb01 f303 	mul.w	r3, r1, r3
 80019ac:	4413      	add	r3, r2
 80019ae:	333f      	adds	r3, #63	; 0x3f
 80019b0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80019b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80019b6:	78fb      	ldrb	r3, [r7, #3]
 80019b8:	78ba      	ldrb	r2, [r7, #2]
 80019ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019be:	b2d0      	uxtb	r0, r2
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	212c      	movs	r1, #44	; 0x2c
 80019c4:	fb01 f303 	mul.w	r3, r1, r3
 80019c8:	4413      	add	r3, r2
 80019ca:	333a      	adds	r3, #58	; 0x3a
 80019cc:	4602      	mov	r2, r0
 80019ce:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80019d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	da09      	bge.n	80019ec <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80019d8:	78fb      	ldrb	r3, [r7, #3]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	212c      	movs	r1, #44	; 0x2c
 80019de:	fb01 f303 	mul.w	r3, r1, r3
 80019e2:	4413      	add	r3, r2
 80019e4:	333b      	adds	r3, #59	; 0x3b
 80019e6:	2201      	movs	r2, #1
 80019e8:	701a      	strb	r2, [r3, #0]
 80019ea:	e008      	b.n	80019fe <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80019ec:	78fb      	ldrb	r3, [r7, #3]
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	212c      	movs	r1, #44	; 0x2c
 80019f2:	fb01 f303 	mul.w	r3, r1, r3
 80019f6:	4413      	add	r3, r2
 80019f8:	333b      	adds	r3, #59	; 0x3b
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80019fe:	78fb      	ldrb	r3, [r7, #3]
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	212c      	movs	r1, #44	; 0x2c
 8001a04:	fb01 f303 	mul.w	r3, r1, r3
 8001a08:	4413      	add	r3, r2
 8001a0a:	333c      	adds	r3, #60	; 0x3c
 8001a0c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a10:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	787c      	ldrb	r4, [r7, #1]
 8001a18:	78ba      	ldrb	r2, [r7, #2]
 8001a1a:	78f9      	ldrb	r1, [r7, #3]
 8001a1c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a1e:	9302      	str	r3, [sp, #8]
 8001a20:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a24:	9301      	str	r3, [sp, #4]
 8001a26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	4623      	mov	r3, r4
 8001a2e:	f003 fafb 	bl	8005028 <USB_HC_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd90      	pop	{r4, r7, pc}

08001a48 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001a54:	2300      	movs	r3, #0
 8001a56:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d101      	bne.n	8001a66 <HAL_HCD_HC_Halt+0x1e>
 8001a62:	2302      	movs	r3, #2
 8001a64:	e00f      	b.n	8001a86 <HAL_HCD_HC_Halt+0x3e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2201      	movs	r2, #1
 8001a6a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	78fa      	ldrb	r2, [r7, #3]
 8001a74:	4611      	mov	r1, r2
 8001a76:	4618      	mov	r0, r3
 8001a78:	f003 fd4b 	bl	8005512 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	4608      	mov	r0, r1
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	70fb      	strb	r3, [r7, #3]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	70bb      	strb	r3, [r7, #2]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001aaa:	78fb      	ldrb	r3, [r7, #3]
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	212c      	movs	r1, #44	; 0x2c
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	333b      	adds	r3, #59	; 0x3b
 8001ab8:	78ba      	ldrb	r2, [r7, #2]
 8001aba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	212c      	movs	r1, #44	; 0x2c
 8001ac2:	fb01 f303 	mul.w	r3, r1, r3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	333f      	adds	r3, #63	; 0x3f
 8001aca:	787a      	ldrb	r2, [r7, #1]
 8001acc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001ace:	7c3b      	ldrb	r3, [r7, #16]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d112      	bne.n	8001afa <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001ad4:	78fb      	ldrb	r3, [r7, #3]
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	212c      	movs	r1, #44	; 0x2c
 8001ada:	fb01 f303 	mul.w	r3, r1, r3
 8001ade:	4413      	add	r3, r2
 8001ae0:	3342      	adds	r3, #66	; 0x42
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001ae6:	78fb      	ldrb	r3, [r7, #3]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	212c      	movs	r1, #44	; 0x2c
 8001aec:	fb01 f303 	mul.w	r3, r1, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	333d      	adds	r3, #61	; 0x3d
 8001af4:	7f3a      	ldrb	r2, [r7, #28]
 8001af6:	701a      	strb	r2, [r3, #0]
 8001af8:	e008      	b.n	8001b0c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	212c      	movs	r1, #44	; 0x2c
 8001b00:	fb01 f303 	mul.w	r3, r1, r3
 8001b04:	4413      	add	r3, r2
 8001b06:	3342      	adds	r3, #66	; 0x42
 8001b08:	2202      	movs	r2, #2
 8001b0a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001b0c:	787b      	ldrb	r3, [r7, #1]
 8001b0e:	2b03      	cmp	r3, #3
 8001b10:	f200 80c6 	bhi.w	8001ca0 <HAL_HCD_HC_SubmitRequest+0x210>
 8001b14:	a201      	add	r2, pc, #4	; (adr r2, 8001b1c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1a:	bf00      	nop
 8001b1c:	08001b2d 	.word	0x08001b2d
 8001b20:	08001c8d 	.word	0x08001c8d
 8001b24:	08001b91 	.word	0x08001b91
 8001b28:	08001c0f 	.word	0x08001c0f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001b2c:	7c3b      	ldrb	r3, [r7, #16]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	f040 80b8 	bne.w	8001ca4 <HAL_HCD_HC_SubmitRequest+0x214>
 8001b34:	78bb      	ldrb	r3, [r7, #2]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f040 80b4 	bne.w	8001ca4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001b3c:	8b3b      	ldrh	r3, [r7, #24]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d108      	bne.n	8001b54 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001b42:	78fb      	ldrb	r3, [r7, #3]
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	212c      	movs	r1, #44	; 0x2c
 8001b48:	fb01 f303 	mul.w	r3, r1, r3
 8001b4c:	4413      	add	r3, r2
 8001b4e:	3355      	adds	r3, #85	; 0x55
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b54:	78fb      	ldrb	r3, [r7, #3]
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	212c      	movs	r1, #44	; 0x2c
 8001b5a:	fb01 f303 	mul.w	r3, r1, r3
 8001b5e:	4413      	add	r3, r2
 8001b60:	3355      	adds	r3, #85	; 0x55
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d109      	bne.n	8001b7c <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b68:	78fb      	ldrb	r3, [r7, #3]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	212c      	movs	r1, #44	; 0x2c
 8001b6e:	fb01 f303 	mul.w	r3, r1, r3
 8001b72:	4413      	add	r3, r2
 8001b74:	3342      	adds	r3, #66	; 0x42
 8001b76:	2200      	movs	r2, #0
 8001b78:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b7a:	e093      	b.n	8001ca4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	212c      	movs	r1, #44	; 0x2c
 8001b82:	fb01 f303 	mul.w	r3, r1, r3
 8001b86:	4413      	add	r3, r2
 8001b88:	3342      	adds	r3, #66	; 0x42
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	701a      	strb	r2, [r3, #0]
      break;
 8001b8e:	e089      	b.n	8001ca4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001b90:	78bb      	ldrb	r3, [r7, #2]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d11d      	bne.n	8001bd2 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b96:	78fb      	ldrb	r3, [r7, #3]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	212c      	movs	r1, #44	; 0x2c
 8001b9c:	fb01 f303 	mul.w	r3, r1, r3
 8001ba0:	4413      	add	r3, r2
 8001ba2:	3355      	adds	r3, #85	; 0x55
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d109      	bne.n	8001bbe <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001baa:	78fb      	ldrb	r3, [r7, #3]
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	212c      	movs	r1, #44	; 0x2c
 8001bb0:	fb01 f303 	mul.w	r3, r1, r3
 8001bb4:	4413      	add	r3, r2
 8001bb6:	3342      	adds	r3, #66	; 0x42
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001bbc:	e073      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bbe:	78fb      	ldrb	r3, [r7, #3]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	212c      	movs	r1, #44	; 0x2c
 8001bc4:	fb01 f303 	mul.w	r3, r1, r3
 8001bc8:	4413      	add	r3, r2
 8001bca:	3342      	adds	r3, #66	; 0x42
 8001bcc:	2202      	movs	r2, #2
 8001bce:	701a      	strb	r2, [r3, #0]
      break;
 8001bd0:	e069      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001bd2:	78fb      	ldrb	r3, [r7, #3]
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	212c      	movs	r1, #44	; 0x2c
 8001bd8:	fb01 f303 	mul.w	r3, r1, r3
 8001bdc:	4413      	add	r3, r2
 8001bde:	3354      	adds	r3, #84	; 0x54
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d109      	bne.n	8001bfa <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001be6:	78fb      	ldrb	r3, [r7, #3]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	212c      	movs	r1, #44	; 0x2c
 8001bec:	fb01 f303 	mul.w	r3, r1, r3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	3342      	adds	r3, #66	; 0x42
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
      break;
 8001bf8:	e055      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bfa:	78fb      	ldrb	r3, [r7, #3]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	212c      	movs	r1, #44	; 0x2c
 8001c00:	fb01 f303 	mul.w	r3, r1, r3
 8001c04:	4413      	add	r3, r2
 8001c06:	3342      	adds	r3, #66	; 0x42
 8001c08:	2202      	movs	r2, #2
 8001c0a:	701a      	strb	r2, [r3, #0]
      break;
 8001c0c:	e04b      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001c0e:	78bb      	ldrb	r3, [r7, #2]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d11d      	bne.n	8001c50 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001c14:	78fb      	ldrb	r3, [r7, #3]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	212c      	movs	r1, #44	; 0x2c
 8001c1a:	fb01 f303 	mul.w	r3, r1, r3
 8001c1e:	4413      	add	r3, r2
 8001c20:	3355      	adds	r3, #85	; 0x55
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d109      	bne.n	8001c3c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c28:	78fb      	ldrb	r3, [r7, #3]
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	212c      	movs	r1, #44	; 0x2c
 8001c2e:	fb01 f303 	mul.w	r3, r1, r3
 8001c32:	4413      	add	r3, r2
 8001c34:	3342      	adds	r3, #66	; 0x42
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001c3a:	e034      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c3c:	78fb      	ldrb	r3, [r7, #3]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	212c      	movs	r1, #44	; 0x2c
 8001c42:	fb01 f303 	mul.w	r3, r1, r3
 8001c46:	4413      	add	r3, r2
 8001c48:	3342      	adds	r3, #66	; 0x42
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	701a      	strb	r2, [r3, #0]
      break;
 8001c4e:	e02a      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	212c      	movs	r1, #44	; 0x2c
 8001c56:	fb01 f303 	mul.w	r3, r1, r3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	3354      	adds	r3, #84	; 0x54
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d109      	bne.n	8001c78 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	212c      	movs	r1, #44	; 0x2c
 8001c6a:	fb01 f303 	mul.w	r3, r1, r3
 8001c6e:	4413      	add	r3, r2
 8001c70:	3342      	adds	r3, #66	; 0x42
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]
      break;
 8001c76:	e016      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c78:	78fb      	ldrb	r3, [r7, #3]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	212c      	movs	r1, #44	; 0x2c
 8001c7e:	fb01 f303 	mul.w	r3, r1, r3
 8001c82:	4413      	add	r3, r2
 8001c84:	3342      	adds	r3, #66	; 0x42
 8001c86:	2202      	movs	r2, #2
 8001c88:	701a      	strb	r2, [r3, #0]
      break;
 8001c8a:	e00c      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c8c:	78fb      	ldrb	r3, [r7, #3]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	212c      	movs	r1, #44	; 0x2c
 8001c92:	fb01 f303 	mul.w	r3, r1, r3
 8001c96:	4413      	add	r3, r2
 8001c98:	3342      	adds	r3, #66	; 0x42
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
      break;
 8001c9e:	e002      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001ca0:	bf00      	nop
 8001ca2:	e000      	b.n	8001ca6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001ca4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001ca6:	78fb      	ldrb	r3, [r7, #3]
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	212c      	movs	r1, #44	; 0x2c
 8001cac:	fb01 f303 	mul.w	r3, r1, r3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3344      	adds	r3, #68	; 0x44
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001cb8:	78fb      	ldrb	r3, [r7, #3]
 8001cba:	8b3a      	ldrh	r2, [r7, #24]
 8001cbc:	6879      	ldr	r1, [r7, #4]
 8001cbe:	202c      	movs	r0, #44	; 0x2c
 8001cc0:	fb00 f303 	mul.w	r3, r0, r3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	334c      	adds	r3, #76	; 0x4c
 8001cc8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	212c      	movs	r1, #44	; 0x2c
 8001cd0:	fb01 f303 	mul.w	r3, r1, r3
 8001cd4:	4413      	add	r3, r2
 8001cd6:	3360      	adds	r3, #96	; 0x60
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001cdc:	78fb      	ldrb	r3, [r7, #3]
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	212c      	movs	r1, #44	; 0x2c
 8001ce2:	fb01 f303 	mul.w	r3, r1, r3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	3350      	adds	r3, #80	; 0x50
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001cee:	78fb      	ldrb	r3, [r7, #3]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	212c      	movs	r1, #44	; 0x2c
 8001cf4:	fb01 f303 	mul.w	r3, r1, r3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3339      	adds	r3, #57	; 0x39
 8001cfc:	78fa      	ldrb	r2, [r7, #3]
 8001cfe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001d00:	78fb      	ldrb	r3, [r7, #3]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	212c      	movs	r1, #44	; 0x2c
 8001d06:	fb01 f303 	mul.w	r3, r1, r3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	3361      	adds	r3, #97	; 0x61
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6818      	ldr	r0, [r3, #0]
 8001d16:	78fb      	ldrb	r3, [r7, #3]
 8001d18:	222c      	movs	r2, #44	; 0x2c
 8001d1a:	fb02 f303 	mul.w	r3, r2, r3
 8001d1e:	3338      	adds	r3, #56	; 0x38
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	18d1      	adds	r1, r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	f003 fa9e 	bl	800526c <USB_HC_StartXfer>
 8001d30:	4603      	mov	r3, r0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop

08001d3c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f002 ff9f 	bl	8004c96 <USB_GetMode>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	f040 80f6 	bne.w	8001f4c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f002 ff83 	bl	8004c70 <USB_ReadInterrupts>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 80ec 	beq.w	8001f4a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f002 ff7a 	bl	8004c70 <USB_ReadInterrupts>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001d86:	d104      	bne.n	8001d92 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001d90:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f002 ff6a 	bl	8004c70 <USB_ReadInterrupts>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001da2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001da6:	d104      	bne.n	8001db2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001db0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f002 ff5a 	bl	8004c70 <USB_ReadInterrupts>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001dc2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001dc6:	d104      	bne.n	8001dd2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001dd0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f002 ff4a 	bl	8004c70 <USB_ReadInterrupts>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d103      	bne.n	8001dee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2202      	movs	r2, #2
 8001dec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f002 ff3c 	bl	8004c70 <USB_ReadInterrupts>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001dfe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e02:	d11c      	bne.n	8001e3e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001e0c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d10f      	bne.n	8001e3e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001e1e:	2110      	movs	r1, #16
 8001e20:	6938      	ldr	r0, [r7, #16]
 8001e22:	f002 fe2b 	bl	8004a7c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001e26:	6938      	ldr	r0, [r7, #16]
 8001e28:	f002 fe5c 	bl	8004ae4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2101      	movs	r1, #1
 8001e32:	4618      	mov	r0, r3
 8001e34:	f003 f832 	bl	8004e9c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f005 fe01 	bl	8007a40 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f002 ff14 	bl	8004c70 <USB_ReadInterrupts>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e4e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e52:	d102      	bne.n	8001e5a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f001 f89e 	bl	8002f96 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f002 ff06 	bl	8004c70 <USB_ReadInterrupts>
 8001e64:	4603      	mov	r3, r0
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b08      	cmp	r3, #8
 8001e6c:	d106      	bne.n	8001e7c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f005 fdca 	bl	8007a08 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2208      	movs	r2, #8
 8001e7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f002 fef5 	bl	8004c70 <USB_ReadInterrupts>
 8001e86:	4603      	mov	r3, r0
 8001e88:	f003 0310 	and.w	r3, r3, #16
 8001e8c:	2b10      	cmp	r3, #16
 8001e8e:	d101      	bne.n	8001e94 <HAL_HCD_IRQHandler+0x158>
 8001e90:	2301      	movs	r3, #1
 8001e92:	e000      	b.n	8001e96 <HAL_HCD_IRQHandler+0x15a>
 8001e94:	2300      	movs	r3, #0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d012      	beq.n	8001ec0 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	699a      	ldr	r2, [r3, #24]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f022 0210 	bic.w	r2, r2, #16
 8001ea8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 ffa1 	bl	8002df2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699a      	ldr	r2, [r3, #24]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0210 	orr.w	r2, r2, #16
 8001ebe:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f002 fed3 	bl	8004c70 <USB_ReadInterrupts>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ed4:	d13a      	bne.n	8001f4c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f003 fb08 	bl	80054f0 <USB_HC_ReadInterrupt>
 8001ee0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	e025      	b.n	8001f34 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d018      	beq.n	8001f2e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	015a      	lsls	r2, r3, #5
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4413      	add	r3, r2
 8001f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f12:	d106      	bne.n	8001f22 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	4619      	mov	r1, r3
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f8ab 	bl	8002076 <HCD_HC_IN_IRQHandler>
 8001f20:	e005      	b.n	8001f2e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	4619      	mov	r1, r3
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 fbf9 	bl	8002720 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	3301      	adds	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d3d4      	bcc.n	8001ee8 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f46:	615a      	str	r2, [r3, #20]
 8001f48:	e000      	b.n	8001f4c <HAL_HCD_IRQHandler+0x210>
      return;
 8001f4a:	bf00      	nop
    }
  }
}
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d101      	bne.n	8001f68 <HAL_HCD_Start+0x16>
 8001f64:	2302      	movs	r3, #2
 8001f66:	e013      	b.n	8001f90 <HAL_HCD_Start+0x3e>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2101      	movs	r1, #1
 8001f76:	4618      	mov	r0, r3
 8001f78:	f002 fff4 	bl	8004f64 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f002 fd0d 	bl	80049a0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <HAL_HCD_Stop+0x16>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e00d      	b.n	8001fca <HAL_HCD_Stop+0x32>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f003 fbe2 	bl	8005784 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f002 ff96 	bl	8004f10 <USB_ResetPort>
 8001fe4:	4603      	mov	r3, r0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b083      	sub	sp, #12
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001ffa:	78fb      	ldrb	r3, [r7, #3]
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	212c      	movs	r1, #44	; 0x2c
 8002000:	fb01 f303 	mul.w	r3, r1, r3
 8002004:	4413      	add	r3, r2
 8002006:	3360      	adds	r3, #96	; 0x60
 8002008:	781b      	ldrb	r3, [r3, #0]
}
 800200a:	4618      	mov	r0, r3
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002016:	b480      	push	{r7}
 8002018:	b083      	sub	sp, #12
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	460b      	mov	r3, r1
 8002020:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002022:	78fb      	ldrb	r3, [r7, #3]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	212c      	movs	r1, #44	; 0x2c
 8002028:	fb01 f303 	mul.w	r3, r1, r3
 800202c:	4413      	add	r3, r2
 800202e:	3350      	adds	r3, #80	; 0x50
 8002030:	681b      	ldr	r3, [r3, #0]
}
 8002032:	4618      	mov	r0, r3
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b082      	sub	sp, #8
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f002 ffda 	bl	8005004 <USB_GetCurrentFrame>
 8002050:	4603      	mov	r3, r0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f002 ffb5 	bl	8004fd6 <USB_GetHostSpeed>
 800206c:	4603      	mov	r3, r0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b086      	sub	sp, #24
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	460b      	mov	r3, r1
 8002080:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	015a      	lsls	r2, r3, #5
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	4413      	add	r3, r2
 8002098:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f003 0304 	and.w	r3, r3, #4
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d11a      	bne.n	80020dc <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	015a      	lsls	r2, r3, #5
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4413      	add	r3, r2
 80020ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b2:	461a      	mov	r2, r3
 80020b4:	2304      	movs	r3, #4
 80020b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	212c      	movs	r1, #44	; 0x2c
 80020be:	fb01 f303 	mul.w	r3, r1, r3
 80020c2:	4413      	add	r3, r2
 80020c4:	3361      	adds	r3, #97	; 0x61
 80020c6:	2206      	movs	r2, #6
 80020c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	b2d2      	uxtb	r2, r2
 80020d2:	4611      	mov	r1, r2
 80020d4:	4618      	mov	r0, r3
 80020d6:	f003 fa1c 	bl	8005512 <USB_HC_Halt>
 80020da:	e0af      	b.n	800223c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	015a      	lsls	r2, r3, #5
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	4413      	add	r3, r2
 80020e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020f2:	d11b      	bne.n	800212c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	015a      	lsls	r2, r3, #5
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002100:	461a      	mov	r2, r3
 8002102:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002106:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	212c      	movs	r1, #44	; 0x2c
 800210e:	fb01 f303 	mul.w	r3, r1, r3
 8002112:	4413      	add	r3, r2
 8002114:	3361      	adds	r3, #97	; 0x61
 8002116:	2207      	movs	r2, #7
 8002118:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	b2d2      	uxtb	r2, r2
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f003 f9f4 	bl	8005512 <USB_HC_Halt>
 800212a:	e087      	b.n	800223c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	015a      	lsls	r2, r3, #5
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	4413      	add	r3, r2
 8002134:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 0320 	and.w	r3, r3, #32
 800213e:	2b20      	cmp	r3, #32
 8002140:	d109      	bne.n	8002156 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	015a      	lsls	r2, r3, #5
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	4413      	add	r3, r2
 800214a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800214e:	461a      	mov	r2, r3
 8002150:	2320      	movs	r3, #32
 8002152:	6093      	str	r3, [r2, #8]
 8002154:	e072      	b.n	800223c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	015a      	lsls	r2, r3, #5
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	4413      	add	r3, r2
 800215e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	2b08      	cmp	r3, #8
 800216a:	d11a      	bne.n	80021a2 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	015a      	lsls	r2, r3, #5
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	4413      	add	r3, r2
 8002174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002178:	461a      	mov	r2, r3
 800217a:	2308      	movs	r3, #8
 800217c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	212c      	movs	r1, #44	; 0x2c
 8002184:	fb01 f303 	mul.w	r3, r1, r3
 8002188:	4413      	add	r3, r2
 800218a:	3361      	adds	r3, #97	; 0x61
 800218c:	2205      	movs	r2, #5
 800218e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	4611      	mov	r1, r2
 800219a:	4618      	mov	r0, r3
 800219c:	f003 f9b9 	bl	8005512 <USB_HC_Halt>
 80021a0:	e04c      	b.n	800223c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	015a      	lsls	r2, r3, #5
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4413      	add	r3, r2
 80021aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021b8:	d11b      	bne.n	80021f2 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	015a      	lsls	r2, r3, #5
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4413      	add	r3, r2
 80021c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c6:	461a      	mov	r2, r3
 80021c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	212c      	movs	r1, #44	; 0x2c
 80021d4:	fb01 f303 	mul.w	r3, r1, r3
 80021d8:	4413      	add	r3, r2
 80021da:	3361      	adds	r3, #97	; 0x61
 80021dc:	2208      	movs	r2, #8
 80021de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	68fa      	ldr	r2, [r7, #12]
 80021e6:	b2d2      	uxtb	r2, r2
 80021e8:	4611      	mov	r1, r2
 80021ea:	4618      	mov	r0, r3
 80021ec:	f003 f991 	bl	8005512 <USB_HC_Halt>
 80021f0:	e024      	b.n	800223c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	015a      	lsls	r2, r3, #5
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	4413      	add	r3, r2
 80021fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002204:	2b80      	cmp	r3, #128	; 0x80
 8002206:	d119      	bne.n	800223c <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	015a      	lsls	r2, r3, #5
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	4413      	add	r3, r2
 8002210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002214:	461a      	mov	r2, r3
 8002216:	2380      	movs	r3, #128	; 0x80
 8002218:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	212c      	movs	r1, #44	; 0x2c
 8002220:	fb01 f303 	mul.w	r3, r1, r3
 8002224:	4413      	add	r3, r2
 8002226:	3361      	adds	r3, #97	; 0x61
 8002228:	2206      	movs	r2, #6
 800222a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	4611      	mov	r1, r2
 8002236:	4618      	mov	r0, r3
 8002238:	f003 f96b 	bl	8005512 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	015a      	lsls	r2, r3, #5
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	4413      	add	r3, r2
 8002244:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800224e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002252:	d112      	bne.n	800227a <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	4611      	mov	r1, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f003 f957 	bl	8005512 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	015a      	lsls	r2, r3, #5
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4413      	add	r3, r2
 800226c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002270:	461a      	mov	r2, r3
 8002272:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002276:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002278:	e24e      	b.n	8002718 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	015a      	lsls	r2, r3, #5
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4413      	add	r3, r2
 8002282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b01      	cmp	r3, #1
 800228e:	f040 80df 	bne.w	8002450 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d019      	beq.n	80022ce <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	212c      	movs	r1, #44	; 0x2c
 80022a0:	fb01 f303 	mul.w	r3, r1, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	3348      	adds	r3, #72	; 0x48
 80022a8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	0159      	lsls	r1, r3, #5
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	440b      	add	r3, r1
 80022b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80022bc:	1ad2      	subs	r2, r2, r3
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	202c      	movs	r0, #44	; 0x2c
 80022c4:	fb00 f303 	mul.w	r3, r0, r3
 80022c8:	440b      	add	r3, r1
 80022ca:	3350      	adds	r3, #80	; 0x50
 80022cc:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	212c      	movs	r1, #44	; 0x2c
 80022d4:	fb01 f303 	mul.w	r3, r1, r3
 80022d8:	4413      	add	r3, r2
 80022da:	3361      	adds	r3, #97	; 0x61
 80022dc:	2201      	movs	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	212c      	movs	r1, #44	; 0x2c
 80022e6:	fb01 f303 	mul.w	r3, r1, r3
 80022ea:	4413      	add	r3, r2
 80022ec:	335c      	adds	r3, #92	; 0x5c
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	015a      	lsls	r2, r3, #5
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	4413      	add	r3, r2
 80022fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022fe:	461a      	mov	r2, r3
 8002300:	2301      	movs	r3, #1
 8002302:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	212c      	movs	r1, #44	; 0x2c
 800230a:	fb01 f303 	mul.w	r3, r1, r3
 800230e:	4413      	add	r3, r2
 8002310:	333f      	adds	r3, #63	; 0x3f
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d009      	beq.n	800232c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	212c      	movs	r1, #44	; 0x2c
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	4413      	add	r3, r2
 8002324:	333f      	adds	r3, #63	; 0x3f
 8002326:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002328:	2b02      	cmp	r3, #2
 800232a:	d111      	bne.n	8002350 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	b2d2      	uxtb	r2, r2
 8002334:	4611      	mov	r1, r2
 8002336:	4618      	mov	r0, r3
 8002338:	f003 f8eb 	bl	8005512 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	015a      	lsls	r2, r3, #5
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4413      	add	r3, r2
 8002344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002348:	461a      	mov	r2, r3
 800234a:	2310      	movs	r3, #16
 800234c:	6093      	str	r3, [r2, #8]
 800234e:	e03a      	b.n	80023c6 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	212c      	movs	r1, #44	; 0x2c
 8002356:	fb01 f303 	mul.w	r3, r1, r3
 800235a:	4413      	add	r3, r2
 800235c:	333f      	adds	r3, #63	; 0x3f
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b03      	cmp	r3, #3
 8002362:	d009      	beq.n	8002378 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	212c      	movs	r1, #44	; 0x2c
 800236a:	fb01 f303 	mul.w	r3, r1, r3
 800236e:	4413      	add	r3, r2
 8002370:	333f      	adds	r3, #63	; 0x3f
 8002372:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002374:	2b01      	cmp	r3, #1
 8002376:	d126      	bne.n	80023c6 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	015a      	lsls	r2, r3, #5
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	4413      	add	r3, r2
 8002380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	0151      	lsls	r1, r2, #5
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	440a      	add	r2, r1
 800238e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002392:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002396:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	212c      	movs	r1, #44	; 0x2c
 800239e:	fb01 f303 	mul.w	r3, r1, r3
 80023a2:	4413      	add	r3, r2
 80023a4:	3360      	adds	r3, #96	; 0x60
 80023a6:	2201      	movs	r2, #1
 80023a8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	b2d9      	uxtb	r1, r3
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	202c      	movs	r0, #44	; 0x2c
 80023b4:	fb00 f303 	mul.w	r3, r0, r3
 80023b8:	4413      	add	r3, r2
 80023ba:	3360      	adds	r3, #96	; 0x60
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	461a      	mov	r2, r3
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f005 fb4b 	bl	8007a5c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d12b      	bne.n	8002426 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	212c      	movs	r1, #44	; 0x2c
 80023d4:	fb01 f303 	mul.w	r3, r1, r3
 80023d8:	4413      	add	r3, r2
 80023da:	3348      	adds	r3, #72	; 0x48
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	202c      	movs	r0, #44	; 0x2c
 80023e4:	fb00 f202 	mul.w	r2, r0, r2
 80023e8:	440a      	add	r2, r1
 80023ea:	3240      	adds	r2, #64	; 0x40
 80023ec:	8812      	ldrh	r2, [r2, #0]
 80023ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 818e 	beq.w	8002718 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	212c      	movs	r1, #44	; 0x2c
 8002402:	fb01 f303 	mul.w	r3, r1, r3
 8002406:	4413      	add	r3, r2
 8002408:	3354      	adds	r3, #84	; 0x54
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	f083 0301 	eor.w	r3, r3, #1
 8002410:	b2d8      	uxtb	r0, r3
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	212c      	movs	r1, #44	; 0x2c
 8002418:	fb01 f303 	mul.w	r3, r1, r3
 800241c:	4413      	add	r3, r2
 800241e:	3354      	adds	r3, #84	; 0x54
 8002420:	4602      	mov	r2, r0
 8002422:	701a      	strb	r2, [r3, #0]
}
 8002424:	e178      	b.n	8002718 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	212c      	movs	r1, #44	; 0x2c
 800242c:	fb01 f303 	mul.w	r3, r1, r3
 8002430:	4413      	add	r3, r2
 8002432:	3354      	adds	r3, #84	; 0x54
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	f083 0301 	eor.w	r3, r3, #1
 800243a:	b2d8      	uxtb	r0, r3
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	212c      	movs	r1, #44	; 0x2c
 8002442:	fb01 f303 	mul.w	r3, r1, r3
 8002446:	4413      	add	r3, r2
 8002448:	3354      	adds	r3, #84	; 0x54
 800244a:	4602      	mov	r2, r0
 800244c:	701a      	strb	r2, [r3, #0]
}
 800244e:	e163      	b.n	8002718 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	015a      	lsls	r2, r3, #5
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	4413      	add	r3, r2
 8002458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b02      	cmp	r3, #2
 8002464:	f040 80f6 	bne.w	8002654 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	212c      	movs	r1, #44	; 0x2c
 800246e:	fb01 f303 	mul.w	r3, r1, r3
 8002472:	4413      	add	r3, r2
 8002474:	3361      	adds	r3, #97	; 0x61
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d109      	bne.n	8002490 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	212c      	movs	r1, #44	; 0x2c
 8002482:	fb01 f303 	mul.w	r3, r1, r3
 8002486:	4413      	add	r3, r2
 8002488:	3360      	adds	r3, #96	; 0x60
 800248a:	2201      	movs	r2, #1
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	e0c9      	b.n	8002624 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	212c      	movs	r1, #44	; 0x2c
 8002496:	fb01 f303 	mul.w	r3, r1, r3
 800249a:	4413      	add	r3, r2
 800249c:	3361      	adds	r3, #97	; 0x61
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b05      	cmp	r3, #5
 80024a2:	d109      	bne.n	80024b8 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	212c      	movs	r1, #44	; 0x2c
 80024aa:	fb01 f303 	mul.w	r3, r1, r3
 80024ae:	4413      	add	r3, r2
 80024b0:	3360      	adds	r3, #96	; 0x60
 80024b2:	2205      	movs	r2, #5
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	e0b5      	b.n	8002624 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	212c      	movs	r1, #44	; 0x2c
 80024be:	fb01 f303 	mul.w	r3, r1, r3
 80024c2:	4413      	add	r3, r2
 80024c4:	3361      	adds	r3, #97	; 0x61
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b06      	cmp	r3, #6
 80024ca:	d009      	beq.n	80024e0 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	212c      	movs	r1, #44	; 0x2c
 80024d2:	fb01 f303 	mul.w	r3, r1, r3
 80024d6:	4413      	add	r3, r2
 80024d8:	3361      	adds	r3, #97	; 0x61
 80024da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80024dc:	2b08      	cmp	r3, #8
 80024de:	d150      	bne.n	8002582 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	212c      	movs	r1, #44	; 0x2c
 80024e6:	fb01 f303 	mul.w	r3, r1, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	335c      	adds	r3, #92	; 0x5c
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	1c5a      	adds	r2, r3, #1
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	202c      	movs	r0, #44	; 0x2c
 80024f8:	fb00 f303 	mul.w	r3, r0, r3
 80024fc:	440b      	add	r3, r1
 80024fe:	335c      	adds	r3, #92	; 0x5c
 8002500:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	212c      	movs	r1, #44	; 0x2c
 8002508:	fb01 f303 	mul.w	r3, r1, r3
 800250c:	4413      	add	r3, r2
 800250e:	335c      	adds	r3, #92	; 0x5c
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2b02      	cmp	r3, #2
 8002514:	d912      	bls.n	800253c <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	212c      	movs	r1, #44	; 0x2c
 800251c:	fb01 f303 	mul.w	r3, r1, r3
 8002520:	4413      	add	r3, r2
 8002522:	335c      	adds	r3, #92	; 0x5c
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	212c      	movs	r1, #44	; 0x2c
 800252e:	fb01 f303 	mul.w	r3, r1, r3
 8002532:	4413      	add	r3, r2
 8002534:	3360      	adds	r3, #96	; 0x60
 8002536:	2204      	movs	r2, #4
 8002538:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800253a:	e073      	b.n	8002624 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	212c      	movs	r1, #44	; 0x2c
 8002542:	fb01 f303 	mul.w	r3, r1, r3
 8002546:	4413      	add	r3, r2
 8002548:	3360      	adds	r3, #96	; 0x60
 800254a:	2202      	movs	r2, #2
 800254c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	015a      	lsls	r2, r3, #5
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4413      	add	r3, r2
 8002556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002564:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800256c:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	015a      	lsls	r2, r3, #5
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	4413      	add	r3, r2
 8002576:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800257a:	461a      	mov	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002580:	e050      	b.n	8002624 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	212c      	movs	r1, #44	; 0x2c
 8002588:	fb01 f303 	mul.w	r3, r1, r3
 800258c:	4413      	add	r3, r2
 800258e:	3361      	adds	r3, #97	; 0x61
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b03      	cmp	r3, #3
 8002594:	d122      	bne.n	80025dc <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	212c      	movs	r1, #44	; 0x2c
 800259c:	fb01 f303 	mul.w	r3, r1, r3
 80025a0:	4413      	add	r3, r2
 80025a2:	3360      	adds	r3, #96	; 0x60
 80025a4:	2202      	movs	r2, #2
 80025a6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	015a      	lsls	r2, r3, #5
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	4413      	add	r3, r2
 80025b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80025be:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025c6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d4:	461a      	mov	r2, r3
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	e023      	b.n	8002624 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	212c      	movs	r1, #44	; 0x2c
 80025e2:	fb01 f303 	mul.w	r3, r1, r3
 80025e6:	4413      	add	r3, r2
 80025e8:	3361      	adds	r3, #97	; 0x61
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b07      	cmp	r3, #7
 80025ee:	d119      	bne.n	8002624 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	212c      	movs	r1, #44	; 0x2c
 80025f6:	fb01 f303 	mul.w	r3, r1, r3
 80025fa:	4413      	add	r3, r2
 80025fc:	335c      	adds	r3, #92	; 0x5c
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	1c5a      	adds	r2, r3, #1
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	202c      	movs	r0, #44	; 0x2c
 8002608:	fb00 f303 	mul.w	r3, r0, r3
 800260c:	440b      	add	r3, r1
 800260e:	335c      	adds	r3, #92	; 0x5c
 8002610:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	212c      	movs	r1, #44	; 0x2c
 8002618:	fb01 f303 	mul.w	r3, r1, r3
 800261c:	4413      	add	r3, r2
 800261e:	3360      	adds	r3, #96	; 0x60
 8002620:	2204      	movs	r2, #4
 8002622:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	015a      	lsls	r2, r3, #5
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	4413      	add	r3, r2
 800262c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002630:	461a      	mov	r2, r3
 8002632:	2302      	movs	r3, #2
 8002634:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	b2d9      	uxtb	r1, r3
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	202c      	movs	r0, #44	; 0x2c
 8002640:	fb00 f303 	mul.w	r3, r0, r3
 8002644:	4413      	add	r3, r2
 8002646:	3360      	adds	r3, #96	; 0x60
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f005 fa05 	bl	8007a5c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002652:	e061      	b.n	8002718 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	015a      	lsls	r2, r3, #5
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	4413      	add	r3, r2
 800265c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	2b10      	cmp	r3, #16
 8002668:	d156      	bne.n	8002718 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	212c      	movs	r1, #44	; 0x2c
 8002670:	fb01 f303 	mul.w	r3, r1, r3
 8002674:	4413      	add	r3, r2
 8002676:	333f      	adds	r3, #63	; 0x3f
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b03      	cmp	r3, #3
 800267c:	d111      	bne.n	80026a2 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	212c      	movs	r1, #44	; 0x2c
 8002684:	fb01 f303 	mul.w	r3, r1, r3
 8002688:	4413      	add	r3, r2
 800268a:	335c      	adds	r3, #92	; 0x5c
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	b2d2      	uxtb	r2, r2
 8002698:	4611      	mov	r1, r2
 800269a:	4618      	mov	r0, r3
 800269c:	f002 ff39 	bl	8005512 <USB_HC_Halt>
 80026a0:	e031      	b.n	8002706 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	212c      	movs	r1, #44	; 0x2c
 80026a8:	fb01 f303 	mul.w	r3, r1, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	333f      	adds	r3, #63	; 0x3f
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d009      	beq.n	80026ca <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	212c      	movs	r1, #44	; 0x2c
 80026bc:	fb01 f303 	mul.w	r3, r1, r3
 80026c0:	4413      	add	r3, r2
 80026c2:	333f      	adds	r3, #63	; 0x3f
 80026c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d11d      	bne.n	8002706 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	212c      	movs	r1, #44	; 0x2c
 80026d0:	fb01 f303 	mul.w	r3, r1, r3
 80026d4:	4413      	add	r3, r2
 80026d6:	335c      	adds	r3, #92	; 0x5c
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d110      	bne.n	8002706 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	212c      	movs	r1, #44	; 0x2c
 80026ea:	fb01 f303 	mul.w	r3, r1, r3
 80026ee:	4413      	add	r3, r2
 80026f0:	3361      	adds	r3, #97	; 0x61
 80026f2:	2203      	movs	r2, #3
 80026f4:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	b2d2      	uxtb	r2, r2
 80026fe:	4611      	mov	r1, r2
 8002700:	4618      	mov	r0, r3
 8002702:	f002 ff06 	bl	8005512 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	015a      	lsls	r2, r3, #5
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	4413      	add	r3, r2
 800270e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002712:	461a      	mov	r2, r3
 8002714:	2310      	movs	r3, #16
 8002716:	6093      	str	r3, [r2, #8]
}
 8002718:	bf00      	nop
 800271a:	3718      	adds	r7, #24
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002736:	78fb      	ldrb	r3, [r7, #3]
 8002738:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	015a      	lsls	r2, r3, #5
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	4413      	add	r3, r2
 8002742:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b04      	cmp	r3, #4
 800274e:	d11a      	bne.n	8002786 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	015a      	lsls	r2, r3, #5
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	4413      	add	r3, r2
 8002758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800275c:	461a      	mov	r2, r3
 800275e:	2304      	movs	r3, #4
 8002760:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	212c      	movs	r1, #44	; 0x2c
 8002768:	fb01 f303 	mul.w	r3, r1, r3
 800276c:	4413      	add	r3, r2
 800276e:	3361      	adds	r3, #97	; 0x61
 8002770:	2206      	movs	r2, #6
 8002772:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	b2d2      	uxtb	r2, r2
 800277c:	4611      	mov	r1, r2
 800277e:	4618      	mov	r0, r3
 8002780:	f002 fec7 	bl	8005512 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002784:	e331      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	4413      	add	r3, r2
 800278e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0320 	and.w	r3, r3, #32
 8002798:	2b20      	cmp	r3, #32
 800279a:	d12e      	bne.n	80027fa <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a8:	461a      	mov	r2, r3
 80027aa:	2320      	movs	r3, #32
 80027ac:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	212c      	movs	r1, #44	; 0x2c
 80027b4:	fb01 f303 	mul.w	r3, r1, r3
 80027b8:	4413      	add	r3, r2
 80027ba:	333d      	adds	r3, #61	; 0x3d
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	f040 8313 	bne.w	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	212c      	movs	r1, #44	; 0x2c
 80027ca:	fb01 f303 	mul.w	r3, r1, r3
 80027ce:	4413      	add	r3, r2
 80027d0:	333d      	adds	r3, #61	; 0x3d
 80027d2:	2200      	movs	r2, #0
 80027d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	212c      	movs	r1, #44	; 0x2c
 80027dc:	fb01 f303 	mul.w	r3, r1, r3
 80027e0:	4413      	add	r3, r2
 80027e2:	3360      	adds	r3, #96	; 0x60
 80027e4:	2202      	movs	r2, #2
 80027e6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	4611      	mov	r1, r2
 80027f2:	4618      	mov	r0, r3
 80027f4:	f002 fe8d 	bl	8005512 <USB_HC_Halt>
}
 80027f8:	e2f7      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	015a      	lsls	r2, r3, #5
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	4413      	add	r3, r2
 8002802:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800280c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002810:	d112      	bne.n	8002838 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	015a      	lsls	r2, r3, #5
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	4413      	add	r3, r2
 800281a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800281e:	461a      	mov	r2, r3
 8002820:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002824:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	4611      	mov	r1, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f002 fe6e 	bl	8005512 <USB_HC_Halt>
}
 8002836:	e2d8      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	015a      	lsls	r2, r3, #5
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	4413      	add	r3, r2
 8002840:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b01      	cmp	r3, #1
 800284c:	d140      	bne.n	80028d0 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	212c      	movs	r1, #44	; 0x2c
 8002854:	fb01 f303 	mul.w	r3, r1, r3
 8002858:	4413      	add	r3, r2
 800285a:	335c      	adds	r3, #92	; 0x5c
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	015a      	lsls	r2, r3, #5
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	4413      	add	r3, r2
 8002868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002872:	2b40      	cmp	r3, #64	; 0x40
 8002874:	d111      	bne.n	800289a <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	212c      	movs	r1, #44	; 0x2c
 800287c:	fb01 f303 	mul.w	r3, r1, r3
 8002880:	4413      	add	r3, r2
 8002882:	333d      	adds	r3, #61	; 0x3d
 8002884:	2201      	movs	r2, #1
 8002886:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	015a      	lsls	r2, r3, #5
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	4413      	add	r3, r2
 8002890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002894:	461a      	mov	r2, r3
 8002896:	2340      	movs	r3, #64	; 0x40
 8002898:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	015a      	lsls	r2, r3, #5
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	4413      	add	r3, r2
 80028a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a6:	461a      	mov	r2, r3
 80028a8:	2301      	movs	r3, #1
 80028aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	212c      	movs	r1, #44	; 0x2c
 80028b2:	fb01 f303 	mul.w	r3, r1, r3
 80028b6:	4413      	add	r3, r2
 80028b8:	3361      	adds	r3, #97	; 0x61
 80028ba:	2201      	movs	r2, #1
 80028bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	b2d2      	uxtb	r2, r2
 80028c6:	4611      	mov	r1, r2
 80028c8:	4618      	mov	r0, r3
 80028ca:	f002 fe22 	bl	8005512 <USB_HC_Halt>
}
 80028ce:	e28c      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	015a      	lsls	r2, r3, #5
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	4413      	add	r3, r2
 80028d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e2:	2b40      	cmp	r3, #64	; 0x40
 80028e4:	d12c      	bne.n	8002940 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	212c      	movs	r1, #44	; 0x2c
 80028ec:	fb01 f303 	mul.w	r3, r1, r3
 80028f0:	4413      	add	r3, r2
 80028f2:	3361      	adds	r3, #97	; 0x61
 80028f4:	2204      	movs	r2, #4
 80028f6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	212c      	movs	r1, #44	; 0x2c
 80028fe:	fb01 f303 	mul.w	r3, r1, r3
 8002902:	4413      	add	r3, r2
 8002904:	333d      	adds	r3, #61	; 0x3d
 8002906:	2201      	movs	r2, #1
 8002908:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	212c      	movs	r1, #44	; 0x2c
 8002910:	fb01 f303 	mul.w	r3, r1, r3
 8002914:	4413      	add	r3, r2
 8002916:	335c      	adds	r3, #92	; 0x5c
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	4611      	mov	r1, r2
 8002926:	4618      	mov	r0, r3
 8002928:	f002 fdf3 	bl	8005512 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	015a      	lsls	r2, r3, #5
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	4413      	add	r3, r2
 8002934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002938:	461a      	mov	r2, r3
 800293a:	2340      	movs	r3, #64	; 0x40
 800293c:	6093      	str	r3, [r2, #8]
}
 800293e:	e254      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	015a      	lsls	r2, r3, #5
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	4413      	add	r3, r2
 8002948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f003 0308 	and.w	r3, r3, #8
 8002952:	2b08      	cmp	r3, #8
 8002954:	d11a      	bne.n	800298c <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	015a      	lsls	r2, r3, #5
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	4413      	add	r3, r2
 800295e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002962:	461a      	mov	r2, r3
 8002964:	2308      	movs	r3, #8
 8002966:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	212c      	movs	r1, #44	; 0x2c
 800296e:	fb01 f303 	mul.w	r3, r1, r3
 8002972:	4413      	add	r3, r2
 8002974:	3361      	adds	r3, #97	; 0x61
 8002976:	2205      	movs	r2, #5
 8002978:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	b2d2      	uxtb	r2, r2
 8002982:	4611      	mov	r1, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f002 fdc4 	bl	8005512 <USB_HC_Halt>
}
 800298a:	e22e      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	015a      	lsls	r2, r3, #5
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	4413      	add	r3, r2
 8002994:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f003 0310 	and.w	r3, r3, #16
 800299e:	2b10      	cmp	r3, #16
 80029a0:	d140      	bne.n	8002a24 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	212c      	movs	r1, #44	; 0x2c
 80029a8:	fb01 f303 	mul.w	r3, r1, r3
 80029ac:	4413      	add	r3, r2
 80029ae:	335c      	adds	r3, #92	; 0x5c
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	212c      	movs	r1, #44	; 0x2c
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	3361      	adds	r3, #97	; 0x61
 80029c2:	2203      	movs	r2, #3
 80029c4:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	212c      	movs	r1, #44	; 0x2c
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	4413      	add	r3, r2
 80029d2:	333d      	adds	r3, #61	; 0x3d
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d112      	bne.n	8002a00 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	212c      	movs	r1, #44	; 0x2c
 80029e0:	fb01 f303 	mul.w	r3, r1, r3
 80029e4:	4413      	add	r3, r2
 80029e6:	333c      	adds	r3, #60	; 0x3c
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d108      	bne.n	8002a00 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	212c      	movs	r1, #44	; 0x2c
 80029f4:	fb01 f303 	mul.w	r3, r1, r3
 80029f8:	4413      	add	r3, r2
 80029fa:	333d      	adds	r3, #61	; 0x3d
 80029fc:	2201      	movs	r2, #1
 80029fe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	4611      	mov	r1, r2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f002 fd81 	bl	8005512 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	015a      	lsls	r2, r3, #5
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	4413      	add	r3, r2
 8002a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	2310      	movs	r3, #16
 8002a20:	6093      	str	r3, [r2, #8]
}
 8002a22:	e1e2      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	015a      	lsls	r2, r3, #5
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a36:	2b80      	cmp	r3, #128	; 0x80
 8002a38:	d164      	bne.n	8002b04 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d111      	bne.n	8002a66 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	212c      	movs	r1, #44	; 0x2c
 8002a48:	fb01 f303 	mul.w	r3, r1, r3
 8002a4c:	4413      	add	r3, r2
 8002a4e:	3361      	adds	r3, #97	; 0x61
 8002a50:	2206      	movs	r2, #6
 8002a52:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	4611      	mov	r1, r2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f002 fd57 	bl	8005512 <USB_HC_Halt>
 8002a64:	e044      	b.n	8002af0 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	212c      	movs	r1, #44	; 0x2c
 8002a6c:	fb01 f303 	mul.w	r3, r1, r3
 8002a70:	4413      	add	r3, r2
 8002a72:	335c      	adds	r3, #92	; 0x5c
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	1c5a      	adds	r2, r3, #1
 8002a78:	6879      	ldr	r1, [r7, #4]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	202c      	movs	r0, #44	; 0x2c
 8002a7e:	fb00 f303 	mul.w	r3, r0, r3
 8002a82:	440b      	add	r3, r1
 8002a84:	335c      	adds	r3, #92	; 0x5c
 8002a86:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	212c      	movs	r1, #44	; 0x2c
 8002a8e:	fb01 f303 	mul.w	r3, r1, r3
 8002a92:	4413      	add	r3, r2
 8002a94:	335c      	adds	r3, #92	; 0x5c
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d920      	bls.n	8002ade <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	212c      	movs	r1, #44	; 0x2c
 8002aa2:	fb01 f303 	mul.w	r3, r1, r3
 8002aa6:	4413      	add	r3, r2
 8002aa8:	335c      	adds	r3, #92	; 0x5c
 8002aaa:	2200      	movs	r2, #0
 8002aac:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	212c      	movs	r1, #44	; 0x2c
 8002ab4:	fb01 f303 	mul.w	r3, r1, r3
 8002ab8:	4413      	add	r3, r2
 8002aba:	3360      	adds	r3, #96	; 0x60
 8002abc:	2204      	movs	r2, #4
 8002abe:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	b2d9      	uxtb	r1, r3
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	202c      	movs	r0, #44	; 0x2c
 8002aca:	fb00 f303 	mul.w	r3, r0, r3
 8002ace:	4413      	add	r3, r2
 8002ad0:	3360      	adds	r3, #96	; 0x60
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f004 ffc0 	bl	8007a5c <HAL_HCD_HC_NotifyURBChange_Callback>
 8002adc:	e008      	b.n	8002af0 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	212c      	movs	r1, #44	; 0x2c
 8002ae4:	fb01 f303 	mul.w	r3, r1, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	3360      	adds	r3, #96	; 0x60
 8002aec:	2202      	movs	r2, #2
 8002aee:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	015a      	lsls	r2, r3, #5
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	4413      	add	r3, r2
 8002af8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002afc:	461a      	mov	r2, r3
 8002afe:	2380      	movs	r3, #128	; 0x80
 8002b00:	6093      	str	r3, [r2, #8]
}
 8002b02:	e172      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	015a      	lsls	r2, r3, #5
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1a:	d11b      	bne.n	8002b54 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	212c      	movs	r1, #44	; 0x2c
 8002b22:	fb01 f303 	mul.w	r3, r1, r3
 8002b26:	4413      	add	r3, r2
 8002b28:	3361      	adds	r3, #97	; 0x61
 8002b2a:	2208      	movs	r2, #8
 8002b2c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	4611      	mov	r1, r2
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f002 fcea 	bl	8005512 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	015a      	lsls	r2, r3, #5
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	4413      	add	r3, r2
 8002b46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b50:	6093      	str	r3, [r2, #8]
}
 8002b52:	e14a      	b.n	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	015a      	lsls	r2, r3, #5
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	f040 813f 	bne.w	8002dea <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	212c      	movs	r1, #44	; 0x2c
 8002b72:	fb01 f303 	mul.w	r3, r1, r3
 8002b76:	4413      	add	r3, r2
 8002b78:	3361      	adds	r3, #97	; 0x61
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d17d      	bne.n	8002c7c <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	212c      	movs	r1, #44	; 0x2c
 8002b86:	fb01 f303 	mul.w	r3, r1, r3
 8002b8a:	4413      	add	r3, r2
 8002b8c:	3360      	adds	r3, #96	; 0x60
 8002b8e:	2201      	movs	r2, #1
 8002b90:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	212c      	movs	r1, #44	; 0x2c
 8002b98:	fb01 f303 	mul.w	r3, r1, r3
 8002b9c:	4413      	add	r3, r2
 8002b9e:	333f      	adds	r3, #63	; 0x3f
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d00a      	beq.n	8002bbc <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	212c      	movs	r1, #44	; 0x2c
 8002bac:	fb01 f303 	mul.w	r3, r1, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	333f      	adds	r3, #63	; 0x3f
 8002bb4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002bb6:	2b03      	cmp	r3, #3
 8002bb8:	f040 8100 	bne.w	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d113      	bne.n	8002bec <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	212c      	movs	r1, #44	; 0x2c
 8002bca:	fb01 f303 	mul.w	r3, r1, r3
 8002bce:	4413      	add	r3, r2
 8002bd0:	3355      	adds	r3, #85	; 0x55
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	f083 0301 	eor.w	r3, r3, #1
 8002bd8:	b2d8      	uxtb	r0, r3
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	212c      	movs	r1, #44	; 0x2c
 8002be0:	fb01 f303 	mul.w	r3, r1, r3
 8002be4:	4413      	add	r3, r2
 8002be6:	3355      	adds	r3, #85	; 0x55
 8002be8:	4602      	mov	r2, r0
 8002bea:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	f040 80e3 	bne.w	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	212c      	movs	r1, #44	; 0x2c
 8002bfc:	fb01 f303 	mul.w	r3, r1, r3
 8002c00:	4413      	add	r3, r2
 8002c02:	334c      	adds	r3, #76	; 0x4c
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 80d8 	beq.w	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	212c      	movs	r1, #44	; 0x2c
 8002c12:	fb01 f303 	mul.w	r3, r1, r3
 8002c16:	4413      	add	r3, r2
 8002c18:	334c      	adds	r3, #76	; 0x4c
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	202c      	movs	r0, #44	; 0x2c
 8002c22:	fb00 f202 	mul.w	r2, r0, r2
 8002c26:	440a      	add	r2, r1
 8002c28:	3240      	adds	r2, #64	; 0x40
 8002c2a:	8812      	ldrh	r2, [r2, #0]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	202c      	movs	r0, #44	; 0x2c
 8002c36:	fb00 f202 	mul.w	r2, r0, r2
 8002c3a:	440a      	add	r2, r1
 8002c3c:	3240      	adds	r2, #64	; 0x40
 8002c3e:	8812      	ldrh	r2, [r2, #0]
 8002c40:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c44:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	f000 80b5 	beq.w	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	212c      	movs	r1, #44	; 0x2c
 8002c58:	fb01 f303 	mul.w	r3, r1, r3
 8002c5c:	4413      	add	r3, r2
 8002c5e:	3355      	adds	r3, #85	; 0x55
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	f083 0301 	eor.w	r3, r3, #1
 8002c66:	b2d8      	uxtb	r0, r3
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	212c      	movs	r1, #44	; 0x2c
 8002c6e:	fb01 f303 	mul.w	r3, r1, r3
 8002c72:	4413      	add	r3, r2
 8002c74:	3355      	adds	r3, #85	; 0x55
 8002c76:	4602      	mov	r2, r0
 8002c78:	701a      	strb	r2, [r3, #0]
 8002c7a:	e09f      	b.n	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	212c      	movs	r1, #44	; 0x2c
 8002c82:	fb01 f303 	mul.w	r3, r1, r3
 8002c86:	4413      	add	r3, r2
 8002c88:	3361      	adds	r3, #97	; 0x61
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d109      	bne.n	8002ca4 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	212c      	movs	r1, #44	; 0x2c
 8002c96:	fb01 f303 	mul.w	r3, r1, r3
 8002c9a:	4413      	add	r3, r2
 8002c9c:	3360      	adds	r3, #96	; 0x60
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	701a      	strb	r2, [r3, #0]
 8002ca2:	e08b      	b.n	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	212c      	movs	r1, #44	; 0x2c
 8002caa:	fb01 f303 	mul.w	r3, r1, r3
 8002cae:	4413      	add	r3, r2
 8002cb0:	3361      	adds	r3, #97	; 0x61
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d109      	bne.n	8002ccc <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	212c      	movs	r1, #44	; 0x2c
 8002cbe:	fb01 f303 	mul.w	r3, r1, r3
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3360      	adds	r3, #96	; 0x60
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	701a      	strb	r2, [r3, #0]
 8002cca:	e077      	b.n	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	212c      	movs	r1, #44	; 0x2c
 8002cd2:	fb01 f303 	mul.w	r3, r1, r3
 8002cd6:	4413      	add	r3, r2
 8002cd8:	3361      	adds	r3, #97	; 0x61
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b05      	cmp	r3, #5
 8002cde:	d109      	bne.n	8002cf4 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	212c      	movs	r1, #44	; 0x2c
 8002ce6:	fb01 f303 	mul.w	r3, r1, r3
 8002cea:	4413      	add	r3, r2
 8002cec:	3360      	adds	r3, #96	; 0x60
 8002cee:	2205      	movs	r2, #5
 8002cf0:	701a      	strb	r2, [r3, #0]
 8002cf2:	e063      	b.n	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	212c      	movs	r1, #44	; 0x2c
 8002cfa:	fb01 f303 	mul.w	r3, r1, r3
 8002cfe:	4413      	add	r3, r2
 8002d00:	3361      	adds	r3, #97	; 0x61
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	2b06      	cmp	r3, #6
 8002d06:	d009      	beq.n	8002d1c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	212c      	movs	r1, #44	; 0x2c
 8002d0e:	fb01 f303 	mul.w	r3, r1, r3
 8002d12:	4413      	add	r3, r2
 8002d14:	3361      	adds	r3, #97	; 0x61
 8002d16:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d14f      	bne.n	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	212c      	movs	r1, #44	; 0x2c
 8002d22:	fb01 f303 	mul.w	r3, r1, r3
 8002d26:	4413      	add	r3, r2
 8002d28:	335c      	adds	r3, #92	; 0x5c
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	202c      	movs	r0, #44	; 0x2c
 8002d34:	fb00 f303 	mul.w	r3, r0, r3
 8002d38:	440b      	add	r3, r1
 8002d3a:	335c      	adds	r3, #92	; 0x5c
 8002d3c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	212c      	movs	r1, #44	; 0x2c
 8002d44:	fb01 f303 	mul.w	r3, r1, r3
 8002d48:	4413      	add	r3, r2
 8002d4a:	335c      	adds	r3, #92	; 0x5c
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d912      	bls.n	8002d78 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	212c      	movs	r1, #44	; 0x2c
 8002d58:	fb01 f303 	mul.w	r3, r1, r3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	335c      	adds	r3, #92	; 0x5c
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	212c      	movs	r1, #44	; 0x2c
 8002d6a:	fb01 f303 	mul.w	r3, r1, r3
 8002d6e:	4413      	add	r3, r2
 8002d70:	3360      	adds	r3, #96	; 0x60
 8002d72:	2204      	movs	r2, #4
 8002d74:	701a      	strb	r2, [r3, #0]
 8002d76:	e021      	b.n	8002dbc <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	212c      	movs	r1, #44	; 0x2c
 8002d7e:	fb01 f303 	mul.w	r3, r1, r3
 8002d82:	4413      	add	r3, r2
 8002d84:	3360      	adds	r3, #96	; 0x60
 8002d86:	2202      	movs	r2, #2
 8002d88:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	015a      	lsls	r2, r3, #5
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	4413      	add	r3, r2
 8002d92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002da0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002da8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	015a      	lsls	r2, r3, #5
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	4413      	add	r3, r2
 8002db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002db6:	461a      	mov	r2, r3
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	015a      	lsls	r2, r3, #5
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc8:	461a      	mov	r2, r3
 8002dca:	2302      	movs	r3, #2
 8002dcc:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	b2d9      	uxtb	r1, r3
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	202c      	movs	r0, #44	; 0x2c
 8002dd8:	fb00 f303 	mul.w	r3, r0, r3
 8002ddc:	4413      	add	r3, r2
 8002dde:	3360      	adds	r3, #96	; 0x60
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	461a      	mov	r2, r3
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f004 fe39 	bl	8007a5c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002dea:	bf00      	nop
 8002dec:	3720      	adds	r7, #32
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b08a      	sub	sp, #40	; 0x28
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e02:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	f003 030f 	and.w	r3, r3, #15
 8002e12:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	0c5b      	lsrs	r3, r3, #17
 8002e18:	f003 030f 	and.w	r3, r3, #15
 8002e1c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	091b      	lsrs	r3, r3, #4
 8002e22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e26:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d004      	beq.n	8002e38 <HCD_RXQLVL_IRQHandler+0x46>
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	f000 80a9 	beq.w	8002f88 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002e36:	e0aa      	b.n	8002f8e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 80a6 	beq.w	8002f8c <HCD_RXQLVL_IRQHandler+0x19a>
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	212c      	movs	r1, #44	; 0x2c
 8002e46:	fb01 f303 	mul.w	r3, r1, r3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3344      	adds	r3, #68	; 0x44
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 809b 	beq.w	8002f8c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	212c      	movs	r1, #44	; 0x2c
 8002e5c:	fb01 f303 	mul.w	r3, r1, r3
 8002e60:	4413      	add	r3, r2
 8002e62:	3350      	adds	r3, #80	; 0x50
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	441a      	add	r2, r3
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	202c      	movs	r0, #44	; 0x2c
 8002e70:	fb00 f303 	mul.w	r3, r0, r3
 8002e74:	440b      	add	r3, r1
 8002e76:	334c      	adds	r3, #76	; 0x4c
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d87a      	bhi.n	8002f74 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6818      	ldr	r0, [r3, #0]
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	212c      	movs	r1, #44	; 0x2c
 8002e88:	fb01 f303 	mul.w	r3, r1, r3
 8002e8c:	4413      	add	r3, r2
 8002e8e:	3344      	adds	r3, #68	; 0x44
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	b292      	uxth	r2, r2
 8002e96:	4619      	mov	r1, r3
 8002e98:	f001 fe92 	bl	8004bc0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	212c      	movs	r1, #44	; 0x2c
 8002ea2:	fb01 f303 	mul.w	r3, r1, r3
 8002ea6:	4413      	add	r3, r2
 8002ea8:	3344      	adds	r3, #68	; 0x44
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	441a      	add	r2, r3
 8002eb0:	6879      	ldr	r1, [r7, #4]
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	202c      	movs	r0, #44	; 0x2c
 8002eb6:	fb00 f303 	mul.w	r3, r0, r3
 8002eba:	440b      	add	r3, r1
 8002ebc:	3344      	adds	r3, #68	; 0x44
 8002ebe:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	212c      	movs	r1, #44	; 0x2c
 8002ec6:	fb01 f303 	mul.w	r3, r1, r3
 8002eca:	4413      	add	r3, r2
 8002ecc:	3350      	adds	r3, #80	; 0x50
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	441a      	add	r2, r3
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	202c      	movs	r0, #44	; 0x2c
 8002eda:	fb00 f303 	mul.w	r3, r0, r3
 8002ede:	440b      	add	r3, r1
 8002ee0:	3350      	adds	r3, #80	; 0x50
 8002ee2:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	015a      	lsls	r2, r3, #5
 8002ee8:	6a3b      	ldr	r3, [r7, #32]
 8002eea:	4413      	add	r3, r2
 8002eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	0cdb      	lsrs	r3, r3, #19
 8002ef4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ef8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	212c      	movs	r1, #44	; 0x2c
 8002f00:	fb01 f303 	mul.w	r3, r1, r3
 8002f04:	4413      	add	r3, r2
 8002f06:	3340      	adds	r3, #64	; 0x40
 8002f08:	881b      	ldrh	r3, [r3, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d13c      	bne.n	8002f8c <HCD_RXQLVL_IRQHandler+0x19a>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d039      	beq.n	8002f8c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	015a      	lsls	r2, r3, #5
 8002f1c:	6a3b      	ldr	r3, [r7, #32]
 8002f1e:	4413      	add	r3, r2
 8002f20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002f2e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f36:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	015a      	lsls	r2, r3, #5
 8002f3c:	6a3b      	ldr	r3, [r7, #32]
 8002f3e:	4413      	add	r3, r2
 8002f40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f44:	461a      	mov	r2, r3
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	212c      	movs	r1, #44	; 0x2c
 8002f50:	fb01 f303 	mul.w	r3, r1, r3
 8002f54:	4413      	add	r3, r2
 8002f56:	3354      	adds	r3, #84	; 0x54
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	f083 0301 	eor.w	r3, r3, #1
 8002f5e:	b2d8      	uxtb	r0, r3
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	212c      	movs	r1, #44	; 0x2c
 8002f66:	fb01 f303 	mul.w	r3, r1, r3
 8002f6a:	4413      	add	r3, r2
 8002f6c:	3354      	adds	r3, #84	; 0x54
 8002f6e:	4602      	mov	r2, r0
 8002f70:	701a      	strb	r2, [r3, #0]
      break;
 8002f72:	e00b      	b.n	8002f8c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	212c      	movs	r1, #44	; 0x2c
 8002f7a:	fb01 f303 	mul.w	r3, r1, r3
 8002f7e:	4413      	add	r3, r2
 8002f80:	3360      	adds	r3, #96	; 0x60
 8002f82:	2204      	movs	r2, #4
 8002f84:	701a      	strb	r2, [r3, #0]
      break;
 8002f86:	e001      	b.n	8002f8c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002f88:	bf00      	nop
 8002f8a:	e000      	b.n	8002f8e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002f8c:	bf00      	nop
  }
}
 8002f8e:	bf00      	nop
 8002f90:	3728      	adds	r7, #40	; 0x28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b086      	sub	sp, #24
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002fc2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d10b      	bne.n	8002fe6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d102      	bne.n	8002fde <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f004 fd23 	bl	8007a24 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	f043 0302 	orr.w	r3, r3, #2
 8002fe4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d132      	bne.n	8003056 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f043 0308 	orr.w	r3, r3, #8
 8002ff6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f003 0304 	and.w	r3, r3, #4
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d126      	bne.n	8003050 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	2b02      	cmp	r3, #2
 8003008:	d113      	bne.n	8003032 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003010:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003014:	d106      	bne.n	8003024 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2102      	movs	r1, #2
 800301c:	4618      	mov	r0, r3
 800301e:	f001 ff3d 	bl	8004e9c <USB_InitFSLSPClkSel>
 8003022:	e011      	b.n	8003048 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2101      	movs	r1, #1
 800302a:	4618      	mov	r0, r3
 800302c:	f001 ff36 	bl	8004e9c <USB_InitFSLSPClkSel>
 8003030:	e00a      	b.n	8003048 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d106      	bne.n	8003048 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003040:	461a      	mov	r2, r3
 8003042:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003046:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f004 fd15 	bl	8007a78 <HAL_HCD_PortEnabled_Callback>
 800304e:	e002      	b.n	8003056 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f004 fd1f 	bl	8007a94 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f003 0320 	and.w	r3, r3, #32
 800305c:	2b20      	cmp	r3, #32
 800305e:	d103      	bne.n	8003068 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f043 0320 	orr.w	r3, r3, #32
 8003066:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800306e:	461a      	mov	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	6013      	str	r3, [r2, #0]
}
 8003074:	bf00      	nop
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e12b      	b.n	80032e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d106      	bne.n	80030a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fd fcce 	bl	8000a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2224      	movs	r2, #36	; 0x24
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0201 	bic.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030e0:	f001 fa20 	bl	8004524 <HAL_RCC_GetPCLK1Freq>
 80030e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	4a81      	ldr	r2, [pc, #516]	; (80032f0 <HAL_I2C_Init+0x274>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d807      	bhi.n	8003100 <HAL_I2C_Init+0x84>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	4a80      	ldr	r2, [pc, #512]	; (80032f4 <HAL_I2C_Init+0x278>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	bf94      	ite	ls
 80030f8:	2301      	movls	r3, #1
 80030fa:	2300      	movhi	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	e006      	b.n	800310e <HAL_I2C_Init+0x92>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4a7d      	ldr	r2, [pc, #500]	; (80032f8 <HAL_I2C_Init+0x27c>)
 8003104:	4293      	cmp	r3, r2
 8003106:	bf94      	ite	ls
 8003108:	2301      	movls	r3, #1
 800310a:	2300      	movhi	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e0e7      	b.n	80032e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4a78      	ldr	r2, [pc, #480]	; (80032fc <HAL_I2C_Init+0x280>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	0c9b      	lsrs	r3, r3, #18
 8003120:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	430a      	orrs	r2, r1
 8003134:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	4a6a      	ldr	r2, [pc, #424]	; (80032f0 <HAL_I2C_Init+0x274>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d802      	bhi.n	8003150 <HAL_I2C_Init+0xd4>
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	3301      	adds	r3, #1
 800314e:	e009      	b.n	8003164 <HAL_I2C_Init+0xe8>
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	4a69      	ldr	r2, [pc, #420]	; (8003300 <HAL_I2C_Init+0x284>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	099b      	lsrs	r3, r3, #6
 8003162:	3301      	adds	r3, #1
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6812      	ldr	r2, [r2, #0]
 8003168:	430b      	orrs	r3, r1
 800316a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003176:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	495c      	ldr	r1, [pc, #368]	; (80032f0 <HAL_I2C_Init+0x274>)
 8003180:	428b      	cmp	r3, r1
 8003182:	d819      	bhi.n	80031b8 <HAL_I2C_Init+0x13c>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	1e59      	subs	r1, r3, #1
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003192:	1c59      	adds	r1, r3, #1
 8003194:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003198:	400b      	ands	r3, r1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00a      	beq.n	80031b4 <HAL_I2C_Init+0x138>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1e59      	subs	r1, r3, #1
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80031ac:	3301      	adds	r3, #1
 80031ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b2:	e051      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 80031b4:	2304      	movs	r3, #4
 80031b6:	e04f      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d111      	bne.n	80031e4 <HAL_I2C_Init+0x168>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	1e58      	subs	r0, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6859      	ldr	r1, [r3, #4]
 80031c8:	460b      	mov	r3, r1
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	440b      	add	r3, r1
 80031ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d2:	3301      	adds	r3, #1
 80031d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d8:	2b00      	cmp	r3, #0
 80031da:	bf0c      	ite	eq
 80031dc:	2301      	moveq	r3, #1
 80031de:	2300      	movne	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	e012      	b.n	800320a <HAL_I2C_Init+0x18e>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	1e58      	subs	r0, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	460b      	mov	r3, r1
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	0099      	lsls	r1, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fa:	3301      	adds	r3, #1
 80031fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf0c      	ite	eq
 8003204:	2301      	moveq	r3, #1
 8003206:	2300      	movne	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_I2C_Init+0x196>
 800320e:	2301      	movs	r3, #1
 8003210:	e022      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10e      	bne.n	8003238 <HAL_I2C_Init+0x1bc>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	1e58      	subs	r0, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6859      	ldr	r1, [r3, #4]
 8003222:	460b      	mov	r3, r1
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	440b      	add	r3, r1
 8003228:	fbb0 f3f3 	udiv	r3, r0, r3
 800322c:	3301      	adds	r3, #1
 800322e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003232:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003236:	e00f      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	1e58      	subs	r0, r3, #1
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6859      	ldr	r1, [r3, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	0099      	lsls	r1, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	fbb0 f3f3 	udiv	r3, r0, r3
 800324e:	3301      	adds	r3, #1
 8003250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003254:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	6809      	ldr	r1, [r1, #0]
 800325c:	4313      	orrs	r3, r2
 800325e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69da      	ldr	r2, [r3, #28]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003286:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6911      	ldr	r1, [r2, #16]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	68d2      	ldr	r2, [r2, #12]
 8003292:	4311      	orrs	r1, r2
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	430b      	orrs	r3, r1
 800329a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695a      	ldr	r2, [r3, #20]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	000186a0 	.word	0x000186a0
 80032f4:	001e847f 	.word	0x001e847f
 80032f8:	003d08ff 	.word	0x003d08ff
 80032fc:	431bde83 	.word	0x431bde83
 8003300:	10624dd3 	.word	0x10624dd3

08003304 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b088      	sub	sp, #32
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e128      	b.n	8003568 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d109      	bne.n	8003336 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a90      	ldr	r2, [pc, #576]	; (8003570 <HAL_I2S_Init+0x26c>)
 800332e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f7fd fbcf 	bl	8000ad4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2202      	movs	r2, #2
 800333a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800334c:	f023 030f 	bic.w	r3, r3, #15
 8003350:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2202      	movs	r2, #2
 8003358:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	2b02      	cmp	r3, #2
 8003360:	d060      	beq.n	8003424 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d102      	bne.n	8003370 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800336a:	2310      	movs	r3, #16
 800336c:	617b      	str	r3, [r7, #20]
 800336e:	e001      	b.n	8003374 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003370:	2320      	movs	r3, #32
 8003372:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	2b20      	cmp	r3, #32
 800337a:	d802      	bhi.n	8003382 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003382:	2001      	movs	r0, #1
 8003384:	f001 f9c4 	bl	8004710 <HAL_RCCEx_GetPeriphCLKFreq>
 8003388:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003392:	d125      	bne.n	80033e0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d010      	beq.n	80033be <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80033a6:	4613      	mov	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	461a      	mov	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b8:	3305      	adds	r3, #5
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	e01f      	b.n	80033fe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80033c8:	4613      	mov	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	4413      	add	r3, r2
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	461a      	mov	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033da:	3305      	adds	r3, #5
 80033dc:	613b      	str	r3, [r7, #16]
 80033de:	e00e      	b.n	80033fe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80033e8:	4613      	mov	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	4413      	add	r3, r2
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	461a      	mov	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033fa:	3305      	adds	r3, #5
 80033fc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	4a5c      	ldr	r2, [pc, #368]	; (8003574 <HAL_I2S_Init+0x270>)
 8003402:	fba2 2303 	umull	r2, r3, r2, r3
 8003406:	08db      	lsrs	r3, r3, #3
 8003408:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	085b      	lsrs	r3, r3, #1
 800341a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	61bb      	str	r3, [r7, #24]
 8003422:	e003      	b.n	800342c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003424:	2302      	movs	r3, #2
 8003426:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d902      	bls.n	8003438 <HAL_I2S_Init+0x134>
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2bff      	cmp	r3, #255	; 0xff
 8003436:	d907      	bls.n	8003448 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800343c:	f043 0210 	orr.w	r2, r3, #16
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e08f      	b.n	8003568 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691a      	ldr	r2, [r3, #16]
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	ea42 0103 	orr.w	r1, r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	69fa      	ldr	r2, [r7, #28]
 8003458:	430a      	orrs	r2, r1
 800345a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003466:	f023 030f 	bic.w	r3, r3, #15
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6851      	ldr	r1, [r2, #4]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	6892      	ldr	r2, [r2, #8]
 8003472:	4311      	orrs	r1, r2
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	68d2      	ldr	r2, [r2, #12]
 8003478:	4311      	orrs	r1, r2
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6992      	ldr	r2, [r2, #24]
 800347e:	430a      	orrs	r2, r1
 8003480:	431a      	orrs	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800348a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a1b      	ldr	r3, [r3, #32]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d161      	bne.n	8003558 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a38      	ldr	r2, [pc, #224]	; (8003578 <HAL_I2S_Init+0x274>)
 8003498:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a37      	ldr	r2, [pc, #220]	; (800357c <HAL_I2S_Init+0x278>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d101      	bne.n	80034a8 <HAL_I2S_Init+0x1a4>
 80034a4:	4b36      	ldr	r3, [pc, #216]	; (8003580 <HAL_I2S_Init+0x27c>)
 80034a6:	e001      	b.n	80034ac <HAL_I2S_Init+0x1a8>
 80034a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	4932      	ldr	r1, [pc, #200]	; (800357c <HAL_I2S_Init+0x278>)
 80034b4:	428a      	cmp	r2, r1
 80034b6:	d101      	bne.n	80034bc <HAL_I2S_Init+0x1b8>
 80034b8:	4a31      	ldr	r2, [pc, #196]	; (8003580 <HAL_I2S_Init+0x27c>)
 80034ba:	e001      	b.n	80034c0 <HAL_I2S_Init+0x1bc>
 80034bc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80034c0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80034c4:	f023 030f 	bic.w	r3, r3, #15
 80034c8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a2b      	ldr	r2, [pc, #172]	; (800357c <HAL_I2S_Init+0x278>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d101      	bne.n	80034d8 <HAL_I2S_Init+0x1d4>
 80034d4:	4b2a      	ldr	r3, [pc, #168]	; (8003580 <HAL_I2S_Init+0x27c>)
 80034d6:	e001      	b.n	80034dc <HAL_I2S_Init+0x1d8>
 80034d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034dc:	2202      	movs	r2, #2
 80034de:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a25      	ldr	r2, [pc, #148]	; (800357c <HAL_I2S_Init+0x278>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d101      	bne.n	80034ee <HAL_I2S_Init+0x1ea>
 80034ea:	4b25      	ldr	r3, [pc, #148]	; (8003580 <HAL_I2S_Init+0x27c>)
 80034ec:	e001      	b.n	80034f2 <HAL_I2S_Init+0x1ee>
 80034ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034fe:	d003      	beq.n	8003508 <HAL_I2S_Init+0x204>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d103      	bne.n	8003510 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003508:	f44f 7380 	mov.w	r3, #256	; 0x100
 800350c:	613b      	str	r3, [r7, #16]
 800350e:	e001      	b.n	8003514 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003510:	2300      	movs	r3, #0
 8003512:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800351e:	4313      	orrs	r3, r2
 8003520:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003528:	4313      	orrs	r3, r2
 800352a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003532:	4313      	orrs	r3, r2
 8003534:	b29a      	uxth	r2, r3
 8003536:	897b      	ldrh	r3, [r7, #10]
 8003538:	4313      	orrs	r3, r2
 800353a:	b29b      	uxth	r3, r3
 800353c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003540:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a0d      	ldr	r2, [pc, #52]	; (800357c <HAL_I2S_Init+0x278>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d101      	bne.n	8003550 <HAL_I2S_Init+0x24c>
 800354c:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <HAL_I2S_Init+0x27c>)
 800354e:	e001      	b.n	8003554 <HAL_I2S_Init+0x250>
 8003550:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003554:	897a      	ldrh	r2, [r7, #10]
 8003556:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3720      	adds	r7, #32
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	0800367b 	.word	0x0800367b
 8003574:	cccccccd 	.word	0xcccccccd
 8003578:	08003791 	.word	0x08003791
 800357c:	40003800 	.word	0x40003800
 8003580:	40003400 	.word	0x40003400

08003584 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	881a      	ldrh	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	1c9a      	adds	r2, r3, #2
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3b01      	subs	r3, #1
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10e      	bne.n	8003614 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003604:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7ff ffb8 	bl	8003584 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003614:	bf00      	nop
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68da      	ldr	r2, [r3, #12]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362e:	b292      	uxth	r2, r2
 8003630:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003636:	1c9a      	adds	r2, r3, #2
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003640:	b29b      	uxth	r3, r3
 8003642:	3b01      	subs	r3, #1
 8003644:	b29a      	uxth	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800364e:	b29b      	uxth	r3, r3
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10e      	bne.n	8003672 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003662:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f7ff ff93 	bl	8003598 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003672:	bf00      	nop
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b086      	sub	sp, #24
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b04      	cmp	r3, #4
 8003694:	d13a      	bne.n	800370c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b01      	cmp	r3, #1
 800369e:	d109      	bne.n	80036b4 <I2S_IRQHandler+0x3a>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036aa:	2b40      	cmp	r3, #64	; 0x40
 80036ac:	d102      	bne.n	80036b4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7ff ffb4 	bl	800361c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ba:	2b40      	cmp	r3, #64	; 0x40
 80036bc:	d126      	bne.n	800370c <I2S_IRQHandler+0x92>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0320 	and.w	r3, r3, #32
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d11f      	bne.n	800370c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685a      	ldr	r2, [r3, #4]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036da:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036dc:	2300      	movs	r3, #0
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	613b      	str	r3, [r7, #16]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	613b      	str	r3, [r7, #16]
 80036f0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fe:	f043 0202 	orr.w	r2, r3, #2
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff ff50 	bl	80035ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b03      	cmp	r3, #3
 8003716:	d136      	bne.n	8003786 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b02      	cmp	r3, #2
 8003720:	d109      	bne.n	8003736 <I2S_IRQHandler+0xbc>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800372c:	2b80      	cmp	r3, #128	; 0x80
 800372e:	d102      	bne.n	8003736 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f7ff ff45 	bl	80035c0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b08      	cmp	r3, #8
 800373e:	d122      	bne.n	8003786 <I2S_IRQHandler+0x10c>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f003 0320 	and.w	r3, r3, #32
 800374a:	2b20      	cmp	r3, #32
 800374c:	d11b      	bne.n	8003786 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800375c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003778:	f043 0204 	orr.w	r2, r3, #4
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7ff ff13 	bl	80035ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003786:	bf00      	nop
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a92      	ldr	r2, [pc, #584]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d101      	bne.n	80037ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80037aa:	4b92      	ldr	r3, [pc, #584]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037ac:	e001      	b.n	80037b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80037ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a8b      	ldr	r2, [pc, #556]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d101      	bne.n	80037cc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80037c8:	4b8a      	ldr	r3, [pc, #552]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037ca:	e001      	b.n	80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80037cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037dc:	d004      	beq.n	80037e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f040 8099 	bne.w	800391a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d107      	bne.n	8003802 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d002      	beq.n	8003802 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 f925 	bl	8003a4c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b01      	cmp	r3, #1
 800380a:	d107      	bne.n	800381c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f9c8 	bl	8003bac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003822:	2b40      	cmp	r3, #64	; 0x40
 8003824:	d13a      	bne.n	800389c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d035      	beq.n	800389c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a6e      	ldr	r2, [pc, #440]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d101      	bne.n	800383e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800383a:	4b6e      	ldr	r3, [pc, #440]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800383c:	e001      	b.n	8003842 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800383e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4969      	ldr	r1, [pc, #420]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800384a:	428b      	cmp	r3, r1
 800384c:	d101      	bne.n	8003852 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800384e:	4b69      	ldr	r3, [pc, #420]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003850:	e001      	b.n	8003856 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003852:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003856:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800385a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800386a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800386c:	2300      	movs	r3, #0
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	60fb      	str	r3, [r7, #12]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388e:	f043 0202 	orr.w	r2, r3, #2
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7ff fe88 	bl	80035ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	f040 80c3 	bne.w	8003a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f003 0320 	and.w	r3, r3, #32
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 80bd 	beq.w	8003a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038c2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a49      	ldr	r2, [pc, #292]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d101      	bne.n	80038d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80038ce:	4b49      	ldr	r3, [pc, #292]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038d0:	e001      	b.n	80038d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80038d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4944      	ldr	r1, [pc, #272]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038de:	428b      	cmp	r3, r1
 80038e0:	d101      	bne.n	80038e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80038e2:	4b44      	ldr	r3, [pc, #272]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038e4:	e001      	b.n	80038ea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80038e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038ee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80038f0:	2300      	movs	r3, #0
 80038f2:	60bb      	str	r3, [r7, #8]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	60bb      	str	r3, [r7, #8]
 80038fc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390a:	f043 0204 	orr.w	r2, r3, #4
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7ff fe4a 	bl	80035ac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003918:	e089      	b.n	8003a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b02      	cmp	r3, #2
 8003922:	d107      	bne.n	8003934 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 f8be 	bl	8003ab0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b01      	cmp	r3, #1
 800393c:	d107      	bne.n	800394e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003944:	2b00      	cmp	r3, #0
 8003946:	d002      	beq.n	800394e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f8fd 	bl	8003b48 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003954:	2b40      	cmp	r3, #64	; 0x40
 8003956:	d12f      	bne.n	80039b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f003 0320 	and.w	r3, r3, #32
 800395e:	2b00      	cmp	r3, #0
 8003960:	d02a      	beq.n	80039b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003970:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a1e      	ldr	r2, [pc, #120]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d101      	bne.n	8003980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800397c:	4b1d      	ldr	r3, [pc, #116]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800397e:	e001      	b.n	8003984 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003980:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4919      	ldr	r1, [pc, #100]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800398c:	428b      	cmp	r3, r1
 800398e:	d101      	bne.n	8003994 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003990:	4b18      	ldr	r3, [pc, #96]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003992:	e001      	b.n	8003998 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003994:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003998:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800399c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039aa:	f043 0202 	orr.w	r2, r3, #2
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff fdfa 	bl	80035ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b08      	cmp	r3, #8
 80039c0:	d136      	bne.n	8003a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f003 0320 	and.w	r3, r3, #32
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d031      	beq.n	8003a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a07      	ldr	r2, [pc, #28]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d101      	bne.n	80039da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80039d6:	4b07      	ldr	r3, [pc, #28]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039d8:	e001      	b.n	80039de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80039da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4902      	ldr	r1, [pc, #8]	; (80039f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039e6:	428b      	cmp	r3, r1
 80039e8:	d106      	bne.n	80039f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80039ea:	4b02      	ldr	r3, [pc, #8]	; (80039f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039ec:	e006      	b.n	80039fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80039ee:	bf00      	nop
 80039f0:	40003800 	.word	0x40003800
 80039f4:	40003400 	.word	0x40003400
 80039f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a00:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a10:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1e:	f043 0204 	orr.w	r2, r3, #4
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7ff fdc0 	bl	80035ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a2c:	e000      	b.n	8003a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003a2e:	bf00      	nop
}
 8003a30:	bf00      	nop
 8003a32:	3720      	adds	r7, #32
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a58:	1c99      	adds	r1, r3, #2
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6251      	str	r1, [r2, #36]	; 0x24
 8003a5e:	881a      	ldrh	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d113      	bne.n	8003aa6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a8c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d106      	bne.n	8003aa6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7ff ffc9 	bl	8003a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003aa6:	bf00      	nop
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	1c99      	adds	r1, r3, #2
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6251      	str	r1, [r2, #36]	; 0x24
 8003ac2:	8819      	ldrh	r1, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a1d      	ldr	r2, [pc, #116]	; (8003b40 <I2SEx_TxISR_I2SExt+0x90>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d101      	bne.n	8003ad2 <I2SEx_TxISR_I2SExt+0x22>
 8003ace:	4b1d      	ldr	r3, [pc, #116]	; (8003b44 <I2SEx_TxISR_I2SExt+0x94>)
 8003ad0:	e001      	b.n	8003ad6 <I2SEx_TxISR_I2SExt+0x26>
 8003ad2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ad6:	460a      	mov	r2, r1
 8003ad8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d121      	bne.n	8003b36 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a12      	ldr	r2, [pc, #72]	; (8003b40 <I2SEx_TxISR_I2SExt+0x90>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d101      	bne.n	8003b00 <I2SEx_TxISR_I2SExt+0x50>
 8003afc:	4b11      	ldr	r3, [pc, #68]	; (8003b44 <I2SEx_TxISR_I2SExt+0x94>)
 8003afe:	e001      	b.n	8003b04 <I2SEx_TxISR_I2SExt+0x54>
 8003b00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	490d      	ldr	r1, [pc, #52]	; (8003b40 <I2SEx_TxISR_I2SExt+0x90>)
 8003b0c:	428b      	cmp	r3, r1
 8003b0e:	d101      	bne.n	8003b14 <I2SEx_TxISR_I2SExt+0x64>
 8003b10:	4b0c      	ldr	r3, [pc, #48]	; (8003b44 <I2SEx_TxISR_I2SExt+0x94>)
 8003b12:	e001      	b.n	8003b18 <I2SEx_TxISR_I2SExt+0x68>
 8003b14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b1c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d106      	bne.n	8003b36 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7ff ff81 	bl	8003a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b36:	bf00      	nop
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40003800 	.word	0x40003800
 8003b44:	40003400 	.word	0x40003400

08003b48 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68d8      	ldr	r0, [r3, #12]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5a:	1c99      	adds	r1, r3, #2
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003b60:	b282      	uxth	r2, r0
 8003b62:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d113      	bne.n	8003ba4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b8a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d106      	bne.n	8003ba4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f7ff ff4a 	bl	8003a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ba4:	bf00      	nop
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a20      	ldr	r2, [pc, #128]	; (8003c3c <I2SEx_RxISR_I2SExt+0x90>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d101      	bne.n	8003bc2 <I2SEx_RxISR_I2SExt+0x16>
 8003bbe:	4b20      	ldr	r3, [pc, #128]	; (8003c40 <I2SEx_RxISR_I2SExt+0x94>)
 8003bc0:	e001      	b.n	8003bc6 <I2SEx_RxISR_I2SExt+0x1a>
 8003bc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003bc6:	68d8      	ldr	r0, [r3, #12]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bcc:	1c99      	adds	r1, r3, #2
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003bd2:	b282      	uxth	r2, r0
 8003bd4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d121      	bne.n	8003c32 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a12      	ldr	r2, [pc, #72]	; (8003c3c <I2SEx_RxISR_I2SExt+0x90>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d101      	bne.n	8003bfc <I2SEx_RxISR_I2SExt+0x50>
 8003bf8:	4b11      	ldr	r3, [pc, #68]	; (8003c40 <I2SEx_RxISR_I2SExt+0x94>)
 8003bfa:	e001      	b.n	8003c00 <I2SEx_RxISR_I2SExt+0x54>
 8003bfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	490d      	ldr	r1, [pc, #52]	; (8003c3c <I2SEx_RxISR_I2SExt+0x90>)
 8003c08:	428b      	cmp	r3, r1
 8003c0a:	d101      	bne.n	8003c10 <I2SEx_RxISR_I2SExt+0x64>
 8003c0c:	4b0c      	ldr	r3, [pc, #48]	; (8003c40 <I2SEx_RxISR_I2SExt+0x94>)
 8003c0e:	e001      	b.n	8003c14 <I2SEx_RxISR_I2SExt+0x68>
 8003c10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c14:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003c18:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d106      	bne.n	8003c32 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f7ff ff03 	bl	8003a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c32:	bf00      	nop
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40003800 	.word	0x40003800
 8003c40:	40003400 	.word	0x40003400

08003c44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e267      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d075      	beq.n	8003d4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c62:	4b88      	ldr	r3, [pc, #544]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 030c 	and.w	r3, r3, #12
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	d00c      	beq.n	8003c88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c6e:	4b85      	ldr	r3, [pc, #532]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d112      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7a:	4b82      	ldr	r3, [pc, #520]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c86:	d10b      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c88:	4b7e      	ldr	r3, [pc, #504]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d05b      	beq.n	8003d4c <HAL_RCC_OscConfig+0x108>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d157      	bne.n	8003d4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e242      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca8:	d106      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x74>
 8003caa:	4b76      	ldr	r3, [pc, #472]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a75      	ldr	r2, [pc, #468]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cb4:	6013      	str	r3, [r2, #0]
 8003cb6:	e01d      	b.n	8003cf4 <HAL_RCC_OscConfig+0xb0>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cc0:	d10c      	bne.n	8003cdc <HAL_RCC_OscConfig+0x98>
 8003cc2:	4b70      	ldr	r3, [pc, #448]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a6f      	ldr	r2, [pc, #444]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	4b6d      	ldr	r3, [pc, #436]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a6c      	ldr	r2, [pc, #432]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cd8:	6013      	str	r3, [r2, #0]
 8003cda:	e00b      	b.n	8003cf4 <HAL_RCC_OscConfig+0xb0>
 8003cdc:	4b69      	ldr	r3, [pc, #420]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a68      	ldr	r2, [pc, #416]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ce6:	6013      	str	r3, [r2, #0]
 8003ce8:	4b66      	ldr	r3, [pc, #408]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a65      	ldr	r2, [pc, #404]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d013      	beq.n	8003d24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cfc:	f7fd f8be 	bl	8000e7c <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d04:	f7fd f8ba 	bl	8000e7c <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b64      	cmp	r3, #100	; 0x64
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e207      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d16:	4b5b      	ldr	r3, [pc, #364]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d0f0      	beq.n	8003d04 <HAL_RCC_OscConfig+0xc0>
 8003d22:	e014      	b.n	8003d4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d24:	f7fd f8aa 	bl	8000e7c <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d2c:	f7fd f8a6 	bl	8000e7c <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b64      	cmp	r3, #100	; 0x64
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e1f3      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d3e:	4b51      	ldr	r3, [pc, #324]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0xe8>
 8003d4a:	e000      	b.n	8003d4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d063      	beq.n	8003e22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d5a:	4b4a      	ldr	r3, [pc, #296]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f003 030c 	and.w	r3, r3, #12
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00b      	beq.n	8003d7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d66:	4b47      	ldr	r3, [pc, #284]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d6e:	2b08      	cmp	r3, #8
 8003d70:	d11c      	bne.n	8003dac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d72:	4b44      	ldr	r3, [pc, #272]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d116      	bne.n	8003dac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d7e:	4b41      	ldr	r3, [pc, #260]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d005      	beq.n	8003d96 <HAL_RCC_OscConfig+0x152>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d001      	beq.n	8003d96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e1c7      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d96:	4b3b      	ldr	r3, [pc, #236]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	4937      	ldr	r1, [pc, #220]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003daa:	e03a      	b.n	8003e22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d020      	beq.n	8003df6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003db4:	4b34      	ldr	r3, [pc, #208]	; (8003e88 <HAL_RCC_OscConfig+0x244>)
 8003db6:	2201      	movs	r2, #1
 8003db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dba:	f7fd f85f 	bl	8000e7c <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dc2:	f7fd f85b 	bl	8000e7c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e1a8      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd4:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0f0      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de0:	4b28      	ldr	r3, [pc, #160]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	4925      	ldr	r1, [pc, #148]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	600b      	str	r3, [r1, #0]
 8003df4:	e015      	b.n	8003e22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003df6:	4b24      	ldr	r3, [pc, #144]	; (8003e88 <HAL_RCC_OscConfig+0x244>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfc:	f7fd f83e 	bl	8000e7c <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e04:	f7fd f83a 	bl	8000e7c <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e187      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e16:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f0      	bne.n	8003e04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d036      	beq.n	8003e9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d016      	beq.n	8003e64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e36:	4b15      	ldr	r3, [pc, #84]	; (8003e8c <HAL_RCC_OscConfig+0x248>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3c:	f7fd f81e 	bl	8000e7c <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e44:	f7fd f81a 	bl	8000e7c <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e167      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e56:	4b0b      	ldr	r3, [pc, #44]	; (8003e84 <HAL_RCC_OscConfig+0x240>)
 8003e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d0f0      	beq.n	8003e44 <HAL_RCC_OscConfig+0x200>
 8003e62:	e01b      	b.n	8003e9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e64:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <HAL_RCC_OscConfig+0x248>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e6a:	f7fd f807 	bl	8000e7c <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e70:	e00e      	b.n	8003e90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e72:	f7fd f803 	bl	8000e7c <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d907      	bls.n	8003e90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e150      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
 8003e84:	40023800 	.word	0x40023800
 8003e88:	42470000 	.word	0x42470000
 8003e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e90:	4b88      	ldr	r3, [pc, #544]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1ea      	bne.n	8003e72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 8097 	beq.w	8003fd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eae:	4b81      	ldr	r3, [pc, #516]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10f      	bne.n	8003eda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60bb      	str	r3, [r7, #8]
 8003ebe:	4b7d      	ldr	r3, [pc, #500]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	4a7c      	ldr	r2, [pc, #496]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8003eca:	4b7a      	ldr	r3, [pc, #488]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eda:	4b77      	ldr	r3, [pc, #476]	; (80040b8 <HAL_RCC_OscConfig+0x474>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d118      	bne.n	8003f18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ee6:	4b74      	ldr	r3, [pc, #464]	; (80040b8 <HAL_RCC_OscConfig+0x474>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a73      	ldr	r2, [pc, #460]	; (80040b8 <HAL_RCC_OscConfig+0x474>)
 8003eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef2:	f7fc ffc3 	bl	8000e7c <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003efa:	f7fc ffbf 	bl	8000e7c <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e10c      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0c:	4b6a      	ldr	r3, [pc, #424]	; (80040b8 <HAL_RCC_OscConfig+0x474>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0f0      	beq.n	8003efa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d106      	bne.n	8003f2e <HAL_RCC_OscConfig+0x2ea>
 8003f20:	4b64      	ldr	r3, [pc, #400]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f24:	4a63      	ldr	r2, [pc, #396]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f26:	f043 0301 	orr.w	r3, r3, #1
 8003f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f2c:	e01c      	b.n	8003f68 <HAL_RCC_OscConfig+0x324>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	2b05      	cmp	r3, #5
 8003f34:	d10c      	bne.n	8003f50 <HAL_RCC_OscConfig+0x30c>
 8003f36:	4b5f      	ldr	r3, [pc, #380]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3a:	4a5e      	ldr	r2, [pc, #376]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f3c:	f043 0304 	orr.w	r3, r3, #4
 8003f40:	6713      	str	r3, [r2, #112]	; 0x70
 8003f42:	4b5c      	ldr	r3, [pc, #368]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f46:	4a5b      	ldr	r2, [pc, #364]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f48:	f043 0301 	orr.w	r3, r3, #1
 8003f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f4e:	e00b      	b.n	8003f68 <HAL_RCC_OscConfig+0x324>
 8003f50:	4b58      	ldr	r3, [pc, #352]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f54:	4a57      	ldr	r2, [pc, #348]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f56:	f023 0301 	bic.w	r3, r3, #1
 8003f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f5c:	4b55      	ldr	r3, [pc, #340]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f60:	4a54      	ldr	r2, [pc, #336]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f62:	f023 0304 	bic.w	r3, r3, #4
 8003f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d015      	beq.n	8003f9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f70:	f7fc ff84 	bl	8000e7c <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f76:	e00a      	b.n	8003f8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f78:	f7fc ff80 	bl	8000e7c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e0cb      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8e:	4b49      	ldr	r3, [pc, #292]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0ee      	beq.n	8003f78 <HAL_RCC_OscConfig+0x334>
 8003f9a:	e014      	b.n	8003fc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f9c:	f7fc ff6e 	bl	8000e7c <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa2:	e00a      	b.n	8003fba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fa4:	f7fc ff6a 	bl	8000e7c <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e0b5      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fba:	4b3e      	ldr	r3, [pc, #248]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1ee      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fc6:	7dfb      	ldrb	r3, [r7, #23]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d105      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fcc:	4b39      	ldr	r3, [pc, #228]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd0:	4a38      	ldr	r2, [pc, #224]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 80a1 	beq.w	8004124 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fe2:	4b34      	ldr	r3, [pc, #208]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 030c 	and.w	r3, r3, #12
 8003fea:	2b08      	cmp	r3, #8
 8003fec:	d05c      	beq.n	80040a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d141      	bne.n	800407a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ff6:	4b31      	ldr	r3, [pc, #196]	; (80040bc <HAL_RCC_OscConfig+0x478>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffc:	f7fc ff3e 	bl	8000e7c <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004002:	e008      	b.n	8004016 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004004:	f7fc ff3a 	bl	8000e7c <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e087      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004016:	4b27      	ldr	r3, [pc, #156]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1f0      	bne.n	8004004 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	69da      	ldr	r2, [r3, #28]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	431a      	orrs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004030:	019b      	lsls	r3, r3, #6
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004038:	085b      	lsrs	r3, r3, #1
 800403a:	3b01      	subs	r3, #1
 800403c:	041b      	lsls	r3, r3, #16
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004044:	061b      	lsls	r3, r3, #24
 8004046:	491b      	ldr	r1, [pc, #108]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 8004048:	4313      	orrs	r3, r2
 800404a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800404c:	4b1b      	ldr	r3, [pc, #108]	; (80040bc <HAL_RCC_OscConfig+0x478>)
 800404e:	2201      	movs	r2, #1
 8004050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004052:	f7fc ff13 	bl	8000e7c <HAL_GetTick>
 8004056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004058:	e008      	b.n	800406c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800405a:	f7fc ff0f 	bl	8000e7c <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	2b02      	cmp	r3, #2
 8004066:	d901      	bls.n	800406c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e05c      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800406c:	4b11      	ldr	r3, [pc, #68]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d0f0      	beq.n	800405a <HAL_RCC_OscConfig+0x416>
 8004078:	e054      	b.n	8004124 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800407a:	4b10      	ldr	r3, [pc, #64]	; (80040bc <HAL_RCC_OscConfig+0x478>)
 800407c:	2200      	movs	r2, #0
 800407e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004080:	f7fc fefc 	bl	8000e7c <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004088:	f7fc fef8 	bl	8000e7c <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e045      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800409a:	4b06      	ldr	r3, [pc, #24]	; (80040b4 <HAL_RCC_OscConfig+0x470>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1f0      	bne.n	8004088 <HAL_RCC_OscConfig+0x444>
 80040a6:	e03d      	b.n	8004124 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d107      	bne.n	80040c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e038      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
 80040b4:	40023800 	.word	0x40023800
 80040b8:	40007000 	.word	0x40007000
 80040bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040c0:	4b1b      	ldr	r3, [pc, #108]	; (8004130 <HAL_RCC_OscConfig+0x4ec>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d028      	beq.n	8004120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040d8:	429a      	cmp	r2, r3
 80040da:	d121      	bne.n	8004120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d11a      	bne.n	8004120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040f0:	4013      	ands	r3, r2
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d111      	bne.n	8004120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004106:	085b      	lsrs	r3, r3, #1
 8004108:	3b01      	subs	r3, #1
 800410a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800410c:	429a      	cmp	r2, r3
 800410e:	d107      	bne.n	8004120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800411c:	429a      	cmp	r2, r3
 800411e:	d001      	beq.n	8004124 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e000      	b.n	8004126 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40023800 	.word	0x40023800

08004134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d101      	bne.n	8004148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e0cc      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004148:	4b68      	ldr	r3, [pc, #416]	; (80042ec <HAL_RCC_ClockConfig+0x1b8>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0307 	and.w	r3, r3, #7
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	429a      	cmp	r2, r3
 8004154:	d90c      	bls.n	8004170 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004156:	4b65      	ldr	r3, [pc, #404]	; (80042ec <HAL_RCC_ClockConfig+0x1b8>)
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800415e:	4b63      	ldr	r3, [pc, #396]	; (80042ec <HAL_RCC_ClockConfig+0x1b8>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	429a      	cmp	r2, r3
 800416a:	d001      	beq.n	8004170 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e0b8      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d020      	beq.n	80041be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004188:	4b59      	ldr	r3, [pc, #356]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	4a58      	ldr	r2, [pc, #352]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 800418e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004192:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 0308 	and.w	r3, r3, #8
 800419c:	2b00      	cmp	r3, #0
 800419e:	d005      	beq.n	80041ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041a0:	4b53      	ldr	r3, [pc, #332]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	4a52      	ldr	r2, [pc, #328]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041ac:	4b50      	ldr	r3, [pc, #320]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	494d      	ldr	r1, [pc, #308]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d044      	beq.n	8004254 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d107      	bne.n	80041e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d2:	4b47      	ldr	r3, [pc, #284]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d119      	bne.n	8004212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e07f      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d003      	beq.n	80041f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041ee:	2b03      	cmp	r3, #3
 80041f0:	d107      	bne.n	8004202 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041f2:	4b3f      	ldr	r3, [pc, #252]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d109      	bne.n	8004212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e06f      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004202:	4b3b      	ldr	r3, [pc, #236]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e067      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004212:	4b37      	ldr	r3, [pc, #220]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f023 0203 	bic.w	r2, r3, #3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	4934      	ldr	r1, [pc, #208]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004220:	4313      	orrs	r3, r2
 8004222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004224:	f7fc fe2a 	bl	8000e7c <HAL_GetTick>
 8004228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422a:	e00a      	b.n	8004242 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800422c:	f7fc fe26 	bl	8000e7c <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	f241 3288 	movw	r2, #5000	; 0x1388
 800423a:	4293      	cmp	r3, r2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e04f      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004242:	4b2b      	ldr	r3, [pc, #172]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 020c 	and.w	r2, r3, #12
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	429a      	cmp	r2, r3
 8004252:	d1eb      	bne.n	800422c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004254:	4b25      	ldr	r3, [pc, #148]	; (80042ec <HAL_RCC_ClockConfig+0x1b8>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	683a      	ldr	r2, [r7, #0]
 800425e:	429a      	cmp	r2, r3
 8004260:	d20c      	bcs.n	800427c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004262:	4b22      	ldr	r3, [pc, #136]	; (80042ec <HAL_RCC_ClockConfig+0x1b8>)
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	b2d2      	uxtb	r2, r2
 8004268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800426a:	4b20      	ldr	r3, [pc, #128]	; (80042ec <HAL_RCC_ClockConfig+0x1b8>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	683a      	ldr	r2, [r7, #0]
 8004274:	429a      	cmp	r2, r3
 8004276:	d001      	beq.n	800427c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e032      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b00      	cmp	r3, #0
 8004286:	d008      	beq.n	800429a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004288:	4b19      	ldr	r3, [pc, #100]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	4916      	ldr	r1, [pc, #88]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004296:	4313      	orrs	r3, r2
 8004298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0308 	and.w	r3, r3, #8
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d009      	beq.n	80042ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042a6:	4b12      	ldr	r3, [pc, #72]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	00db      	lsls	r3, r3, #3
 80042b4:	490e      	ldr	r1, [pc, #56]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042ba:	f000 f821 	bl	8004300 <HAL_RCC_GetSysClockFreq>
 80042be:	4602      	mov	r2, r0
 80042c0:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	091b      	lsrs	r3, r3, #4
 80042c6:	f003 030f 	and.w	r3, r3, #15
 80042ca:	490a      	ldr	r1, [pc, #40]	; (80042f4 <HAL_RCC_ClockConfig+0x1c0>)
 80042cc:	5ccb      	ldrb	r3, [r1, r3]
 80042ce:	fa22 f303 	lsr.w	r3, r2, r3
 80042d2:	4a09      	ldr	r2, [pc, #36]	; (80042f8 <HAL_RCC_ClockConfig+0x1c4>)
 80042d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042d6:	4b09      	ldr	r3, [pc, #36]	; (80042fc <HAL_RCC_ClockConfig+0x1c8>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fc fd8a 	bl	8000df4 <HAL_InitTick>

  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	40023c00 	.word	0x40023c00
 80042f0:	40023800 	.word	0x40023800
 80042f4:	0800814c 	.word	0x0800814c
 80042f8:	20000000 	.word	0x20000000
 80042fc:	20000004 	.word	0x20000004

08004300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004304:	b094      	sub	sp, #80	; 0x50
 8004306:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	647b      	str	r3, [r7, #68]	; 0x44
 800430c:	2300      	movs	r3, #0
 800430e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004310:	2300      	movs	r3, #0
 8004312:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004318:	4b79      	ldr	r3, [pc, #484]	; (8004500 <HAL_RCC_GetSysClockFreq+0x200>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f003 030c 	and.w	r3, r3, #12
 8004320:	2b08      	cmp	r3, #8
 8004322:	d00d      	beq.n	8004340 <HAL_RCC_GetSysClockFreq+0x40>
 8004324:	2b08      	cmp	r3, #8
 8004326:	f200 80e1 	bhi.w	80044ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800432a:	2b00      	cmp	r3, #0
 800432c:	d002      	beq.n	8004334 <HAL_RCC_GetSysClockFreq+0x34>
 800432e:	2b04      	cmp	r3, #4
 8004330:	d003      	beq.n	800433a <HAL_RCC_GetSysClockFreq+0x3a>
 8004332:	e0db      	b.n	80044ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004334:	4b73      	ldr	r3, [pc, #460]	; (8004504 <HAL_RCC_GetSysClockFreq+0x204>)
 8004336:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004338:	e0db      	b.n	80044f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800433a:	4b73      	ldr	r3, [pc, #460]	; (8004508 <HAL_RCC_GetSysClockFreq+0x208>)
 800433c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800433e:	e0d8      	b.n	80044f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004340:	4b6f      	ldr	r3, [pc, #444]	; (8004500 <HAL_RCC_GetSysClockFreq+0x200>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004348:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800434a:	4b6d      	ldr	r3, [pc, #436]	; (8004500 <HAL_RCC_GetSysClockFreq+0x200>)
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d063      	beq.n	800441e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004356:	4b6a      	ldr	r3, [pc, #424]	; (8004500 <HAL_RCC_GetSysClockFreq+0x200>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	099b      	lsrs	r3, r3, #6
 800435c:	2200      	movs	r2, #0
 800435e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004360:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004368:	633b      	str	r3, [r7, #48]	; 0x30
 800436a:	2300      	movs	r3, #0
 800436c:	637b      	str	r3, [r7, #52]	; 0x34
 800436e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004372:	4622      	mov	r2, r4
 8004374:	462b      	mov	r3, r5
 8004376:	f04f 0000 	mov.w	r0, #0
 800437a:	f04f 0100 	mov.w	r1, #0
 800437e:	0159      	lsls	r1, r3, #5
 8004380:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004384:	0150      	lsls	r0, r2, #5
 8004386:	4602      	mov	r2, r0
 8004388:	460b      	mov	r3, r1
 800438a:	4621      	mov	r1, r4
 800438c:	1a51      	subs	r1, r2, r1
 800438e:	6139      	str	r1, [r7, #16]
 8004390:	4629      	mov	r1, r5
 8004392:	eb63 0301 	sbc.w	r3, r3, r1
 8004396:	617b      	str	r3, [r7, #20]
 8004398:	f04f 0200 	mov.w	r2, #0
 800439c:	f04f 0300 	mov.w	r3, #0
 80043a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043a4:	4659      	mov	r1, fp
 80043a6:	018b      	lsls	r3, r1, #6
 80043a8:	4651      	mov	r1, sl
 80043aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043ae:	4651      	mov	r1, sl
 80043b0:	018a      	lsls	r2, r1, #6
 80043b2:	4651      	mov	r1, sl
 80043b4:	ebb2 0801 	subs.w	r8, r2, r1
 80043b8:	4659      	mov	r1, fp
 80043ba:	eb63 0901 	sbc.w	r9, r3, r1
 80043be:	f04f 0200 	mov.w	r2, #0
 80043c2:	f04f 0300 	mov.w	r3, #0
 80043c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043d2:	4690      	mov	r8, r2
 80043d4:	4699      	mov	r9, r3
 80043d6:	4623      	mov	r3, r4
 80043d8:	eb18 0303 	adds.w	r3, r8, r3
 80043dc:	60bb      	str	r3, [r7, #8]
 80043de:	462b      	mov	r3, r5
 80043e0:	eb49 0303 	adc.w	r3, r9, r3
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	f04f 0200 	mov.w	r2, #0
 80043ea:	f04f 0300 	mov.w	r3, #0
 80043ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043f2:	4629      	mov	r1, r5
 80043f4:	024b      	lsls	r3, r1, #9
 80043f6:	4621      	mov	r1, r4
 80043f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043fc:	4621      	mov	r1, r4
 80043fe:	024a      	lsls	r2, r1, #9
 8004400:	4610      	mov	r0, r2
 8004402:	4619      	mov	r1, r3
 8004404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004406:	2200      	movs	r2, #0
 8004408:	62bb      	str	r3, [r7, #40]	; 0x28
 800440a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800440c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004410:	f7fb feda 	bl	80001c8 <__aeabi_uldivmod>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	4613      	mov	r3, r2
 800441a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800441c:	e058      	b.n	80044d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800441e:	4b38      	ldr	r3, [pc, #224]	; (8004500 <HAL_RCC_GetSysClockFreq+0x200>)
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	099b      	lsrs	r3, r3, #6
 8004424:	2200      	movs	r2, #0
 8004426:	4618      	mov	r0, r3
 8004428:	4611      	mov	r1, r2
 800442a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800442e:	623b      	str	r3, [r7, #32]
 8004430:	2300      	movs	r3, #0
 8004432:	627b      	str	r3, [r7, #36]	; 0x24
 8004434:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004438:	4642      	mov	r2, r8
 800443a:	464b      	mov	r3, r9
 800443c:	f04f 0000 	mov.w	r0, #0
 8004440:	f04f 0100 	mov.w	r1, #0
 8004444:	0159      	lsls	r1, r3, #5
 8004446:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800444a:	0150      	lsls	r0, r2, #5
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	4641      	mov	r1, r8
 8004452:	ebb2 0a01 	subs.w	sl, r2, r1
 8004456:	4649      	mov	r1, r9
 8004458:	eb63 0b01 	sbc.w	fp, r3, r1
 800445c:	f04f 0200 	mov.w	r2, #0
 8004460:	f04f 0300 	mov.w	r3, #0
 8004464:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004468:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800446c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004470:	ebb2 040a 	subs.w	r4, r2, sl
 8004474:	eb63 050b 	sbc.w	r5, r3, fp
 8004478:	f04f 0200 	mov.w	r2, #0
 800447c:	f04f 0300 	mov.w	r3, #0
 8004480:	00eb      	lsls	r3, r5, #3
 8004482:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004486:	00e2      	lsls	r2, r4, #3
 8004488:	4614      	mov	r4, r2
 800448a:	461d      	mov	r5, r3
 800448c:	4643      	mov	r3, r8
 800448e:	18e3      	adds	r3, r4, r3
 8004490:	603b      	str	r3, [r7, #0]
 8004492:	464b      	mov	r3, r9
 8004494:	eb45 0303 	adc.w	r3, r5, r3
 8004498:	607b      	str	r3, [r7, #4]
 800449a:	f04f 0200 	mov.w	r2, #0
 800449e:	f04f 0300 	mov.w	r3, #0
 80044a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044a6:	4629      	mov	r1, r5
 80044a8:	028b      	lsls	r3, r1, #10
 80044aa:	4621      	mov	r1, r4
 80044ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044b0:	4621      	mov	r1, r4
 80044b2:	028a      	lsls	r2, r1, #10
 80044b4:	4610      	mov	r0, r2
 80044b6:	4619      	mov	r1, r3
 80044b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044ba:	2200      	movs	r2, #0
 80044bc:	61bb      	str	r3, [r7, #24]
 80044be:	61fa      	str	r2, [r7, #28]
 80044c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044c4:	f7fb fe80 	bl	80001c8 <__aeabi_uldivmod>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4613      	mov	r3, r2
 80044ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <HAL_RCC_GetSysClockFreq+0x200>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	0c1b      	lsrs	r3, r3, #16
 80044d6:	f003 0303 	and.w	r3, r3, #3
 80044da:	3301      	adds	r3, #1
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80044e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044ea:	e002      	b.n	80044f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044ec:	4b05      	ldr	r3, [pc, #20]	; (8004504 <HAL_RCC_GetSysClockFreq+0x204>)
 80044ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3750      	adds	r7, #80	; 0x50
 80044f8:	46bd      	mov	sp, r7
 80044fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044fe:	bf00      	nop
 8004500:	40023800 	.word	0x40023800
 8004504:	00f42400 	.word	0x00f42400
 8004508:	007a1200 	.word	0x007a1200

0800450c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004510:	4b03      	ldr	r3, [pc, #12]	; (8004520 <HAL_RCC_GetHCLKFreq+0x14>)
 8004512:	681b      	ldr	r3, [r3, #0]
}
 8004514:	4618      	mov	r0, r3
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	20000000 	.word	0x20000000

08004524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004528:	f7ff fff0 	bl	800450c <HAL_RCC_GetHCLKFreq>
 800452c:	4602      	mov	r2, r0
 800452e:	4b05      	ldr	r3, [pc, #20]	; (8004544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	0a9b      	lsrs	r3, r3, #10
 8004534:	f003 0307 	and.w	r3, r3, #7
 8004538:	4903      	ldr	r1, [pc, #12]	; (8004548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800453a:	5ccb      	ldrb	r3, [r1, r3]
 800453c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004540:	4618      	mov	r0, r3
 8004542:	bd80      	pop	{r7, pc}
 8004544:	40023800 	.word	0x40023800
 8004548:	0800815c 	.word	0x0800815c

0800454c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d105      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004570:	2b00      	cmp	r3, #0
 8004572:	d035      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004574:	4b62      	ldr	r3, [pc, #392]	; (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800457a:	f7fc fc7f 	bl	8000e7c <HAL_GetTick>
 800457e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004580:	e008      	b.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004582:	f7fc fc7b 	bl	8000e7c <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d901      	bls.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e0b0      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004594:	4b5b      	ldr	r3, [pc, #364]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1f0      	bne.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	019a      	lsls	r2, r3, #6
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	071b      	lsls	r3, r3, #28
 80045ac:	4955      	ldr	r1, [pc, #340]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80045b4:	4b52      	ldr	r3, [pc, #328]	; (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80045b6:	2201      	movs	r2, #1
 80045b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80045ba:	f7fc fc5f 	bl	8000e7c <HAL_GetTick>
 80045be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80045c0:	e008      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80045c2:	f7fc fc5b 	bl	8000e7c <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e090      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80045d4:	4b4b      	ldr	r3, [pc, #300]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0f0      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f000 8083 	beq.w	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80045ee:	2300      	movs	r3, #0
 80045f0:	60fb      	str	r3, [r7, #12]
 80045f2:	4b44      	ldr	r3, [pc, #272]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	4a43      	ldr	r2, [pc, #268]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045fc:	6413      	str	r3, [r2, #64]	; 0x40
 80045fe:	4b41      	ldr	r3, [pc, #260]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004606:	60fb      	str	r3, [r7, #12]
 8004608:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800460a:	4b3f      	ldr	r3, [pc, #252]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a3e      	ldr	r2, [pc, #248]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004614:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004616:	f7fc fc31 	bl	8000e7c <HAL_GetTick>
 800461a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800461c:	e008      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800461e:	f7fc fc2d 	bl	8000e7c <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	2b02      	cmp	r3, #2
 800462a:	d901      	bls.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e062      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004630:	4b35      	ldr	r3, [pc, #212]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0f0      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800463c:	4b31      	ldr	r3, [pc, #196]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800463e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004640:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004644:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d02f      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	429a      	cmp	r2, r3
 8004658:	d028      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800465a:	4b2a      	ldr	r3, [pc, #168]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800465c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004662:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004664:	4b29      	ldr	r3, [pc, #164]	; (800470c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004666:	2201      	movs	r2, #1
 8004668:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800466a:	4b28      	ldr	r3, [pc, #160]	; (800470c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004670:	4a24      	ldr	r2, [pc, #144]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004676:	4b23      	ldr	r3, [pc, #140]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b01      	cmp	r3, #1
 8004680:	d114      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004682:	f7fc fbfb 	bl	8000e7c <HAL_GetTick>
 8004686:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004688:	e00a      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800468a:	f7fc fbf7 	bl	8000e7c <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	f241 3288 	movw	r2, #5000	; 0x1388
 8004698:	4293      	cmp	r3, r2
 800469a:	d901      	bls.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e02a      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a0:	4b18      	ldr	r3, [pc, #96]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0ee      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046b8:	d10d      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80046ba:	4b12      	ldr	r3, [pc, #72]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80046ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046ce:	490d      	ldr	r1, [pc, #52]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	608b      	str	r3, [r1, #8]
 80046d4:	e005      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80046d6:	4b0b      	ldr	r3, [pc, #44]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	4a0a      	ldr	r2, [pc, #40]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046dc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80046e0:	6093      	str	r3, [r2, #8]
 80046e2:	4b08      	ldr	r3, [pc, #32]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ee:	4905      	ldr	r1, [pc, #20]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3718      	adds	r7, #24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	42470068 	.word	0x42470068
 8004704:	40023800 	.word	0x40023800
 8004708:	40007000 	.word	0x40007000
 800470c:	42470e40 	.word	0x42470e40

08004710 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004710:	b480      	push	{r7}
 8004712:	b087      	sub	sp, #28
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004718:	2300      	movs	r3, #0
 800471a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004724:	2300      	movs	r3, #0
 8004726:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d13e      	bne.n	80047ac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800472e:	4b23      	ldr	r3, [pc, #140]	; (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d005      	beq.n	800474a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d12f      	bne.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004744:	4b1e      	ldr	r3, [pc, #120]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004746:	617b      	str	r3, [r7, #20]
          break;
 8004748:	e02f      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800474a:	4b1c      	ldr	r3, [pc, #112]	; (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004752:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004756:	d108      	bne.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004758:	4b18      	ldr	r3, [pc, #96]	; (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004760:	4a18      	ldr	r2, [pc, #96]	; (80047c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004762:	fbb2 f3f3 	udiv	r3, r2, r3
 8004766:	613b      	str	r3, [r7, #16]
 8004768:	e007      	b.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800476a:	4b14      	ldr	r3, [pc, #80]	; (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004772:	4a15      	ldr	r2, [pc, #84]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004774:	fbb2 f3f3 	udiv	r3, r2, r3
 8004778:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800477a:	4b10      	ldr	r3, [pc, #64]	; (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800477c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004780:	099b      	lsrs	r3, r3, #6
 8004782:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	fb02 f303 	mul.w	r3, r2, r3
 800478c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800478e:	4b0b      	ldr	r3, [pc, #44]	; (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004794:	0f1b      	lsrs	r3, r3, #28
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a0:	617b      	str	r3, [r7, #20]
          break;
 80047a2:	e002      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	617b      	str	r3, [r7, #20]
          break;
 80047a8:	bf00      	nop
        }
      }
      break;
 80047aa:	bf00      	nop
    }
  }
  return frequency;
 80047ac:	697b      	ldr	r3, [r7, #20]
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	371c      	adds	r7, #28
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	40023800 	.word	0x40023800
 80047c0:	00bb8000 	.word	0x00bb8000
 80047c4:	007a1200 	.word	0x007a1200
 80047c8:	00f42400 	.word	0x00f42400

080047cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e07b      	b.n	80048d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d108      	bne.n	80047f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047ee:	d009      	beq.n	8004804 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	61da      	str	r2, [r3, #28]
 80047f6:	e005      	b.n	8004804 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7fc f9d8 	bl	8000bd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800483a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800484c:	431a      	orrs	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	431a      	orrs	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004874:	431a      	orrs	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	69db      	ldr	r3, [r3, #28]
 800487a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a1b      	ldr	r3, [r3, #32]
 8004884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004888:	ea42 0103 	orr.w	r1, r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004890:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	0c1b      	lsrs	r3, r3, #16
 80048a2:	f003 0104 	and.w	r1, r3, #4
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048aa:	f003 0210 	and.w	r2, r3, #16
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	430a      	orrs	r2, r1
 80048b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	69da      	ldr	r2, [r3, #28]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048de:	b084      	sub	sp, #16
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	f107 001c 	add.w	r0, r7, #28
 80048ec:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80048f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d122      	bne.n	800493c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800490a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800491e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004920:	2b01      	cmp	r3, #1
 8004922:	d105      	bne.n	8004930 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f9bf 	bl	8004cb4 <USB_CoreReset>
 8004936:	4603      	mov	r3, r0
 8004938:	73fb      	strb	r3, [r7, #15]
 800493a:	e01a      	b.n	8004972 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f9b3 	bl	8004cb4 <USB_CoreReset>
 800494e:	4603      	mov	r3, r0
 8004950:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004952:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004954:	2b00      	cmp	r3, #0
 8004956:	d106      	bne.n	8004966 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	639a      	str	r2, [r3, #56]	; 0x38
 8004964:	e005      	b.n	8004972 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004974:	2b01      	cmp	r3, #1
 8004976:	d10b      	bne.n	8004990 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f043 0206 	orr.w	r2, r3, #6
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f043 0220 	orr.w	r2, r3, #32
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004990:	7bfb      	ldrb	r3, [r7, #15]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800499c:	b004      	add	sp, #16
 800499e:	4770      	bx	lr

080049a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f043 0201 	orr.w	r2, r3, #1
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr

080049c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b083      	sub	sp, #12
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f023 0201 	bic.w	r2, r3, #1
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	460b      	mov	r3, r1
 80049ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d115      	bne.n	8004a32 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004a12:	2001      	movs	r0, #1
 8004a14:	f7fc fa3e 	bl	8000e94 <HAL_Delay>
      ms++;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 f939 	bl	8004c96 <USB_GetMode>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d01e      	beq.n	8004a68 <USB_SetCurrentMode+0x84>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2b31      	cmp	r3, #49	; 0x31
 8004a2e:	d9f0      	bls.n	8004a12 <USB_SetCurrentMode+0x2e>
 8004a30:	e01a      	b.n	8004a68 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004a32:	78fb      	ldrb	r3, [r7, #3]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d115      	bne.n	8004a64 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004a44:	2001      	movs	r0, #1
 8004a46:	f7fc fa25 	bl	8000e94 <HAL_Delay>
      ms++;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 f920 	bl	8004c96 <USB_GetMode>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d005      	beq.n	8004a68 <USB_SetCurrentMode+0x84>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2b31      	cmp	r3, #49	; 0x31
 8004a60:	d9f0      	bls.n	8004a44 <USB_SetCurrentMode+0x60>
 8004a62:	e001      	b.n	8004a68 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e005      	b.n	8004a74 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2b32      	cmp	r3, #50	; 0x32
 8004a6c:	d101      	bne.n	8004a72 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e000      	b.n	8004a74 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	4a13      	ldr	r2, [pc, #76]	; (8004ae0 <USB_FlushTxFifo+0x64>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d901      	bls.n	8004a9c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e01b      	b.n	8004ad4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	daf2      	bge.n	8004a8a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	019b      	lsls	r3, r3, #6
 8004aac:	f043 0220 	orr.w	r2, r3, #32
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	4a08      	ldr	r2, [pc, #32]	; (8004ae0 <USB_FlushTxFifo+0x64>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d901      	bls.n	8004ac6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e006      	b.n	8004ad4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	f003 0320 	and.w	r3, r3, #32
 8004ace:	2b20      	cmp	r3, #32
 8004ad0:	d0f0      	beq.n	8004ab4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3714      	adds	r7, #20
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	00030d40 	.word	0x00030d40

08004ae4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004aec:	2300      	movs	r3, #0
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	3301      	adds	r3, #1
 8004af4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4a11      	ldr	r2, [pc, #68]	; (8004b40 <USB_FlushRxFifo+0x5c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e018      	b.n	8004b34 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	daf2      	bge.n	8004af0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2210      	movs	r2, #16
 8004b12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	3301      	adds	r3, #1
 8004b18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4a08      	ldr	r2, [pc, #32]	; (8004b40 <USB_FlushRxFifo+0x5c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d901      	bls.n	8004b26 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e006      	b.n	8004b34 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f003 0310 	and.w	r3, r3, #16
 8004b2e:	2b10      	cmp	r3, #16
 8004b30:	d0f0      	beq.n	8004b14 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	00030d40 	.word	0x00030d40

08004b44 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b089      	sub	sp, #36	; 0x24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	4611      	mov	r1, r2
 8004b50:	461a      	mov	r2, r3
 8004b52:	460b      	mov	r3, r1
 8004b54:	71fb      	strb	r3, [r7, #7]
 8004b56:	4613      	mov	r3, r2
 8004b58:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004b62:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d123      	bne.n	8004bb2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004b6a:	88bb      	ldrh	r3, [r7, #4]
 8004b6c:	3303      	adds	r3, #3
 8004b6e:	089b      	lsrs	r3, r3, #2
 8004b70:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004b72:	2300      	movs	r3, #0
 8004b74:	61bb      	str	r3, [r7, #24]
 8004b76:	e018      	b.n	8004baa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004b78:	79fb      	ldrb	r3, [r7, #7]
 8004b7a:	031a      	lsls	r2, r3, #12
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b84:	461a      	mov	r2, r3
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	3301      	adds	r3, #1
 8004b90:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	3301      	adds	r3, #1
 8004b96:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	61bb      	str	r3, [r7, #24]
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d3e2      	bcc.n	8004b78 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3724      	adds	r7, #36	; 0x24
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b08b      	sub	sp, #44	; 0x2c
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004bd6:	88fb      	ldrh	r3, [r7, #6]
 8004bd8:	089b      	lsrs	r3, r3, #2
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	f003 0303 	and.w	r3, r3, #3
 8004be4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004be6:	2300      	movs	r3, #0
 8004be8:	623b      	str	r3, [r7, #32]
 8004bea:	e014      	b.n	8004c16 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf6:	601a      	str	r2, [r3, #0]
    pDest++;
 8004bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	3301      	adds	r3, #1
 8004c02:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c06:	3301      	adds	r3, #1
 8004c08:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004c10:	6a3b      	ldr	r3, [r7, #32]
 8004c12:	3301      	adds	r3, #1
 8004c14:	623b      	str	r3, [r7, #32]
 8004c16:	6a3a      	ldr	r2, [r7, #32]
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d3e6      	bcc.n	8004bec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004c1e:	8bfb      	ldrh	r3, [r7, #30]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01e      	beq.n	8004c62 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004c24:	2300      	movs	r3, #0
 8004c26:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c2e:	461a      	mov	r2, r3
 8004c30:	f107 0310 	add.w	r3, r7, #16
 8004c34:	6812      	ldr	r2, [r2, #0]
 8004c36:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	fa22 f303 	lsr.w	r3, r2, r3
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c48:	701a      	strb	r2, [r3, #0]
      i++;
 8004c4a:	6a3b      	ldr	r3, [r7, #32]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	623b      	str	r3, [r7, #32]
      pDest++;
 8004c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c52:	3301      	adds	r3, #1
 8004c54:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004c56:	8bfb      	ldrh	r3, [r7, #30]
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004c5c:	8bfb      	ldrh	r3, [r7, #30]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1ea      	bne.n	8004c38 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	372c      	adds	r7, #44	; 0x2c
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	4013      	ands	r3, r2
 8004c86:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004c88:	68fb      	ldr	r3, [r7, #12]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	f003 0301 	and.w	r3, r3, #1
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
	...

08004cb4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4a13      	ldr	r2, [pc, #76]	; (8004d18 <USB_CoreReset+0x64>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d901      	bls.n	8004cd2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e01b      	b.n	8004d0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	daf2      	bge.n	8004cc0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	f043 0201 	orr.w	r2, r3, #1
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	3301      	adds	r3, #1
 8004cee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4a09      	ldr	r2, [pc, #36]	; (8004d18 <USB_CoreReset+0x64>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d901      	bls.n	8004cfc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e006      	b.n	8004d0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	691b      	ldr	r3, [r3, #16]
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d0f0      	beq.n	8004cea <USB_CoreReset+0x36>

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	00030d40 	.word	0x00030d40

08004d1c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d1c:	b084      	sub	sp, #16
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b086      	sub	sp, #24
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004d2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2300      	movs	r3, #0
 8004d40:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d46:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d52:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d018      	beq.n	8004da4 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8004d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d10a      	bne.n	8004d8e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d86:	f043 0304 	orr.w	r3, r3, #4
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	e014      	b.n	8004db8 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d9c:	f023 0304 	bic.w	r3, r3, #4
 8004da0:	6013      	str	r3, [r2, #0]
 8004da2:	e009      	b.n	8004db8 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004db2:	f023 0304 	bic.w	r3, r3, #4
 8004db6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004db8:	2110      	movs	r1, #16
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f7ff fe5e 	bl	8004a7c <USB_FlushTxFifo>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d001      	beq.n	8004dca <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7ff fe8a 	bl	8004ae4 <USB_FlushRxFifo>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004dda:	2300      	movs	r3, #0
 8004ddc:	613b      	str	r3, [r7, #16]
 8004dde:	e015      	b.n	8004e0c <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	015a      	lsls	r2, r3, #5
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	4413      	add	r3, r2
 8004de8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dec:	461a      	mov	r2, r3
 8004dee:	f04f 33ff 	mov.w	r3, #4294967295
 8004df2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e00:	461a      	mov	r2, r3
 8004e02:	2300      	movs	r3, #0
 8004e04:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	3301      	adds	r3, #1
 8004e0a:	613b      	str	r3, [r7, #16]
 8004e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d3e5      	bcc.n	8004de0 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e20:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00b      	beq.n	8004e46 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e34:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a13      	ldr	r2, [pc, #76]	; (8004e88 <USB_HostInit+0x16c>)
 8004e3a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a13      	ldr	r2, [pc, #76]	; (8004e8c <USB_HostInit+0x170>)
 8004e40:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004e44:	e009      	b.n	8004e5a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2280      	movs	r2, #128	; 0x80
 8004e4a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a10      	ldr	r2, [pc, #64]	; (8004e90 <USB_HostInit+0x174>)
 8004e50:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a0f      	ldr	r2, [pc, #60]	; (8004e94 <USB_HostInit+0x178>)
 8004e56:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d105      	bne.n	8004e6c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	f043 0210 	orr.w	r2, r3, #16
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	699a      	ldr	r2, [r3, #24]
 8004e70:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <USB_HostInit+0x17c>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004e78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e84:	b004      	add	sp, #16
 8004e86:	4770      	bx	lr
 8004e88:	01000200 	.word	0x01000200
 8004e8c:	00e00300 	.word	0x00e00300
 8004e90:	00600080 	.word	0x00600080
 8004e94:	004000e0 	.word	0x004000e0
 8004e98:	a3200008 	.word	0xa3200008

08004e9c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004eba:	f023 0303 	bic.w	r3, r3, #3
 8004ebe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	78fb      	ldrb	r3, [r7, #3]
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	68f9      	ldr	r1, [r7, #12]
 8004ed0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004ed8:	78fb      	ldrb	r3, [r7, #3]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d107      	bne.n	8004eee <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004eea:	6053      	str	r3, [r2, #4]
 8004eec:	e009      	b.n	8004f02 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004eee:	78fb      	ldrb	r3, [r7, #3]
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d106      	bne.n	8004f02 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004efa:	461a      	mov	r2, r3
 8004efc:	f241 7370 	movw	r3, #6000	; 0x1770
 8004f00:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3714      	adds	r7, #20
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004f30:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	68fa      	ldr	r2, [r7, #12]
 8004f36:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f3e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004f40:	2064      	movs	r0, #100	; 0x64
 8004f42:	f7fb ffa7 	bl	8000e94 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004f4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f52:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004f54:	200a      	movs	r0, #10
 8004f56:	f7fb ff9d 	bl	8000e94 <HAL_Delay>

  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004f88:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d109      	bne.n	8004fa8 <USB_DriveVbus+0x44>
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d106      	bne.n	8004fa8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	68fa      	ldr	r2, [r7, #12]
 8004f9e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004fa2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004fa6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb2:	d109      	bne.n	8004fc8 <USB_DriveVbus+0x64>
 8004fb4:	78fb      	ldrb	r3, [r7, #3]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d106      	bne.n	8004fc8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004fc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fc6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr

08004fd6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b085      	sub	sp, #20
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	0c5b      	lsrs	r3, r3, #17
 8004ff4:	f003 0303 	and.w	r3, r3, #3
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	b29b      	uxth	r3, r3
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
	...

08005028 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b088      	sub	sp, #32
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	4608      	mov	r0, r1
 8005032:	4611      	mov	r1, r2
 8005034:	461a      	mov	r2, r3
 8005036:	4603      	mov	r3, r0
 8005038:	70fb      	strb	r3, [r7, #3]
 800503a:	460b      	mov	r3, r1
 800503c:	70bb      	strb	r3, [r7, #2]
 800503e:	4613      	mov	r3, r2
 8005040:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005042:	2300      	movs	r3, #0
 8005044:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800504a:	78fb      	ldrb	r3, [r7, #3]
 800504c:	015a      	lsls	r2, r3, #5
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	4413      	add	r3, r2
 8005052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005056:	461a      	mov	r2, r3
 8005058:	f04f 33ff 	mov.w	r3, #4294967295
 800505c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800505e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005062:	2b03      	cmp	r3, #3
 8005064:	d87e      	bhi.n	8005164 <USB_HC_Init+0x13c>
 8005066:	a201      	add	r2, pc, #4	; (adr r2, 800506c <USB_HC_Init+0x44>)
 8005068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800506c:	0800507d 	.word	0x0800507d
 8005070:	08005127 	.word	0x08005127
 8005074:	0800507d 	.word	0x0800507d
 8005078:	080050e9 	.word	0x080050e9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800507c:	78fb      	ldrb	r3, [r7, #3]
 800507e:	015a      	lsls	r2, r3, #5
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	4413      	add	r3, r2
 8005084:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005088:	461a      	mov	r2, r3
 800508a:	f240 439d 	movw	r3, #1181	; 0x49d
 800508e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005090:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005094:	2b00      	cmp	r3, #0
 8005096:	da10      	bge.n	80050ba <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005098:	78fb      	ldrb	r3, [r7, #3]
 800509a:	015a      	lsls	r2, r3, #5
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	4413      	add	r3, r2
 80050a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	78fa      	ldrb	r2, [r7, #3]
 80050a8:	0151      	lsls	r1, r2, #5
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	440a      	add	r2, r1
 80050ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050b6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80050b8:	e057      	b.n	800516a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d051      	beq.n	800516a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80050c6:	78fb      	ldrb	r3, [r7, #3]
 80050c8:	015a      	lsls	r2, r3, #5
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4413      	add	r3, r2
 80050ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	78fa      	ldrb	r2, [r7, #3]
 80050d6:	0151      	lsls	r1, r2, #5
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	440a      	add	r2, r1
 80050dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050e0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80050e4:	60d3      	str	r3, [r2, #12]
      break;
 80050e6:	e040      	b.n	800516a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80050e8:	78fb      	ldrb	r3, [r7, #3]
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f4:	461a      	mov	r2, r3
 80050f6:	f240 639d 	movw	r3, #1693	; 0x69d
 80050fa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80050fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005100:	2b00      	cmp	r3, #0
 8005102:	da34      	bge.n	800516e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005104:	78fb      	ldrb	r3, [r7, #3]
 8005106:	015a      	lsls	r2, r3, #5
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	4413      	add	r3, r2
 800510c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	78fa      	ldrb	r2, [r7, #3]
 8005114:	0151      	lsls	r1, r2, #5
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	440a      	add	r2, r1
 800511a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800511e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005122:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005124:	e023      	b.n	800516e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005126:	78fb      	ldrb	r3, [r7, #3]
 8005128:	015a      	lsls	r2, r3, #5
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	4413      	add	r3, r2
 800512e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005132:	461a      	mov	r2, r3
 8005134:	f240 2325 	movw	r3, #549	; 0x225
 8005138:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800513a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800513e:	2b00      	cmp	r3, #0
 8005140:	da17      	bge.n	8005172 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005142:	78fb      	ldrb	r3, [r7, #3]
 8005144:	015a      	lsls	r2, r3, #5
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	4413      	add	r3, r2
 800514a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	78fa      	ldrb	r2, [r7, #3]
 8005152:	0151      	lsls	r1, r2, #5
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	440a      	add	r2, r1
 8005158:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800515c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005160:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005162:	e006      	b.n	8005172 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	77fb      	strb	r3, [r7, #31]
      break;
 8005168:	e004      	b.n	8005174 <USB_HC_Init+0x14c>
      break;
 800516a:	bf00      	nop
 800516c:	e002      	b.n	8005174 <USB_HC_Init+0x14c>
      break;
 800516e:	bf00      	nop
 8005170:	e000      	b.n	8005174 <USB_HC_Init+0x14c>
      break;
 8005172:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005174:	78fb      	ldrb	r3, [r7, #3]
 8005176:	015a      	lsls	r2, r3, #5
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	4413      	add	r3, r2
 800517c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	78fa      	ldrb	r2, [r7, #3]
 8005184:	0151      	lsls	r1, r2, #5
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	440a      	add	r2, r1
 800518a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800518e:	f043 0302 	orr.w	r3, r3, #2
 8005192:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800519a:	699a      	ldr	r2, [r3, #24]
 800519c:	78fb      	ldrb	r3, [r7, #3]
 800519e:	f003 030f 	and.w	r3, r3, #15
 80051a2:	2101      	movs	r1, #1
 80051a4:	fa01 f303 	lsl.w	r3, r1, r3
 80051a8:	6939      	ldr	r1, [r7, #16]
 80051aa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80051ae:	4313      	orrs	r3, r2
 80051b0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80051be:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	da03      	bge.n	80051ce <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80051c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051ca:	61bb      	str	r3, [r7, #24]
 80051cc:	e001      	b.n	80051d2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7ff feff 	bl	8004fd6 <USB_GetHostSpeed>
 80051d8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80051da:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d106      	bne.n	80051f0 <USB_HC_Init+0x1c8>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d003      	beq.n	80051f0 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80051e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051ec:	617b      	str	r3, [r7, #20]
 80051ee:	e001      	b.n	80051f4 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051f4:	787b      	ldrb	r3, [r7, #1]
 80051f6:	059b      	lsls	r3, r3, #22
 80051f8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80051fc:	78bb      	ldrb	r3, [r7, #2]
 80051fe:	02db      	lsls	r3, r3, #11
 8005200:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005204:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005206:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800520a:	049b      	lsls	r3, r3, #18
 800520c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005210:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005212:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005214:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005218:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800521e:	78fb      	ldrb	r3, [r7, #3]
 8005220:	0159      	lsls	r1, r3, #5
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	440b      	add	r3, r1
 8005226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800522a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005230:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005232:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005236:	2b03      	cmp	r3, #3
 8005238:	d003      	beq.n	8005242 <USB_HC_Init+0x21a>
 800523a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800523e:	2b01      	cmp	r3, #1
 8005240:	d10f      	bne.n	8005262 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005242:	78fb      	ldrb	r3, [r7, #3]
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	4413      	add	r3, r2
 800524a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	78fa      	ldrb	r2, [r7, #3]
 8005252:	0151      	lsls	r1, r2, #5
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	440a      	add	r2, r1
 8005258:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800525c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005260:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005262:	7ffb      	ldrb	r3, [r7, #31]
}
 8005264:	4618      	mov	r0, r3
 8005266:	3720      	adds	r7, #32
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b08c      	sub	sp, #48	; 0x30
 8005270:	af02      	add	r7, sp, #8
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	4613      	mov	r3, r2
 8005278:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	785b      	ldrb	r3, [r3, #1]
 8005282:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005284:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005288:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005292:	2b00      	cmp	r3, #0
 8005294:	d02d      	beq.n	80052f2 <USB_HC_StartXfer+0x86>
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	791b      	ldrb	r3, [r3, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d129      	bne.n	80052f2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800529e:	79fb      	ldrb	r3, [r7, #7]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d117      	bne.n	80052d4 <USB_HC_StartXfer+0x68>
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	79db      	ldrb	r3, [r3, #7]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <USB_HC_StartXfer+0x48>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	79db      	ldrb	r3, [r3, #7]
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d10f      	bne.n	80052d4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	015a      	lsls	r2, r3, #5
 80052b8:	6a3b      	ldr	r3, [r7, #32]
 80052ba:	4413      	add	r3, r2
 80052bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	0151      	lsls	r1, r2, #5
 80052c6:	6a3a      	ldr	r2, [r7, #32]
 80052c8:	440a      	add	r2, r1
 80052ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80052d4:	79fb      	ldrb	r3, [r7, #7]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d10b      	bne.n	80052f2 <USB_HC_StartXfer+0x86>
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	795b      	ldrb	r3, [r3, #5]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d107      	bne.n	80052f2 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	785b      	ldrb	r3, [r3, #1]
 80052e6:	4619      	mov	r1, r3
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 fa0f 	bl	800570c <USB_DoPing>
      return HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	e0f8      	b.n	80054e4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d018      	beq.n	800532c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	8912      	ldrh	r2, [r2, #8]
 8005302:	4413      	add	r3, r2
 8005304:	3b01      	subs	r3, #1
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	8912      	ldrh	r2, [r2, #8]
 800530a:	fbb3 f3f2 	udiv	r3, r3, r2
 800530e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005310:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005312:	8b7b      	ldrh	r3, [r7, #26]
 8005314:	429a      	cmp	r2, r3
 8005316:	d90b      	bls.n	8005330 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005318:	8b7b      	ldrh	r3, [r7, #26]
 800531a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800531c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	8912      	ldrh	r2, [r2, #8]
 8005322:	fb03 f202 	mul.w	r2, r3, r2
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	611a      	str	r2, [r3, #16]
 800532a:	e001      	b.n	8005330 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800532c:	2301      	movs	r3, #1
 800532e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	78db      	ldrb	r3, [r3, #3]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d007      	beq.n	8005348 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005338:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	8912      	ldrh	r2, [r2, #8]
 800533e:	fb03 f202 	mul.w	r2, r3, r2
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	611a      	str	r2, [r3, #16]
 8005346:	e003      	b.n	8005350 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	695a      	ldr	r2, [r3, #20]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005358:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800535a:	04d9      	lsls	r1, r3, #19
 800535c:	4b63      	ldr	r3, [pc, #396]	; (80054ec <USB_HC_StartXfer+0x280>)
 800535e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005360:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	7a9b      	ldrb	r3, [r3, #10]
 8005366:	075b      	lsls	r3, r3, #29
 8005368:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800536c:	69f9      	ldr	r1, [r7, #28]
 800536e:	0148      	lsls	r0, r1, #5
 8005370:	6a39      	ldr	r1, [r7, #32]
 8005372:	4401      	add	r1, r0
 8005374:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005378:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800537a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800537c:	79fb      	ldrb	r3, [r7, #7]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d009      	beq.n	8005396 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	68d9      	ldr	r1, [r3, #12]
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	015a      	lsls	r2, r3, #5
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	4413      	add	r3, r2
 800538e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005392:	460a      	mov	r2, r1
 8005394:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	bf0c      	ite	eq
 80053a6:	2301      	moveq	r3, #1
 80053a8:	2300      	movne	r3, #0
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	015a      	lsls	r2, r3, #5
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	4413      	add	r3, r2
 80053b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	69fa      	ldr	r2, [r7, #28]
 80053be:	0151      	lsls	r1, r2, #5
 80053c0:	6a3a      	ldr	r2, [r7, #32]
 80053c2:	440a      	add	r2, r1
 80053c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053c8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80053cc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	015a      	lsls	r2, r3, #5
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	4413      	add	r3, r2
 80053d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	7e7b      	ldrb	r3, [r7, #25]
 80053de:	075b      	lsls	r3, r3, #29
 80053e0:	69f9      	ldr	r1, [r7, #28]
 80053e2:	0148      	lsls	r0, r1, #5
 80053e4:	6a39      	ldr	r1, [r7, #32]
 80053e6:	4401      	add	r1, r0
 80053e8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80053ec:	4313      	orrs	r3, r2
 80053ee:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	015a      	lsls	r2, r3, #5
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	4413      	add	r3, r2
 80053f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005406:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	78db      	ldrb	r3, [r3, #3]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d004      	beq.n	800541a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005416:	613b      	str	r3, [r7, #16]
 8005418:	e003      	b.n	8005422 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005420:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005428:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	015a      	lsls	r2, r3, #5
 800542e:	6a3b      	ldr	r3, [r7, #32]
 8005430:	4413      	add	r3, r2
 8005432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005436:	461a      	mov	r2, r3
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800543c:	79fb      	ldrb	r3, [r7, #7]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	e04e      	b.n	80054e4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	78db      	ldrb	r3, [r3, #3]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d149      	bne.n	80054e2 <USB_HC_StartXfer+0x276>
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d045      	beq.n	80054e2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	79db      	ldrb	r3, [r3, #7]
 800545a:	2b03      	cmp	r3, #3
 800545c:	d830      	bhi.n	80054c0 <USB_HC_StartXfer+0x254>
 800545e:	a201      	add	r2, pc, #4	; (adr r2, 8005464 <USB_HC_StartXfer+0x1f8>)
 8005460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005464:	08005475 	.word	0x08005475
 8005468:	08005499 	.word	0x08005499
 800546c:	08005475 	.word	0x08005475
 8005470:	08005499 	.word	0x08005499
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	3303      	adds	r3, #3
 800547a:	089b      	lsrs	r3, r3, #2
 800547c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800547e:	8afa      	ldrh	r2, [r7, #22]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005484:	b29b      	uxth	r3, r3
 8005486:	429a      	cmp	r2, r3
 8005488:	d91c      	bls.n	80054c4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	f043 0220 	orr.w	r2, r3, #32
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	619a      	str	r2, [r3, #24]
        }
        break;
 8005496:	e015      	b.n	80054c4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	695b      	ldr	r3, [r3, #20]
 800549c:	3303      	adds	r3, #3
 800549e:	089b      	lsrs	r3, r3, #2
 80054a0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80054a2:	8afa      	ldrh	r2, [r7, #22]
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054aa:	691b      	ldr	r3, [r3, #16]
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d90a      	bls.n	80054c8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	619a      	str	r2, [r3, #24]
        }
        break;
 80054be:	e003      	b.n	80054c8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80054c0:	bf00      	nop
 80054c2:	e002      	b.n	80054ca <USB_HC_StartXfer+0x25e>
        break;
 80054c4:	bf00      	nop
 80054c6:	e000      	b.n	80054ca <USB_HC_StartXfer+0x25e>
        break;
 80054c8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	68d9      	ldr	r1, [r3, #12]
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	785a      	ldrb	r2, [r3, #1]
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	2000      	movs	r0, #0
 80054da:	9000      	str	r0, [sp, #0]
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f7ff fb31 	bl	8004b44 <USB_WritePacket>
  }

  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3728      	adds	r7, #40	; 0x28
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	1ff80000 	.word	0x1ff80000

080054f0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	b29b      	uxth	r3, r3
}
 8005506:	4618      	mov	r0, r3
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005512:	b480      	push	{r7}
 8005514:	b089      	sub	sp, #36	; 0x24
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
 800551a:	460b      	mov	r3, r1
 800551c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005522:	78fb      	ldrb	r3, [r7, #3]
 8005524:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005526:	2300      	movs	r3, #0
 8005528:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	015a      	lsls	r2, r3, #5
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	4413      	add	r3, r2
 8005532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	0c9b      	lsrs	r3, r3, #18
 800553a:	f003 0303 	and.w	r3, r3, #3
 800553e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	015a      	lsls	r2, r3, #5
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	4413      	add	r3, r2
 8005548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	0fdb      	lsrs	r3, r3, #31
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f003 0320 	and.w	r3, r3, #32
 800555e:	2b20      	cmp	r3, #32
 8005560:	d104      	bne.n	800556c <USB_HC_Halt+0x5a>
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005568:	2300      	movs	r3, #0
 800556a:	e0c8      	b.n	80056fe <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <USB_HC_Halt+0x66>
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2b02      	cmp	r3, #2
 8005576:	d163      	bne.n	8005640 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	4413      	add	r3, r2
 8005580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	69ba      	ldr	r2, [r7, #24]
 8005588:	0151      	lsls	r1, r2, #5
 800558a:	69fa      	ldr	r2, [r7, #28]
 800558c:	440a      	add	r2, r1
 800558e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005592:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005596:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f003 0320 	and.w	r3, r3, #32
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f040 80ab 	bne.w	80056fc <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055aa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d133      	bne.n	800561a <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	015a      	lsls	r2, r3, #5
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	4413      	add	r3, r2
 80055ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	69ba      	ldr	r2, [r7, #24]
 80055c2:	0151      	lsls	r1, r2, #5
 80055c4:	69fa      	ldr	r2, [r7, #28]
 80055c6:	440a      	add	r2, r1
 80055c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055d0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	015a      	lsls	r2, r3, #5
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	4413      	add	r3, r2
 80055da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	0151      	lsls	r1, r2, #5
 80055e4:	69fa      	ldr	r2, [r7, #28]
 80055e6:	440a      	add	r2, r1
 80055e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055f0:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	3301      	adds	r3, #1
 80055f6:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055fe:	d81d      	bhi.n	800563c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	015a      	lsls	r2, r3, #5
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	4413      	add	r3, r2
 8005608:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005612:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005616:	d0ec      	beq.n	80055f2 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005618:	e070      	b.n	80056fc <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	015a      	lsls	r2, r3, #5
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	4413      	add	r3, r2
 8005622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	0151      	lsls	r1, r2, #5
 800562c:	69fa      	ldr	r2, [r7, #28]
 800562e:	440a      	add	r2, r1
 8005630:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005634:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005638:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800563a:	e05f      	b.n	80056fc <USB_HC_Halt+0x1ea>
            break;
 800563c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800563e:	e05d      	b.n	80056fc <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	015a      	lsls	r2, r3, #5
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	4413      	add	r3, r2
 8005648:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	0151      	lsls	r1, r2, #5
 8005652:	69fa      	ldr	r2, [r7, #28]
 8005654:	440a      	add	r2, r1
 8005656:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800565a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800565e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d133      	bne.n	80056d8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	4413      	add	r3, r2
 8005678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	69ba      	ldr	r2, [r7, #24]
 8005680:	0151      	lsls	r1, r2, #5
 8005682:	69fa      	ldr	r2, [r7, #28]
 8005684:	440a      	add	r2, r1
 8005686:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800568a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800568e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	015a      	lsls	r2, r3, #5
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	4413      	add	r3, r2
 8005698:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	0151      	lsls	r1, r2, #5
 80056a2:	69fa      	ldr	r2, [r7, #28]
 80056a4:	440a      	add	r2, r1
 80056a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80056ae:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	3301      	adds	r3, #1
 80056b4:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056bc:	d81d      	bhi.n	80056fa <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80056d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056d4:	d0ec      	beq.n	80056b0 <USB_HC_Halt+0x19e>
 80056d6:	e011      	b.n	80056fc <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	015a      	lsls	r2, r3, #5
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	4413      	add	r3, r2
 80056e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69ba      	ldr	r2, [r7, #24]
 80056e8:	0151      	lsls	r1, r2, #5
 80056ea:	69fa      	ldr	r2, [r7, #28]
 80056ec:	440a      	add	r2, r1
 80056ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80056f6:	6013      	str	r3, [r2, #0]
 80056f8:	e000      	b.n	80056fc <USB_HC_Halt+0x1ea>
          break;
 80056fa:	bf00      	nop
    }
  }

  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3724      	adds	r7, #36	; 0x24
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
	...

0800570c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	460b      	mov	r3, r1
 8005716:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800571c:	78fb      	ldrb	r3, [r7, #3]
 800571e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005720:	2301      	movs	r3, #1
 8005722:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	04da      	lsls	r2, r3, #19
 8005728:	4b15      	ldr	r3, [pc, #84]	; (8005780 <USB_DoPing+0x74>)
 800572a:	4013      	ands	r3, r2
 800572c:	693a      	ldr	r2, [r7, #16]
 800572e:	0151      	lsls	r1, r2, #5
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	440a      	add	r2, r1
 8005734:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005738:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800573c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	015a      	lsls	r2, r3, #5
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	4413      	add	r3, r2
 8005746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005754:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800575c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	015a      	lsls	r2, r3, #5
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	4413      	add	r3, r2
 8005766:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800576a:	461a      	mov	r2, r3
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	371c      	adds	r7, #28
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	1ff80000 	.word	0x1ff80000

08005784 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b088      	sub	sp, #32
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800578c:	2300      	movs	r3, #0
 800578e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f7ff f912 	bl	80049c2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800579e:	2110      	movs	r1, #16
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f7ff f96b 	bl	8004a7c <USB_FlushTxFifo>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d001      	beq.n	80057b0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f7ff f997 	bl	8004ae4 <USB_FlushRxFifo>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d001      	beq.n	80057c0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80057c0:	2300      	movs	r3, #0
 80057c2:	61bb      	str	r3, [r7, #24]
 80057c4:	e01f      	b.n	8005806 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	015a      	lsls	r2, r3, #5
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	4413      	add	r3, r2
 80057ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057dc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80057e4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80057ec:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	015a      	lsls	r2, r3, #5
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	4413      	add	r3, r2
 80057f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057fa:	461a      	mov	r2, r3
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	3301      	adds	r3, #1
 8005804:	61bb      	str	r3, [r7, #24]
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	2b0f      	cmp	r3, #15
 800580a:	d9dc      	bls.n	80057c6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800580c:	2300      	movs	r3, #0
 800580e:	61bb      	str	r3, [r7, #24]
 8005810:	e034      	b.n	800587c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	4413      	add	r3, r2
 800581a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005828:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005830:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005838:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	015a      	lsls	r2, r3, #5
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	4413      	add	r3, r2
 8005842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005846:	461a      	mov	r2, r3
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	3301      	adds	r3, #1
 8005850:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005858:	d80c      	bhi.n	8005874 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	015a      	lsls	r2, r3, #5
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	4413      	add	r3, r2
 8005862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800586c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005870:	d0ec      	beq.n	800584c <USB_StopHost+0xc8>
 8005872:	e000      	b.n	8005876 <USB_StopHost+0xf2>
        break;
 8005874:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	3301      	adds	r3, #1
 800587a:	61bb      	str	r3, [r7, #24]
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	2b0f      	cmp	r3, #15
 8005880:	d9c7      	bls.n	8005812 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005888:	461a      	mov	r2, r3
 800588a:	f04f 33ff 	mov.w	r3, #4294967295
 800588e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f04f 32ff 	mov.w	r2, #4294967295
 8005896:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff f881 	bl	80049a0 <USB_EnableGlobalInt>

  return ret;
 800589e:	7ffb      	ldrb	r3, [r7, #31]
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3720      	adds	r7, #32
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80058a8:	b590      	push	{r4, r7, lr}
 80058aa:	b089      	sub	sp, #36	; 0x24
 80058ac:	af04      	add	r7, sp, #16
 80058ae:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80058b0:	2301      	movs	r3, #1
 80058b2:	2202      	movs	r2, #2
 80058b4:	2102      	movs	r1, #2
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 fc66 	bl	8006188 <USBH_FindInterface>
 80058bc:	4603      	mov	r3, r0
 80058be:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80058c0:	7bfb      	ldrb	r3, [r7, #15]
 80058c2:	2bff      	cmp	r3, #255	; 0xff
 80058c4:	d002      	beq.n	80058cc <USBH_CDC_InterfaceInit+0x24>
 80058c6:	7bfb      	ldrb	r3, [r7, #15]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d901      	bls.n	80058d0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80058cc:	2302      	movs	r3, #2
 80058ce:	e13d      	b.n	8005b4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80058d0:	7bfb      	ldrb	r3, [r7, #15]
 80058d2:	4619      	mov	r1, r3
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 fc3b 	bl	8006150 <USBH_SelectInterface>
 80058da:	4603      	mov	r3, r0
 80058dc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80058de:	7bbb      	ldrb	r3, [r7, #14]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80058e4:	2302      	movs	r3, #2
 80058e6:	e131      	b.n	8005b4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80058ee:	2050      	movs	r0, #80	; 0x50
 80058f0:	f002 fad2 	bl	8007e98 <malloc>
 80058f4:	4603      	mov	r3, r0
 80058f6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058fe:	69db      	ldr	r3, [r3, #28]
 8005900:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d101      	bne.n	800590c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005908:	2302      	movs	r3, #2
 800590a:	e11f      	b.n	8005b4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800590c:	2250      	movs	r2, #80	; 0x50
 800590e:	2100      	movs	r1, #0
 8005910:	68b8      	ldr	r0, [r7, #8]
 8005912:	f002 fb7d 	bl	8008010 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005916:	7bfb      	ldrb	r3, [r7, #15]
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	211a      	movs	r1, #26
 800591c:	fb01 f303 	mul.w	r3, r1, r3
 8005920:	4413      	add	r3, r2
 8005922:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	b25b      	sxtb	r3, r3
 800592a:	2b00      	cmp	r3, #0
 800592c:	da15      	bge.n	800595a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800592e:	7bfb      	ldrb	r3, [r7, #15]
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	211a      	movs	r1, #26
 8005934:	fb01 f303 	mul.w	r3, r1, r3
 8005938:	4413      	add	r3, r2
 800593a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800593e:	781a      	ldrb	r2, [r3, #0]
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005944:	7bfb      	ldrb	r3, [r7, #15]
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	211a      	movs	r1, #26
 800594a:	fb01 f303 	mul.w	r3, r1, r3
 800594e:	4413      	add	r3, r2
 8005950:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005954:	881a      	ldrh	r2, [r3, #0]
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	785b      	ldrb	r3, [r3, #1]
 800595e:	4619      	mov	r1, r3
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f001 ff2e 	bl	80077c2 <USBH_AllocPipe>
 8005966:	4603      	mov	r3, r0
 8005968:	461a      	mov	r2, r3
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	7819      	ldrb	r1, [r3, #0]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	7858      	ldrb	r0, [r3, #1]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	8952      	ldrh	r2, [r2, #10]
 8005986:	9202      	str	r2, [sp, #8]
 8005988:	2203      	movs	r2, #3
 800598a:	9201      	str	r2, [sp, #4]
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	4623      	mov	r3, r4
 8005990:	4602      	mov	r2, r0
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f001 fee6 	bl	8007764 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	2200      	movs	r2, #0
 800599e:	4619      	mov	r1, r3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f002 f9f5 	bl	8007d90 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80059a6:	2300      	movs	r3, #0
 80059a8:	2200      	movs	r2, #0
 80059aa:	210a      	movs	r1, #10
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fbeb 	bl	8006188 <USBH_FindInterface>
 80059b2:	4603      	mov	r3, r0
 80059b4:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80059b6:	7bfb      	ldrb	r3, [r7, #15]
 80059b8:	2bff      	cmp	r3, #255	; 0xff
 80059ba:	d002      	beq.n	80059c2 <USBH_CDC_InterfaceInit+0x11a>
 80059bc:	7bfb      	ldrb	r3, [r7, #15]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d901      	bls.n	80059c6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80059c2:	2302      	movs	r3, #2
 80059c4:	e0c2      	b.n	8005b4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	211a      	movs	r1, #26
 80059cc:	fb01 f303 	mul.w	r3, r1, r3
 80059d0:	4413      	add	r3, r2
 80059d2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	b25b      	sxtb	r3, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	da16      	bge.n	8005a0c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80059de:	7bfb      	ldrb	r3, [r7, #15]
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	211a      	movs	r1, #26
 80059e4:	fb01 f303 	mul.w	r3, r1, r3
 80059e8:	4413      	add	r3, r2
 80059ea:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80059ee:	781a      	ldrb	r2, [r3, #0]
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80059f4:	7bfb      	ldrb	r3, [r7, #15]
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	211a      	movs	r1, #26
 80059fa:	fb01 f303 	mul.w	r3, r1, r3
 80059fe:	4413      	add	r3, r2
 8005a00:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005a04:	881a      	ldrh	r2, [r3, #0]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	835a      	strh	r2, [r3, #26]
 8005a0a:	e015      	b.n	8005a38 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	211a      	movs	r1, #26
 8005a12:	fb01 f303 	mul.w	r3, r1, r3
 8005a16:	4413      	add	r3, r2
 8005a18:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005a1c:	781a      	ldrb	r2, [r3, #0]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005a22:	7bfb      	ldrb	r3, [r7, #15]
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	211a      	movs	r1, #26
 8005a28:	fb01 f303 	mul.w	r3, r1, r3
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005a32:	881a      	ldrh	r2, [r3, #0]
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8005a38:	7bfb      	ldrb	r3, [r7, #15]
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	211a      	movs	r1, #26
 8005a3e:	fb01 f303 	mul.w	r3, r1, r3
 8005a42:	4413      	add	r3, r2
 8005a44:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	b25b      	sxtb	r3, r3
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	da16      	bge.n	8005a7e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	211a      	movs	r1, #26
 8005a56:	fb01 f303 	mul.w	r3, r1, r3
 8005a5a:	4413      	add	r3, r2
 8005a5c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005a60:	781a      	ldrb	r2, [r3, #0]
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005a66:	7bfb      	ldrb	r3, [r7, #15]
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	211a      	movs	r1, #26
 8005a6c:	fb01 f303 	mul.w	r3, r1, r3
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005a76:	881a      	ldrh	r2, [r3, #0]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	835a      	strh	r2, [r3, #26]
 8005a7c:	e015      	b.n	8005aaa <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005a7e:	7bfb      	ldrb	r3, [r7, #15]
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	211a      	movs	r1, #26
 8005a84:	fb01 f303 	mul.w	r3, r1, r3
 8005a88:	4413      	add	r3, r2
 8005a8a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005a8e:	781a      	ldrb	r2, [r3, #0]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005a94:	7bfb      	ldrb	r3, [r7, #15]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	211a      	movs	r1, #26
 8005a9a:	fb01 f303 	mul.w	r3, r1, r3
 8005a9e:	4413      	add	r3, r2
 8005aa0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005aa4:	881a      	ldrh	r2, [r3, #0]
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	7b9b      	ldrb	r3, [r3, #14]
 8005aae:	4619      	mov	r1, r3
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f001 fe86 	bl	80077c2 <USBH_AllocPipe>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	461a      	mov	r2, r3
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	7bdb      	ldrb	r3, [r3, #15]
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f001 fe7c 	bl	80077c2 <USBH_AllocPipe>
 8005aca:	4603      	mov	r3, r0
 8005acc:	461a      	mov	r2, r3
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	7b59      	ldrb	r1, [r3, #13]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	7b98      	ldrb	r0, [r3, #14]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	8b12      	ldrh	r2, [r2, #24]
 8005aea:	9202      	str	r2, [sp, #8]
 8005aec:	2202      	movs	r2, #2
 8005aee:	9201      	str	r2, [sp, #4]
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	4623      	mov	r3, r4
 8005af4:	4602      	mov	r2, r0
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f001 fe34 	bl	8007764 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	7b19      	ldrb	r1, [r3, #12]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	7bd8      	ldrb	r0, [r3, #15]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	8b52      	ldrh	r2, [r2, #26]
 8005b14:	9202      	str	r2, [sp, #8]
 8005b16:	2202      	movs	r2, #2
 8005b18:	9201      	str	r2, [sp, #4]
 8005b1a:	9300      	str	r3, [sp, #0]
 8005b1c:	4623      	mov	r3, r4
 8005b1e:	4602      	mov	r2, r0
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f001 fe1f 	bl	8007764 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	7b5b      	ldrb	r3, [r3, #13]
 8005b32:	2200      	movs	r2, #0
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f002 f92a 	bl	8007d90 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	7b1b      	ldrb	r3, [r3, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	4619      	mov	r1, r3
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f002 f923 	bl	8007d90 <USBH_LL_SetToggle>

  return USBH_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd90      	pop	{r4, r7, pc}

08005b54 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00e      	beq.n	8005b8c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	4619      	mov	r1, r3
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f001 fe14 	bl	80077a2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	4619      	mov	r1, r3
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f001 fe3f 	bl	8007804 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	7b1b      	ldrb	r3, [r3, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00e      	beq.n	8005bb2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	7b1b      	ldrb	r3, [r3, #12]
 8005b98:	4619      	mov	r1, r3
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f001 fe01 	bl	80077a2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	7b1b      	ldrb	r3, [r3, #12]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f001 fe2c 	bl	8007804 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	7b5b      	ldrb	r3, [r3, #13]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00e      	beq.n	8005bd8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	7b5b      	ldrb	r3, [r3, #13]
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f001 fdee 	bl	80077a2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	7b5b      	ldrb	r3, [r3, #13]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f001 fe19 	bl	8007804 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bde:	69db      	ldr	r3, [r3, #28]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00b      	beq.n	8005bfc <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bea:	69db      	ldr	r3, [r3, #28]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f002 f95b 	bl	8007ea8 <free>
    phost->pActiveClass->pData = 0U;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}

08005c06 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b084      	sub	sp, #16
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	3340      	adds	r3, #64	; 0x40
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 f8b1 	bl	8005d86 <GetLineCoding>
 8005c24:	4603      	mov	r3, r0
 8005c26:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005c28:	7afb      	ldrb	r3, [r7, #11]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d105      	bne.n	8005c3a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005c34:	2102      	movs	r1, #2
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8005c3a:	7afb      	ldrb	r3, [r7, #11]
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3710      	adds	r7, #16
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c5a:	69db      	ldr	r3, [r3, #28]
 8005c5c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d877      	bhi.n	8005d58 <USBH_CDC_Process+0x114>
 8005c68:	a201      	add	r2, pc, #4	; (adr r2, 8005c70 <USBH_CDC_Process+0x2c>)
 8005c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6e:	bf00      	nop
 8005c70:	08005c85 	.word	0x08005c85
 8005c74:	08005c8b 	.word	0x08005c8b
 8005c78:	08005cbb 	.word	0x08005cbb
 8005c7c:	08005d2f 	.word	0x08005d2f
 8005c80:	08005d3d 	.word	0x08005d3d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8005c84:	2300      	movs	r3, #0
 8005c86:	73fb      	strb	r3, [r7, #15]
      break;
 8005c88:	e06d      	b.n	8005d66 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c8e:	4619      	mov	r1, r3
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 f897 	bl	8005dc4 <SetLineCoding>
 8005c96:	4603      	mov	r3, r0
 8005c98:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005c9a:	7bbb      	ldrb	r3, [r7, #14]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d104      	bne.n	8005caa <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005ca8:	e058      	b.n	8005d5c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005caa:	7bbb      	ldrb	r3, [r7, #14]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d055      	beq.n	8005d5c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	2204      	movs	r2, #4
 8005cb4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005cb8:	e050      	b.n	8005d5c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	3340      	adds	r3, #64	; 0x40
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f000 f860 	bl	8005d86 <GetLineCoding>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005cca:	7bbb      	ldrb	r3, [r7, #14]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d126      	bne.n	8005d1e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ce2:	791b      	ldrb	r3, [r3, #4]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d13b      	bne.n	8005d60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cf2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d133      	bne.n	8005d60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d02:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d12b      	bne.n	8005d60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d10:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d124      	bne.n	8005d60 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f958 	bl	8005fcc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005d1c:	e020      	b.n	8005d60 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005d1e:	7bbb      	ldrb	r3, [r7, #14]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d01d      	beq.n	8005d60 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	2204      	movs	r2, #4
 8005d28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005d2c:	e018      	b.n	8005d60 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f867 	bl	8005e02 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f8da 	bl	8005eee <CDC_ProcessReception>
      break;
 8005d3a:	e014      	b.n	8005d66 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005d3c:	2100      	movs	r1, #0
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 ffef 	bl	8006d22 <USBH_ClrFeature>
 8005d44:	4603      	mov	r3, r0
 8005d46:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005d48:	7bbb      	ldrb	r3, [r7, #14]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10a      	bne.n	8005d64 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005d56:	e005      	b.n	8005d64 <USBH_CDC_Process+0x120>

    default:
      break;
 8005d58:	bf00      	nop
 8005d5a:	e004      	b.n	8005d66 <USBH_CDC_Process+0x122>
      break;
 8005d5c:	bf00      	nop
 8005d5e:	e002      	b.n	8005d66 <USBH_CDC_Process+0x122>
      break;
 8005d60:	bf00      	nop
 8005d62:	e000      	b.n	8005d66 <USBH_CDC_Process+0x122>
      break;
 8005d64:	bf00      	nop

  }

  return status;
 8005d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b082      	sub	sp, #8
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	22a1      	movs	r2, #161	; 0xa1
 8005d94:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2221      	movs	r2, #33	; 0x21
 8005d9a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2207      	movs	r2, #7
 8005dac:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	2207      	movs	r2, #7
 8005db2:	4619      	mov	r1, r3
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f001 fa83 	bl	80072c0 <USBH_CtlReq>
 8005dba:	4603      	mov	r3, r0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2221      	movs	r2, #33	; 0x21
 8005dd2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2220      	movs	r2, #32
 8005dd8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2207      	movs	r2, #7
 8005dea:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	2207      	movs	r2, #7
 8005df0:	4619      	mov	r1, r3
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f001 fa64 	bl	80072c0 <USBH_CtlReq>
 8005df8:	4603      	mov	r3, r0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b086      	sub	sp, #24
 8005e06:	af02      	add	r7, sp, #8
 8005e08:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005e14:	2300      	movs	r3, #0
 8005e16:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d002      	beq.n	8005e28 <CDC_ProcessTransmission+0x26>
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d023      	beq.n	8005e6e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005e26:	e05e      	b.n	8005ee6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	8b12      	ldrh	r2, [r2, #24]
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d90b      	bls.n	8005e4c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	69d9      	ldr	r1, [r3, #28]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8b1a      	ldrh	r2, [r3, #24]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	7b5b      	ldrb	r3, [r3, #13]
 8005e40:	2001      	movs	r0, #1
 8005e42:	9000      	str	r0, [sp, #0]
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f001 fc4a 	bl	80076de <USBH_BulkSendData>
 8005e4a:	e00b      	b.n	8005e64 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	7b5b      	ldrb	r3, [r3, #13]
 8005e5a:	2001      	movs	r0, #1
 8005e5c:	9000      	str	r0, [sp, #0]
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f001 fc3d 	bl	80076de <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005e6c:	e03b      	b.n	8005ee6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	7b5b      	ldrb	r3, [r3, #13]
 8005e72:	4619      	mov	r1, r3
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f001 ff61 	bl	8007d3c <USBH_LL_GetURBState>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005e7e:	7afb      	ldrb	r3, [r7, #11]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d128      	bne.n	8005ed6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	8b12      	ldrh	r2, [r2, #24]
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d90e      	bls.n	8005eae <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	8b12      	ldrh	r2, [r2, #24]
 8005e98:	1a9a      	subs	r2, r3, r2
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	8b12      	ldrh	r2, [r2, #24]
 8005ea6:	441a      	add	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	61da      	str	r2, [r3, #28]
 8005eac:	e002      	b.n	8005eb4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d004      	beq.n	8005ec6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005ec4:	e00e      	b.n	8005ee4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 f868 	bl	8005fa4 <USBH_CDC_TransmitCallback>
      break;
 8005ed4:	e006      	b.n	8005ee4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005ed6:	7afb      	ldrb	r3, [r7, #11]
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d103      	bne.n	8005ee4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005ee4:	bf00      	nop
  }
}
 8005ee6:	bf00      	nop
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b086      	sub	sp, #24
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005efc:	69db      	ldr	r3, [r3, #28]
 8005efe:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005f00:	2300      	movs	r3, #0
 8005f02:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005f0a:	2b03      	cmp	r3, #3
 8005f0c:	d002      	beq.n	8005f14 <CDC_ProcessReception+0x26>
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d00e      	beq.n	8005f30 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005f12:	e043      	b.n	8005f9c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	6a19      	ldr	r1, [r3, #32]
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	8b5a      	ldrh	r2, [r3, #26]
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	7b1b      	ldrb	r3, [r3, #12]
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f001 fc01 	bl	8007728 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	2204      	movs	r2, #4
 8005f2a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005f2e:	e035      	b.n	8005f9c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	7b1b      	ldrb	r3, [r3, #12]
 8005f34:	4619      	mov	r1, r3
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f001 ff00 	bl	8007d3c <USBH_LL_GetURBState>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005f40:	7cfb      	ldrb	r3, [r7, #19]
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d129      	bne.n	8005f9a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	7b1b      	ldrb	r3, [r3, #12]
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f001 fe63 	bl	8007c18 <USBH_LL_GetLastXferSize>
 8005f52:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d016      	beq.n	8005f8c <CDC_ProcessReception+0x9e>
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	8b5b      	ldrh	r3, [r3, #26]
 8005f62:	461a      	mov	r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d910      	bls.n	8005f8c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	1ad2      	subs	r2, r2, r3
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	6a1a      	ldr	r2, [r3, #32]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	441a      	add	r2, r3
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2203      	movs	r2, #3
 8005f86:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005f8a:	e006      	b.n	8005f9a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f80f 	bl	8005fb8 <USBH_CDC_ReceiveCallback>
      break;
 8005f9a:	bf00      	nop
  }
}
 8005f9c:	bf00      	nop
 8005f9e:	3718      	adds	r7, #24
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	4613      	mov	r3, r2
 8005fec:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d101      	bne.n	8005ff8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	e029      	b.n	800604c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	79fa      	ldrb	r2, [r7, #7]
 8005ffc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 f81f 	bl	8006054 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d003      	beq.n	8006044 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006044:	68f8      	ldr	r0, [r7, #12]
 8006046:	f001 fd33 	bl	8007ab0 <USBH_LL_Init>

  return USBH_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3710      	adds	r7, #16
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006060:	2300      	movs	r3, #0
 8006062:	60fb      	str	r3, [r7, #12]
 8006064:	e009      	b.n	800607a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	33e0      	adds	r3, #224	; 0xe0
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	2200      	movs	r2, #0
 8006072:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	3301      	adds	r3, #1
 8006078:	60fb      	str	r3, [r7, #12]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2b0f      	cmp	r3, #15
 800607e:	d9f2      	bls.n	8006066 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006080:	2300      	movs	r3, #0
 8006082:	60fb      	str	r3, [r7, #12]
 8006084:	e009      	b.n	800609a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	4413      	add	r3, r2
 800608c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006090:	2200      	movs	r2, #0
 8006092:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	3301      	adds	r3, #1
 8006098:	60fb      	str	r3, [r7, #12]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060a0:	d3f1      	bcc.n	8006086 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2201      	movs	r2, #1
 80060b2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2240      	movs	r2, #64	; 0x40
 80060c6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3714      	adds	r7, #20
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006106:	2300      	movs	r3, #0
 8006108:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d016      	beq.n	800613e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10e      	bne.n	8006138 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006120:	1c59      	adds	r1, r3, #1
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	33de      	adds	r3, #222	; 0xde
 800612c:	6839      	ldr	r1, [r7, #0]
 800612e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	73fb      	strb	r3, [r7, #15]
 8006136:	e004      	b.n	8006142 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006138:	2302      	movs	r3, #2
 800613a:	73fb      	strb	r3, [r7, #15]
 800613c:	e001      	b.n	8006142 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800613e:	2302      	movs	r3, #2
 8006140:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006142:	7bfb      	ldrb	r3, [r7, #15]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	460b      	mov	r3, r1
 800615a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800615c:	2300      	movs	r3, #0
 800615e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006166:	78fa      	ldrb	r2, [r7, #3]
 8006168:	429a      	cmp	r2, r3
 800616a:	d204      	bcs.n	8006176 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	78fa      	ldrb	r2, [r7, #3]
 8006170:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006174:	e001      	b.n	800617a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006176:	2302      	movs	r3, #2
 8006178:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800617a:	7bfb      	ldrb	r3, [r7, #15]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	4608      	mov	r0, r1
 8006192:	4611      	mov	r1, r2
 8006194:	461a      	mov	r2, r3
 8006196:	4603      	mov	r3, r0
 8006198:	70fb      	strb	r3, [r7, #3]
 800619a:	460b      	mov	r3, r1
 800619c:	70bb      	strb	r3, [r7, #2]
 800619e:	4613      	mov	r3, r2
 80061a0:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80061a2:	2300      	movs	r3, #0
 80061a4:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80061a6:	2300      	movs	r3, #0
 80061a8:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80061b0:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80061b2:	e025      	b.n	8006200 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80061b4:	7dfb      	ldrb	r3, [r7, #23]
 80061b6:	221a      	movs	r2, #26
 80061b8:	fb02 f303 	mul.w	r3, r2, r3
 80061bc:	3308      	adds	r3, #8
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	4413      	add	r3, r2
 80061c2:	3302      	adds	r3, #2
 80061c4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	795b      	ldrb	r3, [r3, #5]
 80061ca:	78fa      	ldrb	r2, [r7, #3]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d002      	beq.n	80061d6 <USBH_FindInterface+0x4e>
 80061d0:	78fb      	ldrb	r3, [r7, #3]
 80061d2:	2bff      	cmp	r3, #255	; 0xff
 80061d4:	d111      	bne.n	80061fa <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80061da:	78ba      	ldrb	r2, [r7, #2]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d002      	beq.n	80061e6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80061e0:	78bb      	ldrb	r3, [r7, #2]
 80061e2:	2bff      	cmp	r3, #255	; 0xff
 80061e4:	d109      	bne.n	80061fa <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80061ea:	787a      	ldrb	r2, [r7, #1]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d002      	beq.n	80061f6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80061f0:	787b      	ldrb	r3, [r7, #1]
 80061f2:	2bff      	cmp	r3, #255	; 0xff
 80061f4:	d101      	bne.n	80061fa <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80061f6:	7dfb      	ldrb	r3, [r7, #23]
 80061f8:	e006      	b.n	8006208 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80061fa:	7dfb      	ldrb	r3, [r7, #23]
 80061fc:	3301      	adds	r3, #1
 80061fe:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006200:	7dfb      	ldrb	r3, [r7, #23]
 8006202:	2b01      	cmp	r3, #1
 8006204:	d9d6      	bls.n	80061b4 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006206:	23ff      	movs	r3, #255	; 0xff
}
 8006208:	4618      	mov	r0, r3
 800620a:	371c      	adds	r7, #28
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f001 fc83 	bl	8007b28 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006222:	2101      	movs	r1, #1
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f001 fd9c 	bl	8007d62 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3708      	adds	r7, #8
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b088      	sub	sp, #32
 8006238:	af04      	add	r7, sp, #16
 800623a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800623c:	2302      	movs	r3, #2
 800623e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006240:	2300      	movs	r3, #0
 8006242:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b01      	cmp	r3, #1
 800624e:	d102      	bne.n	8006256 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2203      	movs	r2, #3
 8006254:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	781b      	ldrb	r3, [r3, #0]
 800625a:	b2db      	uxtb	r3, r3
 800625c:	2b0b      	cmp	r3, #11
 800625e:	f200 81be 	bhi.w	80065de <USBH_Process+0x3aa>
 8006262:	a201      	add	r2, pc, #4	; (adr r2, 8006268 <USBH_Process+0x34>)
 8006264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006268:	08006299 	.word	0x08006299
 800626c:	080062cb 	.word	0x080062cb
 8006270:	08006333 	.word	0x08006333
 8006274:	08006579 	.word	0x08006579
 8006278:	080065df 	.word	0x080065df
 800627c:	080063d7 	.word	0x080063d7
 8006280:	0800651f 	.word	0x0800651f
 8006284:	0800640d 	.word	0x0800640d
 8006288:	0800642d 	.word	0x0800642d
 800628c:	0800644d 	.word	0x0800644d
 8006290:	08006491 	.word	0x08006491
 8006294:	08006561 	.word	0x08006561
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 819e 	beq.w	80065e2 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80062ac:	20c8      	movs	r0, #200	; 0xc8
 80062ae:	f001 fd9f 	bl	8007df0 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f001 fc95 	bl	8007be2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80062c8:	e18b      	b.n	80065e2 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d107      	bne.n	80062e4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2202      	movs	r2, #2
 80062e0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80062e2:	e18d      	b.n	8006600 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80062ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062ee:	d914      	bls.n	800631a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80062f6:	3301      	adds	r3, #1
 80062f8:	b2da      	uxtb	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006306:	2b03      	cmp	r3, #3
 8006308:	d903      	bls.n	8006312 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	220d      	movs	r2, #13
 800630e:	701a      	strb	r2, [r3, #0]
      break;
 8006310:	e176      	b.n	8006600 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	701a      	strb	r2, [r3, #0]
      break;
 8006318:	e172      	b.n	8006600 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006320:	f103 020a 	add.w	r2, r3, #10
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800632a:	200a      	movs	r0, #10
 800632c:	f001 fd60 	bl	8007df0 <USBH_Delay>
      break;
 8006330:	e166      	b.n	8006600 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006338:	2b00      	cmp	r3, #0
 800633a:	d005      	beq.n	8006348 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006342:	2104      	movs	r1, #4
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006348:	2064      	movs	r0, #100	; 0x64
 800634a:	f001 fd51 	bl	8007df0 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f001 fc20 	bl	8007b94 <USBH_LL_GetSpeed>
 8006354:	4603      	mov	r3, r0
 8006356:	461a      	mov	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2205      	movs	r2, #5
 8006362:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006364:	2100      	movs	r1, #0
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f001 fa2b 	bl	80077c2 <USBH_AllocPipe>
 800636c:	4603      	mov	r3, r0
 800636e:	461a      	mov	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006374:	2180      	movs	r1, #128	; 0x80
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f001 fa23 	bl	80077c2 <USBH_AllocPipe>
 800637c:	4603      	mov	r3, r0
 800637e:	461a      	mov	r2, r3
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	7919      	ldrb	r1, [r3, #4]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006398:	b292      	uxth	r2, r2
 800639a:	9202      	str	r2, [sp, #8]
 800639c:	2200      	movs	r2, #0
 800639e:	9201      	str	r2, [sp, #4]
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	4603      	mov	r3, r0
 80063a4:	2280      	movs	r2, #128	; 0x80
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f001 f9dc 	bl	8007764 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	7959      	ldrb	r1, [r3, #5]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80063c0:	b292      	uxth	r2, r2
 80063c2:	9202      	str	r2, [sp, #8]
 80063c4:	2200      	movs	r2, #0
 80063c6:	9201      	str	r2, [sp, #4]
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	4603      	mov	r3, r0
 80063cc:	2200      	movs	r2, #0
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f001 f9c8 	bl	8007764 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80063d4:	e114      	b.n	8006600 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f918 	bl	800660c <USBH_HandleEnum>
 80063dc:	4603      	mov	r3, r0
 80063de:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80063e0:	7bbb      	ldrb	r3, [r7, #14]
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f040 80fe 	bne.w	80065e6 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d103      	bne.n	8006404 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2208      	movs	r2, #8
 8006400:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006402:	e0f0      	b.n	80065e6 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2207      	movs	r2, #7
 8006408:	701a      	strb	r2, [r3, #0]
      break;
 800640a:	e0ec      	b.n	80065e6 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 80e9 	beq.w	80065ea <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800641e:	2101      	movs	r1, #1
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2208      	movs	r2, #8
 8006428:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800642a:	e0de      	b.n	80065ea <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006432:	b29b      	uxth	r3, r3
 8006434:	4619      	mov	r1, r3
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 fc2c 	bl	8006c94 <USBH_SetCfg>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	f040 80d5 	bne.w	80065ee <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2209      	movs	r2, #9
 8006448:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800644a:	e0d0      	b.n	80065ee <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	d016      	beq.n	8006488 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800645a:	2101      	movs	r1, #1
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 fc3c 	bl	8006cda <USBH_SetFeature>
 8006462:	4603      	mov	r3, r0
 8006464:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006466:	7bbb      	ldrb	r3, [r7, #14]
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d103      	bne.n	8006476 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	220a      	movs	r2, #10
 8006472:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006474:	e0bd      	b.n	80065f2 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8006476:	7bbb      	ldrb	r3, [r7, #14]
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b03      	cmp	r3, #3
 800647c:	f040 80b9 	bne.w	80065f2 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	220a      	movs	r2, #10
 8006484:	701a      	strb	r2, [r3, #0]
      break;
 8006486:	e0b4      	b.n	80065f2 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	220a      	movs	r2, #10
 800648c:	701a      	strb	r2, [r3, #0]
      break;
 800648e:	e0b0      	b.n	80065f2 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006496:	2b00      	cmp	r3, #0
 8006498:	f000 80ad 	beq.w	80065f6 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80064a4:	2300      	movs	r3, #0
 80064a6:	73fb      	strb	r3, [r7, #15]
 80064a8:	e016      	b.n	80064d8 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80064aa:	7bfa      	ldrb	r2, [r7, #15]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	32de      	adds	r2, #222	; 0xde
 80064b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064b4:	791a      	ldrb	r2, [r3, #4]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80064bc:	429a      	cmp	r2, r3
 80064be:	d108      	bne.n	80064d2 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 80064c0:	7bfa      	ldrb	r2, [r7, #15]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	32de      	adds	r2, #222	; 0xde
 80064c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80064d0:	e005      	b.n	80064de <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80064d2:	7bfb      	ldrb	r3, [r7, #15]
 80064d4:	3301      	adds	r3, #1
 80064d6:	73fb      	strb	r3, [r7, #15]
 80064d8:	7bfb      	ldrb	r3, [r7, #15]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d0e5      	beq.n	80064aa <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d016      	beq.n	8006516 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	4798      	blx	r3
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d109      	bne.n	800650e <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2206      	movs	r2, #6
 80064fe:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006506:	2103      	movs	r1, #3
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800650c:	e073      	b.n	80065f6 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	220d      	movs	r2, #13
 8006512:	701a      	strb	r2, [r3, #0]
      break;
 8006514:	e06f      	b.n	80065f6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	220d      	movs	r2, #13
 800651a:	701a      	strb	r2, [r3, #0]
      break;
 800651c:	e06b      	b.n	80065f6 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006524:	2b00      	cmp	r3, #0
 8006526:	d017      	beq.n	8006558 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800652e:	691b      	ldr	r3, [r3, #16]
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	4798      	blx	r3
 8006534:	4603      	mov	r3, r0
 8006536:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006538:	7bbb      	ldrb	r3, [r7, #14]
 800653a:	b2db      	uxtb	r3, r3
 800653c:	2b00      	cmp	r3, #0
 800653e:	d103      	bne.n	8006548 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	220b      	movs	r2, #11
 8006544:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006546:	e058      	b.n	80065fa <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8006548:	7bbb      	ldrb	r3, [r7, #14]
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d154      	bne.n	80065fa <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	220d      	movs	r2, #13
 8006554:	701a      	strb	r2, [r3, #0]
      break;
 8006556:	e050      	b.n	80065fa <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	220d      	movs	r2, #13
 800655c:	701a      	strb	r2, [r3, #0]
      break;
 800655e:	e04c      	b.n	80065fa <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006566:	2b00      	cmp	r3, #0
 8006568:	d049      	beq.n	80065fe <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	4798      	blx	r3
      }
      break;
 8006576:	e042      	b.n	80065fe <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff fd67 	bl	8006054 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800658c:	2b00      	cmp	r3, #0
 800658e:	d009      	beq.n	80065a4 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80065b4:	2105      	movs	r1, #5
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d107      	bne.n	80065d6 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f7ff fe20 	bl	8006214 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80065d4:	e014      	b.n	8006600 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f001 faa6 	bl	8007b28 <USBH_LL_Start>
      break;
 80065dc:	e010      	b.n	8006600 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 80065de:	bf00      	nop
 80065e0:	e00e      	b.n	8006600 <USBH_Process+0x3cc>
      break;
 80065e2:	bf00      	nop
 80065e4:	e00c      	b.n	8006600 <USBH_Process+0x3cc>
      break;
 80065e6:	bf00      	nop
 80065e8:	e00a      	b.n	8006600 <USBH_Process+0x3cc>
    break;
 80065ea:	bf00      	nop
 80065ec:	e008      	b.n	8006600 <USBH_Process+0x3cc>
      break;
 80065ee:	bf00      	nop
 80065f0:	e006      	b.n	8006600 <USBH_Process+0x3cc>
      break;
 80065f2:	bf00      	nop
 80065f4:	e004      	b.n	8006600 <USBH_Process+0x3cc>
      break;
 80065f6:	bf00      	nop
 80065f8:	e002      	b.n	8006600 <USBH_Process+0x3cc>
      break;
 80065fa:	bf00      	nop
 80065fc:	e000      	b.n	8006600 <USBH_Process+0x3cc>
      break;
 80065fe:	bf00      	nop
  }
  return USBH_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop

0800660c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b088      	sub	sp, #32
 8006610:	af04      	add	r7, sp, #16
 8006612:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006614:	2301      	movs	r3, #1
 8006616:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006618:	2301      	movs	r3, #1
 800661a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	785b      	ldrb	r3, [r3, #1]
 8006620:	2b07      	cmp	r3, #7
 8006622:	f200 81c1 	bhi.w	80069a8 <USBH_HandleEnum+0x39c>
 8006626:	a201      	add	r2, pc, #4	; (adr r2, 800662c <USBH_HandleEnum+0x20>)
 8006628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662c:	0800664d 	.word	0x0800664d
 8006630:	0800670b 	.word	0x0800670b
 8006634:	08006775 	.word	0x08006775
 8006638:	08006803 	.word	0x08006803
 800663c:	0800686d 	.word	0x0800686d
 8006640:	080068dd 	.word	0x080068dd
 8006644:	08006923 	.word	0x08006923
 8006648:	08006969 	.word	0x08006969
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800664c:	2108      	movs	r1, #8
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 fa50 	bl	8006af4 <USBH_Get_DevDesc>
 8006654:	4603      	mov	r3, r0
 8006656:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006658:	7bbb      	ldrb	r3, [r7, #14]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d130      	bne.n	80066c0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	7919      	ldrb	r1, [r3, #4]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006682:	b292      	uxth	r2, r2
 8006684:	9202      	str	r2, [sp, #8]
 8006686:	2200      	movs	r2, #0
 8006688:	9201      	str	r2, [sp, #4]
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	4603      	mov	r3, r0
 800668e:	2280      	movs	r2, #128	; 0x80
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f001 f867 	bl	8007764 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	7959      	ldrb	r1, [r3, #5]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80066aa:	b292      	uxth	r2, r2
 80066ac:	9202      	str	r2, [sp, #8]
 80066ae:	2200      	movs	r2, #0
 80066b0:	9201      	str	r2, [sp, #4]
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	4603      	mov	r3, r0
 80066b6:	2200      	movs	r2, #0
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f001 f853 	bl	8007764 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80066be:	e175      	b.n	80069ac <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066c0:	7bbb      	ldrb	r3, [r7, #14]
 80066c2:	2b03      	cmp	r3, #3
 80066c4:	f040 8172 	bne.w	80069ac <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80066ce:	3301      	adds	r3, #1
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80066de:	2b03      	cmp	r3, #3
 80066e0:	d903      	bls.n	80066ea <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	220d      	movs	r2, #13
 80066e6:	701a      	strb	r2, [r3, #0]
      break;
 80066e8:	e160      	b.n	80069ac <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	795b      	ldrb	r3, [r3, #5]
 80066ee:	4619      	mov	r1, r3
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f001 f887 	bl	8007804 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	791b      	ldrb	r3, [r3, #4]
 80066fa:	4619      	mov	r1, r3
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f001 f881 	bl	8007804 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	701a      	strb	r2, [r3, #0]
      break;
 8006708:	e150      	b.n	80069ac <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800670a:	2112      	movs	r1, #18
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 f9f1 	bl	8006af4 <USBH_Get_DevDesc>
 8006712:	4603      	mov	r3, r0
 8006714:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006716:	7bbb      	ldrb	r3, [r7, #14]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d103      	bne.n	8006724 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2202      	movs	r2, #2
 8006720:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006722:	e145      	b.n	80069b0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006724:	7bbb      	ldrb	r3, [r7, #14]
 8006726:	2b03      	cmp	r3, #3
 8006728:	f040 8142 	bne.w	80069b0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006732:	3301      	adds	r3, #1
 8006734:	b2da      	uxtb	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006742:	2b03      	cmp	r3, #3
 8006744:	d903      	bls.n	800674e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	220d      	movs	r2, #13
 800674a:	701a      	strb	r2, [r3, #0]
      break;
 800674c:	e130      	b.n	80069b0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	795b      	ldrb	r3, [r3, #5]
 8006752:	4619      	mov	r1, r3
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f001 f855 	bl	8007804 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	791b      	ldrb	r3, [r3, #4]
 800675e:	4619      	mov	r1, r3
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f001 f84f 	bl	8007804 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	701a      	strb	r2, [r3, #0]
      break;
 8006772:	e11d      	b.n	80069b0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006774:	2101      	movs	r1, #1
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fa68 	bl	8006c4c <USBH_SetAddress>
 800677c:	4603      	mov	r3, r0
 800677e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006780:	7bbb      	ldrb	r3, [r7, #14]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d132      	bne.n	80067ec <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006786:	2002      	movs	r0, #2
 8006788:	f001 fb32 	bl	8007df0 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2203      	movs	r2, #3
 8006798:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	7919      	ldrb	r1, [r3, #4]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80067ae:	b292      	uxth	r2, r2
 80067b0:	9202      	str	r2, [sp, #8]
 80067b2:	2200      	movs	r2, #0
 80067b4:	9201      	str	r2, [sp, #4]
 80067b6:	9300      	str	r3, [sp, #0]
 80067b8:	4603      	mov	r3, r0
 80067ba:	2280      	movs	r2, #128	; 0x80
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 ffd1 	bl	8007764 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	7959      	ldrb	r1, [r3, #5]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80067d6:	b292      	uxth	r2, r2
 80067d8:	9202      	str	r2, [sp, #8]
 80067da:	2200      	movs	r2, #0
 80067dc:	9201      	str	r2, [sp, #4]
 80067de:	9300      	str	r3, [sp, #0]
 80067e0:	4603      	mov	r3, r0
 80067e2:	2200      	movs	r2, #0
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 ffbd 	bl	8007764 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80067ea:	e0e3      	b.n	80069b4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80067ec:	7bbb      	ldrb	r3, [r7, #14]
 80067ee:	2b03      	cmp	r3, #3
 80067f0:	f040 80e0 	bne.w	80069b4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	220d      	movs	r2, #13
 80067f8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	705a      	strb	r2, [r3, #1]
      break;
 8006800:	e0d8      	b.n	80069b4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006802:	2109      	movs	r1, #9
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 f99d 	bl	8006b44 <USBH_Get_CfgDesc>
 800680a:	4603      	mov	r3, r0
 800680c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800680e:	7bbb      	ldrb	r3, [r7, #14]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d103      	bne.n	800681c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2204      	movs	r2, #4
 8006818:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800681a:	e0cd      	b.n	80069b8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800681c:	7bbb      	ldrb	r3, [r7, #14]
 800681e:	2b03      	cmp	r3, #3
 8006820:	f040 80ca 	bne.w	80069b8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800682a:	3301      	adds	r3, #1
 800682c:	b2da      	uxtb	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800683a:	2b03      	cmp	r3, #3
 800683c:	d903      	bls.n	8006846 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	220d      	movs	r2, #13
 8006842:	701a      	strb	r2, [r3, #0]
      break;
 8006844:	e0b8      	b.n	80069b8 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	795b      	ldrb	r3, [r3, #5]
 800684a:	4619      	mov	r1, r3
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 ffd9 	bl	8007804 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	791b      	ldrb	r3, [r3, #4]
 8006856:	4619      	mov	r1, r3
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 ffd3 	bl	8007804 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	701a      	strb	r2, [r3, #0]
      break;
 800686a:	e0a5      	b.n	80069b8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8006872:	4619      	mov	r1, r3
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 f965 	bl	8006b44 <USBH_Get_CfgDesc>
 800687a:	4603      	mov	r3, r0
 800687c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800687e:	7bbb      	ldrb	r3, [r7, #14]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d103      	bne.n	800688c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2205      	movs	r2, #5
 8006888:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800688a:	e097      	b.n	80069bc <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800688c:	7bbb      	ldrb	r3, [r7, #14]
 800688e:	2b03      	cmp	r3, #3
 8006890:	f040 8094 	bne.w	80069bc <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800689a:	3301      	adds	r3, #1
 800689c:	b2da      	uxtb	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80068aa:	2b03      	cmp	r3, #3
 80068ac:	d903      	bls.n	80068b6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	220d      	movs	r2, #13
 80068b2:	701a      	strb	r2, [r3, #0]
      break;
 80068b4:	e082      	b.n	80069bc <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	795b      	ldrb	r3, [r3, #5]
 80068ba:	4619      	mov	r1, r3
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 ffa1 	bl	8007804 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	791b      	ldrb	r3, [r3, #4]
 80068c6:	4619      	mov	r1, r3
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 ff9b 	bl	8007804 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	701a      	strb	r2, [r3, #0]
      break;
 80068da:	e06f      	b.n	80069bc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d019      	beq.n	800691a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80068f2:	23ff      	movs	r3, #255	; 0xff
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 f949 	bl	8006b8c <USBH_Get_StringDesc>
 80068fa:	4603      	mov	r3, r0
 80068fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80068fe:	7bbb      	ldrb	r3, [r7, #14]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d103      	bne.n	800690c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2206      	movs	r2, #6
 8006908:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800690a:	e059      	b.n	80069c0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800690c:	7bbb      	ldrb	r3, [r7, #14]
 800690e:	2b03      	cmp	r3, #3
 8006910:	d156      	bne.n	80069c0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2206      	movs	r2, #6
 8006916:	705a      	strb	r2, [r3, #1]
      break;
 8006918:	e052      	b.n	80069c0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2206      	movs	r2, #6
 800691e:	705a      	strb	r2, [r3, #1]
      break;
 8006920:	e04e      	b.n	80069c0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006928:	2b00      	cmp	r3, #0
 800692a:	d019      	beq.n	8006960 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006938:	23ff      	movs	r3, #255	; 0xff
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f926 	bl	8006b8c <USBH_Get_StringDesc>
 8006940:	4603      	mov	r3, r0
 8006942:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006944:	7bbb      	ldrb	r3, [r7, #14]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d103      	bne.n	8006952 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2207      	movs	r2, #7
 800694e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006950:	e038      	b.n	80069c4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006952:	7bbb      	ldrb	r3, [r7, #14]
 8006954:	2b03      	cmp	r3, #3
 8006956:	d135      	bne.n	80069c4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2207      	movs	r2, #7
 800695c:	705a      	strb	r2, [r3, #1]
      break;
 800695e:	e031      	b.n	80069c4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2207      	movs	r2, #7
 8006964:	705a      	strb	r2, [r3, #1]
      break;
 8006966:	e02d      	b.n	80069c4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800696e:	2b00      	cmp	r3, #0
 8006970:	d017      	beq.n	80069a2 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800697e:	23ff      	movs	r3, #255	; 0xff
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f903 	bl	8006b8c <USBH_Get_StringDesc>
 8006986:	4603      	mov	r3, r0
 8006988:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800698a:	7bbb      	ldrb	r3, [r7, #14]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d102      	bne.n	8006996 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006990:	2300      	movs	r3, #0
 8006992:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006994:	e018      	b.n	80069c8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006996:	7bbb      	ldrb	r3, [r7, #14]
 8006998:	2b03      	cmp	r3, #3
 800699a:	d115      	bne.n	80069c8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800699c:	2300      	movs	r3, #0
 800699e:	73fb      	strb	r3, [r7, #15]
      break;
 80069a0:	e012      	b.n	80069c8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80069a2:	2300      	movs	r3, #0
 80069a4:	73fb      	strb	r3, [r7, #15]
      break;
 80069a6:	e00f      	b.n	80069c8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 80069a8:	bf00      	nop
 80069aa:	e00e      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069ac:	bf00      	nop
 80069ae:	e00c      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069b0:	bf00      	nop
 80069b2:	e00a      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069b4:	bf00      	nop
 80069b6:	e008      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069b8:	bf00      	nop
 80069ba:	e006      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069bc:	bf00      	nop
 80069be:	e004      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069c0:	bf00      	nop
 80069c2:	e002      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069c4:	bf00      	nop
 80069c6:	e000      	b.n	80069ca <USBH_HandleEnum+0x3be>
      break;
 80069c8:	bf00      	nop
  }
  return Status;
 80069ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3710      	adds	r7, #16
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80069e6:	bf00      	nop
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b082      	sub	sp, #8
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006a00:	1c5a      	adds	r2, r3, #1
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 f804 	bl	8006a16 <USBH_HandleSof>
}
 8006a0e:	bf00      	nop
 8006a10:	3708      	adds	r7, #8
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006a16:	b580      	push	{r7, lr}
 8006a18:	b082      	sub	sp, #8
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b0b      	cmp	r3, #11
 8006a26:	d10a      	bne.n	8006a3e <USBH_HandleSof+0x28>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d005      	beq.n	8006a3e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	4798      	blx	r3
  }
}
 8006a3e:	bf00      	nop
 8006a40:	3708      	adds	r7, #8
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b083      	sub	sp, #12
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8006a56:	bf00      	nop
}
 8006a58:	370c      	adds	r7, #12
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr

08006a62 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006a62:	b480      	push	{r7}
 8006a64:	b083      	sub	sp, #12
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8006a72:	bf00      	nop
}
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f001 f846 	bl	8007b5e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	791b      	ldrb	r3, [r3, #4]
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 fe93 	bl	8007804 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	795b      	ldrb	r3, [r3, #5]
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fe8d 	bl	8007804 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006aea:	2300      	movs	r3, #0
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3708      	adds	r7, #8
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b086      	sub	sp, #24
 8006af8:	af02      	add	r7, sp, #8
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	460b      	mov	r3, r1
 8006afe:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006b06:	78fb      	ldrb	r3, [r7, #3]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	9300      	str	r3, [sp, #0]
 8006b0c:	4613      	mov	r3, r2
 8006b0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006b12:	2100      	movs	r1, #0
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 f864 	bl	8006be2 <USBH_GetDescriptor>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10a      	bne.n	8006b3a <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006b30:	78fa      	ldrb	r2, [r7, #3]
 8006b32:	b292      	uxth	r2, r2
 8006b34:	4619      	mov	r1, r3
 8006b36:	f000 f919 	bl	8006d6c <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b086      	sub	sp, #24
 8006b48:	af02      	add	r7, sp, #8
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	331c      	adds	r3, #28
 8006b54:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006b56:	887b      	ldrh	r3, [r7, #2]
 8006b58:	9300      	str	r3, [sp, #0]
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b60:	2100      	movs	r1, #0
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f83d 	bl	8006be2 <USBH_GetDescriptor>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d107      	bne.n	8006b82 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8006b72:	887b      	ldrh	r3, [r7, #2]
 8006b74:	461a      	mov	r2, r3
 8006b76:	68b9      	ldr	r1, [r7, #8]
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 f989 	bl	8006e90 <USBH_ParseCfgDesc>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b088      	sub	sp, #32
 8006b90:	af02      	add	r7, sp, #8
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	607a      	str	r2, [r7, #4]
 8006b96:	461a      	mov	r2, r3
 8006b98:	460b      	mov	r3, r1
 8006b9a:	72fb      	strb	r3, [r7, #11]
 8006b9c:	4613      	mov	r3, r2
 8006b9e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8006ba0:	7afb      	ldrb	r3, [r7, #11]
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006ba8:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006bb0:	893b      	ldrh	r3, [r7, #8]
 8006bb2:	9300      	str	r3, [sp, #0]
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	2100      	movs	r1, #0
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f000 f812 	bl	8006be2 <USBH_GetDescriptor>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006bc2:	7dfb      	ldrb	r3, [r7, #23]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d107      	bne.n	8006bd8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006bce:	893a      	ldrh	r2, [r7, #8]
 8006bd0:	6879      	ldr	r1, [r7, #4]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f000 fb26 	bl	8007224 <USBH_ParseStringDesc>
  }

  return status;
 8006bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3718      	adds	r7, #24
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b084      	sub	sp, #16
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	60f8      	str	r0, [r7, #12]
 8006bea:	607b      	str	r3, [r7, #4]
 8006bec:	460b      	mov	r3, r1
 8006bee:	72fb      	strb	r3, [r7, #11]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	789b      	ldrb	r3, [r3, #2]
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d11c      	bne.n	8006c36 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006bfc:	7afb      	ldrb	r3, [r7, #11]
 8006bfe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006c02:	b2da      	uxtb	r2, r3
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2206      	movs	r2, #6
 8006c0c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	893a      	ldrh	r2, [r7, #8]
 8006c12:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006c14:	893b      	ldrh	r3, [r7, #8]
 8006c16:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006c1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c1e:	d104      	bne.n	8006c2a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f240 4209 	movw	r2, #1033	; 0x409
 8006c26:	829a      	strh	r2, [r3, #20]
 8006c28:	e002      	b.n	8006c30 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	8b3a      	ldrh	r2, [r7, #24]
 8006c34:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006c36:	8b3b      	ldrh	r3, [r7, #24]
 8006c38:	461a      	mov	r2, r3
 8006c3a:	6879      	ldr	r1, [r7, #4]
 8006c3c:	68f8      	ldr	r0, [r7, #12]
 8006c3e:	f000 fb3f 	bl	80072c0 <USBH_CtlReq>
 8006c42:	4603      	mov	r3, r0
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3710      	adds	r7, #16
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	460b      	mov	r3, r1
 8006c56:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	789b      	ldrb	r3, [r3, #2]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d10f      	bne.n	8006c80 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2205      	movs	r2, #5
 8006c6a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006c6c:	78fb      	ldrb	r3, [r7, #3]
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006c80:	2200      	movs	r2, #0
 8006c82:	2100      	movs	r1, #0
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 fb1b 	bl	80072c0 <USBH_CtlReq>
 8006c8a:	4603      	mov	r3, r0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	789b      	ldrb	r3, [r3, #2]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d10e      	bne.n	8006cc6 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2209      	movs	r2, #9
 8006cb2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	887a      	ldrh	r2, [r7, #2]
 8006cb8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	2100      	movs	r1, #0
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 faf8 	bl	80072c0 <USBH_CtlReq>
 8006cd0:	4603      	mov	r3, r0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b082      	sub	sp, #8
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	789b      	ldrb	r3, [r3, #2]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d10f      	bne.n	8006d0e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2203      	movs	r2, #3
 8006cf8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006d0e:	2200      	movs	r2, #0
 8006d10:	2100      	movs	r1, #0
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fad4 	bl	80072c0 <USBH_CtlReq>
 8006d18:	4603      	mov	r3, r0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3708      	adds	r7, #8
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b082      	sub	sp, #8
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	789b      	ldrb	r3, [r3, #2]
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d10f      	bne.n	8006d56 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2202      	movs	r2, #2
 8006d3a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006d48:	78fb      	ldrb	r3, [r7, #3]
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8006d56:	2200      	movs	r2, #0
 8006d58:	2100      	movs	r1, #0
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 fab0 	bl	80072c0 <USBH_CtlReq>
 8006d60:	4603      	mov	r3, r0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3708      	adds	r7, #8
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
	...

08006d6c <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	4613      	mov	r3, r2
 8006d78:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	781a      	ldrb	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	785a      	ldrb	r2, [r3, #1]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	3302      	adds	r3, #2
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	b29a      	uxth	r2, r3
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	3303      	adds	r3, #3
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	021b      	lsls	r3, r3, #8
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	791a      	ldrb	r2, [r3, #4]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	795a      	ldrb	r2, [r3, #5]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	799a      	ldrb	r2, [r3, #6]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	79da      	ldrb	r2, [r3, #7]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	79db      	ldrb	r3, [r3, #7]
 8006dca:	2b20      	cmp	r3, #32
 8006dcc:	dc0f      	bgt.n	8006dee <USBH_ParseDevDesc+0x82>
 8006dce:	2b08      	cmp	r3, #8
 8006dd0:	db14      	blt.n	8006dfc <USBH_ParseDevDesc+0x90>
 8006dd2:	3b08      	subs	r3, #8
 8006dd4:	4a2d      	ldr	r2, [pc, #180]	; (8006e8c <USBH_ParseDevDesc+0x120>)
 8006dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8006dda:	f003 0301 	and.w	r3, r3, #1
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	bf14      	ite	ne
 8006de2:	2301      	movne	r3, #1
 8006de4:	2300      	moveq	r3, #0
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d102      	bne.n	8006df2 <USBH_ParseDevDesc+0x86>
 8006dec:	e006      	b.n	8006dfc <USBH_ParseDevDesc+0x90>
 8006dee:	2b40      	cmp	r3, #64	; 0x40
 8006df0:	d104      	bne.n	8006dfc <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	79da      	ldrb	r2, [r3, #7]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	71da      	strb	r2, [r3, #7]
      break;
 8006dfa:	e003      	b.n	8006e04 <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2240      	movs	r2, #64	; 0x40
 8006e00:	71da      	strb	r2, [r3, #7]
      break;
 8006e02:	bf00      	nop
  }

  if (length > 8U)
 8006e04:	88fb      	ldrh	r3, [r7, #6]
 8006e06:	2b08      	cmp	r3, #8
 8006e08:	d939      	bls.n	8006e7e <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	3308      	adds	r3, #8
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	3309      	adds	r3, #9
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	021b      	lsls	r3, r3, #8
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	b29a      	uxth	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	330a      	adds	r3, #10
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	b29a      	uxth	r2, r3
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	330b      	adds	r3, #11
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	021b      	lsls	r3, r3, #8
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	330c      	adds	r3, #12
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	330d      	adds	r3, #13
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	021b      	lsls	r3, r3, #8
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	4313      	orrs	r3, r2
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	7b9a      	ldrb	r2, [r3, #14]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	7bda      	ldrb	r2, [r3, #15]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	7c1a      	ldrb	r2, [r3, #16]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	7c5a      	ldrb	r2, [r3, #17]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	745a      	strb	r2, [r3, #17]
  }
}
 8006e7e:	bf00      	nop
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	01000101 	.word	0x01000101

08006e90 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b08c      	sub	sp, #48	; 0x30
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006ea4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	781a      	ldrb	r2, [r3, #0]
 8006ec4:	6a3b      	ldr	r3, [r7, #32]
 8006ec6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	785a      	ldrb	r2, [r3, #1]
 8006ecc:	6a3b      	ldr	r3, [r7, #32]
 8006ece:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	3302      	adds	r3, #2
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	3303      	adds	r3, #3
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	021b      	lsls	r3, r3, #8
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eec:	bf28      	it	cs
 8006eee:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	6a3b      	ldr	r3, [r7, #32]
 8006ef6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	791a      	ldrb	r2, [r3, #4]
 8006efc:	6a3b      	ldr	r3, [r7, #32]
 8006efe:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	795a      	ldrb	r2, [r3, #5]
 8006f04:	6a3b      	ldr	r3, [r7, #32]
 8006f06:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	799a      	ldrb	r2, [r3, #6]
 8006f0c:	6a3b      	ldr	r3, [r7, #32]
 8006f0e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	79da      	ldrb	r2, [r3, #7]
 8006f14:	6a3b      	ldr	r3, [r7, #32]
 8006f16:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	7a1a      	ldrb	r2, [r3, #8]
 8006f1c:	6a3b      	ldr	r3, [r7, #32]
 8006f1e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8006f20:	6a3b      	ldr	r3, [r7, #32]
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	2b09      	cmp	r3, #9
 8006f26:	d002      	beq.n	8006f2e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006f28:	6a3b      	ldr	r3, [r7, #32]
 8006f2a:	2209      	movs	r2, #9
 8006f2c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006f2e:	88fb      	ldrh	r3, [r7, #6]
 8006f30:	2b09      	cmp	r3, #9
 8006f32:	f240 809d 	bls.w	8007070 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8006f36:	2309      	movs	r3, #9
 8006f38:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006f3e:	e081      	b.n	8007044 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006f40:	f107 0316 	add.w	r3, r7, #22
 8006f44:	4619      	mov	r1, r3
 8006f46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f48:	f000 f99f 	bl	800728a <USBH_GetNextDesc>
 8006f4c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8006f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f50:	785b      	ldrb	r3, [r3, #1]
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	d176      	bne.n	8007044 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8006f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	2b09      	cmp	r3, #9
 8006f5c:	d002      	beq.n	8006f64 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8006f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f60:	2209      	movs	r2, #9
 8006f62:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8006f64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f68:	221a      	movs	r2, #26
 8006f6a:	fb02 f303 	mul.w	r3, r2, r3
 8006f6e:	3308      	adds	r3, #8
 8006f70:	6a3a      	ldr	r2, [r7, #32]
 8006f72:	4413      	add	r3, r2
 8006f74:	3302      	adds	r3, #2
 8006f76:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006f78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f7a:	69f8      	ldr	r0, [r7, #28]
 8006f7c:	f000 f87e 	bl	800707c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006f80:	2300      	movs	r3, #0
 8006f82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006f86:	2300      	movs	r3, #0
 8006f88:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006f8a:	e043      	b.n	8007014 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006f8c:	f107 0316 	add.w	r3, r7, #22
 8006f90:	4619      	mov	r1, r3
 8006f92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f94:	f000 f979 	bl	800728a <USBH_GetNextDesc>
 8006f98:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f9c:	785b      	ldrb	r3, [r3, #1]
 8006f9e:	2b05      	cmp	r3, #5
 8006fa0:	d138      	bne.n	8007014 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	795b      	ldrb	r3, [r3, #5]
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d10f      	bne.n	8006fca <USBH_ParseCfgDesc+0x13a>
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	799b      	ldrb	r3, [r3, #6]
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d10b      	bne.n	8006fca <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	79db      	ldrb	r3, [r3, #7]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10f      	bne.n	8006fda <USBH_ParseCfgDesc+0x14a>
 8006fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	2b09      	cmp	r3, #9
 8006fc0:	d00b      	beq.n	8006fda <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8006fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc4:	2209      	movs	r2, #9
 8006fc6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006fc8:	e007      	b.n	8006fda <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8006fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	2b07      	cmp	r3, #7
 8006fd0:	d004      	beq.n	8006fdc <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8006fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fd4:	2207      	movs	r2, #7
 8006fd6:	701a      	strb	r2, [r3, #0]
 8006fd8:	e000      	b.n	8006fdc <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006fda:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fe0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006fe4:	3201      	adds	r2, #1
 8006fe6:	00d2      	lsls	r2, r2, #3
 8006fe8:	211a      	movs	r1, #26
 8006fea:	fb01 f303 	mul.w	r3, r1, r3
 8006fee:	4413      	add	r3, r2
 8006ff0:	3308      	adds	r3, #8
 8006ff2:	6a3a      	ldr	r2, [r7, #32]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	3304      	adds	r3, #4
 8006ff8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006ffa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ffc:	69b9      	ldr	r1, [r7, #24]
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 f86b 	bl	80070da <USBH_ParseEPDesc>
 8007004:	4603      	mov	r3, r0
 8007006:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800700a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800700e:	3301      	adds	r3, #1
 8007010:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	791b      	ldrb	r3, [r3, #4]
 8007018:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800701c:	429a      	cmp	r2, r3
 800701e:	d204      	bcs.n	800702a <USBH_ParseCfgDesc+0x19a>
 8007020:	6a3b      	ldr	r3, [r7, #32]
 8007022:	885a      	ldrh	r2, [r3, #2]
 8007024:	8afb      	ldrh	r3, [r7, #22]
 8007026:	429a      	cmp	r2, r3
 8007028:	d8b0      	bhi.n	8006f8c <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	791b      	ldrb	r3, [r3, #4]
 800702e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007032:	429a      	cmp	r2, r3
 8007034:	d201      	bcs.n	800703a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8007036:	2303      	movs	r3, #3
 8007038:	e01c      	b.n	8007074 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800703a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800703e:	3301      	adds	r3, #1
 8007040:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007044:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007048:	2b01      	cmp	r3, #1
 800704a:	d805      	bhi.n	8007058 <USBH_ParseCfgDesc+0x1c8>
 800704c:	6a3b      	ldr	r3, [r7, #32]
 800704e:	885a      	ldrh	r2, [r3, #2]
 8007050:	8afb      	ldrh	r3, [r7, #22]
 8007052:	429a      	cmp	r2, r3
 8007054:	f63f af74 	bhi.w	8006f40 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007058:	6a3b      	ldr	r3, [r7, #32]
 800705a:	791b      	ldrb	r3, [r3, #4]
 800705c:	2b02      	cmp	r3, #2
 800705e:	bf28      	it	cs
 8007060:	2302      	movcs	r3, #2
 8007062:	b2db      	uxtb	r3, r3
 8007064:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007068:	429a      	cmp	r2, r3
 800706a:	d201      	bcs.n	8007070 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800706c:	2303      	movs	r3, #3
 800706e:	e001      	b.n	8007074 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8007070:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007074:	4618      	mov	r0, r3
 8007076:	3730      	adds	r7, #48	; 0x30
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	781a      	ldrb	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	785a      	ldrb	r2, [r3, #1]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	789a      	ldrb	r2, [r3, #2]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	78da      	ldrb	r2, [r3, #3]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	791a      	ldrb	r2, [r3, #4]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	795a      	ldrb	r2, [r3, #5]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	799a      	ldrb	r2, [r3, #6]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	79da      	ldrb	r2, [r3, #7]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	7a1a      	ldrb	r2, [r3, #8]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	721a      	strb	r2, [r3, #8]
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 80070da:	b480      	push	{r7}
 80070dc:	b087      	sub	sp, #28
 80070de:	af00      	add	r7, sp, #0
 80070e0:	60f8      	str	r0, [r7, #12]
 80070e2:	60b9      	str	r1, [r7, #8]
 80070e4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80070e6:	2300      	movs	r3, #0
 80070e8:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	781a      	ldrb	r2, [r3, #0]
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	785a      	ldrb	r2, [r3, #1]
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	789a      	ldrb	r2, [r3, #2]
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	78da      	ldrb	r2, [r3, #3]
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	3304      	adds	r3, #4
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	b29a      	uxth	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	3305      	adds	r3, #5
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	b29b      	uxth	r3, r3
 800711a:	021b      	lsls	r3, r3, #8
 800711c:	b29b      	uxth	r3, r3
 800711e:	4313      	orrs	r3, r2
 8007120:	b29a      	uxth	r2, r3
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	799a      	ldrb	r2, [r3, #6]
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	889b      	ldrh	r3, [r3, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d102      	bne.n	800713c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8007136:	2303      	movs	r3, #3
 8007138:	75fb      	strb	r3, [r7, #23]
 800713a:	e033      	b.n	80071a4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	889b      	ldrh	r3, [r3, #4]
 8007140:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007144:	f023 0307 	bic.w	r3, r3, #7
 8007148:	b29a      	uxth	r2, r3
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	889b      	ldrh	r3, [r3, #4]
 8007152:	b21a      	sxth	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	3304      	adds	r3, #4
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	b299      	uxth	r1, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	3305      	adds	r3, #5
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	b29b      	uxth	r3, r3
 8007164:	021b      	lsls	r3, r3, #8
 8007166:	b29b      	uxth	r3, r3
 8007168:	430b      	orrs	r3, r1
 800716a:	b29b      	uxth	r3, r3
 800716c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007170:	2b00      	cmp	r3, #0
 8007172:	d110      	bne.n	8007196 <USBH_ParseEPDesc+0xbc>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	3304      	adds	r3, #4
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	b299      	uxth	r1, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	3305      	adds	r3, #5
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	b29b      	uxth	r3, r3
 8007184:	021b      	lsls	r3, r3, #8
 8007186:	b29b      	uxth	r3, r3
 8007188:	430b      	orrs	r3, r1
 800718a:	b29b      	uxth	r3, r3
 800718c:	b21b      	sxth	r3, r3
 800718e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007192:	b21b      	sxth	r3, r3
 8007194:	e001      	b.n	800719a <USBH_ParseEPDesc+0xc0>
 8007196:	f44f 7300 	mov.w	r3, #512	; 0x200
 800719a:	4313      	orrs	r3, r2
 800719c:	b21b      	sxth	r3, r3
 800719e:	b29a      	uxth	r2, r3
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d116      	bne.n	80071dc <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	78db      	ldrb	r3, [r3, #3]
 80071b2:	f003 0303 	and.w	r3, r3, #3
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d005      	beq.n	80071c6 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	78db      	ldrb	r3, [r3, #3]
 80071be:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d127      	bne.n	8007216 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	799b      	ldrb	r3, [r3, #6]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d003      	beq.n	80071d6 <USBH_ParseEPDesc+0xfc>
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	799b      	ldrb	r3, [r3, #6]
 80071d2:	2b10      	cmp	r3, #16
 80071d4:	d91f      	bls.n	8007216 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80071d6:	2303      	movs	r3, #3
 80071d8:	75fb      	strb	r3, [r7, #23]
 80071da:	e01c      	b.n	8007216 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	78db      	ldrb	r3, [r3, #3]
 80071e0:	f003 0303 	and.w	r3, r3, #3
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d10a      	bne.n	80071fe <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	799b      	ldrb	r3, [r3, #6]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d003      	beq.n	80071f8 <USBH_ParseEPDesc+0x11e>
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	799b      	ldrb	r3, [r3, #6]
 80071f4:	2b10      	cmp	r3, #16
 80071f6:	d90e      	bls.n	8007216 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80071f8:	2303      	movs	r3, #3
 80071fa:	75fb      	strb	r3, [r7, #23]
 80071fc:	e00b      	b.n	8007216 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	78db      	ldrb	r3, [r3, #3]
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	2b03      	cmp	r3, #3
 8007208:	d105      	bne.n	8007216 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	799b      	ldrb	r3, [r3, #6]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d101      	bne.n	8007216 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007212:	2303      	movs	r3, #3
 8007214:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8007216:	7dfb      	ldrb	r3, [r7, #23]
}
 8007218:	4618      	mov	r0, r3
 800721a:	371c      	adds	r7, #28
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007224:	b480      	push	{r7}
 8007226:	b087      	sub	sp, #28
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	4613      	mov	r3, r2
 8007230:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	3301      	adds	r3, #1
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	2b03      	cmp	r3, #3
 800723a:	d120      	bne.n	800727e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	1e9a      	subs	r2, r3, #2
 8007242:	88fb      	ldrh	r3, [r7, #6]
 8007244:	4293      	cmp	r3, r2
 8007246:	bf28      	it	cs
 8007248:	4613      	movcs	r3, r2
 800724a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	3302      	adds	r3, #2
 8007250:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007252:	2300      	movs	r3, #0
 8007254:	82fb      	strh	r3, [r7, #22]
 8007256:	e00b      	b.n	8007270 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007258:	8afb      	ldrh	r3, [r7, #22]
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	4413      	add	r3, r2
 800725e:	781a      	ldrb	r2, [r3, #0]
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	3301      	adds	r3, #1
 8007268:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800726a:	8afb      	ldrh	r3, [r7, #22]
 800726c:	3302      	adds	r3, #2
 800726e:	82fb      	strh	r3, [r7, #22]
 8007270:	8afa      	ldrh	r2, [r7, #22]
 8007272:	8abb      	ldrh	r3, [r7, #20]
 8007274:	429a      	cmp	r2, r3
 8007276:	d3ef      	bcc.n	8007258 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	2200      	movs	r2, #0
 800727c:	701a      	strb	r2, [r3, #0]
  }
}
 800727e:	bf00      	nop
 8007280:	371c      	adds	r7, #28
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr

0800728a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800728a:	b480      	push	{r7}
 800728c:	b085      	sub	sp, #20
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
 8007292:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	881a      	ldrh	r2, [r3, #0]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	b29b      	uxth	r3, r3
 800729e:	4413      	add	r3, r2
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4413      	add	r3, r2
 80072b0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80072b2:	68fb      	ldr	r3, [r7, #12]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3714      	adds	r7, #20
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b086      	sub	sp, #24
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	4613      	mov	r3, r2
 80072cc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80072ce:	2301      	movs	r3, #1
 80072d0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	789b      	ldrb	r3, [r3, #2]
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d002      	beq.n	80072e0 <USBH_CtlReq+0x20>
 80072da:	2b02      	cmp	r3, #2
 80072dc:	d00f      	beq.n	80072fe <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80072de:	e027      	b.n	8007330 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	68ba      	ldr	r2, [r7, #8]
 80072e4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	88fa      	ldrh	r2, [r7, #6]
 80072ea:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2201      	movs	r2, #1
 80072f0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2202      	movs	r2, #2
 80072f6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80072f8:	2301      	movs	r3, #1
 80072fa:	75fb      	strb	r3, [r7, #23]
      break;
 80072fc:	e018      	b.n	8007330 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 f81c 	bl	800733c <USBH_HandleControl>
 8007304:	4603      	mov	r3, r0
 8007306:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007308:	7dfb      	ldrb	r3, [r7, #23]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d002      	beq.n	8007314 <USBH_CtlReq+0x54>
 800730e:	7dfb      	ldrb	r3, [r7, #23]
 8007310:	2b03      	cmp	r3, #3
 8007312:	d106      	bne.n	8007322 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2201      	movs	r2, #1
 8007318:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	761a      	strb	r2, [r3, #24]
      break;
 8007320:	e005      	b.n	800732e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007322:	7dfb      	ldrb	r3, [r7, #23]
 8007324:	2b02      	cmp	r3, #2
 8007326:	d102      	bne.n	800732e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2201      	movs	r2, #1
 800732c:	709a      	strb	r2, [r3, #2]
      break;
 800732e:	bf00      	nop
  }
  return status;
 8007330:	7dfb      	ldrb	r3, [r7, #23]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3718      	adds	r7, #24
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
	...

0800733c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b086      	sub	sp, #24
 8007340:	af02      	add	r7, sp, #8
 8007342:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007344:	2301      	movs	r3, #1
 8007346:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007348:	2300      	movs	r3, #0
 800734a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	7e1b      	ldrb	r3, [r3, #24]
 8007350:	3b01      	subs	r3, #1
 8007352:	2b0a      	cmp	r3, #10
 8007354:	f200 8156 	bhi.w	8007604 <USBH_HandleControl+0x2c8>
 8007358:	a201      	add	r2, pc, #4	; (adr r2, 8007360 <USBH_HandleControl+0x24>)
 800735a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800735e:	bf00      	nop
 8007360:	0800738d 	.word	0x0800738d
 8007364:	080073a7 	.word	0x080073a7
 8007368:	08007411 	.word	0x08007411
 800736c:	08007437 	.word	0x08007437
 8007370:	0800746f 	.word	0x0800746f
 8007374:	08007499 	.word	0x08007499
 8007378:	080074eb 	.word	0x080074eb
 800737c:	0800750d 	.word	0x0800750d
 8007380:	08007549 	.word	0x08007549
 8007384:	0800756f 	.word	0x0800756f
 8007388:	080075ad 	.word	0x080075ad
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f103 0110 	add.w	r1, r3, #16
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	795b      	ldrb	r3, [r3, #5]
 8007396:	461a      	mov	r2, r3
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f943 	bl	8007624 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2202      	movs	r2, #2
 80073a2:	761a      	strb	r2, [r3, #24]
      break;
 80073a4:	e139      	b.n	800761a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	795b      	ldrb	r3, [r3, #5]
 80073aa:	4619      	mov	r1, r3
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 fcc5 	bl	8007d3c <USBH_LL_GetURBState>
 80073b2:	4603      	mov	r3, r0
 80073b4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80073b6:	7bbb      	ldrb	r3, [r7, #14]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d11e      	bne.n	80073fa <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	7c1b      	ldrb	r3, [r3, #16]
 80073c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80073c4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	8adb      	ldrh	r3, [r3, #22]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00a      	beq.n	80073e4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80073ce:	7b7b      	ldrb	r3, [r7, #13]
 80073d0:	2b80      	cmp	r3, #128	; 0x80
 80073d2:	d103      	bne.n	80073dc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2203      	movs	r2, #3
 80073d8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80073da:	e115      	b.n	8007608 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2205      	movs	r2, #5
 80073e0:	761a      	strb	r2, [r3, #24]
      break;
 80073e2:	e111      	b.n	8007608 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80073e4:	7b7b      	ldrb	r3, [r7, #13]
 80073e6:	2b80      	cmp	r3, #128	; 0x80
 80073e8:	d103      	bne.n	80073f2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2209      	movs	r2, #9
 80073ee:	761a      	strb	r2, [r3, #24]
      break;
 80073f0:	e10a      	b.n	8007608 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2207      	movs	r2, #7
 80073f6:	761a      	strb	r2, [r3, #24]
      break;
 80073f8:	e106      	b.n	8007608 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80073fa:	7bbb      	ldrb	r3, [r7, #14]
 80073fc:	2b04      	cmp	r3, #4
 80073fe:	d003      	beq.n	8007408 <USBH_HandleControl+0xcc>
 8007400:	7bbb      	ldrb	r3, [r7, #14]
 8007402:	2b02      	cmp	r3, #2
 8007404:	f040 8100 	bne.w	8007608 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	220b      	movs	r2, #11
 800740c:	761a      	strb	r2, [r3, #24]
      break;
 800740e:	e0fb      	b.n	8007608 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007416:	b29a      	uxth	r2, r3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6899      	ldr	r1, [r3, #8]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	899a      	ldrh	r2, [r3, #12]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	791b      	ldrb	r3, [r3, #4]
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 f93a 	bl	80076a2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2204      	movs	r2, #4
 8007432:	761a      	strb	r2, [r3, #24]
      break;
 8007434:	e0f1      	b.n	800761a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	791b      	ldrb	r3, [r3, #4]
 800743a:	4619      	mov	r1, r3
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 fc7d 	bl	8007d3c <USBH_LL_GetURBState>
 8007442:	4603      	mov	r3, r0
 8007444:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007446:	7bbb      	ldrb	r3, [r7, #14]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d102      	bne.n	8007452 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2209      	movs	r2, #9
 8007450:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007452:	7bbb      	ldrb	r3, [r7, #14]
 8007454:	2b05      	cmp	r3, #5
 8007456:	d102      	bne.n	800745e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007458:	2303      	movs	r3, #3
 800745a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800745c:	e0d6      	b.n	800760c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800745e:	7bbb      	ldrb	r3, [r7, #14]
 8007460:	2b04      	cmp	r3, #4
 8007462:	f040 80d3 	bne.w	800760c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	220b      	movs	r2, #11
 800746a:	761a      	strb	r2, [r3, #24]
      break;
 800746c:	e0ce      	b.n	800760c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6899      	ldr	r1, [r3, #8]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	899a      	ldrh	r2, [r3, #12]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	795b      	ldrb	r3, [r3, #5]
 800747a:	2001      	movs	r0, #1
 800747c:	9000      	str	r0, [sp, #0]
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 f8ea 	bl	8007658 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800748a:	b29a      	uxth	r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2206      	movs	r2, #6
 8007494:	761a      	strb	r2, [r3, #24]
      break;
 8007496:	e0c0      	b.n	800761a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	795b      	ldrb	r3, [r3, #5]
 800749c:	4619      	mov	r1, r3
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 fc4c 	bl	8007d3c <USBH_LL_GetURBState>
 80074a4:	4603      	mov	r3, r0
 80074a6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80074a8:	7bbb      	ldrb	r3, [r7, #14]
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d103      	bne.n	80074b6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2207      	movs	r2, #7
 80074b2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80074b4:	e0ac      	b.n	8007610 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80074b6:	7bbb      	ldrb	r3, [r7, #14]
 80074b8:	2b05      	cmp	r3, #5
 80074ba:	d105      	bne.n	80074c8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	220c      	movs	r2, #12
 80074c0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80074c2:	2303      	movs	r3, #3
 80074c4:	73fb      	strb	r3, [r7, #15]
      break;
 80074c6:	e0a3      	b.n	8007610 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80074c8:	7bbb      	ldrb	r3, [r7, #14]
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d103      	bne.n	80074d6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2205      	movs	r2, #5
 80074d2:	761a      	strb	r2, [r3, #24]
      break;
 80074d4:	e09c      	b.n	8007610 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80074d6:	7bbb      	ldrb	r3, [r7, #14]
 80074d8:	2b04      	cmp	r3, #4
 80074da:	f040 8099 	bne.w	8007610 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	220b      	movs	r2, #11
 80074e2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80074e4:	2302      	movs	r3, #2
 80074e6:	73fb      	strb	r3, [r7, #15]
      break;
 80074e8:	e092      	b.n	8007610 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	791b      	ldrb	r3, [r3, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	2100      	movs	r1, #0
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f8d5 	bl	80076a2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80074fe:	b29a      	uxth	r2, r3
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2208      	movs	r2, #8
 8007508:	761a      	strb	r2, [r3, #24]

      break;
 800750a:	e086      	b.n	800761a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	791b      	ldrb	r3, [r3, #4]
 8007510:	4619      	mov	r1, r3
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f000 fc12 	bl	8007d3c <USBH_LL_GetURBState>
 8007518:	4603      	mov	r3, r0
 800751a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800751c:	7bbb      	ldrb	r3, [r7, #14]
 800751e:	2b01      	cmp	r3, #1
 8007520:	d105      	bne.n	800752e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	220d      	movs	r2, #13
 8007526:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007528:	2300      	movs	r3, #0
 800752a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800752c:	e072      	b.n	8007614 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800752e:	7bbb      	ldrb	r3, [r7, #14]
 8007530:	2b04      	cmp	r3, #4
 8007532:	d103      	bne.n	800753c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	220b      	movs	r2, #11
 8007538:	761a      	strb	r2, [r3, #24]
      break;
 800753a:	e06b      	b.n	8007614 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800753c:	7bbb      	ldrb	r3, [r7, #14]
 800753e:	2b05      	cmp	r3, #5
 8007540:	d168      	bne.n	8007614 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007542:	2303      	movs	r3, #3
 8007544:	73fb      	strb	r3, [r7, #15]
      break;
 8007546:	e065      	b.n	8007614 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	795b      	ldrb	r3, [r3, #5]
 800754c:	2201      	movs	r2, #1
 800754e:	9200      	str	r2, [sp, #0]
 8007550:	2200      	movs	r2, #0
 8007552:	2100      	movs	r1, #0
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 f87f 	bl	8007658 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007560:	b29a      	uxth	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	220a      	movs	r2, #10
 800756a:	761a      	strb	r2, [r3, #24]
      break;
 800756c:	e055      	b.n	800761a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	795b      	ldrb	r3, [r3, #5]
 8007572:	4619      	mov	r1, r3
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f000 fbe1 	bl	8007d3c <USBH_LL_GetURBState>
 800757a:	4603      	mov	r3, r0
 800757c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800757e:	7bbb      	ldrb	r3, [r7, #14]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d105      	bne.n	8007590 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007584:	2300      	movs	r3, #0
 8007586:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	220d      	movs	r2, #13
 800758c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800758e:	e043      	b.n	8007618 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007590:	7bbb      	ldrb	r3, [r7, #14]
 8007592:	2b02      	cmp	r3, #2
 8007594:	d103      	bne.n	800759e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2209      	movs	r2, #9
 800759a:	761a      	strb	r2, [r3, #24]
      break;
 800759c:	e03c      	b.n	8007618 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800759e:	7bbb      	ldrb	r3, [r7, #14]
 80075a0:	2b04      	cmp	r3, #4
 80075a2:	d139      	bne.n	8007618 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	220b      	movs	r2, #11
 80075a8:	761a      	strb	r2, [r3, #24]
      break;
 80075aa:	e035      	b.n	8007618 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	7e5b      	ldrb	r3, [r3, #25]
 80075b0:	3301      	adds	r3, #1
 80075b2:	b2da      	uxtb	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	765a      	strb	r2, [r3, #25]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	7e5b      	ldrb	r3, [r3, #25]
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d806      	bhi.n	80075ce <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2201      	movs	r2, #1
 80075ca:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80075cc:	e025      	b.n	800761a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80075d4:	2106      	movs	r1, #6
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	795b      	ldrb	r3, [r3, #5]
 80075e4:	4619      	mov	r1, r3
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 f90c 	bl	8007804 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	791b      	ldrb	r3, [r3, #4]
 80075f0:	4619      	mov	r1, r3
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f000 f906 	bl	8007804 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80075fe:	2302      	movs	r3, #2
 8007600:	73fb      	strb	r3, [r7, #15]
      break;
 8007602:	e00a      	b.n	800761a <USBH_HandleControl+0x2de>

    default:
      break;
 8007604:	bf00      	nop
 8007606:	e008      	b.n	800761a <USBH_HandleControl+0x2de>
      break;
 8007608:	bf00      	nop
 800760a:	e006      	b.n	800761a <USBH_HandleControl+0x2de>
      break;
 800760c:	bf00      	nop
 800760e:	e004      	b.n	800761a <USBH_HandleControl+0x2de>
      break;
 8007610:	bf00      	nop
 8007612:	e002      	b.n	800761a <USBH_HandleControl+0x2de>
      break;
 8007614:	bf00      	nop
 8007616:	e000      	b.n	800761a <USBH_HandleControl+0x2de>
      break;
 8007618:	bf00      	nop
  }

  return status;
 800761a:	7bfb      	ldrb	r3, [r7, #15]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b088      	sub	sp, #32
 8007628:	af04      	add	r7, sp, #16
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	4613      	mov	r3, r2
 8007630:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007632:	79f9      	ldrb	r1, [r7, #7]
 8007634:	2300      	movs	r3, #0
 8007636:	9303      	str	r3, [sp, #12]
 8007638:	2308      	movs	r3, #8
 800763a:	9302      	str	r3, [sp, #8]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	9301      	str	r3, [sp, #4]
 8007640:	2300      	movs	r3, #0
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	2300      	movs	r3, #0
 8007646:	2200      	movs	r2, #0
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	f000 fb46 	bl	8007cda <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800764e:	2300      	movs	r3, #0
}
 8007650:	4618      	mov	r0, r3
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b088      	sub	sp, #32
 800765c:	af04      	add	r7, sp, #16
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	60b9      	str	r1, [r7, #8]
 8007662:	4611      	mov	r1, r2
 8007664:	461a      	mov	r2, r3
 8007666:	460b      	mov	r3, r1
 8007668:	80fb      	strh	r3, [r7, #6]
 800766a:	4613      	mov	r3, r2
 800766c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007674:	2b00      	cmp	r3, #0
 8007676:	d001      	beq.n	800767c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007678:	2300      	movs	r3, #0
 800767a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800767c:	7979      	ldrb	r1, [r7, #5]
 800767e:	7e3b      	ldrb	r3, [r7, #24]
 8007680:	9303      	str	r3, [sp, #12]
 8007682:	88fb      	ldrh	r3, [r7, #6]
 8007684:	9302      	str	r3, [sp, #8]
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	9301      	str	r3, [sp, #4]
 800768a:	2301      	movs	r3, #1
 800768c:	9300      	str	r3, [sp, #0]
 800768e:	2300      	movs	r3, #0
 8007690:	2200      	movs	r2, #0
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 fb21 	bl	8007cda <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b088      	sub	sp, #32
 80076a6:	af04      	add	r7, sp, #16
 80076a8:	60f8      	str	r0, [r7, #12]
 80076aa:	60b9      	str	r1, [r7, #8]
 80076ac:	4611      	mov	r1, r2
 80076ae:	461a      	mov	r2, r3
 80076b0:	460b      	mov	r3, r1
 80076b2:	80fb      	strh	r3, [r7, #6]
 80076b4:	4613      	mov	r3, r2
 80076b6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80076b8:	7979      	ldrb	r1, [r7, #5]
 80076ba:	2300      	movs	r3, #0
 80076bc:	9303      	str	r3, [sp, #12]
 80076be:	88fb      	ldrh	r3, [r7, #6]
 80076c0:	9302      	str	r3, [sp, #8]
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	9301      	str	r3, [sp, #4]
 80076c6:	2301      	movs	r3, #1
 80076c8:	9300      	str	r3, [sp, #0]
 80076ca:	2300      	movs	r3, #0
 80076cc:	2201      	movs	r2, #1
 80076ce:	68f8      	ldr	r0, [r7, #12]
 80076d0:	f000 fb03 	bl	8007cda <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80076d4:	2300      	movs	r3, #0

}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b088      	sub	sp, #32
 80076e2:	af04      	add	r7, sp, #16
 80076e4:	60f8      	str	r0, [r7, #12]
 80076e6:	60b9      	str	r1, [r7, #8]
 80076e8:	4611      	mov	r1, r2
 80076ea:	461a      	mov	r2, r3
 80076ec:	460b      	mov	r3, r1
 80076ee:	80fb      	strh	r3, [r7, #6]
 80076f0:	4613      	mov	r3, r2
 80076f2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d001      	beq.n	8007702 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80076fe:	2300      	movs	r3, #0
 8007700:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007702:	7979      	ldrb	r1, [r7, #5]
 8007704:	7e3b      	ldrb	r3, [r7, #24]
 8007706:	9303      	str	r3, [sp, #12]
 8007708:	88fb      	ldrh	r3, [r7, #6]
 800770a:	9302      	str	r3, [sp, #8]
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	9301      	str	r3, [sp, #4]
 8007710:	2301      	movs	r3, #1
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	2302      	movs	r3, #2
 8007716:	2200      	movs	r2, #0
 8007718:	68f8      	ldr	r0, [r7, #12]
 800771a:	f000 fade 	bl	8007cda <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b088      	sub	sp, #32
 800772c:	af04      	add	r7, sp, #16
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	4611      	mov	r1, r2
 8007734:	461a      	mov	r2, r3
 8007736:	460b      	mov	r3, r1
 8007738:	80fb      	strh	r3, [r7, #6]
 800773a:	4613      	mov	r3, r2
 800773c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800773e:	7979      	ldrb	r1, [r7, #5]
 8007740:	2300      	movs	r3, #0
 8007742:	9303      	str	r3, [sp, #12]
 8007744:	88fb      	ldrh	r3, [r7, #6]
 8007746:	9302      	str	r3, [sp, #8]
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	9301      	str	r3, [sp, #4]
 800774c:	2301      	movs	r3, #1
 800774e:	9300      	str	r3, [sp, #0]
 8007750:	2302      	movs	r3, #2
 8007752:	2201      	movs	r2, #1
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 fac0 	bl	8007cda <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3710      	adds	r7, #16
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b086      	sub	sp, #24
 8007768:	af04      	add	r7, sp, #16
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	4608      	mov	r0, r1
 800776e:	4611      	mov	r1, r2
 8007770:	461a      	mov	r2, r3
 8007772:	4603      	mov	r3, r0
 8007774:	70fb      	strb	r3, [r7, #3]
 8007776:	460b      	mov	r3, r1
 8007778:	70bb      	strb	r3, [r7, #2]
 800777a:	4613      	mov	r3, r2
 800777c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800777e:	7878      	ldrb	r0, [r7, #1]
 8007780:	78ba      	ldrb	r2, [r7, #2]
 8007782:	78f9      	ldrb	r1, [r7, #3]
 8007784:	8b3b      	ldrh	r3, [r7, #24]
 8007786:	9302      	str	r3, [sp, #8]
 8007788:	7d3b      	ldrb	r3, [r7, #20]
 800778a:	9301      	str	r3, [sp, #4]
 800778c:	7c3b      	ldrb	r3, [r7, #16]
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	4603      	mov	r3, r0
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 fa53 	bl	8007c3e <USBH_LL_OpenPipe>

  return USBH_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3708      	adds	r7, #8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b082      	sub	sp, #8
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
 80077aa:	460b      	mov	r3, r1
 80077ac:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80077ae:	78fb      	ldrb	r3, [r7, #3]
 80077b0:	4619      	mov	r1, r3
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 fa72 	bl	8007c9c <USBH_LL_ClosePipe>

  return USBH_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3708      	adds	r7, #8
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b084      	sub	sp, #16
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	460b      	mov	r3, r1
 80077cc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f836 	bl	8007840 <USBH_GetFreePipe>
 80077d4:	4603      	mov	r3, r0
 80077d6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80077d8:	89fb      	ldrh	r3, [r7, #14]
 80077da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80077de:	4293      	cmp	r3, r2
 80077e0:	d00a      	beq.n	80077f8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80077e2:	78fa      	ldrb	r2, [r7, #3]
 80077e4:	89fb      	ldrh	r3, [r7, #14]
 80077e6:	f003 030f 	and.w	r3, r3, #15
 80077ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80077ee:	6879      	ldr	r1, [r7, #4]
 80077f0:	33e0      	adds	r3, #224	; 0xe0
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	440b      	add	r3, r1
 80077f6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80077f8:	89fb      	ldrh	r3, [r7, #14]
 80077fa:	b2db      	uxtb	r3, r3
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	460b      	mov	r3, r1
 800780e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007810:	78fb      	ldrb	r3, [r7, #3]
 8007812:	2b0f      	cmp	r3, #15
 8007814:	d80d      	bhi.n	8007832 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007816:	78fb      	ldrb	r3, [r7, #3]
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	33e0      	adds	r3, #224	; 0xe0
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4413      	add	r3, r2
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	78fb      	ldrb	r3, [r7, #3]
 8007824:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007828:	6879      	ldr	r1, [r7, #4]
 800782a:	33e0      	adds	r3, #224	; 0xe0
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	440b      	add	r3, r1
 8007830:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007848:	2300      	movs	r3, #0
 800784a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800784c:	2300      	movs	r3, #0
 800784e:	73fb      	strb	r3, [r7, #15]
 8007850:	e00f      	b.n	8007872 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007852:	7bfb      	ldrb	r3, [r7, #15]
 8007854:	687a      	ldr	r2, [r7, #4]
 8007856:	33e0      	adds	r3, #224	; 0xe0
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4413      	add	r3, r2
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d102      	bne.n	800786c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007866:	7bfb      	ldrb	r3, [r7, #15]
 8007868:	b29b      	uxth	r3, r3
 800786a:	e007      	b.n	800787c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800786c:	7bfb      	ldrb	r3, [r7, #15]
 800786e:	3301      	adds	r3, #1
 8007870:	73fb      	strb	r3, [r7, #15]
 8007872:	7bfb      	ldrb	r3, [r7, #15]
 8007874:	2b0f      	cmp	r3, #15
 8007876:	d9ec      	bls.n	8007852 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007878:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800787c:	4618      	mov	r0, r3
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800788c:	2201      	movs	r2, #1
 800788e:	490e      	ldr	r1, [pc, #56]	; (80078c8 <MX_USB_HOST_Init+0x40>)
 8007890:	480e      	ldr	r0, [pc, #56]	; (80078cc <MX_USB_HOST_Init+0x44>)
 8007892:	f7fe fba5 	bl	8005fe0 <USBH_Init>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d001      	beq.n	80078a0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800789c:	f7f9 f8a4 	bl	80009e8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80078a0:	490b      	ldr	r1, [pc, #44]	; (80078d0 <MX_USB_HOST_Init+0x48>)
 80078a2:	480a      	ldr	r0, [pc, #40]	; (80078cc <MX_USB_HOST_Init+0x44>)
 80078a4:	f7fe fc2a 	bl	80060fc <USBH_RegisterClass>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d001      	beq.n	80078b2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80078ae:	f7f9 f89b 	bl	80009e8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80078b2:	4806      	ldr	r0, [pc, #24]	; (80078cc <MX_USB_HOST_Init+0x44>)
 80078b4:	f7fe fcae 	bl	8006214 <USBH_Start>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80078be:	f7f9 f893 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80078c2:	bf00      	nop
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	080078e9 	.word	0x080078e9
 80078cc:	200001b8 	.word	0x200001b8
 80078d0:	2000000c 	.word	0x2000000c

080078d4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80078d8:	4802      	ldr	r0, [pc, #8]	; (80078e4 <MX_USB_HOST_Process+0x10>)
 80078da:	f7fe fcab 	bl	8006234 <USBH_Process>
}
 80078de:	bf00      	nop
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	200001b8 	.word	0x200001b8

080078e8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	460b      	mov	r3, r1
 80078f2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80078f4:	78fb      	ldrb	r3, [r7, #3]
 80078f6:	3b01      	subs	r3, #1
 80078f8:	2b04      	cmp	r3, #4
 80078fa:	d819      	bhi.n	8007930 <USBH_UserProcess+0x48>
 80078fc:	a201      	add	r2, pc, #4	; (adr r2, 8007904 <USBH_UserProcess+0x1c>)
 80078fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007902:	bf00      	nop
 8007904:	08007931 	.word	0x08007931
 8007908:	08007921 	.word	0x08007921
 800790c:	08007931 	.word	0x08007931
 8007910:	08007929 	.word	0x08007929
 8007914:	08007919 	.word	0x08007919
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007918:	4b09      	ldr	r3, [pc, #36]	; (8007940 <USBH_UserProcess+0x58>)
 800791a:	2203      	movs	r2, #3
 800791c:	701a      	strb	r2, [r3, #0]
  break;
 800791e:	e008      	b.n	8007932 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007920:	4b07      	ldr	r3, [pc, #28]	; (8007940 <USBH_UserProcess+0x58>)
 8007922:	2202      	movs	r2, #2
 8007924:	701a      	strb	r2, [r3, #0]
  break;
 8007926:	e004      	b.n	8007932 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007928:	4b05      	ldr	r3, [pc, #20]	; (8007940 <USBH_UserProcess+0x58>)
 800792a:	2201      	movs	r2, #1
 800792c:	701a      	strb	r2, [r3, #0]
  break;
 800792e:	e000      	b.n	8007932 <USBH_UserProcess+0x4a>

  default:
  break;
 8007930:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007932:	bf00      	nop
 8007934:	370c      	adds	r7, #12
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr
 800793e:	bf00      	nop
 8007940:	20000590 	.word	0x20000590

08007944 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b08a      	sub	sp, #40	; 0x28
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800794c:	f107 0314 	add.w	r3, r7, #20
 8007950:	2200      	movs	r2, #0
 8007952:	601a      	str	r2, [r3, #0]
 8007954:	605a      	str	r2, [r3, #4]
 8007956:	609a      	str	r2, [r3, #8]
 8007958:	60da      	str	r2, [r3, #12]
 800795a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007964:	d147      	bne.n	80079f6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007966:	2300      	movs	r3, #0
 8007968:	613b      	str	r3, [r7, #16]
 800796a:	4b25      	ldr	r3, [pc, #148]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 800796c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796e:	4a24      	ldr	r2, [pc, #144]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 8007970:	f043 0301 	orr.w	r3, r3, #1
 8007974:	6313      	str	r3, [r2, #48]	; 0x30
 8007976:	4b22      	ldr	r3, [pc, #136]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 8007978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800797a:	f003 0301 	and.w	r3, r3, #1
 800797e:	613b      	str	r3, [r7, #16]
 8007980:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007982:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007988:	2300      	movs	r3, #0
 800798a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800798c:	2300      	movs	r3, #0
 800798e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007990:	f107 0314 	add.w	r3, r7, #20
 8007994:	4619      	mov	r1, r3
 8007996:	481b      	ldr	r0, [pc, #108]	; (8007a04 <HAL_HCD_MspInit+0xc0>)
 8007998:	f7f9 fdb0 	bl	80014fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800799c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80079a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079a2:	2302      	movs	r3, #2
 80079a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079a6:	2300      	movs	r3, #0
 80079a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079aa:	2300      	movs	r3, #0
 80079ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80079ae:	230a      	movs	r3, #10
 80079b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80079b2:	f107 0314 	add.w	r3, r7, #20
 80079b6:	4619      	mov	r1, r3
 80079b8:	4812      	ldr	r0, [pc, #72]	; (8007a04 <HAL_HCD_MspInit+0xc0>)
 80079ba:	f7f9 fd9f 	bl	80014fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80079be:	4b10      	ldr	r3, [pc, #64]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 80079c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c2:	4a0f      	ldr	r2, [pc, #60]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 80079c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079c8:	6353      	str	r3, [r2, #52]	; 0x34
 80079ca:	2300      	movs	r3, #0
 80079cc:	60fb      	str	r3, [r7, #12]
 80079ce:	4b0c      	ldr	r3, [pc, #48]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 80079d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079d2:	4a0b      	ldr	r2, [pc, #44]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 80079d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80079d8:	6453      	str	r3, [r2, #68]	; 0x44
 80079da:	4b09      	ldr	r3, [pc, #36]	; (8007a00 <HAL_HCD_MspInit+0xbc>)
 80079dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80079e6:	2200      	movs	r2, #0
 80079e8:	2100      	movs	r1, #0
 80079ea:	2043      	movs	r0, #67	; 0x43
 80079ec:	f7f9 fb51 	bl	8001092 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80079f0:	2043      	movs	r0, #67	; 0x43
 80079f2:	f7f9 fb6a 	bl	80010ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80079f6:	bf00      	nop
 80079f8:	3728      	adds	r7, #40	; 0x28
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
 80079fe:	bf00      	nop
 8007a00:	40023800 	.word	0x40023800
 8007a04:	40020000 	.word	0x40020000

08007a08 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7fe ffeb 	bl	80069f2 <USBH_LL_IncTimer>
}
 8007a1c:	bf00      	nop
 8007a1e:	3708      	adds	r7, #8
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b082      	sub	sp, #8
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7ff f823 	bl	8006a7e <USBH_LL_Connect>
}
 8007a38:	bf00      	nop
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff f82c 	bl	8006aac <USBH_LL_Disconnect>
}
 8007a54:	bf00      	nop
 8007a56:	3708      	adds	r7, #8
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	460b      	mov	r3, r1
 8007a66:	70fb      	strb	r3, [r7, #3]
 8007a68:	4613      	mov	r3, r2
 8007a6a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007a6c:	bf00      	nop
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7fe ffdd 	bl	8006a46 <USBH_LL_PortEnabled>
}
 8007a8c:	bf00      	nop
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7fe ffdd 	bl	8006a62 <USBH_LL_PortDisabled>
}
 8007aa8:	bf00      	nop
 8007aaa:	3708      	adds	r7, #8
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d12a      	bne.n	8007b18 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007ac2:	4a18      	ldr	r2, [pc, #96]	; (8007b24 <USBH_LL_Init+0x74>)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a15      	ldr	r2, [pc, #84]	; (8007b24 <USBH_LL_Init+0x74>)
 8007ace:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007ad2:	4b14      	ldr	r3, [pc, #80]	; (8007b24 <USBH_LL_Init+0x74>)
 8007ad4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007ad8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007ada:	4b12      	ldr	r3, [pc, #72]	; (8007b24 <USBH_LL_Init+0x74>)
 8007adc:	2208      	movs	r2, #8
 8007ade:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007ae0:	4b10      	ldr	r3, [pc, #64]	; (8007b24 <USBH_LL_Init+0x74>)
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007ae6:	4b0f      	ldr	r3, [pc, #60]	; (8007b24 <USBH_LL_Init+0x74>)
 8007ae8:	2200      	movs	r2, #0
 8007aea:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007aec:	4b0d      	ldr	r3, [pc, #52]	; (8007b24 <USBH_LL_Init+0x74>)
 8007aee:	2202      	movs	r2, #2
 8007af0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007af2:	4b0c      	ldr	r3, [pc, #48]	; (8007b24 <USBH_LL_Init+0x74>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007af8:	480a      	ldr	r0, [pc, #40]	; (8007b24 <USBH_LL_Init+0x74>)
 8007afa:	f7f9 feb4 	bl	8001866 <HAL_HCD_Init>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d001      	beq.n	8007b08 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007b04:	f7f8 ff70 	bl	80009e8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007b08:	4806      	ldr	r0, [pc, #24]	; (8007b24 <USBH_LL_Init+0x74>)
 8007b0a:	f7fa fa98 	bl	800203e <HAL_HCD_GetCurrentFrame>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	4619      	mov	r1, r3
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7fe ff5e 	bl	80069d4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3708      	adds	r7, #8
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	bf00      	nop
 8007b24:	20000594 	.word	0x20000594

08007b28 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b30:	2300      	movs	r3, #0
 8007b32:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b34:	2300      	movs	r3, #0
 8007b36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7fa fa07 	bl	8001f52 <HAL_HCD_Start>
 8007b44:	4603      	mov	r3, r0
 8007b46:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b48:	7bfb      	ldrb	r3, [r7, #15]
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 f95c 	bl	8007e08 <USBH_Get_USB_Status>
 8007b50:	4603      	mov	r3, r0
 8007b52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b54:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b084      	sub	sp, #16
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007b74:	4618      	mov	r0, r3
 8007b76:	f7fa fa0f 	bl	8001f98 <HAL_HCD_Stop>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b7e:	7bfb      	ldrb	r3, [r7, #15]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 f941 	bl	8007e08 <USBH_Get_USB_Status>
 8007b86:	4603      	mov	r3, r0
 8007b88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7fa fa57 	bl	800205a <HAL_HCD_GetCurrentSpeed>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d00c      	beq.n	8007bcc <USBH_LL_GetSpeed+0x38>
 8007bb2:	2b02      	cmp	r3, #2
 8007bb4:	d80d      	bhi.n	8007bd2 <USBH_LL_GetSpeed+0x3e>
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d002      	beq.n	8007bc0 <USBH_LL_GetSpeed+0x2c>
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d003      	beq.n	8007bc6 <USBH_LL_GetSpeed+0x32>
 8007bbe:	e008      	b.n	8007bd2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	73fb      	strb	r3, [r7, #15]
    break;
 8007bc4:	e008      	b.n	8007bd8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	73fb      	strb	r3, [r7, #15]
    break;
 8007bca:	e005      	b.n	8007bd8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007bcc:	2302      	movs	r3, #2
 8007bce:	73fb      	strb	r3, [r7, #15]
    break;
 8007bd0:	e002      	b.n	8007bd8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	73fb      	strb	r3, [r7, #15]
    break;
 8007bd6:	bf00      	nop
  }
  return  speed;
 8007bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b084      	sub	sp, #16
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007bea:	2300      	movs	r3, #0
 8007bec:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7fa f9ea 	bl	8001fd2 <HAL_HCD_ResetPort>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007c02:	7bfb      	ldrb	r3, [r7, #15]
 8007c04:	4618      	mov	r0, r3
 8007c06:	f000 f8ff 	bl	8007e08 <USBH_Get_USB_Status>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	460b      	mov	r3, r1
 8007c22:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007c2a:	78fa      	ldrb	r2, [r7, #3]
 8007c2c:	4611      	mov	r1, r2
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7fa f9f1 	bl	8002016 <HAL_HCD_HC_GetXferCount>
 8007c34:	4603      	mov	r3, r0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007c3e:	b590      	push	{r4, r7, lr}
 8007c40:	b089      	sub	sp, #36	; 0x24
 8007c42:	af04      	add	r7, sp, #16
 8007c44:	6078      	str	r0, [r7, #4]
 8007c46:	4608      	mov	r0, r1
 8007c48:	4611      	mov	r1, r2
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	70fb      	strb	r3, [r7, #3]
 8007c50:	460b      	mov	r3, r1
 8007c52:	70bb      	strb	r3, [r7, #2]
 8007c54:	4613      	mov	r3, r2
 8007c56:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007c66:	787c      	ldrb	r4, [r7, #1]
 8007c68:	78ba      	ldrb	r2, [r7, #2]
 8007c6a:	78f9      	ldrb	r1, [r7, #3]
 8007c6c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007c6e:	9302      	str	r3, [sp, #8]
 8007c70:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007c74:	9301      	str	r3, [sp, #4]
 8007c76:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	4623      	mov	r3, r4
 8007c7e:	f7f9 fe54 	bl	800192a <HAL_HCD_HC_Init>
 8007c82:	4603      	mov	r3, r0
 8007c84:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007c86:	7bfb      	ldrb	r3, [r7, #15]
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f000 f8bd 	bl	8007e08 <USBH_Get_USB_Status>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd90      	pop	{r4, r7, pc}

08007c9c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007cac:	2300      	movs	r3, #0
 8007cae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007cb6:	78fa      	ldrb	r2, [r7, #3]
 8007cb8:	4611      	mov	r1, r2
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7f9 fec4 	bl	8001a48 <HAL_HCD_HC_Halt>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007cc4:	7bfb      	ldrb	r3, [r7, #15]
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 f89e 	bl	8007e08 <USBH_Get_USB_Status>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007cd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007cda:	b590      	push	{r4, r7, lr}
 8007cdc:	b089      	sub	sp, #36	; 0x24
 8007cde:	af04      	add	r7, sp, #16
 8007ce0:	6078      	str	r0, [r7, #4]
 8007ce2:	4608      	mov	r0, r1
 8007ce4:	4611      	mov	r1, r2
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	4603      	mov	r3, r0
 8007cea:	70fb      	strb	r3, [r7, #3]
 8007cec:	460b      	mov	r3, r1
 8007cee:	70bb      	strb	r3, [r7, #2]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007d02:	787c      	ldrb	r4, [r7, #1]
 8007d04:	78ba      	ldrb	r2, [r7, #2]
 8007d06:	78f9      	ldrb	r1, [r7, #3]
 8007d08:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007d0c:	9303      	str	r3, [sp, #12]
 8007d0e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007d10:	9302      	str	r3, [sp, #8]
 8007d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d14:	9301      	str	r3, [sp, #4]
 8007d16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007d1a:	9300      	str	r3, [sp, #0]
 8007d1c:	4623      	mov	r3, r4
 8007d1e:	f7f9 feb7 	bl	8001a90 <HAL_HCD_HC_SubmitRequest>
 8007d22:	4603      	mov	r3, r0
 8007d24:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007d26:	7bfb      	ldrb	r3, [r7, #15]
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f000 f86d 	bl	8007e08 <USBH_Get_USB_Status>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d32:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3714      	adds	r7, #20
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd90      	pop	{r4, r7, pc}

08007d3c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b082      	sub	sp, #8
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	460b      	mov	r3, r1
 8007d46:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007d4e:	78fa      	ldrb	r2, [r7, #3]
 8007d50:	4611      	mov	r1, r2
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7fa f94b 	bl	8001fee <HAL_HCD_HC_GetURBState>
 8007d58:	4603      	mov	r3, r0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3708      	adds	r7, #8
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b082      	sub	sp, #8
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d103      	bne.n	8007d80 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007d78:	78fb      	ldrb	r3, [r7, #3]
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f000 f870 	bl	8007e60 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007d80:	20c8      	movs	r0, #200	; 0xc8
 8007d82:	f7f9 f887 	bl	8000e94 <HAL_Delay>
  return USBH_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3708      	adds	r7, #8
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b085      	sub	sp, #20
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	460b      	mov	r3, r1
 8007d9a:	70fb      	strb	r3, [r7, #3]
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007da6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007da8:	78fb      	ldrb	r3, [r7, #3]
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	212c      	movs	r1, #44	; 0x2c
 8007dae:	fb01 f303 	mul.w	r3, r1, r3
 8007db2:	4413      	add	r3, r2
 8007db4:	333b      	adds	r3, #59	; 0x3b
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d009      	beq.n	8007dd0 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007dbc:	78fb      	ldrb	r3, [r7, #3]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	212c      	movs	r1, #44	; 0x2c
 8007dc2:	fb01 f303 	mul.w	r3, r1, r3
 8007dc6:	4413      	add	r3, r2
 8007dc8:	3354      	adds	r3, #84	; 0x54
 8007dca:	78ba      	ldrb	r2, [r7, #2]
 8007dcc:	701a      	strb	r2, [r3, #0]
 8007dce:	e008      	b.n	8007de2 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007dd0:	78fb      	ldrb	r3, [r7, #3]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	212c      	movs	r1, #44	; 0x2c
 8007dd6:	fb01 f303 	mul.w	r3, r1, r3
 8007dda:	4413      	add	r3, r2
 8007ddc:	3355      	adds	r3, #85	; 0x55
 8007dde:	78ba      	ldrb	r2, [r7, #2]
 8007de0:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007de2:	2300      	movs	r3, #0
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3714      	adds	r7, #20
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f7f9 f84b 	bl	8000e94 <HAL_Delay>
}
 8007dfe:	bf00      	nop
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	4603      	mov	r3, r0
 8007e10:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007e16:	79fb      	ldrb	r3, [r7, #7]
 8007e18:	2b03      	cmp	r3, #3
 8007e1a:	d817      	bhi.n	8007e4c <USBH_Get_USB_Status+0x44>
 8007e1c:	a201      	add	r2, pc, #4	; (adr r2, 8007e24 <USBH_Get_USB_Status+0x1c>)
 8007e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e22:	bf00      	nop
 8007e24:	08007e35 	.word	0x08007e35
 8007e28:	08007e3b 	.word	0x08007e3b
 8007e2c:	08007e41 	.word	0x08007e41
 8007e30:	08007e47 	.word	0x08007e47
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007e34:	2300      	movs	r3, #0
 8007e36:	73fb      	strb	r3, [r7, #15]
    break;
 8007e38:	e00b      	b.n	8007e52 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007e3a:	2302      	movs	r3, #2
 8007e3c:	73fb      	strb	r3, [r7, #15]
    break;
 8007e3e:	e008      	b.n	8007e52 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007e40:	2301      	movs	r3, #1
 8007e42:	73fb      	strb	r3, [r7, #15]
    break;
 8007e44:	e005      	b.n	8007e52 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007e46:	2302      	movs	r3, #2
 8007e48:	73fb      	strb	r3, [r7, #15]
    break;
 8007e4a:	e002      	b.n	8007e52 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	73fb      	strb	r3, [r7, #15]
    break;
 8007e50:	bf00      	nop
  }
  return usb_status;
 8007e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3714      	adds	r7, #20
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	4603      	mov	r3, r0
 8007e68:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8007e6a:	79fb      	ldrb	r3, [r7, #7]
 8007e6c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007e6e:	79fb      	ldrb	r3, [r7, #7]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d102      	bne.n	8007e7a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007e74:	2300      	movs	r3, #0
 8007e76:	73fb      	strb	r3, [r7, #15]
 8007e78:	e001      	b.n	8007e7e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007e7e:	7bfb      	ldrb	r3, [r7, #15]
 8007e80:	461a      	mov	r2, r3
 8007e82:	2101      	movs	r1, #1
 8007e84:	4803      	ldr	r0, [pc, #12]	; (8007e94 <MX_DriverVbusFS+0x34>)
 8007e86:	f7f9 fcd5 	bl	8001834 <HAL_GPIO_WritePin>
}
 8007e8a:	bf00      	nop
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	40020800 	.word	0x40020800

08007e98 <malloc>:
 8007e98:	4b02      	ldr	r3, [pc, #8]	; (8007ea4 <malloc+0xc>)
 8007e9a:	4601      	mov	r1, r0
 8007e9c:	6818      	ldr	r0, [r3, #0]
 8007e9e:	f000 b82b 	b.w	8007ef8 <_malloc_r>
 8007ea2:	bf00      	nop
 8007ea4:	20000078 	.word	0x20000078

08007ea8 <free>:
 8007ea8:	4b02      	ldr	r3, [pc, #8]	; (8007eb4 <free+0xc>)
 8007eaa:	4601      	mov	r1, r0
 8007eac:	6818      	ldr	r0, [r3, #0]
 8007eae:	f000 b8f3 	b.w	8008098 <_free_r>
 8007eb2:	bf00      	nop
 8007eb4:	20000078 	.word	0x20000078

08007eb8 <sbrk_aligned>:
 8007eb8:	b570      	push	{r4, r5, r6, lr}
 8007eba:	4e0e      	ldr	r6, [pc, #56]	; (8007ef4 <sbrk_aligned+0x3c>)
 8007ebc:	460c      	mov	r4, r1
 8007ebe:	6831      	ldr	r1, [r6, #0]
 8007ec0:	4605      	mov	r5, r0
 8007ec2:	b911      	cbnz	r1, 8007eca <sbrk_aligned+0x12>
 8007ec4:	f000 f8ac 	bl	8008020 <_sbrk_r>
 8007ec8:	6030      	str	r0, [r6, #0]
 8007eca:	4621      	mov	r1, r4
 8007ecc:	4628      	mov	r0, r5
 8007ece:	f000 f8a7 	bl	8008020 <_sbrk_r>
 8007ed2:	1c43      	adds	r3, r0, #1
 8007ed4:	d00a      	beq.n	8007eec <sbrk_aligned+0x34>
 8007ed6:	1cc4      	adds	r4, r0, #3
 8007ed8:	f024 0403 	bic.w	r4, r4, #3
 8007edc:	42a0      	cmp	r0, r4
 8007ede:	d007      	beq.n	8007ef0 <sbrk_aligned+0x38>
 8007ee0:	1a21      	subs	r1, r4, r0
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 f89c 	bl	8008020 <_sbrk_r>
 8007ee8:	3001      	adds	r0, #1
 8007eea:	d101      	bne.n	8007ef0 <sbrk_aligned+0x38>
 8007eec:	f04f 34ff 	mov.w	r4, #4294967295
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	bd70      	pop	{r4, r5, r6, pc}
 8007ef4:	2000089c 	.word	0x2000089c

08007ef8 <_malloc_r>:
 8007ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007efc:	1ccd      	adds	r5, r1, #3
 8007efe:	f025 0503 	bic.w	r5, r5, #3
 8007f02:	3508      	adds	r5, #8
 8007f04:	2d0c      	cmp	r5, #12
 8007f06:	bf38      	it	cc
 8007f08:	250c      	movcc	r5, #12
 8007f0a:	2d00      	cmp	r5, #0
 8007f0c:	4607      	mov	r7, r0
 8007f0e:	db01      	blt.n	8007f14 <_malloc_r+0x1c>
 8007f10:	42a9      	cmp	r1, r5
 8007f12:	d905      	bls.n	8007f20 <_malloc_r+0x28>
 8007f14:	230c      	movs	r3, #12
 8007f16:	603b      	str	r3, [r7, #0]
 8007f18:	2600      	movs	r6, #0
 8007f1a:	4630      	mov	r0, r6
 8007f1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f20:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007ff4 <_malloc_r+0xfc>
 8007f24:	f000 f868 	bl	8007ff8 <__malloc_lock>
 8007f28:	f8d8 3000 	ldr.w	r3, [r8]
 8007f2c:	461c      	mov	r4, r3
 8007f2e:	bb5c      	cbnz	r4, 8007f88 <_malloc_r+0x90>
 8007f30:	4629      	mov	r1, r5
 8007f32:	4638      	mov	r0, r7
 8007f34:	f7ff ffc0 	bl	8007eb8 <sbrk_aligned>
 8007f38:	1c43      	adds	r3, r0, #1
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	d155      	bne.n	8007fea <_malloc_r+0xf2>
 8007f3e:	f8d8 4000 	ldr.w	r4, [r8]
 8007f42:	4626      	mov	r6, r4
 8007f44:	2e00      	cmp	r6, #0
 8007f46:	d145      	bne.n	8007fd4 <_malloc_r+0xdc>
 8007f48:	2c00      	cmp	r4, #0
 8007f4a:	d048      	beq.n	8007fde <_malloc_r+0xe6>
 8007f4c:	6823      	ldr	r3, [r4, #0]
 8007f4e:	4631      	mov	r1, r6
 8007f50:	4638      	mov	r0, r7
 8007f52:	eb04 0903 	add.w	r9, r4, r3
 8007f56:	f000 f863 	bl	8008020 <_sbrk_r>
 8007f5a:	4581      	cmp	r9, r0
 8007f5c:	d13f      	bne.n	8007fde <_malloc_r+0xe6>
 8007f5e:	6821      	ldr	r1, [r4, #0]
 8007f60:	1a6d      	subs	r5, r5, r1
 8007f62:	4629      	mov	r1, r5
 8007f64:	4638      	mov	r0, r7
 8007f66:	f7ff ffa7 	bl	8007eb8 <sbrk_aligned>
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	d037      	beq.n	8007fde <_malloc_r+0xe6>
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	442b      	add	r3, r5
 8007f72:	6023      	str	r3, [r4, #0]
 8007f74:	f8d8 3000 	ldr.w	r3, [r8]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d038      	beq.n	8007fee <_malloc_r+0xf6>
 8007f7c:	685a      	ldr	r2, [r3, #4]
 8007f7e:	42a2      	cmp	r2, r4
 8007f80:	d12b      	bne.n	8007fda <_malloc_r+0xe2>
 8007f82:	2200      	movs	r2, #0
 8007f84:	605a      	str	r2, [r3, #4]
 8007f86:	e00f      	b.n	8007fa8 <_malloc_r+0xb0>
 8007f88:	6822      	ldr	r2, [r4, #0]
 8007f8a:	1b52      	subs	r2, r2, r5
 8007f8c:	d41f      	bmi.n	8007fce <_malloc_r+0xd6>
 8007f8e:	2a0b      	cmp	r2, #11
 8007f90:	d917      	bls.n	8007fc2 <_malloc_r+0xca>
 8007f92:	1961      	adds	r1, r4, r5
 8007f94:	42a3      	cmp	r3, r4
 8007f96:	6025      	str	r5, [r4, #0]
 8007f98:	bf18      	it	ne
 8007f9a:	6059      	strne	r1, [r3, #4]
 8007f9c:	6863      	ldr	r3, [r4, #4]
 8007f9e:	bf08      	it	eq
 8007fa0:	f8c8 1000 	streq.w	r1, [r8]
 8007fa4:	5162      	str	r2, [r4, r5]
 8007fa6:	604b      	str	r3, [r1, #4]
 8007fa8:	4638      	mov	r0, r7
 8007faa:	f104 060b 	add.w	r6, r4, #11
 8007fae:	f000 f829 	bl	8008004 <__malloc_unlock>
 8007fb2:	f026 0607 	bic.w	r6, r6, #7
 8007fb6:	1d23      	adds	r3, r4, #4
 8007fb8:	1af2      	subs	r2, r6, r3
 8007fba:	d0ae      	beq.n	8007f1a <_malloc_r+0x22>
 8007fbc:	1b9b      	subs	r3, r3, r6
 8007fbe:	50a3      	str	r3, [r4, r2]
 8007fc0:	e7ab      	b.n	8007f1a <_malloc_r+0x22>
 8007fc2:	42a3      	cmp	r3, r4
 8007fc4:	6862      	ldr	r2, [r4, #4]
 8007fc6:	d1dd      	bne.n	8007f84 <_malloc_r+0x8c>
 8007fc8:	f8c8 2000 	str.w	r2, [r8]
 8007fcc:	e7ec      	b.n	8007fa8 <_malloc_r+0xb0>
 8007fce:	4623      	mov	r3, r4
 8007fd0:	6864      	ldr	r4, [r4, #4]
 8007fd2:	e7ac      	b.n	8007f2e <_malloc_r+0x36>
 8007fd4:	4634      	mov	r4, r6
 8007fd6:	6876      	ldr	r6, [r6, #4]
 8007fd8:	e7b4      	b.n	8007f44 <_malloc_r+0x4c>
 8007fda:	4613      	mov	r3, r2
 8007fdc:	e7cc      	b.n	8007f78 <_malloc_r+0x80>
 8007fde:	230c      	movs	r3, #12
 8007fe0:	603b      	str	r3, [r7, #0]
 8007fe2:	4638      	mov	r0, r7
 8007fe4:	f000 f80e 	bl	8008004 <__malloc_unlock>
 8007fe8:	e797      	b.n	8007f1a <_malloc_r+0x22>
 8007fea:	6025      	str	r5, [r4, #0]
 8007fec:	e7dc      	b.n	8007fa8 <_malloc_r+0xb0>
 8007fee:	605b      	str	r3, [r3, #4]
 8007ff0:	deff      	udf	#255	; 0xff
 8007ff2:	bf00      	nop
 8007ff4:	20000898 	.word	0x20000898

08007ff8 <__malloc_lock>:
 8007ff8:	4801      	ldr	r0, [pc, #4]	; (8008000 <__malloc_lock+0x8>)
 8007ffa:	f000 b84b 	b.w	8008094 <__retarget_lock_acquire_recursive>
 8007ffe:	bf00      	nop
 8008000:	200009dc 	.word	0x200009dc

08008004 <__malloc_unlock>:
 8008004:	4801      	ldr	r0, [pc, #4]	; (800800c <__malloc_unlock+0x8>)
 8008006:	f000 b846 	b.w	8008096 <__retarget_lock_release_recursive>
 800800a:	bf00      	nop
 800800c:	200009dc 	.word	0x200009dc

08008010 <memset>:
 8008010:	4402      	add	r2, r0
 8008012:	4603      	mov	r3, r0
 8008014:	4293      	cmp	r3, r2
 8008016:	d100      	bne.n	800801a <memset+0xa>
 8008018:	4770      	bx	lr
 800801a:	f803 1b01 	strb.w	r1, [r3], #1
 800801e:	e7f9      	b.n	8008014 <memset+0x4>

08008020 <_sbrk_r>:
 8008020:	b538      	push	{r3, r4, r5, lr}
 8008022:	4d06      	ldr	r5, [pc, #24]	; (800803c <_sbrk_r+0x1c>)
 8008024:	2300      	movs	r3, #0
 8008026:	4604      	mov	r4, r0
 8008028:	4608      	mov	r0, r1
 800802a:	602b      	str	r3, [r5, #0]
 800802c:	f7f8 fe4e 	bl	8000ccc <_sbrk>
 8008030:	1c43      	adds	r3, r0, #1
 8008032:	d102      	bne.n	800803a <_sbrk_r+0x1a>
 8008034:	682b      	ldr	r3, [r5, #0]
 8008036:	b103      	cbz	r3, 800803a <_sbrk_r+0x1a>
 8008038:	6023      	str	r3, [r4, #0]
 800803a:	bd38      	pop	{r3, r4, r5, pc}
 800803c:	200009d8 	.word	0x200009d8

08008040 <__errno>:
 8008040:	4b01      	ldr	r3, [pc, #4]	; (8008048 <__errno+0x8>)
 8008042:	6818      	ldr	r0, [r3, #0]
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	20000078 	.word	0x20000078

0800804c <__libc_init_array>:
 800804c:	b570      	push	{r4, r5, r6, lr}
 800804e:	4d0d      	ldr	r5, [pc, #52]	; (8008084 <__libc_init_array+0x38>)
 8008050:	4c0d      	ldr	r4, [pc, #52]	; (8008088 <__libc_init_array+0x3c>)
 8008052:	1b64      	subs	r4, r4, r5
 8008054:	10a4      	asrs	r4, r4, #2
 8008056:	2600      	movs	r6, #0
 8008058:	42a6      	cmp	r6, r4
 800805a:	d109      	bne.n	8008070 <__libc_init_array+0x24>
 800805c:	4d0b      	ldr	r5, [pc, #44]	; (800808c <__libc_init_array+0x40>)
 800805e:	4c0c      	ldr	r4, [pc, #48]	; (8008090 <__libc_init_array+0x44>)
 8008060:	f000 f866 	bl	8008130 <_init>
 8008064:	1b64      	subs	r4, r4, r5
 8008066:	10a4      	asrs	r4, r4, #2
 8008068:	2600      	movs	r6, #0
 800806a:	42a6      	cmp	r6, r4
 800806c:	d105      	bne.n	800807a <__libc_init_array+0x2e>
 800806e:	bd70      	pop	{r4, r5, r6, pc}
 8008070:	f855 3b04 	ldr.w	r3, [r5], #4
 8008074:	4798      	blx	r3
 8008076:	3601      	adds	r6, #1
 8008078:	e7ee      	b.n	8008058 <__libc_init_array+0xc>
 800807a:	f855 3b04 	ldr.w	r3, [r5], #4
 800807e:	4798      	blx	r3
 8008080:	3601      	adds	r6, #1
 8008082:	e7f2      	b.n	800806a <__libc_init_array+0x1e>
 8008084:	0800816c 	.word	0x0800816c
 8008088:	0800816c 	.word	0x0800816c
 800808c:	0800816c 	.word	0x0800816c
 8008090:	08008170 	.word	0x08008170

08008094 <__retarget_lock_acquire_recursive>:
 8008094:	4770      	bx	lr

08008096 <__retarget_lock_release_recursive>:
 8008096:	4770      	bx	lr

08008098 <_free_r>:
 8008098:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800809a:	2900      	cmp	r1, #0
 800809c:	d044      	beq.n	8008128 <_free_r+0x90>
 800809e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080a2:	9001      	str	r0, [sp, #4]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f1a1 0404 	sub.w	r4, r1, #4
 80080aa:	bfb8      	it	lt
 80080ac:	18e4      	addlt	r4, r4, r3
 80080ae:	f7ff ffa3 	bl	8007ff8 <__malloc_lock>
 80080b2:	4a1e      	ldr	r2, [pc, #120]	; (800812c <_free_r+0x94>)
 80080b4:	9801      	ldr	r0, [sp, #4]
 80080b6:	6813      	ldr	r3, [r2, #0]
 80080b8:	b933      	cbnz	r3, 80080c8 <_free_r+0x30>
 80080ba:	6063      	str	r3, [r4, #4]
 80080bc:	6014      	str	r4, [r2, #0]
 80080be:	b003      	add	sp, #12
 80080c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080c4:	f7ff bf9e 	b.w	8008004 <__malloc_unlock>
 80080c8:	42a3      	cmp	r3, r4
 80080ca:	d908      	bls.n	80080de <_free_r+0x46>
 80080cc:	6825      	ldr	r5, [r4, #0]
 80080ce:	1961      	adds	r1, r4, r5
 80080d0:	428b      	cmp	r3, r1
 80080d2:	bf01      	itttt	eq
 80080d4:	6819      	ldreq	r1, [r3, #0]
 80080d6:	685b      	ldreq	r3, [r3, #4]
 80080d8:	1949      	addeq	r1, r1, r5
 80080da:	6021      	streq	r1, [r4, #0]
 80080dc:	e7ed      	b.n	80080ba <_free_r+0x22>
 80080de:	461a      	mov	r2, r3
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	b10b      	cbz	r3, 80080e8 <_free_r+0x50>
 80080e4:	42a3      	cmp	r3, r4
 80080e6:	d9fa      	bls.n	80080de <_free_r+0x46>
 80080e8:	6811      	ldr	r1, [r2, #0]
 80080ea:	1855      	adds	r5, r2, r1
 80080ec:	42a5      	cmp	r5, r4
 80080ee:	d10b      	bne.n	8008108 <_free_r+0x70>
 80080f0:	6824      	ldr	r4, [r4, #0]
 80080f2:	4421      	add	r1, r4
 80080f4:	1854      	adds	r4, r2, r1
 80080f6:	42a3      	cmp	r3, r4
 80080f8:	6011      	str	r1, [r2, #0]
 80080fa:	d1e0      	bne.n	80080be <_free_r+0x26>
 80080fc:	681c      	ldr	r4, [r3, #0]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	6053      	str	r3, [r2, #4]
 8008102:	440c      	add	r4, r1
 8008104:	6014      	str	r4, [r2, #0]
 8008106:	e7da      	b.n	80080be <_free_r+0x26>
 8008108:	d902      	bls.n	8008110 <_free_r+0x78>
 800810a:	230c      	movs	r3, #12
 800810c:	6003      	str	r3, [r0, #0]
 800810e:	e7d6      	b.n	80080be <_free_r+0x26>
 8008110:	6825      	ldr	r5, [r4, #0]
 8008112:	1961      	adds	r1, r4, r5
 8008114:	428b      	cmp	r3, r1
 8008116:	bf04      	itt	eq
 8008118:	6819      	ldreq	r1, [r3, #0]
 800811a:	685b      	ldreq	r3, [r3, #4]
 800811c:	6063      	str	r3, [r4, #4]
 800811e:	bf04      	itt	eq
 8008120:	1949      	addeq	r1, r1, r5
 8008122:	6021      	streq	r1, [r4, #0]
 8008124:	6054      	str	r4, [r2, #4]
 8008126:	e7ca      	b.n	80080be <_free_r+0x26>
 8008128:	b003      	add	sp, #12
 800812a:	bd30      	pop	{r4, r5, pc}
 800812c:	20000898 	.word	0x20000898

08008130 <_init>:
 8008130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008132:	bf00      	nop
 8008134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008136:	bc08      	pop	{r3}
 8008138:	469e      	mov	lr, r3
 800813a:	4770      	bx	lr

0800813c <_fini>:
 800813c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800813e:	bf00      	nop
 8008140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008142:	bc08      	pop	{r3}
 8008144:	469e      	mov	lr, r3
 8008146:	4770      	bx	lr
