Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /home/eric/App/ViVado/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot closemips_testbench_behav xil_defaultlib.closemips_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/testbench.v:48]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.closemips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.closemips_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot closemips_testbench_behav
