

================================================================
== Vitis HLS Report for 'store_tile_mm_Pipeline_Out_writex'
================================================================
* Date:           Tue Oct 21 14:52:51 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Out_writey_Out_writex  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     378|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     216|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     216|     509|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln558_1_fu_395_p2             |         +|   0|  0|  29|          22|          22|
    |add_ln558_2_fu_405_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln558_3_fu_284_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln558_fu_293_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln561_fu_436_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln564_1_fu_425_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln564_fu_331_p2               |         +|   0|  0|  16|           9|           9|
    |empty_fu_242_p2                   |         +|   0|  0|  17|          10|          10|
    |p_mid1_fu_347_p2                  |         +|   0|  0|  17|          10|          10|
    |empty_68_fu_272_p2                |         -|   0|  0|  28|          21|          21|
    |p_mid17_fu_377_p2                 |         -|   0|  0|  28|          21|          21|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |       and|   0|  0|   2|           1|           1|
    |ap_condition_454                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln558_fu_278_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln561_1_fu_442_p2            |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln561_fu_299_p2              |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln558_fu_305_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln558_1_fu_319_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln558_2_fu_383_p3          |    select|   0|  0|  20|           1|          21|
    |select_ln558_fu_311_p3            |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 378|         240|         239|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_x_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_y_1                  |   9|          2|    8|         16|
    |gmem_out_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_out_blk_n_B                      |   9|          2|    1|          2|
    |gmem_out_blk_n_W                      |   9|          2|    1|          2|
    |indvar_flatten_fu_112                 |   9|          2|   16|         32|
    |x_fu_104                              |   9|          2|    8|         16|
    |y_fu_108                              |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         22|   69|        138|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |icmp_ln558_reg_509                |   1|   0|    1|          0|
    |icmp_ln561_1_reg_527              |   1|   0|    1|          0|
    |indvar_flatten_fu_112             |  16|   0|   16|          0|
    |or_ln558_reg_513                  |   1|   0|    1|          0|
    |outbuf_load_reg_531               |  32|   0|   32|          0|
    |sext_ln561_mid2_v_reg_517         |  62|   0|   62|          0|
    |x_fu_104                          |   8|   0|    8|          0|
    |y_fu_108                          |   8|   0|    8|          0|
    |zext_ln558_2_cast_reg_504         |   8|   0|   32|         24|
    |icmp_ln561_1_reg_527              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 216|  32|  177|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM  |   in|    9|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|                           gmem_out|       pointer|
|zext_ln558               |   in|    9|     ap_none|                         zext_ln558|        scalar|
|bound                    |   in|   16|     ap_none|                              bound|        scalar|
|tw_eff                   |   in|    8|     ap_none|                             tw_eff|        scalar|
|zext_ln558_2             |   in|    8|     ap_none|                       zext_ln558_2|        scalar|
|zext_ln564               |   in|    5|     ap_none|                         zext_ln564|        scalar|
|zext_ln558_1             |   in|   11|     ap_none|                       zext_ln558_1|        scalar|
|out_r                    |   in|   64|     ap_none|                              out_r|        scalar|
|outbuf_address0          |  out|    9|   ap_memory|                             outbuf|         array|
|outbuf_ce0               |  out|    1|   ap_memory|                             outbuf|         array|
|outbuf_q0                |   in|   32|   ap_memory|                             outbuf|         array|
+-------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 14 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln558_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln558_1"   --->   Operation 15 'read' 'zext_ln558_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln564_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln564"   --->   Operation 16 'read' 'zext_ln564_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln558_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln558_2"   --->   Operation 17 'read' 'zext_ln558_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff"   --->   Operation 18 'read' 'tw_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 19 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln558_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln558"   --->   Operation 20 'read' 'zext_ln558_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln558_1_cast = zext i11 %zext_ln558_1_read"   --->   Operation 21 'zext' 'zext_ln558_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln558_2_cast = zext i8 %zext_ln558_2_read"   --->   Operation 22 'zext' 'zext_ln558_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln558_cast = zext i9 %zext_ln558_read"   --->   Operation 23 'zext' 'zext_ln558_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln564_cast = zext i5 %zext_ln564_read"   --->   Operation 24 'zext' 'zext_ln564_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_20, i32 0, i32 0, void @empty_17, i32 0, i32 65025, void @empty_10, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split.i.i"   --->   Operation 31 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 32 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln558_3 = zext i8 %y_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 34 'zext' 'zext_ln558_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln558_cast, i10 %zext_ln558_3" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 35 'add' 'empty' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_i_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 36 'bitconcatenate' 'p_shl_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast14_i_i = zext i20 %p_shl_i_i" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 37 'zext' 'p_shl_cast14_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl2_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 38 'bitconcatenate' 'p_shl2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl2_cast15_i_i = zext i12 %p_shl2_i_i" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 39 'zext' 'p_shl2_cast15_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.89ns)   --->   "%empty_68 = sub i21 %p_shl_cast14_i_i, i21 %p_shl2_cast15_i_i" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 40 'sub' 'empty_68' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln558 = icmp_eq  i16 %indvar_flatten_load, i16 %bound_read" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 41 'icmp' 'icmp_ln558' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%add_ln558_3 = add i16 %indvar_flatten_load, i16 1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 42 'add' 'add_ln558_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln558 = br i1 %icmp_ln558, void %for.inc13.loopexit.i.i, void %store_tile_mm.exit.exitStub" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 43 'br' 'br_ln558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 44 'load' 'x_load' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.76ns)   --->   "%add_ln558 = add i8 %y_1, i8 1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 45 'add' 'add_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.76ns)   --->   "%icmp_ln561 = icmp_eq  i8 %x_load, i8 %tw_eff_read" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 46 'icmp' 'icmp_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln558 = or i1 %icmp_ln561, i1 %first_iter_0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 47 'or' 'or_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln558 = select i1 %icmp_ln561, i8 0, i8 %x_load" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 48 'select' 'select_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%select_ln558_1 = select i1 %icmp_ln561, i8 %add_ln558, i8 %y_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 49 'select' 'select_ln558_1' <Predicate = (!icmp_ln558)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln564_1 = zext i8 %select_ln558_1" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 50 'zext' 'zext_ln564_1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.76ns)   --->   "%add_ln564 = add i9 %zext_ln564_cast, i9 %zext_ln564_1" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 51 'add' 'add_ln564' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln564_1)   --->   "%shl_ln564 = shl i9 %add_ln564, i9 4" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 52 'shl' 'shl_ln564' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln558_4 = zext i8 %add_ln558" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 53 'zext' 'zext_ln558_4' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%p_mid1 = add i10 %zext_ln558_cast, i10 %zext_ln558_4" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 54 'add' 'p_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl_i_i_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %p_mid1, i10 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 55 'bitconcatenate' 'p_shl_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl_cast14_i_i_mid1 = zext i20 %p_shl_i_i_mid1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 56 'zext' 'p_shl_cast14_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl2_i_i_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p_mid1, i2 0" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 57 'bitconcatenate' 'p_shl2_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl2_cast15_i_i_mid1 = zext i12 %p_shl2_i_i_mid1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 58 'zext' 'p_shl2_cast15_i_i_mid1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.89ns)   --->   "%p_mid17 = sub i21 %p_shl_cast14_i_i_mid1, i21 %p_shl2_cast15_i_i_mid1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 59 'sub' 'p_mid17' <Predicate = (!icmp_ln558)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln558_1)   --->   "%select_ln558_2 = select i1 %icmp_ln561, i21 %p_mid17, i21 %empty_68" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 60 'select' 'select_ln558_2' <Predicate = (!icmp_ln558)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln558_1)   --->   "%sext_ln558 = sext i21 %select_ln558_2" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 61 'sext' 'sext_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln558_1 = add i22 %sext_ln558, i22 %zext_ln558_1_cast" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 62 'add' 'add_ln558_1' <Predicate = (!icmp_ln558)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln558_1 = sext i22 %add_ln558_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 63 'sext' 'sext_ln558_1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.08ns)   --->   "%add_ln558_2 = add i64 %sext_ln558_1, i64 %out_read" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 64 'add' 'add_ln558_2' <Predicate = (!icmp_ln558)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln561_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln558_2, i32 2, i32 63" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 65 'partselect' 'sext_ln561_mid2_v' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln564_1)   --->   "%zext_ln564_2 = zext i8 %select_ln558" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 66 'zext' 'zext_ln564_2' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln564_1 = add i9 %shl_ln564, i9 %zext_ln564_2" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 67 'add' 'add_ln564_1' <Predicate = (!icmp_ln558)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln564_3 = zext i9 %add_ln564_1" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 68 'zext' 'zext_ln564_3' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%outbuf_addr = getelementptr i32 %outbuf, i64 0, i64 %zext_ln564_3" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 69 'getelementptr' 'outbuf_addr' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln561 = br i1 %or_ln558, void %for.inc.split.i.i, void %for.first.iter.for.inc.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 70 'br' 'br_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 71 'load' 'outbuf_load' <Predicate = (!icmp_ln558)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln561 = add i8 %select_ln558, i8 1" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 72 'add' 'add_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.76ns)   --->   "%icmp_ln561_1 = icmp_eq  i8 %add_ln561, i8 %tw_eff_read" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 73 'icmp' 'icmp_ln561_1' <Predicate = (!icmp_ln558)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln561 = br i1 %icmp_ln561_1, void %new.latch.for.inc.split.i.i, void %last.iter.for.inc.split.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 74 'br' 'br_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln561 = store i16 %add_ln558_3, i16 %indvar_flatten" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 75 'store' 'store_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln561 = store i8 %select_ln558_1, i8 %y" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 76 'store' 'store_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln561 = store i8 %add_ln561, i8 %x" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 77 'store' 'store_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln561 = br void %for.inc.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 78 'br' 'br_ln561' <Predicate = (!icmp_ln558)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_writey_Out_writex_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln558_2 = sext i62 %sext_ln561_mid2_v" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 80 'sext' 'sext_ln558_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln558_2" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 81 'getelementptr' 'gmem_out_addr' <Predicate = (or_ln558)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (7.30ns)   --->   "%empty_70 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_out_addr, i32 %zext_ln558_2_cast" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 82 'writereq' 'empty_70' <Predicate = (or_ln558)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln561 = br void %for.inc.split.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 83 'br' 'br_ln561' <Predicate = (or_ln558)> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 84 'load' 'outbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i32 %gmem_out, i64 %sext_ln558_2" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 85 'getelementptr' 'gmem_out_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln563 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [src/srcnn.cpp:563->src/srcnn.cpp:775]   --->   Operation 86 'specpipeline' 'specpipeline_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln561 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 87 'specloopname' 'specloopname_ln561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln564 = bitcast i32 %outbuf_load" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 88 'bitcast' 'bitcast_ln564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (7.30ns)   --->   "%write_ln564 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_out_addr_1, i32 %bitcast_ln564, i4 15" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 89 'write' 'write_ln564' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 90 [5/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 90 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 91 [4/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 91 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 92 [3/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 92 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 93 [2/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 93 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln558)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 94 [1/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:558->src/srcnn.cpp:775]   --->   Operation 94 'writeresp' 'empty_69' <Predicate = (icmp_ln561_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln561 = br void %new.latch.for.inc.split.i.i" [src/srcnn.cpp:561->src/srcnn.cpp:775]   --->   Operation 95 'br' 'br_ln561' <Predicate = (icmp_ln561_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln558]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tw_eff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln558_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln564]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln558_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca        ) [ 010000000]
y                      (alloca        ) [ 010000000]
indvar_flatten         (alloca        ) [ 010000000]
out_read               (read          ) [ 000000000]
zext_ln558_1_read      (read          ) [ 000000000]
zext_ln564_read        (read          ) [ 000000000]
zext_ln558_2_read      (read          ) [ 000000000]
tw_eff_read            (read          ) [ 000000000]
bound_read             (read          ) [ 000000000]
zext_ln558_read        (read          ) [ 000000000]
zext_ln558_1_cast      (zext          ) [ 000000000]
zext_ln558_2_cast      (zext          ) [ 011000000]
zext_ln558_cast        (zext          ) [ 000000000]
zext_ln564_cast        (zext          ) [ 000000000]
specmemcore_ln0        (specmemcore   ) [ 000000000]
specinterface_ln0      (specinterface ) [ 000000000]
store_ln0              (store         ) [ 000000000]
store_ln0              (store         ) [ 000000000]
store_ln0              (store         ) [ 000000000]
br_ln0                 (br            ) [ 000000000]
first_iter_0           (phi           ) [ 010000000]
y_1                    (load          ) [ 000000000]
indvar_flatten_load    (load          ) [ 000000000]
zext_ln558_3           (zext          ) [ 000000000]
empty                  (add           ) [ 000000000]
p_shl_i_i              (bitconcatenate) [ 000000000]
p_shl_cast14_i_i       (zext          ) [ 000000000]
p_shl2_i_i             (bitconcatenate) [ 000000000]
p_shl2_cast15_i_i      (zext          ) [ 000000000]
empty_68               (sub           ) [ 000000000]
icmp_ln558             (icmp          ) [ 011111111]
add_ln558_3            (add           ) [ 000000000]
br_ln558               (br            ) [ 000000000]
x_load                 (load          ) [ 000000000]
add_ln558              (add           ) [ 000000000]
icmp_ln561             (icmp          ) [ 000000000]
or_ln558               (or            ) [ 011000000]
select_ln558           (select        ) [ 000000000]
select_ln558_1         (select        ) [ 000000000]
zext_ln564_1           (zext          ) [ 000000000]
add_ln564              (add           ) [ 000000000]
shl_ln564              (shl           ) [ 000000000]
zext_ln558_4           (zext          ) [ 000000000]
p_mid1                 (add           ) [ 000000000]
p_shl_i_i_mid1         (bitconcatenate) [ 000000000]
p_shl_cast14_i_i_mid1  (zext          ) [ 000000000]
p_shl2_i_i_mid1        (bitconcatenate) [ 000000000]
p_shl2_cast15_i_i_mid1 (zext          ) [ 000000000]
p_mid17                (sub           ) [ 000000000]
select_ln558_2         (select        ) [ 000000000]
sext_ln558             (sext          ) [ 000000000]
add_ln558_1            (add           ) [ 000000000]
sext_ln558_1           (sext          ) [ 000000000]
add_ln558_2            (add           ) [ 000000000]
sext_ln561_mid2_v      (partselect    ) [ 011000000]
zext_ln564_2           (zext          ) [ 000000000]
add_ln564_1            (add           ) [ 000000000]
zext_ln564_3           (zext          ) [ 000000000]
outbuf_addr            (getelementptr ) [ 011000000]
br_ln561               (br            ) [ 000000000]
add_ln561              (add           ) [ 000000000]
icmp_ln561_1           (icmp          ) [ 011111111]
br_ln561               (br            ) [ 000000000]
store_ln561            (store         ) [ 000000000]
store_ln561            (store         ) [ 000000000]
store_ln561            (store         ) [ 000000000]
br_ln561               (br            ) [ 010000000]
specloopname_ln0       (specloopname  ) [ 000000000]
sext_ln558_2           (sext          ) [ 000000000]
gmem_out_addr          (getelementptr ) [ 000000000]
empty_70               (writereq      ) [ 000000000]
br_ln561               (br            ) [ 000000000]
outbuf_load            (load          ) [ 010100000]
gmem_out_addr_1        (getelementptr ) [ 010111111]
specpipeline_ln563     (specpipeline  ) [ 000000000]
specloopname_ln561     (specloopname  ) [ 000000000]
bitcast_ln564          (bitcast       ) [ 000000000]
write_ln564            (write         ) [ 000000000]
empty_69               (writeresp     ) [ 000000000]
br_ln561               (br            ) [ 000000000]
ret_ln0                (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln558">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tw_eff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln558_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln558_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln564">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln564"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln558_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln558_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_writey_Out_writex_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="y_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln558_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln558_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln564_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln564_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln558_2_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln558_2_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tw_eff_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tw_eff_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bound_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln558_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln558_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_70_writereq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_70/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln564_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln564/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_69/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="outbuf_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outbuf_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_load/1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="first_iter_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="first_iter_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln558_1_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_1_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln558_2_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_2_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln558_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln564_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln564_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_1_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvar_flatten_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln558_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl_i_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_shl_cast14_i_i_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="0"/>
<pin id="258" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast14_i_i/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl2_i_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl2_cast15_i_i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast15_i_i/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="empty_68_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="20" slack="0"/>
<pin id="274" dir="0" index="1" bw="12" slack="0"/>
<pin id="275" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_68/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln558_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln558/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln558_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln558_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln558_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln558/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln561_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln561/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln558_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln558/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln558_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln558/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln558_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln558_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln564_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln564_1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln564_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln564/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shl_ln564_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln564/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln558_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_4/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_mid1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_shl_i_i_mid1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="20" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_shl_cast14_i_i_mid1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="20" slack="0"/>
<pin id="363" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast14_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_shl2_i_i_mid1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_shl2_cast15_i_i_mid1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast15_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_mid17_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="20" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid17/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln558_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="21" slack="0"/>
<pin id="386" dir="0" index="2" bw="21" slack="0"/>
<pin id="387" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln558_2/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln558_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="21" slack="0"/>
<pin id="393" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln558/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln558_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="21" slack="0"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln558_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln558_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="22" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln558_1/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln558_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="22" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln558_2/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln561_mid2_v_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="62" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln561_mid2_v/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln564_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln564_2/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln564_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln564_1/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln564_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln564_3/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln561_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln561/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln561_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln561_1/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln561_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln561/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln561_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln561/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln561_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln561/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln558_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="62" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln558_2/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="gmem_out_addr_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="gmem_out_addr_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="bitcast_ln564_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln564/3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="x_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="490" class="1005" name="y_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="497" class="1005" name="indvar_flatten_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="504" class="1005" name="zext_ln558_2_cast_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln558_2_cast "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln558_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln558 "/>
</bind>
</comp>

<comp id="513" class="1005" name="or_ln558_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln558 "/>
</bind>
</comp>

<comp id="517" class="1005" name="sext_ln561_mid2_v_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="62" slack="1"/>
<pin id="519" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln561_mid2_v "/>
</bind>
</comp>

<comp id="522" class="1005" name="outbuf_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="1"/>
<pin id="524" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln561_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="3"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln561_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="outbuf_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_load "/>
</bind>
</comp>

<comp id="536" class="1005" name="gmem_out_addr_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="98" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="100" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="176"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="122" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="134" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="152" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="128" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="209" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="242" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="72" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="256" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="235" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="146" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="235" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="74" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="232" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="290" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="140" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="193" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="290" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="299" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="293" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="232" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="213" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="293" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="209" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="347" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="361" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="299" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="272" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="201" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="116" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="82" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="84" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="311" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="337" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="440"><net_src comp="311" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="140" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="284" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="319" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="436" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="470"><net_src comp="4" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="477"><net_src comp="4" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="463" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="479" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="486"><net_src comp="104" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="493"><net_src comp="108" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="500"><net_src comp="112" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="507"><net_src comp="205" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="512"><net_src comp="278" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="305" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="411" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="525"><net_src comp="177" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="530"><net_src comp="442" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="184" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="539"><net_src comp="473" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 4 5 6 7 8 }
	Port: outbuf | {}
 - Input state : 
	Port: store_tile_mm_Pipeline_Out_writex : zext_ln558 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : bound | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : gmem_out | {}
	Port: store_tile_mm_Pipeline_Out_writex : tw_eff | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : zext_ln558_2 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : zext_ln564 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : zext_ln558_1 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : out_r | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : outbuf | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		first_iter_0 : 1
		y_1 : 1
		indvar_flatten_load : 1
		zext_ln558_3 : 2
		empty : 3
		p_shl_i_i : 4
		p_shl_cast14_i_i : 5
		p_shl2_i_i : 4
		p_shl2_cast15_i_i : 5
		empty_68 : 6
		icmp_ln558 : 2
		add_ln558_3 : 2
		br_ln558 : 3
		x_load : 1
		add_ln558 : 2
		icmp_ln561 : 2
		or_ln558 : 3
		select_ln558 : 3
		select_ln558_1 : 3
		zext_ln564_1 : 4
		add_ln564 : 5
		shl_ln564 : 6
		zext_ln558_4 : 3
		p_mid1 : 4
		p_shl_i_i_mid1 : 5
		p_shl_cast14_i_i_mid1 : 6
		p_shl2_i_i_mid1 : 5
		p_shl2_cast15_i_i_mid1 : 6
		p_mid17 : 7
		select_ln558_2 : 8
		sext_ln558 : 9
		add_ln558_1 : 10
		sext_ln558_1 : 11
		add_ln558_2 : 12
		sext_ln561_mid2_v : 13
		zext_ln564_2 : 4
		add_ln564_1 : 6
		zext_ln564_3 : 7
		outbuf_addr : 8
		br_ln561 : 3
		outbuf_load : 9
		add_ln561 : 4
		icmp_ln561_1 : 5
		br_ln561 : 6
		store_ln561 : 3
		store_ln561 : 4
		store_ln561 : 5
	State 2
		gmem_out_addr : 1
		empty_70 : 2
		gmem_out_addr_1 : 1
	State 3
		write_ln564 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          empty_fu_242         |    0    |    16   |
|          |       add_ln558_3_fu_284      |    0    |    23   |
|          |        add_ln558_fu_293       |    0    |    15   |
|          |        add_ln564_fu_331       |    0    |    15   |
|    add   |         p_mid1_fu_347         |    0    |    16   |
|          |       add_ln558_1_fu_395      |    0    |    28   |
|          |       add_ln558_2_fu_405      |    0    |    71   |
|          |       add_ln564_1_fu_425      |    0    |    16   |
|          |        add_ln561_fu_436       |    0    |    15   |
|----------|-------------------------------|---------|---------|
|    sub   |        empty_68_fu_272        |    0    |    27   |
|          |         p_mid17_fu_377        |    0    |    27   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln558_fu_278       |    0    |    23   |
|   icmp   |       icmp_ln561_fu_299       |    0    |    15   |
|          |      icmp_ln561_1_fu_442      |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |      select_ln558_fu_311      |    0    |    8    |
|  select  |     select_ln558_1_fu_319     |    0    |    8    |
|          |     select_ln558_2_fu_383     |    0    |    20   |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln558_fu_305        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      out_read_read_fu_116     |    0    |    0    |
|          | zext_ln558_1_read_read_fu_122 |    0    |    0    |
|          |  zext_ln564_read_read_fu_128  |    0    |    0    |
|   read   | zext_ln558_2_read_read_fu_134 |    0    |    0    |
|          |    tw_eff_read_read_fu_140    |    0    |    0    |
|          |     bound_read_read_fu_146    |    0    |    0    |
|          |  zext_ln558_read_read_fu_152  |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writereq |    empty_70_writereq_fu_158   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln564_write_fu_164   |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_172     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln558_1_cast_fu_201   |    0    |    0    |
|          |    zext_ln558_2_cast_fu_205   |    0    |    0    |
|          |     zext_ln558_cast_fu_209    |    0    |    0    |
|          |     zext_ln564_cast_fu_213    |    0    |    0    |
|          |      zext_ln558_3_fu_238      |    0    |    0    |
|          |    p_shl_cast14_i_i_fu_256    |    0    |    0    |
|   zext   |    p_shl2_cast15_i_i_fu_268   |    0    |    0    |
|          |      zext_ln564_1_fu_327      |    0    |    0    |
|          |      zext_ln558_4_fu_343      |    0    |    0    |
|          |  p_shl_cast14_i_i_mid1_fu_361 |    0    |    0    |
|          | p_shl2_cast15_i_i_mid1_fu_373 |    0    |    0    |
|          |      zext_ln564_2_fu_421      |    0    |    0    |
|          |      zext_ln564_3_fu_431      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        p_shl_i_i_fu_248       |    0    |    0    |
|bitconcatenate|       p_shl2_i_i_fu_260       |    0    |    0    |
|          |     p_shl_i_i_mid1_fu_353     |    0    |    0    |
|          |     p_shl2_i_i_mid1_fu_365    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln564_fu_337       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       sext_ln558_fu_391       |    0    |    0    |
|   sext   |      sext_ln558_1_fu_401      |    0    |    0    |
|          |      sext_ln558_2_fu_463      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|    sext_ln561_mid2_v_fu_411   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   360   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   first_iter_0_reg_190  |    1   |
| gmem_out_addr_1_reg_536 |   32   |
|    icmp_ln558_reg_509   |    1   |
|   icmp_ln561_1_reg_527  |    1   |
|  indvar_flatten_reg_497 |   16   |
|     or_ln558_reg_513    |    1   |
|   outbuf_addr_reg_522   |    9   |
|   outbuf_load_reg_531   |   32   |
|sext_ln561_mid2_v_reg_517|   62   |
|        x_reg_483        |    8   |
|        y_reg_490        |    8   |
|zext_ln558_2_cast_reg_504|   32   |
+-------------------------+--------+
|          Total          |   203  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_184 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   360  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   203  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   203  |   369  |
+-----------+--------+--------+--------+
