{
  "module_name": "clk-mt6779-mm.c",
  "hash_id": "92f2fa476ea419a4a037ac9e5bc380f8b83248c0d8d6edadea81acdc934b853f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt6779-mm.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/clock/mt6779-clk.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\nstatic const struct mtk_gate_regs mm0_cg_regs = {\n\t.set_ofs = 0x0104,\n\t.clr_ofs = 0x0108,\n\t.sta_ofs = 0x0100,\n};\n\nstatic const struct mtk_gate_regs mm1_cg_regs = {\n\t.set_ofs = 0x0114,\n\t.clr_ofs = 0x0118,\n\t.sta_ofs = 0x0110,\n};\n\n#define GATE_MM0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr)\n#define GATE_MM1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mm_clks[] = {\n\t \n\tGATE_MM0(CLK_MM_SMI_COMMON, \"mm_smi_common\", \"mm_sel\", 0),\n\tGATE_MM0(CLK_MM_SMI_LARB0, \"mm_smi_larb0\", \"mm_sel\", 1),\n\tGATE_MM0(CLK_MM_SMI_LARB1, \"mm_smi_larb1\", \"mm_sel\", 2),\n\tGATE_MM0(CLK_MM_GALS_COMM0, \"mm_gals_comm0\", \"mm_sel\", 3),\n\tGATE_MM0(CLK_MM_GALS_COMM1, \"mm_gals_comm1\", \"mm_sel\", 4),\n\tGATE_MM0(CLK_MM_GALS_CCU2MM, \"mm_gals_ccu2mm\", \"mm_sel\", 5),\n\tGATE_MM0(CLK_MM_GALS_IPU12MM, \"mm_gals_ipu12mm\", \"mm_sel\", 6),\n\tGATE_MM0(CLK_MM_GALS_IMG2MM, \"mm_gals_img2mm\", \"mm_sel\", 7),\n\tGATE_MM0(CLK_MM_GALS_CAM2MM, \"mm_gals_cam2mm\", \"mm_sel\", 8),\n\tGATE_MM0(CLK_MM_GALS_IPU2MM, \"mm_gals_ipu2mm\", \"mm_sel\", 9),\n\tGATE_MM0(CLK_MM_MDP_DL_TXCK, \"mm_mdp_dl_txck\", \"mm_sel\", 10),\n\tGATE_MM0(CLK_MM_IPU_DL_TXCK, \"mm_ipu_dl_txck\", \"mm_sel\", 11),\n\tGATE_MM0(CLK_MM_MDP_RDMA0, \"mm_mdp_rdma0\", \"mm_sel\", 12),\n\tGATE_MM0(CLK_MM_MDP_RDMA1, \"mm_mdp_rdma1\", \"mm_sel\", 13),\n\tGATE_MM0(CLK_MM_MDP_RSZ0, \"mm_mdp_rsz0\", \"mm_sel\", 14),\n\tGATE_MM0(CLK_MM_MDP_RSZ1, \"mm_mdp_rsz1\", \"mm_sel\", 15),\n\tGATE_MM0(CLK_MM_MDP_TDSHP, \"mm_mdp_tdshp\", \"mm_sel\", 16),\n\tGATE_MM0(CLK_MM_MDP_WROT0, \"mm_mdp_wrot0\", \"mm_sel\", 17),\n\tGATE_MM0(CLK_MM_MDP_WROT1, \"mm_mdp_wrot1\", \"mm_sel\", 18),\n\tGATE_MM0(CLK_MM_FAKE_ENG, \"mm_fake_eng\", \"mm_sel\", 19),\n\tGATE_MM0(CLK_MM_DISP_OVL0, \"mm_disp_ovl0\", \"mm_sel\", 20),\n\tGATE_MM0(CLK_MM_DISP_OVL0_2L, \"mm_disp_ovl0_2l\", \"mm_sel\", 21),\n\tGATE_MM0(CLK_MM_DISP_OVL1_2L, \"mm_disp_ovl1_2l\", \"mm_sel\", 22),\n\tGATE_MM0(CLK_MM_DISP_RDMA0, \"mm_disp_rdma0\", \"mm_sel\", 23),\n\tGATE_MM0(CLK_MM_DISP_RDMA1, \"mm_disp_rdma1\", \"mm_sel\", 24),\n\tGATE_MM0(CLK_MM_DISP_WDMA0, \"mm_disp_wdma0\", \"mm_sel\", 25),\n\tGATE_MM0(CLK_MM_DISP_COLOR0, \"mm_disp_color0\", \"mm_sel\", 26),\n\tGATE_MM0(CLK_MM_DISP_CCORR0, \"mm_disp_ccorr0\", \"mm_sel\", 27),\n\tGATE_MM0(CLK_MM_DISP_AAL0, \"mm_disp_aal0\", \"mm_sel\", 28),\n\tGATE_MM0(CLK_MM_DISP_GAMMA0, \"mm_disp_gamma0\", \"mm_sel\", 29),\n\tGATE_MM0(CLK_MM_DISP_DITHER0, \"mm_disp_dither0\", \"mm_sel\", 30),\n\tGATE_MM0(CLK_MM_DISP_SPLIT, \"mm_disp_split\", \"mm_sel\", 31),\n\t \n\tGATE_MM1(CLK_MM_DSI0_MM_CK, \"mm_dsi0_mmck\", \"mm_sel\", 0),\n\tGATE_MM1(CLK_MM_DSI0_IF_CK, \"mm_dsi0_ifck\", \"mm_sel\", 1),\n\tGATE_MM1(CLK_MM_DPI_MM_CK, \"mm_dpi_mmck\", \"mm_sel\", 2),\n\tGATE_MM1(CLK_MM_DPI_IF_CK, \"mm_dpi_ifck\", \"dpi0_sel\", 3),\n\tGATE_MM1(CLK_MM_FAKE_ENG2, \"mm_fake_eng2\", \"mm_sel\", 4),\n\tGATE_MM1(CLK_MM_MDP_DL_RX_CK, \"mm_mdp_dl_rxck\", \"mm_sel\", 5),\n\tGATE_MM1(CLK_MM_IPU_DL_RX_CK, \"mm_ipu_dl_rxck\", \"mm_sel\", 6),\n\tGATE_MM1(CLK_MM_26M, \"mm_26m\", \"f_f26m_ck\", 7),\n\tGATE_MM1(CLK_MM_MM_R2Y, \"mm_mmsys_r2y\", \"mm_sel\", 8),\n\tGATE_MM1(CLK_MM_DISP_RSZ, \"mm_disp_rsz\", \"mm_sel\", 9),\n\tGATE_MM1(CLK_MM_MDP_AAL, \"mm_mdp_aal\", \"mm_sel\", 10),\n\tGATE_MM1(CLK_MM_MDP_HDR, \"mm_mdp_hdr\", \"mm_sel\", 11),\n\tGATE_MM1(CLK_MM_DBI_MM_CK, \"mm_dbi_mmck\", \"mm_sel\", 12),\n\tGATE_MM1(CLK_MM_DBI_IF_CK, \"mm_dbi_ifck\", \"dpi0_sel\", 13),\n\tGATE_MM1(CLK_MM_DISP_POSTMASK0, \"mm_disp_pm0\", \"mm_sel\", 14),\n\tGATE_MM1(CLK_MM_DISP_HRT_BW, \"mm_disp_hrt_bw\", \"mm_sel\", 15),\n\tGATE_MM1(CLK_MM_DISP_OVL_FBDC, \"mm_disp_ovl_fbdc\", \"mm_sel\", 16),\n};\n\nstatic const struct mtk_clk_desc mm_desc = {\n\t.clks = mm_clks,\n\t.num_clks = ARRAY_SIZE(mm_clks),\n};\n\nstatic const struct platform_device_id clk_mt6779_mm_id_table[] = {\n\t{ .name = \"clk-mt6779-mm\", .driver_data = (kernel_ulong_t)&mm_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt6779_mm_id_table);\n\nstatic struct platform_driver clk_mt6779_mm_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt6779-mm\",\n\t},\n\t.id_table = clk_mt6779_mm_id_table,\n};\n\nmodule_platform_driver(clk_mt6779_mm_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}