{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667606791756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667606791757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 08:06:31 2022 " "Processing started: Sat Nov 05 08:06:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667606791757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667606791757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off T3 -c T3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off T3 -c T3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667606791757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1667606792533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T3 " "Found entity 1: T3" {  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606792984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606792984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "D:/T3/T3/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606793854 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/T3/T3/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606793854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606793854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "D:/T3/T3/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606793856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/T3/T3/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606793856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606793856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "T3 " "Elaborating entity \"T3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667606794673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "3_8decoder.bdf 1 1 " "Using design file 3_8decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3_8decoder " "Found entity 1: 3_8decoder" {  } { { "3_8decoder.bdf" "" { Schematic "D:/T3/T3/3_8decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606794801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606794801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_8decoder 3_8decoder:inst25 " "Elaborating entity \"3_8decoder\" for hierarchy \"3_8decoder:inst25\"" {  } { { "T3.bdf" "inst25" { Schematic "D:/T3/T3/T3.bdf" { { 840 1080 1176 1032 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606794804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/T3/T3/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606794859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606794859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst36 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst36\"" {  } { { "T3.bdf" "inst36" { Schematic "D:/T3/T3/T3.bdf" { { 112 160 256 592 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606794860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst36\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"ALU:inst36\|74181:inst1\"" {  } { { "alu.bdf" "inst1" { Schematic "D:/T3/T3/alu.bdf" { { 368 192 312 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606794870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|74181:inst1 " "Elaborated megafunction instantiation \"ALU:inst36\|74181:inst1\"" {  } { { "alu.bdf" "" { Schematic "D:/T3/T3/alu.bdf" { { 368 192 312 624 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606794889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit_mul.bdf 1 1 " "Using design file 8bit_mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_mul " "Found entity 1: 8bit_mul" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T3/T3/8bit_mul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606794898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606794898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_mul ALU:inst36\|8bit_mul:inst3 " "Elaborating entity \"8bit_mul\" for hierarchy \"ALU:inst36\|8bit_mul:inst3\"" {  } { { "alu.bdf" "inst3" { Schematic "D:/T3/T3/alu.bdf" { { -256 192 288 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606794900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU:inst36\|8bit_mul:inst3\|74285:inst4 " "Elaborating entity \"74285\" for hierarchy \"ALU:inst36\|8bit_mul:inst3\|74285:inst4\"" {  } { { "8bit_mul.bdf" "inst4" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 376 656 760 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606794922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|8bit_mul:inst3\|74285:inst4 " "Elaborated megafunction instantiation \"ALU:inst36\|8bit_mul:inst3\|74285:inst4\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 376 656 760 568 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606794924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 ALU:inst36\|8bit_mul:inst3\|74283:inst10 " "Elaborating entity \"74283\" for hierarchy \"ALU:inst36\|8bit_mul:inst3\|74283:inst10\"" {  } { { "8bit_mul.bdf" "inst10" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606794990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|8bit_mul:inst3\|74283:inst10 " "Elaborated megafunction instantiation \"ALU:inst36\|8bit_mul:inst3\|74283:inst10\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606794994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 ALU:inst36\|8bit_mul:inst3\|74283:inst10\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"ALU:inst36\|8bit_mul:inst3\|74283:inst10\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst36\|8bit_mul:inst3\|74283:inst10\|f74283:sub ALU:inst36\|8bit_mul:inst3\|74283:inst10 " "Elaborated megafunction instantiation \"ALU:inst36\|8bit_mul:inst3\|74283:inst10\|f74283:sub\", which is child of megafunction instantiation \"ALU:inst36\|8bit_mul:inst3\|74283:inst10\"" {  } { { "74283.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "8bit_mul.bdf" "" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 ALU:inst36\|8bit_mul:inst3\|74283:inst283 " "Elaborating entity \"74283\" for hierarchy \"ALU:inst36\|8bit_mul:inst3\|74283:inst283\"" {  } { { "8bit_mul.bdf" "inst283" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 616 800 904 792 "inst283" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|8bit_mul:inst3\|74283:inst283 " "Elaborated megafunction instantiation \"ALU:inst36\|8bit_mul:inst3\|74283:inst283\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 616 800 904 792 "inst283" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606795016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU:inst36\|8bit_mul:inst3\|74284:inst " "Elaborating entity \"74284\" for hierarchy \"ALU:inst36\|8bit_mul:inst3\|74284:inst\"" {  } { { "8bit_mul.bdf" "inst" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 568 656 760 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|8bit_mul:inst3\|74284:inst " "Elaborated megafunction instantiation \"ALU:inst36\|8bit_mul:inst3\|74284:inst\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T3/T3/8bit_mul.bdf" { { 568 656 760 760 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606795031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter.bdf 1 1 " "Using design file shifter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/T3/T3/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606795036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:inst36\|shifter:inst4 " "Elaborating entity \"shifter\" for hierarchy \"ALU:inst36\|shifter:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "D:/T3/T3/alu.bdf" { { -496 216 312 -272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795037 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div.bdf 1 1 " "Using design file div.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.bdf" "" { Schematic "D:/T3/T3/div.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606795043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ALU:inst36\|div:inst32 " "Elaborating entity \"div\" for hierarchy \"ALU:inst36\|div:inst32\"" {  } { { "alu.bdf" "inst32" { Schematic "D:/T3/T3/alu.bdf" { { -968 224 320 -648 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795043 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ddd.vhd 2 1 " "Using design file ddd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddd-SYN " "Found design unit 1: ddd-SYN" {  } { { "ddd.vhd" "" { Text "D:/T3/T3/ddd.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795049 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddd " "Found entity 1: ddd" {  } { { "ddd.vhd" "" { Text "D:/T3/T3/ddd.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606795049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddd ALU:inst36\|div:inst32\|ddd:inst " "Elaborating entity \"ddd\" for hierarchy \"ALU:inst36\|div:inst32\|ddd:inst\"" {  } { { "div.bdf" "inst" { Schematic "D:/T3/T3/div.bdf" { { 360 928 1104 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ddd.vhd" "LPM_DIVIDE_component" { Text "D:/T3/T3/ddd.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ddd.vhd" "" { Text "D:/T3/T3/ddd.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606795380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795382 ""}  } { { "ddd.vhd" "" { Text "D:/T3/T3/ddd.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1667606795382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_60q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_60q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_60q " "Found entity 1: lpm_divide_60q" {  } { { "db/lpm_divide_60q.tdf" "" { Text "D:/T3/T3/db/lpm_divide_60q.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606795588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_60q ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated " "Elaborating entity \"lpm_divide_60q\" for hierarchy \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/T3/T3/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606795595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fkh ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider " "Elaborating entity \"sign_div_unsign_fkh\" for hierarchy \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider\"" {  } { { "db/lpm_divide_60q.tdf" "divider" { Text "D:/T3/T3/db/lpm_divide_60q.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/T3/T3/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606795604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_i4f ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider " "Elaborating entity \"alt_u_div_i4f\" for hierarchy \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\"" {  } { { "db/sign_div_unsign_fkh.tdf" "divider" { Text "D:/T3/T3/db/sign_div_unsign_fkh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/T3/T3/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606795652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_0" { Text "D:/T3/T3/db/alt_u_div_i4f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/T3/T3/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606795715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"ALU:inst36\|div:inst32\|ddd:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_60q:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_1" { Text "D:/T3/T3/db/alt_u_div_i4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:inst36\|74182:inst2 " "Elaborating entity \"74182\" for hierarchy \"ALU:inst36\|74182:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "D:/T3/T3/alu.bdf" { { 272 344 448 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|74182:inst2 " "Elaborated megafunction instantiation \"ALU:inst36\|74182:inst2\"" {  } { { "alu.bdf" "" { Schematic "D:/T3/T3/alu.bdf" { { 272 344 448 448 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606795739 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.bdf " "Entity \"MUX\" obtained from \"mux.bdf\" instead of from Quartus II megafunction library" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1667606795743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606795743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst34 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst34\"" {  } { { "T3.bdf" "inst34" { Schematic "D:/T3/T3/T3.bdf" { { 112 -248 -152 592 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795743 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst24 " "Block or symbol \"AND2\" of instance \"inst24\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 328 536 600 376 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst26 " "Block or symbol \"AND2\" of instance \"inst26\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 392 536 600 440 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst28 " "Block or symbol \"AND2\" of instance \"inst28\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 456 536 600 504 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst30 " "Block or symbol \"AND2\" of instance \"inst30\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 520 536 600 568 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst32 " "Block or symbol \"AND2\" of instance \"inst32\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 616 536 600 664 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst34 " "Block or symbol \"AND2\" of instance \"inst34\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 680 536 600 728 "inst34" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst36 " "Block or symbol \"AND2\" of instance \"inst36\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 744 536 600 792 "inst36" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst38 " "Block or symbol \"AND2\" of instance \"inst38\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 808 536 600 856 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst40 " "Block or symbol \"AND2\" of instance \"inst40\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 904 536 600 952 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst42 " "Block or symbol \"AND2\" of instance \"inst42\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 968 536 600 1016 "inst42" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst44 " "Block or symbol \"AND2\" of instance \"inst44\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 1032 536 600 1080 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst46 " "Block or symbol \"AND2\" of instance \"inst46\" overlaps another block or symbol" {  } { { "mux.bdf" "" { Schematic "D:/T3/T3/mux.bdf" { { 1096 536 600 1144 "inst46" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1667606795745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2_4decoder.bdf 1 1 " "Using design file 2_4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_4decoder " "Found entity 1: 2_4decoder" {  } { { "2_4decoder.bdf" "" { Schematic "D:/T3/T3/2_4decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606795749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606795749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_4decoder 2_4decoder:inst26 " "Elaborating entity \"2_4decoder\" for hierarchy \"2_4decoder:inst26\"" {  } { { "T3.bdf" "inst26" { Schematic "D:/T3/T3/T3.bdf" { { 368 -944 -848 496 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst2 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst2\"" {  } { { "T3.bdf" "inst2" { Schematic "D:/T3/T3/T3.bdf" { { 592 1592 1808 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "D:/T3/T3/ROM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "D:/T3/T3/ROM.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606795953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NEW_ROM.mif " "Parameter \"init_file\" = \"NEW_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606795954 ""}  } { { "ROM.vhd" "" { Text "D:/T3/T3/ROM.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1667606795954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1c1 " "Found entity 1: altsyncram_h1c1" {  } { { "db/altsyncram_h1c1.tdf" "" { Text "D:/T3/T3/db/altsyncram_h1c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606796100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h1c1 ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated " "Elaborating entity \"altsyncram_h1c1\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sid2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sid2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sid2 " "Found entity 1: altsyncram_sid2" {  } { { "db/altsyncram_sid2.tdf" "" { Text "D:/T3/T3/db/altsyncram_sid2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606796167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sid2 ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1 " "Elaborating entity \"altsyncram_sid2\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\"" {  } { { "db/altsyncram_h1c1.tdf" "altsyncram1" { Text "D:/T3/T3/db/altsyncram_h1c1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_h1c1.tdf" "mgl_prim2" { Text "D:/T3/T3/db/altsyncram_h1c1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_h1c1.tdf" "" { Text "D:/T3/T3/db/altsyncram_h1c1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796218 ""}  } { { "db/altsyncram_h1c1.tdf" "" { Text "D:/T3/T3/db/altsyncram_h1c1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1667606796218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796254 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rhythm.bdf 1 1 " "Using design file rhythm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rhythm " "Found entity 1: rhythm" {  } { { "rhythm.bdf" "" { Schematic "D:/T3/T3/rhythm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606796264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rhythm rhythm:inst11 " "Elaborating entity \"rhythm\" for hierarchy \"rhythm:inst11\"" {  } { { "T3.bdf" "inst11" { Schematic "D:/T3/T3/T3.bdf" { { 1232 96 192 1360 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start_end.bdf 1 1 " "Using design file start_end.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_end " "Found entity 1: start_end" {  } { { "start_end.bdf" "" { Schematic "D:/T3/T3/start_end.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796269 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606796269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_end start_end:inst10 " "Elaborating entity \"start_end\" for hierarchy \"start_end:inst10\"" {  } { { "T3.bdf" "inst10" { Schematic "D:/T3/T3/T3.bdf" { { 1232 -224 -128 1360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upc.bdf 1 1 " "Using design file upc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "upc.bdf" "" { Schematic "D:/T3/T3/upc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606796275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst13 " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst13\"" {  } { { "T3.bdf" "inst13" { Schematic "D:/T3/T3/T3.bdf" { { 592 1416 1512 816 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:inst13\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"uPC:inst13\|74161:inst\"" {  } { { "upc.bdf" "inst" { Schematic "D:/T3/T3/upc.bdf" { { 104 376 496 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst13\|74161:inst " "Elaborated megafunction instantiation \"uPC:inst13\|74161:inst\"" {  } { { "upc.bdf" "" { Schematic "D:/T3/T3/upc.bdf" { { 104 376 496 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606796284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 uPC:inst13\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"uPC:inst13\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uPC:inst13\|74161:inst\|f74161:sub uPC:inst13\|74161:inst " "Elaborated megafunction instantiation \"uPC:inst13\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"uPC:inst13\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "upc.bdf" "" { Schematic "D:/T3/T3/upc.bdf" { { 104 376 496 288 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:inst13\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"uPC:inst13\|74161:inst1\"" {  } { { "upc.bdf" "inst1" { Schematic "D:/T3/T3/upc.bdf" { { 304 376 496 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst13\|74161:inst1 " "Elaborated megafunction instantiation \"uPC:inst13\|74161:inst1\"" {  } { { "upc.bdf" "" { Schematic "D:/T3/T3/upc.bdf" { { 304 376 496 488 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606796291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2_mux.bdf 1 1 " "Using design file 2_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_MUX " "Found entity 1: 2_MUX" {  } { { "2_mux.bdf" "" { Schematic "D:/T3/T3/2_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606796295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_MUX 2_MUX:inst30 " "Elaborating entity \"2_MUX\" for hierarchy \"2_MUX:inst30\"" {  } { { "T3.bdf" "inst30" { Schematic "D:/T3/T3/T3.bdf" { { 592 1288 1384 944 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 74374:IR " "Elaborating entity \"74374\" for hierarchy \"74374:IR\"" {  } { { "T3.bdf" "IR" { Schematic "D:/T3/T3/T3.bdf" { { 264 1120 1240 456 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374:IR " "Elaborated megafunction instantiation \"74374:IR\"" {  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 264 1120 1240 456 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606796301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst1\"" {  } { { "T3.bdf" "inst1" { Schematic "D:/T3/T3/T3.bdf" { { 144 2248 2464 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "D:/T3/T3/RAM.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "D:/T3/T3/RAM.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606796309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796310 ""}  } { { "RAM.vhd" "" { Text "D:/T3/T3/RAM.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1667606796310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqj1 " "Found entity 1: altsyncram_fqj1" {  } { { "db/altsyncram_fqj1.tdf" "" { Text "D:/T3/T3/db/altsyncram_fqj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606796355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqj1 RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated " "Elaborating entity \"altsyncram_fqj1\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3a2 " "Found entity 1: altsyncram_d3a2" {  } { { "db/altsyncram_d3a2.tdf" "" { Text "D:/T3/T3/db/altsyncram_d3a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667606796402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3a2 RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|altsyncram_d3a2:altsyncram1 " "Elaborating entity \"altsyncram_d3a2\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|altsyncram_d3a2:altsyncram1\"" {  } { { "db/altsyncram_fqj1.tdf" "altsyncram1" { Text "D:/T3/T3/db/altsyncram_fqj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqj1.tdf" "mgl_prim2" { Text "D:/T3/T3/db/altsyncram_fqj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqj1.tdf" "" { Text "D:/T3/T3/db/altsyncram_fqj1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_fqj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796425 ""}  } { { "db/altsyncram_fqj1.tdf" "" { Text "D:/T3/T3/db/altsyncram_fqj1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1667606796425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:MAR " "Elaborating entity \"74273\" for hierarchy \"74273:MAR\"" {  } { { "T3.bdf" "MAR" { Schematic "D:/T3/T3/T3.bdf" { { 264 1880 2000 456 "MAR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:MAR " "Elaborated megafunction instantiation \"74273:MAR\"" {  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 264 1880 2000 456 "MAR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606796457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "D:/T3/T3/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667606796470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667606796470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst7 " "Elaborating entity \"PC\" for hierarchy \"PC:inst7\"" {  } { { "T3.bdf" "inst7" { Schematic "D:/T3/T3/T3.bdf" { { 256 888 984 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667606796471 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "81 " "Ignored 81 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "17 " "Ignored 17 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1667606798141 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "64 " "Ignored 64 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1667606798141 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1667606798141 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|47 " "Converted tri-state buffer \"74374:X\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|46 " "Converted tri-state buffer \"74374:X\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|45 " "Converted tri-state buffer \"74374:X\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|44 " "Converted tri-state buffer \"74374:X\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|43 " "Converted tri-state buffer \"74374:X\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|42 " "Converted tri-state buffer \"74374:X\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|41 " "Converted tri-state buffer \"74374:X\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:X\|40 " "Converted tri-state buffer \"74374:X\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|47 " "Converted tri-state buffer \"74374:R1\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|46 " "Converted tri-state buffer \"74374:R1\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|45 " "Converted tri-state buffer \"74374:R1\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|44 " "Converted tri-state buffer \"74374:R1\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|43 " "Converted tri-state buffer \"74374:R1\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|42 " "Converted tri-state buffer \"74374:R1\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|41 " "Converted tri-state buffer \"74374:R1\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|40 " "Converted tri-state buffer \"74374:R1\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|47 " "Converted tri-state buffer \"74374:R2\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|46 " "Converted tri-state buffer \"74374:R2\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|45 " "Converted tri-state buffer \"74374:R2\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|44 " "Converted tri-state buffer \"74374:R2\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|43 " "Converted tri-state buffer \"74374:R2\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|42 " "Converted tri-state buffer \"74374:R2\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|41 " "Converted tri-state buffer \"74374:R2\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R2\|40 " "Converted tri-state buffer \"74374:R2\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|47 " "Converted tri-state buffer \"74374:R0\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|46 " "Converted tri-state buffer \"74374:R0\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|45 " "Converted tri-state buffer \"74374:R0\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|44 " "Converted tri-state buffer \"74374:R0\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|43 " "Converted tri-state buffer \"74374:R0\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|42 " "Converted tri-state buffer \"74374:R0\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|41 " "Converted tri-state buffer \"74374:R0\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|40 " "Converted tri-state buffer \"74374:R0\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:IR\|47 " "Converted tri-state buffer \"74374:IR\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:IR\|46 " "Converted tri-state buffer \"74374:IR\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:IR\|45 " "Converted tri-state buffer \"74374:IR\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:IR\|44 " "Converted tri-state buffer \"74374:IR\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:IR\|43 " "Converted tri-state buffer \"74374:IR\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1667606798145 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1667606798145 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rhythm.bdf" "" { Schematic "D:/T3/T3/rhythm.bdf" { { 408 168 232 488 "inst" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1667606799336 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1667606799336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606800125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667606801630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667606801630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "800 " "Implemented 800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667606802219 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667606802219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "680 " "Implemented 680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667606802219 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1667606802219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667606802219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667606802241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 08:06:42 2022 " "Processing ended: Sat Nov 05 08:06:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667606802241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667606802241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667606802241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667606802241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667606803364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667606803364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 08:06:42 2022 " "Processing started: Sat Nov 05 08:06:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667606803364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667606803364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off T3 -c T3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off T3 -c T3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667606803364 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667606803457 ""}
{ "Info" "0" "" "Project  = T3" {  } {  } 0 0 "Project  = T3" 0 0 "Fitter" 0 0 1667606803458 ""}
{ "Info" "0" "" "Revision = T3" {  } {  } 0 0 "Revision = T3" 0 0 "Fitter" 0 0 1667606803458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1667606803608 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "T3 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"T3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667606803651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667606803713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667606803750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667606803750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667606804569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667606805169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667606805169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667606805169 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667606805169 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 2579 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667606805282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 2581 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667606805282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 2583 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667606805282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 2585 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667606805282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 2587 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667606805282 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667606805282 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667606805336 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1667606805344 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "63 75 " "No exact pin location assignment(s) for 63 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YJP " "Pin YJP not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { YJP } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 976 1624 1800 992 "YJP" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { YJP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag " "Pin flag not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { flag } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 1080 616 792 1096 "flag" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[31\] " "Pin ROM_Q\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[31] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[30\] " "Pin ROM_Q\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[30] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[29\] " "Pin ROM_Q\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[29] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[28\] " "Pin ROM_Q\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[28] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[27\] " "Pin ROM_Q\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[27] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[26\] " "Pin ROM_Q\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[26] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[25\] " "Pin ROM_Q\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[25] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[24\] " "Pin ROM_Q\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[24] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[23\] " "Pin ROM_Q\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[23] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[22\] " "Pin ROM_Q\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[22] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[21\] " "Pin ROM_Q\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[21] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[20\] " "Pin ROM_Q\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[20] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[19\] " "Pin ROM_Q\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[19] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[18\] " "Pin ROM_Q\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[18] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[17\] " "Pin ROM_Q\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[17] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[16\] " "Pin ROM_Q\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[16] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[15\] " "Pin ROM_Q\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[15] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[14\] " "Pin ROM_Q\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[14] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[13\] " "Pin ROM_Q\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[13] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[12\] " "Pin ROM_Q\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[12] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[11\] " "Pin ROM_Q\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[11] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[10\] " "Pin ROM_Q\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[10] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[9\] " "Pin ROM_Q\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[9] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[8\] " "Pin ROM_Q\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[8] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[7\] " "Pin ROM_Q\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[7] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[6\] " "Pin ROM_Q\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[6] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[5\] " "Pin ROM_Q\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[5] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[4\] " "Pin ROM_Q\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[4] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[3\] " "Pin ROM_Q\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[3] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[2\] " "Pin ROM_Q\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[2] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[1\] " "Pin ROM_Q\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[1] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_Q\[0\] " "Pin ROM_Q\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_Q[0] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 848 1624 1800 864 "ROM_Q" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MJP " "Pin MJP not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MJP } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 992 1624 1800 1008 "MJP" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MJP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uPC_CLK " "Pin uPC_CLK not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uPC_CLK } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 1304 288 464 1320 "uPC_CLK" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_CLK " "Pin ROM_CLK not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_CLK } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 1320 288 464 1336 "ROM_CLK" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_CLK " "Pin RAM_CLK not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_CLK } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 1336 288 464 1352 "RAM_CLK" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_CLK " "Pin R_CLK not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_CLK } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 1352 288 464 1368 "R_CLK" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[7\] " "Pin RAM_ADR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[7] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[6\] " "Pin RAM_ADR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[6] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[5\] " "Pin RAM_ADR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[5] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[4\] " "Pin RAM_ADR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[4] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[3\] " "Pin RAM_ADR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[3] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[2\] " "Pin RAM_ADR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[2] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[1\] " "Pin RAM_ADR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[1] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[0\] " "Pin RAM_ADR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[0] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 56 2304 2480 72 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[7\] " "Pin RAM_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[7] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[6\] " "Pin RAM_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[6] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[5\] " "Pin RAM_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[5] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[4\] " "Pin RAM_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[4] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[3\] " "Pin RAM_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[3] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[2\] " "Pin RAM_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[2] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[1\] " "Pin RAM_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[1] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[0\] " "Pin RAM_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[0] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 80 2288 2467 96 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[7\] " "Pin ROM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[7] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[6\] " "Pin ROM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[6] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[5\] " "Pin ROM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[5] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[4\] " "Pin ROM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[4] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[3\] " "Pin ROM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[3] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[2\] " "Pin ROM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[2] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[1\] " "Pin ROM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[1] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_ADDR\[0\] " "Pin ROM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROM_ADDR[0] } } } { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 768 1592 1776 784 "ROM_ADDR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667606805864 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1667606805864 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1667606806756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1667606806756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1667606806756 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1667606806756 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "T3.sdc " "Synopsys Design Constraints File file not found: 'T3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667606806760 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst2 " "Node: rhythm:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667606806762 "|T3|rhythm:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst1 " "Node: rhythm:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667606806762 "|T3|rhythm:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a10~porta_address_reg0 " "Node: ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a10~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667606806762 "|T3|ROM:inst2|altsyncram:altsyncram_component|altsyncram_h1c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a10~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C_clk " "Node: C_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667606806762 "|T3|C_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667606806762 "|T3|S_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a4~porta_address_reg0 " "Node: ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a4~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667606806762 "|T3|ROM:inst2|altsyncram:altsyncram_component|altsyncram_h1c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a4~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606806795 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606806795 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1667606806795 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1667606806795 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1667606806795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1667606806795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1667606806795 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1667606806795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rhythm:inst11\|inst2  " "Automatically promoted node rhythm:inst11\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rhythm:inst11\|inst3 " "Destination node rhythm:inst11\|inst3" {  } { { "rhythm.bdf" "" { Schematic "D:/T3/T3/rhythm.bdf" { { 408 408 472 488 "inst3" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rhythm:inst11|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_CLK~output " "Destination node ROM_CLK~output" {  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 1320 288 464 1336 "ROM_CLK" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 2529 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667606806852 ""}  } { { "rhythm.bdf" "" { Schematic "D:/T3/T3/rhythm.bdf" { { 408 328 392 488 "inst2" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rhythm:inst11|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""}  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 792 592 656 840 "inst14" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst16  " "Automatically promoted node inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""}  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 696 232 296 744 "inst16" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""}  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 824 712 776 872 "inst17" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806852 ""}  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 744 400 464 792 "inst18" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806853 ""}  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 728 304 368 776 "inst19" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806853 ""}  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 864 800 864 912 "inst21" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806853 ""}  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 336 2128 2176 400 "inst9" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rhythm:inst11\|inst1  " "Automatically promoted node rhythm:inst11\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667606806853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rhythm:inst11\|inst2 " "Destination node rhythm:inst11\|inst2" {  } { { "rhythm.bdf" "" { Schematic "D:/T3/T3/rhythm.bdf" { { 408 328 392 488 "inst2" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rhythm:inst11|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667606806853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC_CLK~output " "Destination node uPC_CLK~output" {  } { { "T3.bdf" "" { Schematic "D:/T3/T3/T3.bdf" { { 1304 288 464 1320 "uPC_CLK" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 2528 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667606806853 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667606806853 ""}  } { { "rhythm.bdf" "" { Schematic "D:/T3/T3/rhythm.bdf" { { 408 248 312 488 "inst1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rhythm:inst11|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T3/T3/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667606806853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667606807352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667606807354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667606807354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667606807355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667606807359 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667606807369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667606807370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667606807372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667606807415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1667606807417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667606807417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "63 unused 2.5V 0 63 0 " "Number of I/O pins in group: 63 (unused VREF, 2.5V VCCIO, 0 input, 63 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1667606807424 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1667606807424 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1667606807424 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 9 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 9 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667606807425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1667606807425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1667606807425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667606807480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667606808260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667606808448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667606808493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667606809072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667606809072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667606809461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/T3/T3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1667606810086 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667606810086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667606810215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1667606810217 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1667606810217 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667606810217 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1667606810275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667606810339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667606810621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667606810666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667606810985 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667606811441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/T3/T3/output_files/T3.fit.smsg " "Generated suppressed messages file D:/T3/T3/output_files/T3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667606811925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1058 " "Peak virtual memory: 1058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667606812400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 08:06:52 2022 " "Processing ended: Sat Nov 05 08:06:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667606812400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667606812400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667606812400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667606812400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667606814328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667606814328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 08:06:54 2022 " "Processing started: Sat Nov 05 08:06:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667606814328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667606814328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off T3 -c T3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off T3 -c T3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667606814328 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667606815176 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667606815203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667606815623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 08:06:55 2022 " "Processing ended: Sat Nov 05 08:06:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667606815623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667606815623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667606815623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667606815623 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667606816318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667606816819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667606816819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 08:06:56 2022 " "Processing started: Sat Nov 05 08:06:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667606816819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667606816819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta T3 -c T3 " "Command: quartus_sta T3 -c T3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667606816819 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1667606816869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1667606816958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667606816958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667606817006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667606817006 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817261 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1667606817261 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1667606817261 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "T3.sdc " "Synopsys Design Constraints File file not found: 'T3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1667606817264 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst2 " "Node: rhythm:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606817265 "|T3|rhythm:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst1 " "Node: rhythm:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606817265 "|T3|rhythm:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a3~porta_address_reg0 " "Node: ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a3~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606817265 "|T3|ROM:inst2|altsyncram:altsyncram_component|altsyncram_h1c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a3~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606817265 "|T3|S_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606817348 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606817348 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1667606817348 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1667606817348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1667606817354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.681 " "Worst-case setup slack is 45.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.681         0.000 altera_reserved_tck  " "   45.681         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606817403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606817406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.164 " "Worst-case recovery slack is 48.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.164         0.000 altera_reserved_tck  " "   48.164         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606817409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.416 " "Worst-case removal slack is 1.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416         0.000 altera_reserved_tck  " "    1.416         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606817411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.452 " "Worst-case minimum pulse width slack is 49.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.452         0.000 altera_reserved_tck  " "   49.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606817412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606817412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1667606817498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1667606817545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1667606818113 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst2 " "Node: rhythm:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818227 "|T3|rhythm:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst1 " "Node: rhythm:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818227 "|T3|rhythm:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a3~porta_address_reg0 " "Node: ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a3~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818227 "|T3|ROM:inst2|altsyncram:altsyncram_component|altsyncram_h1c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a3~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818227 "|T3|S_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606818228 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606818228 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1667606818228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.048 " "Worst-case setup slack is 46.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.048         0.000 altera_reserved_tck  " "   46.048         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.439 " "Worst-case recovery slack is 48.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.439         0.000 altera_reserved_tck  " "   48.439         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.274 " "Worst-case removal slack is 1.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274         0.000 altera_reserved_tck  " "    1.274         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.301 " "Worst-case minimum pulse width slack is 49.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301         0.000 altera_reserved_tck  " "   49.301         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818248 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1667606818296 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst2 " "Node: rhythm:inst11\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818486 "|T3|rhythm:inst11|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rhythm:inst11\|inst1 " "Node: rhythm:inst11\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818486 "|T3|rhythm:inst11|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a3~porta_address_reg0 " "Node: ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_h1c1:auto_generated\|altsyncram_sid2:altsyncram1\|ram_block3a3~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818486 "|T3|ROM:inst2|altsyncram:altsyncram_component|altsyncram_h1c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a3~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1667606818487 "|T3|S_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606818488 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667606818488 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1667606818488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.278 " "Worst-case setup slack is 48.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.278         0.000 altera_reserved_tck  " "   48.278         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.368 " "Worst-case recovery slack is 49.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.368         0.000 altera_reserved_tck  " "   49.368         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.581 " "Worst-case removal slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581         0.000 altera_reserved_tck  " "    0.581         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.449 " "Worst-case minimum pulse width slack is 49.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449         0.000 altera_reserved_tck  " "   49.449         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667606818508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667606818508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1667606818894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1667606818895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667606818962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 08:06:58 2022 " "Processing ended: Sat Nov 05 08:06:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667606818962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667606818962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667606818962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667606818962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667606820178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667606820178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 08:07:00 2022 " "Processing started: Sat Nov 05 08:07:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667606820178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667606820178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off T3 -c T3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off T3 -c T3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667606820178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "T3.vo D:/T3/T3/simulation/modelsim/ simulation " "Generated file T3.vo in folder \"D:/T3/T3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1667606820717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667606820771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 08:07:00 2022 " "Processing ended: Sat Nov 05 08:07:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667606820771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667606820771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667606820771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667606820771 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667606821437 ""}
