  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/sidejob/ethernet_NN/NN/hls_component/hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_top' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.072 seconds; current allocated memory: 269.379 MB.
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:268:92)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:278:103)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Components.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.542 seconds; current allocated memory: 276.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,214 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,494 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,037 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 914 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 893 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 893 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 906 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 933 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 933 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,341 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,298 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,064 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,026 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,321 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void feature_concate<10u, 8u>(int*, int*, int*)' into 'void feature_concate_layer<1u, 9u, 10u, 8u>(int (*) [9u][10u], int (*) [9u][8u], int (*) [9u][(10u) + (8u)])' (Components.cpp:90:13)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'void l_softmax_layer<1u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:208:21)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void l_softmax_layer<1u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:210:16)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (Components.cpp:163:23) in function 'conv2d_layer<1u, 2u, 9u, 128u, 5u, true>' completely with a factor of 2 (Components.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_2' (Components.cpp:165:20) in function 'conv2d_layer<1u, 2u, 9u, 128u, 5u, true>' completely with a factor of 1 (Components.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (Components.cpp:135:23) in function 'conv2d<9u, 128u, 5u, true>' completely with a factor of 5 (Components.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (Components.cpp:163:23) in function 'conv2d_layer<1u, 2u, 9u, 128u, 4u, true>' completely with a factor of 2 (Components.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_2' (Components.cpp:165:20) in function 'conv2d_layer<1u, 2u, 9u, 128u, 4u, true>' completely with a factor of 1 (Components.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (Components.cpp:135:23) in function 'conv2d<9u, 128u, 4u, true>' completely with a factor of 4 (Components.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_1' (Components.cpp:163:23) in function 'conv2d_layer<1u, 2u, 9u, 128u, 3u, true>' completely with a factor of 2 (Components.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_2' (Components.cpp:165:20) in function 'conv2d_layer<1u, 2u, 9u, 128u, 3u, true>' completely with a factor of 1 (Components.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (Components.cpp:135:23) in function 'conv2d<9u, 128u, 3u, true>' completely with a factor of 3 (Components.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'void fully_connect<18u, 128u, int, int, int>(int*, int const (*) [128u], int*)' into 'void fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>(int (*) [9u][18u], int const (*) [128u], int (*) [9u][128u])' (Components.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'void fully_connect<36u, 2u, int, int, int>(int*, int const (*) [2u], int*)' into 'void fully_connect_layer2<1u, 36u, 2u, int, int, int>(int (*) [36u], int const (*) [2u], int (*) [2u])' (Components.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'void l_softmax_layer<1u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:200:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL8fc2_coef' (Components.cpp:104:29)
INFO: [HLS 214-248] Applying array_reshape to 'feature_in': Complete reshaping on dimension 3. (Components.cpp:245:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_206_2> at Components.cpp:206:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_211_3> at Components.cpp:211:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_99_1> at Components.cpp:99:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_181_2> at Components.cpp:181:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_139_3> at Components.cpp:139:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_148_4> at Components.cpp:148:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_223_3> at Components.cpp:223:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_2> at Components.cpp:89:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_62_2> at Components.cpp:62:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_2' is marked as complete unroll implied by the pipeline pragma (Components.cpp:101:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_182_3' is marked as complete unroll implied by the pipeline pragma (Components.cpp:182:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_4' is marked as complete unroll implied by the pipeline pragma (Components.cpp:186:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_190_5' is marked as complete unroll implied by the pipeline pragma (Components.cpp:190:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_5' is marked as complete unroll implied by the pipeline pragma (Components.cpp:150:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_1' is marked as complete unroll implied by the pipeline pragma (Components.cpp:74:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_2' is marked as complete unroll implied by the pipeline pragma (Components.cpp:77:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_2' (Components.cpp:101:27) in function 'fully_connect_layer2<1u, 36u, 2u, int, int, int>' completely with a factor of 36 (Components.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_182_3' (Components.cpp:182:31) in function 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>' completely with a factor of 7 (Components.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_4' (Components.cpp:186:31) in function 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>' completely with a factor of 6 (Components.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_5' (Components.cpp:190:31) in function 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>' completely with a factor of 5 (Components.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_5' (Components.cpp:150:27) in function 'conv2d<9u, 128u, 5u, true>' completely with a factor of 5 (Components.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_5' (Components.cpp:150:27) in function 'conv2d<9u, 128u, 4u, true>' completely with a factor of 4 (Components.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_5' (Components.cpp:150:27) in function 'conv2d<9u, 128u, 3u, true>' completely with a factor of 3 (Components.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_2' (Components.cpp:101:27) in function 'fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>' completely with a factor of 18 (Components.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_1' (Components.cpp:74:19) in function 'feature_concate_layer<1u, 9u, 10u, 8u>' completely with a factor of 10 (Components.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_2' (Components.cpp:77:22) in function 'feature_concate_layer<1u, 9u, 10u, 8u>' completely with a factor of 8 (Components.cpp:86:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL8fc1_coef' dimension 1 completely based on constant index. (./Coeff.h:11:0)
INFO: [HLS 214-449] Automatically partitioning array 'len_x' dimension 1 completely based on constant index. (Components.cpp:241:6)
INFO: [HLS 214-449] Automatically partitioning array 'ipd_x' dimension 1 completely based on constant index. (Components.cpp:242:9)
INFO: [HLS 214-449] Automatically partitioning array 'len_embed' dimension 1 completely based on constant index. (Components.cpp:243:9)
INFO: [HLS 214-449] Automatically partitioning array 'len_embed' dimension 3 completely based on constant index. (Components.cpp:243:9)
INFO: [HLS 214-449] Automatically partitioning array 'ipd_embed' dimension 1 completely based on constant index. (Components.cpp:244:9)
INFO: [HLS 214-449] Automatically partitioning array 'ipd_embed' dimension 3 completely based on constant index. (Components.cpp:244:9)
INFO: [HLS 214-449] Automatically partitioning array 'fc_dout' dimension 1 completely based on constant index. (Components.cpp:246:9)
INFO: [HLS 214-449] Automatically partitioning array 'feature_in2' dimension 1 completely based on constant index. (Components.cpp:253:9)
INFO: [HLS 214-449] Automatically partitioning array 'fc2_dout' dimension 1 completely based on constant index. (Components.cpp:254:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_coef' due to pipeline pragma (./Coeff.h:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum' due to pipeline pragma (Components.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'len_x' due to pipeline pragma (Components.cpp:241:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ipd_x' due to pipeline pragma (Components.cpp:242:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'len_embed' due to pipeline pragma (Components.cpp:243:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'len_embed' due to pipeline pragma (Components.cpp:243:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ipd_embed' due to pipeline pragma (Components.cpp:244:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'ipd_embed' due to pipeline pragma (Components.cpp:244:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc_dout' due to pipeline pragma (Components.cpp:246:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv3' due to pipeline pragma (Components.cpp:250:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv4' due to pipeline pragma (Components.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv5' due to pipeline pragma (Components.cpp:252:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'feature_in2' due to pipeline pragma (Components.cpp:253:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'feature_in2' due to pipeline pragma (Components.cpp:253:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_dout' due to pipeline pragma (Components.cpp:254:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL8fc1_coef': Complete partitioning on dimension 1. (./Coeff.h:11:0)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (Components.cpp:134:9)
INFO: [HLS 214-248] Applying array_partition to 'len_x': Complete partitioning on dimension 1. (Components.cpp:241:6)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x': Complete partitioning on dimension 1. (Components.cpp:242:9)
INFO: [HLS 214-248] Applying array_partition to 'len_embed': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (Components.cpp:243:9)
INFO: [HLS 214-248] Applying array_partition to 'ipd_embed': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (Components.cpp:244:9)
INFO: [HLS 214-248] Applying array_partition to 'fc_dout': Complete partitioning on dimension 1. (Components.cpp:246:9)
INFO: [HLS 214-248] Applying array_partition to 'conv3': Complete partitioning on dimension 3. (Components.cpp:250:9)
INFO: [HLS 214-248] Applying array_partition to 'conv4': Complete partitioning on dimension 3. (Components.cpp:251:9)
INFO: [HLS 214-248] Applying array_partition to 'conv5': Complete partitioning on dimension 3. (Components.cpp:252:9)
INFO: [HLS 214-248] Applying array_partition to 'feature_in2': Complete partitioning on dimension 1. Cyclic partitioning with factor 7 on dimension 2. (Components.cpp:253:9)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dout': Complete partitioning on dimension 1. (Components.cpp:254:9)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'feature_in1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.214 seconds; current allocated memory: 279.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 279.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 286.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 292.781 MB.
ERROR: [HLS 200-975] Stream 'feature_in' (Components.cpp:245) failed dataflow checking: it cannot be read and written in the same function:  'feature_concate_layer<1u, 9u, 10u, 8u>' (Components.cpp:75:26).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.301 seconds; peak allocated memory: 299.211 MB.
