<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xa7a12t-csg325-1Q</Part>
        <TopModelName>lab4_z2</TopModelName>
        <TargetClockPeriod>14.00</TargetClockPeriod>
        <ClockUncertainty>1.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>12.774</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>67</Best-caseLatency>
            <Average-caseLatency>67</Average-caseLatency>
            <Worst-caseLatency>67</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.938 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.938 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.938 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>34</DataflowPipelineThroughput>
            <Interval-min>34</Interval-min>
            <Interval-max>34</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>4</DSP>
            <FF>44</FF>
            <LUT>293</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>40</BRAM_18K>
            <DSP>40</DSP>
            <FF>16000</FF>
            <LUT>8000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>lab4_z2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_address0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_ce0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_d0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_q0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_we0</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_address1</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_ce1</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_d1</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_q1</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_we1</name>
            <Object>data_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>scale</name>
            <Object>scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_address0</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_ce0</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_d0</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_q0</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_we0</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_address1</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_ce1</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_d1</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_q1</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out1_we1</name>
            <Object>data_out1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_address0</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_ce0</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_d0</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_q0</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_we0</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_address1</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_ce1</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_d1</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_q1</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out2_we1</name>
            <Object>data_out2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>lab4_z2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_Loop1_proc_U0</InstName>
                    <ModuleName>Loop_Loop1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>52</ID>
                    <BindInstances>add_ln5_fu_106_p2 mul_32s_32s_32_1_1_U1</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_Loop2_proc_U0</InstName>
                    <ModuleName>Loop_Loop2_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>64</ID>
                    <BindInstances>add_ln11_fu_83_p2 mul_32s_6ns_32_1_1_U7</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_Loop3_proc_U0</InstName>
                    <ModuleName>Loop_Loop3_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>71</ID>
                    <BindInstances>add_ln15_fu_83_p2 data_out2_d0</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>tempA1_U tempA2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_Loop1_proc</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>14.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <EstimatedClockPeriod>12.774</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.462 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.462 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.462 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop1</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.448 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>14</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5_fu_106_p2" SOURCE="./source/lab4_z2.cpp:5" URAM="0" VARIABLE="add_ln5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="Loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="./source/lab4_z2.cpp:7" URAM="0" VARIABLE="res"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_Loop2_proc</Name>
            <Loops>
                <Loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>14.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <EstimatedClockPeriod>12.774</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.462 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.462 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.462 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop2>
                        <Name>Loop2</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.448 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>14</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_83_p2" SOURCE="./source/lab4_z2.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U7" SOURCE="./source/lab4_z2.cpp:13" URAM="0" VARIABLE="mul_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_Loop3_proc</Name>
            <Loops>
                <Loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>14.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.006</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.462 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.462 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.462 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop3>
                        <Name>Loop3</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.448 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_83_p2" SOURCE="./source/lab4_z2.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop3" OPTYPE="add" PRAGMA="" RTLNAME="data_out2_d0" SOURCE="./source/lab4_z2.cpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lab4_z2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>14.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <EstimatedClockPeriod>12.774</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.938 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.938 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.938 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>34</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>44</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>293</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tempA1_U" SOURCE="./source/lab4_z2.cpp:4" URAM="0" VARIABLE="tempA1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tempA2_U" SOURCE="./source/lab4_z2.cpp:4" URAM="0" VARIABLE="tempA2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data_in" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_in_address0" name="data_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_in_ce0" name="data_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_in_d0" name="data_in_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_in_q0" name="data_in_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_in_we0" name="data_in_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_in_address1" name="data_in_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_in_ce1" name="data_in_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_in_d1" name="data_in_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="data_in_q1" name="data_in_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="data_in_we1" name="data_in_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="scale" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="scale" name="scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out1" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_out1_address0" name="data_out1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_out1_ce0" name="data_out1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out1_d0" name="data_out1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_out1_q0" name="data_out1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_out1_we0" name="data_out1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out1_address1" name="data_out1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_out1_ce1" name="data_out1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out1_d1" name="data_out1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="data_out1_q1" name="data_out1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="data_out1_we1" name="data_out1_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out2" index="3" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_out2_address0" name="data_out2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_out2_ce0" name="data_out2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out2_d0" name="data_out2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_out2_q0" name="data_out2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_out2_we0" name="data_out2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out2_address1" name="data_out2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_out2_ce1" name="data_out2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_out2_d1" name="data_out2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="data_out2_q1" name="data_out2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="data_out2_we1" name="data_out2_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="data_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_in_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="data_in_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_in_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_in_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="data_out1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="data_out1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="data_out2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="data_out2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data_out2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="data_in_address0">4</column>
                    <column name="data_in_address1">4</column>
                    <column name="data_in_d0">32</column>
                    <column name="data_in_d1">32</column>
                    <column name="data_in_q0">32</column>
                    <column name="data_in_q1">32</column>
                    <column name="data_out1_address0">4</column>
                    <column name="data_out1_address1">4</column>
                    <column name="data_out1_d0">32</column>
                    <column name="data_out1_d1">32</column>
                    <column name="data_out1_q0">32</column>
                    <column name="data_out1_q1">32</column>
                    <column name="data_out2_address0">4</column>
                    <column name="data_out2_address1">4</column>
                    <column name="data_out2_d0">32</column>
                    <column name="data_out2_d1">32</column>
                    <column name="data_out2_q0">32</column>
                    <column name="data_out2_q1">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="scale">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">in, int*</column>
                    <column name="scale">in, int</column>
                    <column name="data_out1">out, int*</column>
                    <column name="data_out2">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="data_in">data_in_address0, port, offset</column>
                    <column name="data_in">data_in_ce0, port, </column>
                    <column name="data_in">data_in_d0, port, </column>
                    <column name="data_in">data_in_q0, port, </column>
                    <column name="data_in">data_in_we0, port, </column>
                    <column name="data_in">data_in_address1, port, offset</column>
                    <column name="data_in">data_in_ce1, port, </column>
                    <column name="data_in">data_in_d1, port, </column>
                    <column name="data_in">data_in_q1, port, </column>
                    <column name="data_in">data_in_we1, port, </column>
                    <column name="scale">scale, port, </column>
                    <column name="data_out1">data_out1_address0, port, offset</column>
                    <column name="data_out1">data_out1_ce0, port, </column>
                    <column name="data_out1">data_out1_d0, port, </column>
                    <column name="data_out1">data_out1_q0, port, </column>
                    <column name="data_out1">data_out1_we0, port, </column>
                    <column name="data_out1">data_out1_address1, port, offset</column>
                    <column name="data_out1">data_out1_ce1, port, </column>
                    <column name="data_out1">data_out1_d1, port, </column>
                    <column name="data_out1">data_out1_q1, port, </column>
                    <column name="data_out1">data_out1_we1, port, </column>
                    <column name="data_out2">data_out2_address0, port, offset</column>
                    <column name="data_out2">data_out2_ce0, port, </column>
                    <column name="data_out2">data_out2_d0, port, </column>
                    <column name="data_out2">data_out2_q0, port, </column>
                    <column name="data_out2">data_out2_we0, port, </column>
                    <column name="data_out2">data_out2_address1, port, offset</column>
                    <column name="data_out2">data_out2_ce1, port, </column>
                    <column name="data_out2">data_out2_d1, port, </column>
                    <column name="data_out2">data_out2_q1, port, </column>
                    <column name="data_out2">data_out2_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="./source/lab4_z2.cpp:6" status="valid" parentFunction="lab4_z2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="./source/lab4_z2.cpp:12" status="valid" parentFunction="lab4_z2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="./source/lab4_z2.cpp:16" status="valid" parentFunction="lab4_z2" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="./source/lab4_z2.cpp:4" status="valid" parentFunction="lab4_z2" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

