<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.0" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_0.xsd">
  <name>CY8C3245PVA_150</name>
  <version>0.1</version>
  <description>CY8C32</description>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <peripherals>
    <peripheral>
      <name>I2S</name>
      <description>No description available</description>
      <baseAddress>0x6468</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x11</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TX_STATUS_REG</name>
          <description>No description available</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>INT</name>
              <description>Interrupt bit</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>F1</name>
              <description>FIFO 1 state</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>F0</name>
              <description>FIFO 0 state</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNDFL</name>
              <description>FIFO Underflow Error</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_UNDERFLOW</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNDERFLOW</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RX_STATUS_REG</name>
          <description>No description available</description>
          <addressOffset>0x2</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>INT</name>
              <description>Interrupt bit</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>F1</name>
              <description>FIFO 1 state</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>F0</name>
              <description>FIFO 0 state</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OVRFL</name>
              <description>FIFO Overflow Error</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OVERFLOW</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CONTROL_REG</name>
          <description>No description available</description>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ENBL</name>
              <description>Starts the generation of the WS and SCK outputs</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ENBL</name>
              <description>Enables Rx direction. This bit is applicable only if Rx direction presents for the component</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_ENBL</name>
              <description>Enables Tx direction. This bit is applicable only if Tx direction presents for the component</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>Microphone</name>
      <description>No description available</description>
      <baseAddress>0x43AA</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x17E0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>Microphone_DSM_DEC_PM_ACT_CFG</name>
          <description>Decimator Active mode Power Register</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dsm_channel</name>
              <description>Enable delta-sigma modulator ADC channel. Note: set the appropriate enables in the analog interface prior to setting this global enable for the channel.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable_DSM_Channel</name>
                  <description>Disable power to DSM channel.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable_DSM_Channel</name>
                  <description>Enable power to DSM channel.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_dec</name>
              <description>Enable decimator(s). Populated subsystems are counted from the LSB.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS_DEC</name>
                  <description>Disable power to Decimator.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_DEC</name>
                  <description>Enable power to Decimator.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_DEC_PM_STBY_CFG</name>
          <description>Decimator Alternate Active mode Power Register</description>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dsm_channel</name>
              <description>Enable delta-sigma modulator ADC channel. Note: set the appropriate enables in the analog interface prior to setting this global enable for the channel.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable_DSM_Channel</name>
                  <description>Disable power to DSM channel.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable_DSM_Channel</name>
                  <description>Enable power to DSM channel during Standby power mode.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_dec</name>
              <description>Enable decimator(s). Populated subsystems are counted from the LSB.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS_DEC</name>
                  <description>Disable power to Decimator.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_DEC</name>
                  <description>Enable power to Decimator during Standby power mode.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_CR</name>
          <description>Decimator Control Register</description>
          <addressOffset>0xA56</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>sta_en</name>
              <description>Controls saturation logic in the Post Processing filter. When enabled, the resulting outputs of the Post Processing filter are held to the most positive or negative values, rather then wrapping around. Conversion results are unpredictable if this bit is changed while the Post Processing filter is running. This bit is ignored if FIR_EN, OCOR_EN and GCOR_EN are all 0.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SAT_DIS</name>
                  <description>No saturation control.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAT_EN</name>
                  <description>Saturation Control Enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fir_en</name>
              <description>Controls whether or not Post Processing filter implements a FIR filter. If this bit is set it enables the Post Processing filter. Conversion results are unpredictable if this bit is changed while the filter is running. The decimation period of this filter is controlled by the DR2 bits in register DR2 and DR2H.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIR_DIS</name>
                  <description>FIR filter function Disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIR_EN</name>
                  <description>FIR filter function is on.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ocor_en</name>
              <description>This bit controls the offset correction feature of the Post Processing filter. If this bit is set it enables the Post Processing filter. The offset value is programmed in the OCOR bits of registers OCOR, OCORM and OCORH. Conversion results are unpredictable if this bit is changed while the filter is running.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OCOR_DIS</name>
                  <description>No offset correction.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OCOR_EN</name>
                  <description>Offset correction enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gcor_en</name>
              <description>This bit controls the gain correction feature of the Post Processing filter. If this bit is set it enables the Post Processing filter. The gain coefficient is programmed in the GCOR bits of registers GCOR and GCORH. Which bits in this 16-bit field that are valid is set in GVAL. Conversion results are unpredictable if this bit is changed while the filter is running. When this feature is enabled, the DR1 register field must be set to a value higher than 32 (worst case) for proper operation.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GCOR_DIS</name>
                  <description>Default: no gain correction.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GCOR_EN</name>
                  <description>Gain correction enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>conv_mode</name>
              <description>The value in these two bits controls the sampling mode the Decimator runs in. </description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE_SAMPLE</name>
                  <description>Single Sample Mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAST_FILTER</name>
                  <description>Fast Filter Mode.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONTINUOUS</name>
                  <description>Continuous Mode.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAST_FIR</name>
                  <description>Fast FIR.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xstart_en</name>
              <description>Controls whether DSI signal ext_start is active. If XSTART_EN is high, it allows the ext_start input to start a conversion just as START_CONV does. Regardless of the state of this bit, writing to START_CONV will start a conversion.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>XSTART_DIS</name>
                  <description>Default: DSI signal ext_start is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>XSTART_EN</name>
                  <description>Enable the DSI input signal ext_start to start a conversion.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>start_conv</name>
              <description>A write of 1 to this bit starts a conversion (regardless of the state of XSTART_EN) according to the CONV_MODE set in bits 2, 3. If read, a 1 indicates the filter is running when not in Single Sample mode. If a 0 is read the block is in the standby state when not in Single Sample mode. When in Single Sample more this bit is cleared shortly after it is written and does not reflect the running state of the Decimator. </description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEC_STOP</name>
                  <description>Kill current conversion (if running) and enter Standby state (SW reset).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEC_START</name>
                  <description>Initiate a conversion.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_SR</name>
          <description>Decimator Status Register</description>
          <addressOffset>0xA57</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>coreclk_disable</name>
              <description>This bit when set high disables (gates off) the clock to the entire core of the block (adc_clk). This includes all FFs except those used for the AHB interface and CSRs. When disabled (set high) the AHB interface to the CSR is still fully functional. This bit is ANDed with the primary input signal cic_clk_en to control the clock gate. cic_clk_en must be high and CoreCLK_Disable must be low for the clock to run.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CORECLK_DISABLE_LOW</name>
                  <description>Core Clock is Enabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CORECLK_DISABLE_HIGH</name>
                  <description>Core Clock is Disabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>intr_pulse</name>
              <description>This read/write bit selects if cic_intr is pulse or level sensed. If level, a sample completion sets cic_intr high where it remains until bit 2 is written, a soft-reset if performed or if OUTSAMP/M/H is read. If pulse, a single cycle (pclk) strobe is generated on cic_intr to be used as an edge sensed interrupt or a DMAREQ. Regardless of which is selected, the interrupt output is still subject to masking by bit 1.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTR_LEVEL</name>
                  <description>Selects a level interrupt on cic_intr.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INTR_PULSE</name>
                  <description>Selects a pulse interrupt on cic_intr.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>out_align</name>
              <description>This bit when set high causes a read of OUTSAMP to produce the contents of OUTSAMPM and OUTSAMPM to produce the contents of OUTSAMPH. Effectively, this is an 8-bit right shift of the result. Note that the setting of this bit does not alter the content of the OUTSAMP registers. Setting this bit simply realigns the byte lanes when the register is read. If this bit is set low, the OUTSAMP registers are read normally. </description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUT_ALIGN_LOW</name>
                  <description>No affect on SAMP Registers.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUT_ALIGN_HIGH</name>
                  <description>Shifts SAMP registers right by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>intr_clr</name>
              <description>INTR_CLR is a write-only bit that clears bit0 and cic_intr. A read always produces a 0.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTR_NOP</name>
                  <description>No affect.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INTR_CLEAR</name>
                  <description>Clears CONV_DONE and the interrupt on cic_intr (if enabled).</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>intr_mask</name>
              <description>INTR_MASK is a RD/WR bit that controls the generation of the conversion completion interrupt. A read produces that last value written to this bit. This bit functions as a mask regardless of the value of bit 4 (INTR PULSE).</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTR_ENABLED</name>
                  <description>Allows CONV_DONE to generate an interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INTR_MASKED</name>
                  <description>Masks the interrupt generation on cic_intr.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>conv_done</name>
              <description>CONV_DONE is a read-only bit indicating that the most recently started conversion has completed if it has been cleared since the last sample read. This same bit is the interrupt signal cic_intr when bit 4 is low, if not masked by bit 1. This bit is intended to provide a polling mechanism should this be preferred to receiving interrupts. It is cleared by writing a 1 to bit 2, a soft-reset or a read of register OUTSAMP, OUTSAMPM or OUTSAMPH (regardless of Coherency settings).</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CONV_NOTCOMP</name>
                  <description>Most recently started conversion completed.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONV_COMP</name>
                  <description>Conversion not completed since last clear.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_SHIFT1</name>
          <description>Decimator Shift Register</description>
          <addressOffset>0xA58</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>shift1</name>
              <description>Value for left shift amount of modulator input data. 0 = no shift, 1 = left shift by 1 bit, .... up to the max supported 31.</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_SHIFT2</name>
          <description>Decimator Shift Register</description>
          <addressOffset>0xA59</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>shift2</name>
              <description>Value for the amount of right shift for the output of the CIC filter prior to entering the Post Processor. Functional values range from 0 to 15, 0 = no shift.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_DR2</name>
          <description>Decimator Decimation Rate (2) Register</description>
          <addressOffset>0xA5A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>dr2_low</name>
              <description>FIR Filter decimation ratio bits [7:0] (of [9:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_DR2H</name>
          <description>Decimator Decimation Rate and Overflow Correction Register</description>
          <addressOffset>0xA5B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>of_width</name>
              <description>Occupying the top 5 bits of this register is the Overflow Correction Bit-Width field (it is unrelated to the DR2). This field both enables and sets the bit width of the Overflow Correction logic in the CIC core.</description>
              <lsb>3</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>dr2_high</name>
              <description>FIR Filter decimation ratio bits [9:8] (of [9:0]). See description in DR2 register.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_DR1</name>
          <description>Decimator Decimation Rate (1) Register</description>
          <addressOffset>0xA5C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>dr1</name>
              <description>CIC Filter decimation rate.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_OCOR</name>
          <description>Decimator Offset Correction Coefficient (Low Byte) Register</description>
          <addressOffset>0xA5E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ocor_low</name>
              <description>Offset correction coefficient bits [7:0] (of [23:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_OCORM</name>
          <description>Decimator Offset Correction Coefficient (Middle Byte) Register</description>
          <addressOffset>0xA5F</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ocor_mid</name>
              <description>Offset correction coefficient bits [15:8] (of [23:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_OCORH</name>
          <description>Decimator Offset Correction Coefficient (High Byte) Register</description>
          <addressOffset>0xA60</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ocor_high</name>
              <description>Offset correction coefficient bits [23:16] (of [23:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_GCOR</name>
          <description>Decimator Gain Correction Coefficient (Low Byte) Register</description>
          <addressOffset>0xA62</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>gcor_low</name>
              <description>Gain correction coefficient bits [7:0] (of [15:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_GCORH</name>
          <description>Decimator Gain Correction Coefficient (High Byte) Register</description>
          <addressOffset>0xA63</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>gcor_high</name>
              <description>Gain correction coefficient bits [15:8] (of [15:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_GVAL</name>
          <description>Decimator Gain Correction Size Register</description>
          <addressOffset>0xA64</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>gval</name>
              <description>Number of valid bits minus one in Gain Coefficient registers GCORH and GCOR.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_OUTSAMP</name>
          <description>Decimator Output Data Sample (Low Byte) Register</description>
          <addressOffset>0xA66</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>samp_low</name>
              <description>Low order byte of the filter conversion result, bits [7:0] (of [23:0]) --- Or if the out_align bit is set it contains bits [15:8] (of [23:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_OUTSAMPM</name>
          <description>Decimator Output Data Sample (Middle Byte) Register</description>
          <addressOffset>0xA67</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>samp_mid</name>
              <description>Middle order byte of the filter conversion result, bits [15:8] (of [23:0]) --- Or if the out_align bit is set it contains bits [23:16] (of [23:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_OUTSAMPH</name>
          <description>Decimator Output Data Sample (High Byte) Register</description>
          <addressOffset>0xA68</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>samp_high</name>
              <description>High order byte of the filter conversion result, bits [23:16] (of [23:0]).</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DEC_COHER</name>
          <description>Decimator Coherency Register</description>
          <addressOffset>0xA6A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>gcor_key</name>
              <description>Sets the Key Coherency Byte of the GCOR/GCORH/GVAL field.</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GCOR_KEY_OFF</name>
                  <description>Gain Coefficient Coherency checking off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GCOR_KEY_LOW</name>
                  <description>Key Byte is low byte (GCOR).</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GCOR_KEY_MID</name>
                  <description>Key Byte is middle byte (GCORH).</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GCOR_KEY_HIGH</name>
                  <description>Key Byte is high byte (GVAL).</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ocor_key</name>
              <description>Sets the Key Coherency Byte of the OCOR/OCORM/OCORH field.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OCOR_KEY_OFF</name>
                  <description>Offset Coefficient Coherency checking off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OCOR_KEY_LOW</name>
                  <description>Key Byte is low byte (OCOR).</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OCOR_KEY_MID</name>
                  <description>Key Byte is middle byte (OCORM).</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OCOR_KEY_HIGH</name>
                  <description>Key Byte is high byte (OCORH).</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>samp_key</name>
              <description>Sets the Key Coherency Byte of the OUTSAMP/OUTSAMPM/OUTSAMPH field.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SAMP_KEY_OFF</name>
                  <description>Output Sample Coherency checking off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAMP_KEY_LOW</name>
                  <description>Key Byte is low byte (OUTSAMP).</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAMP_KEY_MID</name>
                  <description>Key Byte is middle byte (OUTSAMPM).</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAMP_KEY_HIGH</name>
                  <description>Key Byte is high byte (OUTSAMPH).</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR0</name>
          <description>Delta Sigma Modulator Control Register 0</description>
          <addressOffset>0x14D6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>nonov</name>
              <description>Non overlap delay of clock phases.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONOV_LOW</name>
                  <description>low (1.57ns, typ).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONOV_MEDIUM</name>
                  <description>medium (3.54ns, typ).</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONOV_HIGH</name>
                  <description>high (6.47ns, typ).</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONOV_VERYHIGH</name>
                  <description>very high (9.91ns, typ).</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>qlev</name>
              <description>Quantization Level choice for modulator.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>QLEV_2</name>
                  <description>2 level quantization.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QLEV_3</name>
                  <description>3 level quantization.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QLEV_9</name>
                  <description>9 level quantization.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QLEV_9_ALSO</name>
                  <description>9 level quantization.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR1</name>
          <description>Delta Sigma Modulator Control Register 1</description>
          <addressOffset>0x14D7</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>dpmode</name>
              <description>Datapath mode.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DPMODE_NORMAL</name>
                  <description>normal.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DPMODE_LOWOFFSET</name>
                  <description>low offset.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oden</name>
              <description>Overload detect scheme enable.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>odet_th</name>
              <description>Overload detection threshold. If the number of continuous 1s or 0s coming out of quantizer exceeds this number overload detection flag is set.</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR2</name>
          <description>Delta Sigma Modulator Control Register 2</description>
          <addressOffset>0x14D8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_reset</name>
              <description>select DSM reset source.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MXSELRESET_0</name>
                  <description>Select Decimator for reset source.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MXSELRESET_1</name>
                  <description>Select UDB for reset source.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset3_en</name>
              <description>allow third stage integrating capacitance to be reset.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET3_EN_DISABLE</name>
                  <description>third stage integrating capacitance cannot be reset (use only for debug purposes).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET3_EN_ENABLE</name>
                  <description>third stage integrating capacitance can be reset.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset2_en</name>
              <description>allow second stage integrating capacitance to be reset.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET2_EN_DISABLE</name>
                  <description>second stage integrating capacitance cannot be reset (use when in overload, to allow for second order operation, assuming the reset1_en bit is also cleared.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET2_EN_ENABLE</name>
                  <description>second stage integrating capacitance can be reset.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset1_en</name>
              <description>Allow first stage integrating capacitance to be reset.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET1_EN_DISABLE</name>
                  <description>First stage integrating capacitance cannot be reset (use when in overload, to allow for first order operation).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET1_EN_ENABLE</name>
                  <description>First stage integrating capacitance can be reset.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mod_chop_en</name>
              <description>Enable Modulator Chopping.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MOD_CHOP_DIS</name>
                  <description>Disable modulator chopping.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MOD_CHOP_EN</name>
                  <description>Enable modulator chopping.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fchop</name>
              <description>Chopping Frequency Selection. The Fclock is samply frequency clock.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCHOP_DIV2</name>
                  <description>Fclock/2.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_DIV4</name>
                  <description>Fclock/4.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_DIV8</name>
                  <description>Fclock/8.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_DIV16</name>
                  <description>Fclock/16.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_DIV32</name>
                  <description>Fclock/32.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_DIV64</name>
                  <description>Fclock/64.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_DIV128</name>
                  <description>Fclock/128.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_DIV256</name>
                  <description>Fclock/256.</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR3</name>
          <description>Delta Sigma Modulator Control Register 3</description>
          <addressOffset>0x14D9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>sign</name>
              <description>Invert sign of input.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGN_NONINVERT</name>
                  <description>keep original polarity for the input.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SIGN_INVERT</name>
                  <description>Invert sign of input (use when trying to chop once and then average the offset value out).</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_dout</name>
              <description>Select DSM dout routed to UDB.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_DOUT_8BIT</name>
                  <description>Select reg OUT0=dout[7:0] (synced; w/o post processing).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_DOUT_2SCOMP</name>
                  <description>Select reg OUT1={2'b0,ovdcause,ovdflag,dout2scomp} (synced; overload cause, overload flag, dout 2s complement.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>modbitin_en</name>
              <description>modbitin enable.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODBITIN_EN_DISABLE</name>
                  <description>Do not allow modbit input to be mixed with modulator input.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODBITIN_EN_ENABLE</name>
                  <description>Allow modbit input to be mixed with modulator input.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_modbitin</name>
              <description>Select modbitin input.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT0</name>
                  <description>lut0_out.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT1</name>
                  <description>lut1_out.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT2</name>
                  <description>lut2_out.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT3</name>
                  <description>lut3_out.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT4</name>
                  <description>lut4_out (doesn't exist on Leopard, tied to 0).</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT5</name>
                  <description>lut5_out (doesn't exist on Leopard, tied to 0).</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT6</name>
                  <description>lut6_out (doesn't exist on Leopard, tied to 0).</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_LUT7</name>
                  <description>lut7_out (doesn't exist on Leopard, tied to 0).</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_UDB</name>
                  <description>UDB.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_CONST1</name>
                  <description>constant 1.</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_CONST0</name>
                  <description>constant 0.</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_0xB_RSVD</name>
                  <description>Reserved.</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_0xC_RSVD</name>
                  <description>Reserved.</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_0xD_RSVD</name>
                  <description>Reserved.</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_0xE_RSVD</name>
                  <description>Reserved.</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_MODBITIN_0xF_RSVD</name>
                  <description>Reserved.</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR4</name>
          <description>Delta Sigma Modulator Control Register 4</description>
          <addressOffset>0x14DA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>fcap1_en</name>
              <description>Enable/Disable Capacitance path meant for DFT (Design for Testability) of the first integrator's integrating capacitance path.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCAP1_EN_DISABLE</name>
                  <description>Disable the DFT 100fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_EN_ENABLE</name>
                  <description>Enable the DFT 100fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fcap1</name>
              <description>binary weighted first stage integrating capacitance.</description>
              <lsb>0</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCAP1_MIN</name>
                  <description>0 fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCHOP_MAX</name>
                  <description>Max Value = 12.7 pF.</description>
                  <value>127</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_BIT0</name>
                  <description>fcap[0] set -&gt; +100 fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_BIT1</name>
                  <description>fcap[1] set -&gt; +200 fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_BIT2</name>
                  <description>fcap[2] set -&gt; +400 fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_BIT3</name>
                  <description>fcap[3] set -&gt; +800 fF.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_BIT4</name>
                  <description>fcap[4] set -&gt; +1600 fF.</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_BIT5</name>
                  <description>fcap[5] set -&gt; +3200 fF.</description>
                  <value>32</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1_BIT6</name>
                  <description>fcap[6] set -&gt; +6400 fF.</description>
                  <value>64</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR5</name>
          <description>Delta Sigma Modulator Control Register 5</description>
          <addressOffset>0x14DB</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ipcap1_en</name>
              <description>Enable/Disable Capacitance path meant for DFT (Design for Testability) of the first integrator's input sampling path.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IPCAP1_EN_DISABLE</name>
                  <description>Disable the DFT 100fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_EN_ENABLE</name>
                  <description>Enable the DFT 100fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ipcap1</name>
              <description>Binary weighted first stage integrating capacitance.</description>
              <lsb>0</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IPCAP1_MIN</name>
                  <description>0 fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCHOP_MAX</name>
                  <description>Max Value = 12.7 pF.</description>
                  <value>127</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_BIT0</name>
                  <description>ipcap[0] set -&gt; +100 fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_BIT1</name>
                  <description>ipcap[1] set -&gt; +200 fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_BIT2</name>
                  <description>ipcap[2] set -&gt; +400 fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_BIT3</name>
                  <description>ipcap[3] set -&gt; +800 fF.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_BIT4</name>
                  <description>ipcap[4] set -&gt; +1600 fF.</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_BIT5</name>
                  <description>ipcap[5] set -&gt; +3200 fF.</description>
                  <value>32</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1_BIT6</name>
                  <description>ipcap[6] set -&gt; +6400 fF.</description>
                  <value>64</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR6</name>
          <description>Delta Sigma Modulator Control Register 6</description>
          <addressOffset>0x14DC</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>daccap_en</name>
              <description>Enable/Disable Capacitance path meant for DFT (Design for Testability) of the DAC Reference sampling path.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DACCAP_EN_DISABLE</name>
                  <description>Disable the DFT 12fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DACCAP_EN_ENABLE</name>
                  <description>Enable the DFT 12fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>daccap</name>
              <description>Binary weighted first stage DAC capacitance.</description>
              <lsb>0</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DACCAP_BIT0</name>
                  <description>daccap[0] set -&gt; add 12*8= +96 fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DACCAP_BIT1</name>
                  <description>daccap[1] set -&gt; add 24*8= +192 fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DACCAP_BIT2</name>
                  <description>daccap[2] set -&gt; add 50*8= +400 fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DACCAP_BIT3</name>
                  <description>daccap[3] set -&gt; add 100*8= +800 fF.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DACCAP_BIT4</name>
                  <description>daccap[4] set -&gt; add 200*8= +1600 fF.</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DACCAP_BIT5</name>
                  <description>daccap[5] set -&gt; add 400*8= +3200 fF.</description>
                  <value>32</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR7</name>
          <description>Delta Sigma Modulator Control Register 7</description>
          <addressOffset>0x14DD</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>fcap2_en</name>
              <description>Enable/Disable additional 50fF capacitance path in the second integrators integrating capacitance path.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCAP2_EN_DISABLE</name>
                  <description>Disable the additional 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_EN_ENABLE</name>
                  <description>Enable the additional 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fcap3_en</name>
              <description>Enable/Disable additional capacitance path in the third integrator's integrating capacitance path.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCAP3_EN_DISABLE</name>
                  <description>Disable the additional 100fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_EN_ENABLE</name>
                  <description>Enable the additional 100fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ipcap1offset</name>
              <description>Offset capacitance for the input sampling capacitance in the first stage integrator.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IPCAP1OFFSET_0</name>
                  <description>Don't add offset capacitance.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP1OFFSET_1</name>
                  <description>Add offset capacitance of 4.8 pF.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fcap1offset</name>
              <description>Offset Capacitance for the integrating capacitance in the first stage integrator.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCAP1OFFSET_0</name>
                  <description>Don't add offset capacitance.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP1OFFSET_1</name>
                  <description>Add offset capacitance of 3.4 pF.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rescap_en</name>
              <description>Reserved. The resonator loop feature has been disabled in the design; programming these bits does not produce any change in the ADC outcome.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>rescap</name>
              <description>Reserved. The resonator loop feature has been disabled in the design; programming these bits does not produce any change in the ADC outcome.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR8</name>
          <description>Delta Sigma Modulator Control Register 8</description>
          <addressOffset>0x14DE</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ipcap2_en</name>
              <description>Enable/Disable additional 50fF capacitance path in the second integrator's input sampling path.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IPCAP2_EN_DISABLE</name>
                  <description>Disable the additional 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_EN_ENABLE</name>
                  <description>Enable the additional 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ipcap2</name>
              <description>The second integrator's input sampling capacitance (0-350fF, 50fF step).</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IPCAP2_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP2_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fcap2</name>
              <description>The second stage integrating capacitance (0-750fF, 50fF step).</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCAP2_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_400FEMPTO</name>
                  <description>400fF.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_450FEMPTO</name>
                  <description>450fF.</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_500FEMPTO</name>
                  <description>500fF.</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_550FEMPTO</name>
                  <description>550fF.</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_600FEMPTO</name>
                  <description>600fF.</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_650FEMPTO</name>
                  <description>650fF.</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_700FEMPTO</name>
                  <description>700fF.</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP2_750FEMPTO</name>
                  <description>750fF.</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR9</name>
          <description>Delta Sigma Modulator Control Register 9</description>
          <addressOffset>0x14DF</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ipcap3_en</name>
              <description>Enable/Disable additional 50fF capacitance path in the second integrator's input sampling path.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IPCAP3_EN_DISABLE</name>
                  <description>Disable the additional 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_EN_ENABLE</name>
                  <description>Enable the additional 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ipcap3</name>
              <description>The third integrator's input sampling capacitance (0-350fF in 50fF step).</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IPCAP3_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IPCAP3_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fcap3</name>
              <description>The third stage integrating capacitance (0-1500fF, 100fF step).</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FCAP3_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_400FEMPTO</name>
                  <description>400fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_500FEMPTO</name>
                  <description>500fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_600FEMPTO</name>
                  <description>600fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_700FEMPTO</name>
                  <description>700fF.</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_800FEMPTO</name>
                  <description>800fF.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_900FEMPTO</name>
                  <description>900fF.</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_1000FEMPTO</name>
                  <description>1000fF.</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_1100FEMPTO</name>
                  <description>1100fF.</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_1200FEMPTO</name>
                  <description>1200fF.</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_1300FEMPTO</name>
                  <description>1300fF.</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_1400FEMPTO</name>
                  <description>1400fF.</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FCAP3_1500FEMPTO</name>
                  <description>1500fF.</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR10</name>
          <description>Delta Sigma Modulator Control Register 10</description>
          <addressOffset>0x14E0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>sumcap1_en</name>
              <description>Enabling/Disabling the the additional 50fF capacitance path that lies between first integrator output and summer input (feed-forward) path.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAP1_EN_DISABLE</name>
                  <description>Disable the additional 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_EN_ENABLE</name>
                  <description>Enable the additional 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sumcap1</name>
              <description>The summer capacitance that lies on the feed-forward path from the first integrator output (0fF to 350fF in 50fF step).</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAP1_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP1_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sumcap2_en</name>
              <description>Enabling/Disabling the additional 50fF capacitance path that lies between the second integrator output and summer input (feed-forward) path.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAP2_EN_DISABLE</name>
                  <description>Disable the additional 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_EN_ENABLE</name>
                  <description>Enable the additional 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sumcap2</name>
              <description>The summer capacitance that lies on the feed-forward path from the second integrator output (0fF to 350fF in 50fF step.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAP2_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP2_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR11</name>
          <description>Delta Sigma Modulator Control Register 11</description>
          <addressOffset>0x14E1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>sumcap3_en</name>
              <description>Enabling/Disabling the additional 50fF path that lies between the third integrator output and summer input (feed-forward) path.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAP3_EN_DISABLE</name>
                  <description>Disable the additional 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_EN_ENABLE</name>
                  <description>Enable the additional 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sumcap3</name>
              <description>The summer capacitance that lies on the feed-forward path from the third integrator output (0fF to 350fF in 50fF step.</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAP3_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAP3_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sumcapfb</name>
              <description>The summer feedback capacitance (0fF to 750F in 50fF step).</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAPFB_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_400FEMPTO</name>
                  <description>400fF.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_450FEMPTO</name>
                  <description>450fF.</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_500FEMPTO</name>
                  <description>500fF.</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_550FEMPTO</name>
                  <description>550fF.</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_600FEMPTO</name>
                  <description>600fF.</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_650FEMPTO</name>
                  <description>650fF.</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_700FEMPTO</name>
                  <description>700fF.</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_750FEMPTO</name>
                  <description>750fF.</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR12</name>
          <description>Delta Sigma Modulator Control Register 12</description>
          <addressOffset>0x14E2</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>sumcapfb_en</name>
              <description>Enabling/Disabling the DFT path that lies on the feedback path of the active summer.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAPFB_EN_DISABLE</name>
                  <description>Disable the DFT 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPFB_EN_ENABLE</name>
                  <description>Enable the DFT 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sumcapin_en</name>
              <description>Enabling/Disabling the DFT path that lies between input of the sigma delta modulator and the summer input..</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAPIN_EN_DISABLE</name>
                  <description>Disable the DFT 50fF capacitance path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_EN_ENABLE</name>
                  <description>Enable the DFT 50fF capacitance path.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sumcapin</name>
              <description>The summer capacitance that lies on the path where the input signal is summed (50fF to 1.6pF in 50fF step).</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUMCAPIN_0FEMPTO</name>
                  <description>0fF.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_50FEMPTO</name>
                  <description>50fF.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_100FEMPTO</name>
                  <description>100fF.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_150FEMPTO</name>
                  <description>150fF.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_200FEMPTO</name>
                  <description>200fF.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_250FEMPTO</name>
                  <description>250fF.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_300FEMPTO</name>
                  <description>300fF.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_350FEMPTO</name>
                  <description>350fF.</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_400FEMPTO</name>
                  <description>400fF.</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_450FEMPTO</name>
                  <description>450fF.</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_500FEMPTO</name>
                  <description>500fF.</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_550FEMPTO</name>
                  <description>550fF.</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_600FEMPTO</name>
                  <description>600fF.</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_650FEMPTO</name>
                  <description>650fF.</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_700FEMPTO</name>
                  <description>700fF.</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_750FEMPTO</name>
                  <description>750fF.</description>
                  <value>15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_800FEMPTO</name>
                  <description>800fF.</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_850FEMPTO</name>
                  <description>850fF.</description>
                  <value>17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_900FEMPTO</name>
                  <description>900fF.</description>
                  <value>18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_950FEMPTO</name>
                  <description>950fF.</description>
                  <value>19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1000FEMPTO</name>
                  <description>1000fF.</description>
                  <value>20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1050FEMPTO</name>
                  <description>1050fF.</description>
                  <value>21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1100FEMPTO</name>
                  <description>1100fF.</description>
                  <value>22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1150FEMPTO</name>
                  <description>1150fF.</description>
                  <value>23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1200FEMPTO</name>
                  <description>1200fF.</description>
                  <value>24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1250FEMPTO</name>
                  <description>1250fF.</description>
                  <value>25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1300FEMPTO</name>
                  <description>1300fF.</description>
                  <value>26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1350FEMPTO</name>
                  <description>1350fF.</description>
                  <value>27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1400FEMPTO</name>
                  <description>1400fF.</description>
                  <value>28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1450FEMPTO</name>
                  <description>1450fF.</description>
                  <value>29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1500FEMPTO</name>
                  <description>1500fF.</description>
                  <value>30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUMCAPIN_1550FEMPTO</name>
                  <description>1550fF.</description>
                  <value>31</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR13</name>
          <description>Delta Sigma Modulator Control Register 13</description>
          <addressOffset>0x14E3</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>Microphone_DSM_CR14</name>
          <description>Delta Sigma Modulator Control Register 14</description>
          <addressOffset>0x14E4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>opamp1_bw</name>
              <description>First Stage Opamp Bandwidth Control (Risk Mitigation not for User control). Table gives value for Modulator input bw[3:0].</description>
              <lsb>4</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x0</name>
                  <description>(default)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x1</name>
                  <description>(used with 1.5X power)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x2</name>
                  <description>reserved</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x3</name>
                  <description>(used with 2X power)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x4</name>
                  <description>reserved</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x5</name>
                  <description>reserved</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x6</name>
                  <description>reserved</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x7</name>
                  <description>(used with 2.5X power)</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x8</name>
                  <description>(higher BW, 1.25X power)</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0x9</name>
                  <description>(lower noise)</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0xA</name>
                  <description>reserved</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0xB</name>
                  <description>reserved</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0xC</name>
                  <description>reserved</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0xD</name>
                  <description>reserved</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0xE</name>
                  <description>reserved</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP1_BW_0xF</name>
                  <description>reserved</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>power1</name>
              <description>First Stage Opamp Power level control.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POWER1_0</name>
                  <description>Low (44uA)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER1_1</name>
                  <description>Medium (123uA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER1_2</name>
                  <description>High (492uA)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER1_3</name>
                  <description>1.5X (750uA)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER1_4</name>
                  <description>2X (1mA)</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER1_5</name>
                  <description>C/2 @ 3MSPS (277uA)</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER1_6</name>
                  <description>C/4 @ 3MSPS (185uA)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER1_7</name>
                  <description>2.5X (1.5mA)</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR15</name>
          <description>Delta Sigma Modulator Control Register 15</description>
          <addressOffset>0x14E5</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>power_comp</name>
              <description>The power control for the quantizer block.</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POWER_COMP_VERYLOW</name>
                  <description>very low (2.2uA)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_COMP_NORMAL</name>
                  <description>Normal (8.6uA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_COMP_6MHZ</name>
                  <description>6MHz (17uA)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_COMP_12MHZ</name>
                  <description>12MHz (35uA)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>power2_3</name>
              <description>The power control for the second and third integrator stages.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POWER2_3_LOW</name>
                  <description>LOW (4uA)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER2_3_MEDIUM</name>
                  <description>MEDIUM (17uA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER2_3_HIGH</name>
                  <description>HIGH (68uA)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER2_3_1P5X</name>
                  <description>1.5X (100uA)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER2_3_2X</name>
                  <description>2X (135uA)</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER2_3_HIGH_5</name>
                  <description>HIGH (68uA)</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER2_3_HIGH_6</name>
                  <description>HIGH (68uA)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER2_3_HIGH_7</name>
                  <description>HIGH (68uA)</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR16</name>
          <description>Delta Sigma Modulator Control Register 16</description>
          <addressOffset>0x14E6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>power_sum</name>
              <description>The power control for the summer block.</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POWER_SUM_LOW</name>
                  <description>LOW (4uA)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_SUM_MEDIUM</name>
                  <description>MEDIUM (17uA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_SUM_HIGH</name>
                  <description>HIGH (68uA)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_SUM_1P5X</name>
                  <description>1.5X (100uA)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_SUM_2X</name>
                  <description>2X (135uA)</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_SUM_HIGH_5</name>
                  <description>HIGH (68uA)</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_SUM_HIGH_6</name>
                  <description>HIGH (68uA)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POWER_SUM_HIGH_7</name>
                  <description>HIGH (68uA)</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_cp</name>
              <description>     Enable charge pump.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CP_DISABLE</name>
                  <description>Disable charge pump</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_ENABLE</name>
                  <description>Enable charge pump</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cp_pwrctl</name>
              <description>Charge Pump Power Control Modes.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CP_PWRCTL_TURBO</name>
                  <description>Charge pump operating in Turbo Power (560uA) mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_PWRCTL_2X</name>
                  <description>Charge pump operating in 6MHz (300uA) mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_PWRCTL_HIGH</name>
                  <description>Charge pump operating in High power (170uA) mode</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_PWRCTL_MEDIUM</name>
                  <description>Charge pump operating in Medium power (70uA) mode</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_PWRCTL_LOW</name>
                  <description>Charge pump operating in Low Power (30uA) mode</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_PWRCTL_5</name>
                  <description>Reserved</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_PWRCTL_6</name>
                  <description>Reserved</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CP_PWRCTL_7</name>
                  <description>Reserved</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CR17</name>
          <description>Delta Sigma Modulator Control Register 17</description>
          <addressOffset>0x14E7</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>pwr_ctrl_vref_inn</name>
              <description>Power control modes for REFBUF1 (the reference buffer that connects ADC reference to the negative input MUX of the channel).</description>
              <lsb>6</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_INN_LOW</name>
                  <description>VREF Buffer (Input mux path) is operating in Low Power (26uA) mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_INN_MEDIUM</name>
                  <description>VREF Buffer (Input mux path) is operating in Medium Power (32uA) mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_INN_HIGH</name>
                  <description>VREF Buffer (Input mux path) is operating in High Power (118uA) mode</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_INN_TURBO</name>
                  <description>VREF Buffer (Input mux path) is operating in Turbo Power (232uA) mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwr_ctrl_vcm</name>
              <description>Power Control for the Voltage Common Mode Buffer for the Sigma Delta ADC.</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWR_CTRL_VCM_0</name>
                  <description>VCM Buffer is operating in Low Power (18 uA) mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VCM_1</name>
                  <description>VCM Buffer is operating in Medium Power (28 uA) mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VCM_2</name>
                  <description>VCM Buffer is operating in High Power (55 uA) mode</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VCM_3</name>
                  <description>VCM Buffer is operating in Turbo Power (114 uA) mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwr_ctrl_vref</name>
              <description>Power Control for the Voltage Reference Buffer for the Sigma Delta ADC.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_0</name>
                  <description>VREF Buffer is operating in Low Power (26 uA) mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_1</name>
                  <description>VREF Buffer is operating in Medium Power (32 uA) mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_2</name>
                  <description>VREF Buffer is operating in High Power (118 uA) mode</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWR_CTRL_VREF_3</name>
                  <description>VREF Buffer is operating in Turbo Power (232 uA) mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_buf_vcm</name>
              <description>Enable/Disable control for ADC (Internal)Reference Buffer.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN_BUF_VCM_0</name>
                  <description>The ADC Output common mode (VCM) voltage buffer is powered down</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_BUF_VCM_1</name>
                  <description>The ADC Output common mode (VCM) voltage buffer is NOT powered down</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_buf_vref</name>
              <description>Enable/Disable control for ADC (Internal)Reference Buffer.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN_BUF_VREF_0</name>
                  <description>The Internal Reference Voltage Buffer is powered down</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_BUF_VREF_1</name>
                  <description>The Internal Reference Voltage Buffer is NOT powered down</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_REF0</name>
          <description>Delta Sigma Modulator Reference Register 0</description>
          <addressOffset>0x14E8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>vcmsel</name>
              <description>Output common mode selection for modulator</description>
              <lsb>6</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VCMSEL_0</name>
                  <description>No selection is made for VCM</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VCMSEL_1</name>
                  <description>0.8V from bandgap trim buffer is being selected as VCM (output common mode) for the DSM opamps</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VCMSEL_2</name>
                  <description>0.7V from bandgap trim buffer is being selected as VCM (output common mode)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VCMSEL_3</name>
                  <description>Vssd being selected as VCM (output common mode) for the DSM opamps</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vcm_res_div_en</name>
              <description>If enabled it allows the resistor divided value of (Vpwra/2) to a selectable voltage for the VCM Mux</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VCM_RES_DIV_DISABLE</name>
                  <description>VCM resistor divider disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VCM_RES_DIV_ENABLE</name>
                  <description>VCM resistor divider enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vref_res_div_en</name>
              <description>If enabled it allows the resistor divided value of (Vda/4) to a selectable voltage for the RefMux</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VREF_RES_DIV_DISABLE</name>
                  <description>VREF resistor divider disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VREF_RES_DIV_ENABLE</name>
                  <description>VREF resistor divider enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_buf_vref_inn</name>
              <description>Enable/Disable control for ADC (internal) REFBUF1 Buffer; This buffers the ADC reference before being sent to INN Mux.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>refmux</name>
              <description>Mux control that allows for selecting one among the various available internal reference values</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REFMUX_0</name>
                  <description>No Selection made for VCM</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFMUX_1</name>
                  <description>VDAC0 output is the reference for the DSM</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFMUX_2</name>
                  <description>Vda/4 is selected as the reference for the DSM (Vda is the external voltage supply)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFMUX_3</name>
                  <description>Vda/3 is selected as the reference for the DSM (Vda is the external voltage supply)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFMUX_4</name>
                  <description>internal precision bandgap reference of 1.024 (typ) is selected as the DSM reference</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFMUX_5</name>
                  <description>internal precision bandgap reference of 1.2V (typ) is selected as the DSM reference</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFMUX_6</name>
                  <description>N/A</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFMUX_7</name>
                  <description>N/A</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_REF1</name>
          <description>Delta Sigma Modulator Reference Register 1</description>
          <addressOffset>0x14E9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>dac_gnd_sel</name>
              <description>Selects DSM Reference DAC Capacitor Ground.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DSM_DAC_GND_SEL_INT</name>
                  <description>select DSM internal vssa</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DAC_GND_SEL_EXT</name>
                  <description>select external ground (AGL6)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_REF2</name>
          <description>Delta Sigma Modulator Reference Register 2</description>
          <addressOffset>0x14EA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>s7_en</name>
              <description>If Set, closes the S7 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s6_en</name>
              <description>If Set, closes the S6 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s5_en</name>
              <description>If Set, closes the S5 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s4_en</name>
              <description>If Set, closes the S4 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s3_en</name>
              <description>If Set, closes the S3 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s2_en</name>
              <description>If Set, closes the S2 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s1_en</name>
              <description>If Set, closes the S1 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s0_en</name>
              <description>If Set, closes the S0 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_REF3</name>
          <description>Delta Sigma Modulator Reference Register 3</description>
          <addressOffset>0x14EB</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>s13_en</name>
              <description>If Set, closes the S13 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s12_en</name>
              <description>If Set, closes the S12 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s11_en</name>
              <description>If Set, closes the S11 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s10_en</name>
              <description>If Set, closes the S10 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s9_en</name>
              <description>If Set, closes the S9 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>s8_en</name>
              <description>If Set, closes the S8 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_DEM0</name>
          <description>Delta Sigma Modulator Dynamic Element Matching Register 0</description>
          <addressOffset>0x14EC</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>demtest_src</name>
              <description>Select demtest source.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEMTEST_SRC_REG</name>
                  <description>ANAIF register source selected - DSM#_DEM1.demtest[7:0].</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEMTEST_SRC_UDB</name>
                  <description>UDB array source selected - dsi_anaif_dft[7:0].</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_test_en</name>
              <description>Enable/Disable All test modes in Sigma Delta Channel.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_TEST_EN_0</name>
                  <description>Disable all test modes for the sigma delta channel.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_TEST_EN_1</name>
                  <description>Enable all test modes for the sigma delta channel.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_dem</name>
              <description>Enable DEM.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN_DEM_DISABLE</name>
                  <description>Disable DEM</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_DEM_ENABLE</name>
                  <description>Enable DEM</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_scrambler1</name>
              <description>Enable Scrambler 1.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN_SCRAMBLER1_DISABLE</name>
                  <description>Disable Scrambler 1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_SCRAMBLER1_ENABLE</name>
                  <description>Enable Scrambler 1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_scrambler0</name>
              <description>Enable Scrambler 0.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN_SCRAMBLER0_DISABLE</name>
                  <description>Disable Scrambler 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_SCRAMBLER0_ENABLE</name>
                  <description>Enable Scrambler 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_DEM1</name>
          <description>Delta Sigma Modulator Dynamic Element Matching Register 1</description>
          <addressOffset>0x14ED</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>demtest</name>
              <description>Register control for the DAC unit elements inside the first integrator. This can be used when bit DSM.DEM0[3], adc_test_en, is set. If the adc_test_en is not set the the control logic inside the modulator determines how the DAC unit elements are controlled. This is meant for static testing purposes.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_TST0</name>
          <description>Delta Sigma Modulator Test Register 0</description>
          <addressOffset>0x14EE</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>dig_test_sel</name>
              <description>To test various digital outputs to digital muxes (for DFT).</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_0</name>
                  <description>test_dig_out = vhi</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_1</name>
                  <description>test_dig_out = hi</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_2</name>
                  <description>test_dig_out = med</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_3</name>
                  <description>test_dig_out = low</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_4</name>
                  <description>test_dig_out = sign</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_5</name>
                  <description>test_dig_out = reset_ov</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_6</name>
                  <description>test_dig_out = TESTMODE and Phi1 (sampling clock phase)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIG_TEST_SEL_7</name>
                  <description>test_dig_out = TESTMODE and fchclk (chopping clock)</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>refsel_ctrl</name>
              <description>This is the 4-bit encoded value which selects one among the 15 important DFT observable points inside the DSM. 4'h0 (0000) through 4'ha (1010) selects between various tap points in the quantizer resistor ladder. 4'hb (1011) through 4'he (1110) selects special points inside the DSM.</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REFSEL_CTRL_0</name>
                  <description>(9/32)*Vref</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_1</name>
                  <description>(11/32)*Vref</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_2</name>
                  <description>(12/32)*Vref</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_3</name>
                  <description>(13/32)*Vref</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_4</name>
                  <description>(15/32)*Vref</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_5</name>
                  <description>(16/32)*Vref</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_6</name>
                  <description>(17/32)*Vref</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_7</name>
                  <description>(19/32)*Vref</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_8</name>
                  <description>(20/32)*Vref</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_9</name>
                  <description>(21/32)*Vref</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_10</name>
                  <description>(23/32)*Vref</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_11</name>
                  <description>Selects VICM (Input Common Mode) applied to DSM to be available at Ref_out DFT point</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_12</name>
                  <description>Selects Vb0 (2nd and 3rd integrator Opamp Bias Voltage) inside the DSM to Ref_out DFT point</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_13</name>
                  <description>Selects VRCM (Half of applied Reference) inside the DSM to Ref_out DFT point</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_14</name>
                  <description>Selects vbias0_int, an internal bias point from inside the DSM to Ref_out DFT point</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REFSEL_CTRL_15</name>
                  <description>Not a valid selection</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_TST1</name>
          <description>Delta Sigma Modulator Test Register 1</description>
          <addressOffset>0x14EF</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>Microphone_DSM_BUF0</name>
          <description>Delta Sigma Modulator Buffer Register 0</description>
          <addressOffset>0x14F0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>rail_rail_en</name>
              <description>Selects Rail-to-Rail Mode.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAIL_RAIL_EN_DISABLE</name>
                  <description>Level shifted mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAIL_RAIL_EN_ENABLE</name>
                  <description>Rail-to-Rail mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bypass_p</name>
              <description>Remove positive half of the buffer from signal path.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS_P_0</name>
                  <description>The buffer in the positive half remains on the signal path (Refer Fig 33-2)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS_P_1</name>
                  <description>bypass the buffer on the positive half of the signal path (Refer Fig 33-2)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable_p</name>
              <description>Buffer Positive Half Enable.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_P_0</name>
                  <description>power down buffer in positive half</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_P_1</name>
                  <description>enable positive half of buffer</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_BUF1</name>
          <description>Delta Sigma Modulator Buffer Register 1</description>
          <addressOffset>0x14F1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>gain</name>
              <description>Gain settings of 1,2,4,8 are supported.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GAIN_1X</name>
                  <description>1x</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GAIN_2X</name>
                  <description>2x</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GAIN_4X</name>
                  <description>4x</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GAIN_8X</name>
                  <description>8x</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bypass_n</name>
              <description>Remove negative half of the buffer from signal path.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS_N_0</name>
                  <description>The buffer in the negative half remains on the signal path (Refer Fig 33-2)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS_N_1</name>
                  <description>bypass the buffer on the negative half of the signal path (Refer Fig 33-2)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable_n</name>
              <description>Buffer Negative Half Enable.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_N_0</name>
                  <description>power down buffer in negative half</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_N_1</name>
                  <description>enable negat half of buffer</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_BUF2</name>
          <description>Delta Sigma Modulator Buffer Register 2</description>
          <addressOffset>0x14F2</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>add_extra_rc</name>
              <description>If enabled an additional RC is included at the output of the buffer differentially, to lower noise at the expense of settling else normal settling. See s8hizbuf BROS for more information.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>lowpower_en</name>
              <description>Enables the lower power mode of operation. The normal power mode implies 600uA typical current consumption per opamp in the buffer. See s8hizbuf BROS for more information.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOWPOWER_EN_NORMAL</name>
                  <description>Input buffer operated in normal power mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOWPOWER_EN_LOW</name>
                  <description>Input buffer operated in low (1/4th of normal power) power mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_BUF3</name>
          <description>Delta Sigma Modulator Buffer Register 3</description>
          <addressOffset>0x14F3</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>buf_chop_en</name>
              <description>Enable/ Disable Chopping of the input buffer (TYPE A or B as selected in DSM_BUF0 register).</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUF_CHOP_EN_0</name>
                  <description>Disable Chopping of the input buffer</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_CHOP_EN_1</name>
                  <description>Enable Chopping of the input buffer</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>buf_fchop</name>
              <description>Input Buffer Chopping frequency control.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUF_FCHOP_0</name>
                  <description>chopping frequency is fs/2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_FCHOP_1</name>
                  <description>chopping frequency is fs/4</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_FCHOP_2</name>
                  <description>chopping frequency is fs/8</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_FCHOP_3</name>
                  <description>chopping frequency is fs/16</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_FCHOP_4</name>
                  <description>chopping frequency is fs/32</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_FCHOP_5</name>
                  <description>chopping frequency is fs/64</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_FCHOP_6</name>
                  <description>chopping frequency is fs/128</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF_FCHOP_7</name>
                  <description>chopping frequency is fs/256</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_MISC</name>
          <description>Delta Sigma Modulator Miscallaneous Register</description>
          <addressOffset>0x14F4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>swvn_src</name>
              <description>negative input routing control source.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DSM_SWVN_SRC_REG</name>
                  <description>ANAIF DSM routing registers</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_SWVN_SRC_UDB</name>
                  <description>UDB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>swvp_src</name>
              <description>positive input routing control source.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DSM_SWVP_SRC_REG</name>
                  <description>ANAIF DSM routing registers</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_SWVP_SRC_UDB</name>
                  <description>UDB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sel_iclk_cp</name>
              <description>Select Charge Pump Internal Clock.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEL_ICLK_CP_EXTERNAL</name>
                  <description>External (DSI) Charge Pump Clock selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEL_ICLK_CP_INTERNAL</name>
                  <description>Internal Charge Pump Clock selected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_CLK</name>
          <description>Delta Sigma Modulator Clock Selection Register</description>
          <addressOffset>0x175D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>bypass_sync</name>
              <description>Bypass Synchronization</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS_SYNC_0</name>
                  <description>Synchronization not bypassed (Synchronization enabled)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS_SYNC_1</name>
                  <description>Synchronization bypassed (Synchronization disabled)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_en</name>
              <description>Clock gating control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN_0</name>
                  <description>disable clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_EN_1</name>
                  <description>enable clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mx_clk</name>
              <description>Clock Selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_CLK_0</name>
                  <description>Select clk_a0 and clk_a0_dig</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_1</name>
                  <description>Select clk_a1 and clk_a1_dig</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_2</name>
                  <description>Select clk_a2 and clk_a2_dig</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_3</name>
                  <description>Select clk_a3 and clk_a3_dig</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_4</name>
                  <description>Select UDB generated clock</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_5</name>
                  <description>Reserved</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_6</name>
                  <description>Reserved</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_7</name>
                  <description>Reserved</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_OUT0</name>
          <description>Delta Sigma Modulator Output Register 0</description>
          <addressOffset>0x17DE</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>dout</name>
              <description>DSM output.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Microphone_DSM_OUT1</name>
          <description>Delta Sigma Modulator Output Register 1</description>
          <addressOffset>0x17DF</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>ovdcause</name>
              <description>Overload Cause</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OVDCAUSE_0</name>
                  <description>0s overload</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVDCAUSE_1</name>
                  <description>1s overload</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ovdflag</name>
              <description>Overload detected</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>dout2scomp</name>
              <description>DSM Output Register 1</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_0</name>
                  <description>NA (qlev=00); 0 (qlev=01); 0 (qlev=10)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_1</name>
                  <description>+1 (qlev=00); +1 (qlev=01); +1 (qlev=10)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_2</name>
                  <description>NA (qlev=00); NA (qlev=01); +2 (qlev=10)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_3</name>
                  <description>NA (qlev=00); NA (qlev=01); +3 (qlev=10)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_4</name>
                  <description>NA (qlev=00); NA (qlev=01); +4 (qlev=10)</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_5</name>
                  <description>NA (qlev=00); NA (qlev=01); NA (qlev=10)</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_6</name>
                  <description>NA (qlev=00); NA (qlev=01); NA (qlev=10)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_7</name>
                  <description>NA (qlev=00); NA (qlev=01); NA (qlev=10)</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_8</name>
                  <description>NA (qlev=00); NA (qlev=01); NA (qlev=10)</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_9</name>
                  <description>NA (qlev=00); NA (qlev=01); NA (qlev=10)</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_10</name>
                  <description>NA (qlev=00); NA (qlev=01); NA (qlev=10)</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_11</name>
                  <description>NA (qlev=00); NA (qlev=01); NA (qlev=10)</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_12</name>
                  <description>NA (qlev=00); NA (qlev=01); -4 (qlev=10)</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_13</name>
                  <description>NA (qlev=00); NA (qlev=01); -3 (qlev=10)</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_14</name>
                  <description>NA (qlev=00); NA (qlev=01); -2 (qlev=10)</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSM_DOUT2SCOMP_15</name>
                  <description>-1 (qlev=00); -1 (qlev=01); -1 (qlev=10)</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C</name>
      <description>No description available</description>
      <baseAddress>0x49C8</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x15</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2C_FF_XCFG</name>
          <description>Extended Configuration Register: I2C_XCFG</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>csr_clk_en</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>i2c_on</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>ready_to_sleep</name>
              <description>No description available</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>force_nack</name>
              <description>No description available</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>hw_addr_en</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_FF_ADDR</name>
          <description>Slave Adddress Register: I2C_ADR</description>
          <addressOffset>0x2</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>slave_address</name>
              <description>This register holds the slave's 7-bit address.</description>
              <lsb>0</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_FF_CFG</name>
          <description>Configuration Register: I2C_CFG</description>
          <addressOffset>0xE</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>sio_select</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>pselect</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>bus_error_ie</name>
              <description>No description available</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_ie</name>
              <description>No description available</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>clock_rate</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>en_mstr</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>en_slave</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_FF_CSR</name>
          <description>Control and Status Register: I2C_CSR</description>
          <addressOffset>0xF</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>bus_error</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>lost_arb</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_status</name>
              <description>No description available</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>ack</name>
              <description>No description available</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>address</name>
              <description>No description available</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>transmit</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>lrb</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>byte_complete</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_FF_DATA</name>
          <description>Data Register: I2C_D</description>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>This register provides read/write access to the Shift register.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_FF_MCSR</name>
          <description>Master Control and Status Register: I2C_MCSR</description>
          <addressOffset>0x11</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>stop_gen</name>
              <description>No description available</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>bus_busy</name>
              <description>No description available</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>master_mode</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>restart_gen</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>start_gen</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_FF__CLK_DIV1</name>
          <description>Divider of BUS_CLK low part: I2C_CLK_DIV1</description>
          <addressOffset>0x13</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>Div</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_FF__CLK_DIV2</name>
          <description>Divider high part: I2C_CLK_DIV1</description>
          <addressOffset>0x14</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>Div</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>USBFS</name>
      <description>USBFS</description>
      <baseAddress>0x4394</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1D0A</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>_USBFS_PM_USB_CR0</name>
          <description>USB Power Mode Control Register 0</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>fsusbio_ref_en</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>fsusbio_pd_n</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>fsusbio_pd_pullup_n</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_PM_ACT_CFG</name>
          <description>Active Power Mode Configuration Register</description>
          <addressOffset>0x11</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_PM_STBY_CFG</name>
          <description>Standby Power Mode Configuration Register</description>
          <addressOffset>0x21</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_PRT_PS</name>
          <description>Port Pin State Register</description>
          <addressOffset>0xE5D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>PinState_DP</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>PinState_DM</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_PRT_DM0</name>
          <description>Port Drive Mode Register</description>
          <addressOffset>0xE5E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>DriveMode_DP</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>DriveMode_DM</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_PRT_DM1</name>
          <description>Port Drive Mode Register</description>
          <addressOffset>0xE5F</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>PullUp_en_DP</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>PullUp_en_DM</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_PRT_INP_DIS</name>
          <description>Input buffer disable override</description>
          <addressOffset>0xE64</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>seinput_dis_dp</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>seinput_dis_dm</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_EP0_DR0</name>
          <description>bmRequestType</description>
          <addressOffset>0x1C6C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP0_DR1</name>
          <description>bRequest</description>
          <addressOffset>0x1C6D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP0_DR2</name>
          <description>wValueLo</description>
          <addressOffset>0x1C6E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP0_DR3</name>
          <description>wValueHi</description>
          <addressOffset>0x1C6F</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP0_DR4</name>
          <description>wIndexLo</description>
          <addressOffset>0x1C70</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP0_DR5</name>
          <description>wIndexHi</description>
          <addressOffset>0x1C71</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP0_DR6</name>
          <description>lengthLo</description>
          <addressOffset>0x1C72</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP0_DR7</name>
          <description>lengthHi</description>
          <addressOffset>0x1C73</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_CR0</name>
          <description>USB Control Register 0</description>
          <addressOffset>0x1C74</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>device_address</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>0</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>usb_enable</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_CR1</name>
          <description>USB Control Register 1</description>
          <addressOffset>0x1C75</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>reg_enable</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>enable_lock</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>bus_activity</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>trim_offset_msb</name>
              <description>No description available</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_SIE_EP1_CR0</name>
          <description>The Endpoint1 Control Register</description>
          <addressOffset>0x1C7A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_USBIO_CR0</name>
          <description>USBIO Control Register 0</description>
          <addressOffset>0x1C7C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>rd</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>td</name>
              <description>No description available</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>tse0</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>ten</name>
              <description>No description available</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_USBIO_CR1</name>
          <description>USBIO Control Register 1</description>
          <addressOffset>0x1C7E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>dmo</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>dpo</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>usbpuen</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>iomode</name>
              <description>No description available</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBFS_SIE_EP2_CR0</name>
          <description>The Endpoint2 Control Register</description>
          <addressOffset>0x1C8A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_SIE_EP3_CR0</name>
          <description>The Endpoint3 Control Register</description>
          <addressOffset>0x1C9A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_SIE_EP4_CR0</name>
          <description>The Endpoint4 Control Register</description>
          <addressOffset>0x1CAA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_SIE_EP5_CR0</name>
          <description>The Endpoint5 Control Register</description>
          <addressOffset>0x1CBA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_SIE_EP6_CR0</name>
          <description>The Endpoint6 Control Register</description>
          <addressOffset>0x1CCA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_SIE_EP7_CR0</name>
          <description>The Endpoint7 Control Register</description>
          <addressOffset>0x1CDA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_SIE_EP8_CR0</name>
          <description>The Endpoint8 Control Register</description>
          <addressOffset>0x1CEA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_BUF_SIZE</name>
          <description>Dedicated Endpoint Buffer Size Register</description>
          <addressOffset>0x1CF8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP_ACTIVE</name>
          <description>Endpoint Active Indication Register</description>
          <addressOffset>0x1CFA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_EP_TYPE</name>
          <description>Endpoint Type (IN/OUT) Indication</description>
          <addressOffset>0x1CFB</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>USBFS_USB_CLK_EN</name>
          <description>USB Block Clock Enable Register</description>
          <addressOffset>0x1D09</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>Status</name>
      <description>No description available</description>
      <baseAddress>0x6566</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x31</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>Status_STATUS_REG</name>
          <description>No description available</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>Status_MASK_REG</name>
          <description>No description available</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>Status_STATUS_AUX_CTL_REG</name>
          <description>No description available</description>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>FIFO0</name>
              <description>FIFO0 clear</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enable counter</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disable counter</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTRENBL</name>
              <description>Enables or disables the Interrupt</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Interrupt enabled</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Interrupt disabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO1LEVEL</name>
              <description>FIFO level</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO0LEVEL</name>
              <description>FIFO level</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO1CLEAR</name>
              <description>FIFO clear</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Clear FIFO state</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Normal FIFO operation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO0CLEAR</name>
              <description>FIFO clear</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Clear FIFO state</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Normal FIFO operation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>