// Seed: 1841374154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output tri0 id_4;
  inout supply0 id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
  assign id_4 = -1;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    output logic id_2
);
  tri [1 : -1 'b0] id_4 = id_4 ? 1 : id_4;
  reg id_5;
  ;
  initial begin : LABEL_0
    id_0 <= -1;
    if (1) id_5 = 1;
    else begin : LABEL_1
      #1;
      disable id_6;
      id_1 = id_4;
      id_2 <= id_5;
    end
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
