<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='91' type='358'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='91'>// ARM VFP signalling compare against zero instruction, sets FPSCR.</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='3054' c='_ZN12_GLOBAL__N_111ARMFastISel10fastEmit_rEN4llvm3MVTES2_jjb'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='60886' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='60886' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1630' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4645' u='r' c='_ZNK4llvm17ARMTargetLowering9getVFPCmpENS_7SDValueES1_RNS_12SelectionDAGERKNS_5SDLocEb'/>
