library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_centro_recebimento_graos is

end tb_centro_recebimento_graos;


architecture teste of tb_centro_recebimento_graos is

component centro_recebimento_graos is 
port (
        RESET   : in    std_logic; -- reset input
        CLOCK   : in    std_logic; -- clock input
        S       : in    std_logic; -- control input
        A,B,C,D : in    std_logic; -- data inputs
        Q       : out   std_logic  -- data output
);
end component;

signal CLOCK, RESET, S, A, B, C, D, Q: std_logic;
begin
instancia_centro_recebimento_graos: centro_recebimento_graos port map (CLOCK=>CLOCK,RESET=>RESET,S=>S,A=>A,B=>B,C=>C,D=>D,Q=>Q);
CLOCK <= '0',
			'1' after 5 ns, '0' after 10 ns, 
			'1' after 15 ns, '0' after 20 ns, 
			'1' after 25 ns, '0' after 30 ns, 
			'1' after 35 ns, '0' after 40 ns, 
			'1' after 45 ns, '0' after 50 ns, 
			'1' after 55 ns, '0' after 60 ns, 
			'1' after 65 ns, '0' after 70 ns, 
			'1' after 75 ns, '0' after 80 ns,
			'1' after 85 ns, '0' after 90 ns,
			'1' after 95 ns, '0' after 100 ns,
			'1' after 105 ns, '0' after 110 ns, 
			'1' after 115 ns, '0' after 120 ns, 
			'1' after 125 ns, '0' after 130 ns, 
			'1' after 135 ns, '0' after 140 ns, 
			'1' after 145 ns, '0' after 150 ns, 
			'1' after 155 ns, '0' after 160 ns, 
			'1' after 165 ns, '0' after 170 ns, 
			'1' after 175 ns, '0' after 180 ns,
			'1' after 185 ns, '0' after 190 ns,
			'1' after 195 ns, '0' after 200 ns;
RESET <= '0',
			'0' after 4 ns, '0' after 10 ns, 
			'0' after 14 ns, '0' after 20 ns, 
			'0' after 24 ns, '0' after 30 ns, 
			'0' after 34 ns, '0' after 40 ns, 
			'0' after 44 ns, '0' after 50 ns, 
			'0' after 54 ns, '0' after 60 ns, 
			'0' after 64 ns, '0' after 70 ns, 
			'0' after 74 ns, '0' after 80 ns,
			'0' after 84 ns, '0' after 90 ns,
			'0' after 94 ns, '0' after 100 ns,
			'0' after 104 ns, '0' after 110 ns, 
			'0' after 114 ns, '0' after 120 ns, 
			'0' after 124 ns, '0' after 130 ns, 
			'0' after 134 ns, '0' after 140 ns, 
			'0' after 144 ns, '0' after 150 ns, 
			'0' after 154 ns, '0' after 160 ns, 
			'0' after 164 ns, '0' after 170 ns, 
			'0' after 174 ns, '0' after 180 ns,
			'0' after 184 ns, '0' after 190 ns,
			'0' after 194 ns, '0' after 200 ns;
S <= '0', 
		'1' after 4 ns, '0' after 10 ns, 
		'0' after 14 ns, '0' after 20 ns, 
		'1' after 24 ns, '0' after 30 ns, 
		'0' after 34 ns, '0' after 40 ns, 
		'1' after 44 ns, '0' after 50 ns, 
		'0' after 54 ns, '0' after 60 ns, 
		'1' after 64 ns, '0' after 70 ns, 
		'0' after 74 ns, '0' after 80 ns,
		'1' after 84 ns, '0' after 90 ns,
		'0' after 94 ns, '0' after 100 ns;
		'1' after 104 ns, '0' after 110 ns, 
		'0' after 114 ns, '0' after 120 ns, 
		'1' after 124 ns, '0' after 130 ns, 
		'0' after 134 ns, '0' after 140 ns, 
		'1' after 144 ns, '0' after 150 ns, 
		'0' after 154 ns, '0' after 160 ns, 
		'1' after 164 ns, '0' after 170 ns, 
		'0' after 174 ns, '0' after 180 ns,
		'1' after 184 ns, '0' after 190 ns,
		'0' after 194 ns, '0' after 200 ns;
A <= '0';
B <= '1';
C <= '0';
D <= '1';
end teste;