<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<!-- Generated from System_Explorer_Reference.xml. Edit in the XML file; do not edit this file.-->
<meta http-equiv="Content-Style-Type" content="text/css">
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">

<title>User Variables</title>
<link rel="STYLESHEET" type="text/css" href="css/VSsystemexplorer.css">
<script src="common.js" type="text/javascript"></script><script src="js/expandable_tree.js" type="text/javascript"></script>
<link rel="STYLESHEET" type="text/css" href="css/expandable_tree.css">
<script src="launchhelp.js" type="text/javascript"></script><script src="js/dynamicjumps.js" type="text/javascript"></script>
<body>
<noscript>
<p class="Body">JavaScript is disabled. <a href="veristandmerge.chm::/JavaScript_Disabled.html">Details</a></p>
<hr width="100%" noshade>
</noscript><h1>User Variables</h1>
<p class="Body">The <strong>User Variables</strong> section contains all of the User-Defined Variables (UDVs) available in the chassis.  The available UDVs will depend on the FPGA personality configured for the chassis.</p>
<h2>What do you want to do?</h2>
<h3>Select an FPGA personality</h3>
<p class="Body">To select or change an FPGA personality, click the <strong>Select/Change FPGA Bitfile</strong> button. You also can right-click the Local Chassis in the configuration tree and select <strong>Select/Change FPGA Bitfile</strong> from the shortcut menu.  A dialog box will allow you to select a bitfile (.lvbitx file) for the chassis.  This will add all the UDVs from your FPGA personality to your VeriStand configuration.  This will also disable any module slots that were not compiled for scan support (inlcuding slots with modules used in the FPGA code).</p>
<p class="Body"><strong>NOTE: </strong>To enable a slot for scan engine support in a custom FPGA personality, add any module (ex. NI 9205) in that slot under the "Chassis" section of your LabVIEW project before compiling your FPGA code.
<h3>Clear the FPGA personality and all UDVs</h3>
<p class="Body">To clear the FPGA personality and all UDVs, click the <strong>Clear Configuration</strong> button. You also can right-click the Local Chassis in the configuration tree and select <strong>Clear Configuration</strong> from the shortcut menu.</p>
</body>
</html>