<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='130' type='llvm::SDNode * llvm::SITargetLowering::adjustWritemask(llvm::MachineSDNode *&amp; N, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9442' ll='9601' type='llvm::SDNode * llvm::SITargetLowering::adjustWritemask(llvm::MachineSDNode *&amp; Node, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9666' u='c' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9441'>/// Adjust the writemask of MIMG instructions</doc>
