# RISC-V-chip-tapeout
"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools.

week 0-Environment Setup and Tool Installation Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.)
done

