<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 Software Framework Documentation: The NEORV32 RISC-V Processor</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">NEORV32 Software Framework Documentation
   </div>
   <div id="projectbrief">The NEORV32 RISC-V Processor</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div id="doc-content">
<div><div class="header">
  <div class="headertitle"><div class="title">The NEORV32 RISC-V Processor</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p><a class="anchor" id="autotoc_md0"></a></p>
<p><a href="https://github.com/stnolting/neorv32/releases/tag/nightly_release"><img src="https://img.shields.io/badge/data%20sheet-PDF-ffbd00?longCache=true&amp;style=flat&amp;logo=asciidoctor&amp;colorA=273274" alt="datasheet (pdf)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32"><img src="https://img.shields.io/badge/-HTML-ffbd00?longCache=true&amp;style=flat" alt="datasheet (html)" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/releases/tag/nightly_release"><img src="https://img.shields.io/badge/user%20guide-PDF-ffbd00?longCache=true&amp;style=flat&amp;logo=asciidoctor&amp;colorA=273274" alt="userguide (pdf)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32/ug"><img src="https://img.shields.io/badge/-HTML-ffbd00?longCache=true&amp;style=flat" alt="userguide (html)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32/sw/files.html"><img src="https://img.shields.io/badge/doxygen-HTML-ffbd00?longCache=true&amp;style=flat&amp;logo=Doxygen&amp;colorA=273274" alt="doxygen" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/blob/main/LICENSE"><img src="https://img.shields.io/github/license/stnolting/neorv32?longCache=true&amp;style=flat&amp;logo=bsd" alt="license" class="inline"/></a> <a href="https://doi.org/10.5281/zenodo.5018888"><img src="https://zenodo.org/badge/DOI/10.5281/zenodo.5018888.svg" alt="DOI" style="pointer-events: none;" class="inline"/></a></p>
<p>The NEORV32 Processor is a <b>customizable microcontroller-like system on chip (SoC)</b> built around the NEORV32 <a href="https://riscv.org/">RISC-V</a> CPU that is written in <b>platform-independent VHDL</b>. The processor is intended as auxiliary controller in larger SoC designs or as tiny and customized microcontroller that even fits into a Lattice iCE40 UltraPlus low-power &amp; low-density FPGA. The project is intended to work <em>out of the box</em> and targets FPGA / RISC-V beginners as well as advanced users.</p>
<p><img src="docs/figures/neorv32_processor.png" alt="neorv32 Overview" class="inline"/></p>
<h2><a class="anchor" id="autotoc_md1"></a>
Key Features</h2>
<ul class="check">
<li class="checked">all-in-one package: <b>CPU</b> + <b>SoC</b> + <b>Software Framework</b> + <b>Tooling</b></li>
</ul>
<ul class="check">
<li class="checked">completely described in behavioral, platform-independent VHDL - <b>no</b> primitives, macros, attributes, etc.</li>
</ul>
<ul class="check">
<li class="checked">extensive CPU &amp; SoC configuration options for adapting to application requirements</li>
</ul>
<ul class="check">
<li class="checked">aims to be as small as possible while being as RISC-V-compliant as possible</li>
</ul>
<ul class="check">
<li class="checked">FPGA friendly (e.g. <em>all</em> internal memories can be mapped to block RAM)</li>
</ul>
<ul class="check">
<li class="checked">optimized for high clock frequencies to ease integration and timing closure</li>
</ul>
<ul class="check">
<li class="checked">from zero to <code>printf("hello world");</code> - completely open-source and documented</li>
</ul>
<ul class="check">
<li class="checked">easy to use â€“ intended to work <em>out of the box</em></li>
</ul>
<ul>
<li>:recycle: Looking for an <b>all-Verilog</b> version? Have a look at <a href="https://github.com/stnolting/neorv32-verilog">neorv32-verilog</a>.</li>
<li>:mag: Continuous integration to check for regressions (including RISC-V ISA compatibility check using RISCOF).</li>
<li>:open_file_folder: <a href="https://github.com/stnolting/neorv32-setups">Exemplary setups</a> and <a href="https://github.com/stnolting/neorv32-setups/blob/main/README.md#Community-Projects">community projects</a> targeting various FPGA boards and toolchains to get started.</li>
<li>:package: The entire processor is also available as <a href="https://stnolting.github.io/neorv32/ug/#_packaging_the_processor_as_vivado_ip_block">Vivado IP Block</a>.</li>
<li>:kite: Support for <a href="https://github.com/stnolting/neorv32-freertos">FreeRTOS</a>, <a href="https://docs.zephyrproject.org/latest/boards/others/neorv32/doc/index.html">Zephyr OS</a>, <a href="https://github.com/stnolting/neorv32-micropython">MicroPython</a> and <a href="https://github.com/enjoy-digital/litex/wiki/CPUs#risc-v---neorv32">LiteX</a> SoC Builder Framework.</li>
<li>:desktop_computer: Pre-configured <a href="https://stnolting.github.io/neorv32/ug/#_eclipse_ide">Eclipse project</a> for developing and debugging code using an IDE.</li>
<li>:label: The project's change log is available in <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md">CHANGELOG.md</a>.</li>
<li>:rocket: Check out the quick links below and the <a href="https://stnolting.github.io/neorv32/ug/">User Guide</a> to get started.</li>
<li>:books: For detailed information see the <a href="https://stnolting.github.io/neorv32/">online documentation</a>.</li>
</ul>
<h2><a class="anchor" id="autotoc_md2"></a>
Project Status</h2>
<p><a href="https://github.com/stnolting/neorv32/releases"><img src="https://img.shields.io/github/v/release/stnolting/neorv32?longCache=true&amp;style=flat&amp;logo=GitHub" alt="release" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/activity"><img src="https://img.shields.io/github/commits-since/stnolting/neorv32/latest?longCache=true&amp;style=flat&amp;logo=GitHub" alt="commits-since-latest-release" class="inline"/></a></p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Task / Subproject   </th><th class="markdownTableHeadLeft">Repository   </th><th class="markdownTableHeadLeft">CI Status    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">GitHub pages (docs)   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32">neorv32</a>   </td><td class="markdownTableBodyLeft"><a href="https://stnolting.github.io/neorv32"><img src="https://img.shields.io/website.svg?label=stnolting.github.io%2Fneorv32&amp;longCache=true&amp;style=flat-square&amp;url=http%3A%2F%2Fstnolting.github.io%2Fneorv32%2Findex.html&amp;logo=GitHub" alt="GitHub Pages" style="pointer-events: none;" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">Documentation build   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32">neorv32</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32/actions?query=workflow%3ADocumentation"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32/Documentation.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=Documentation&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Documentation" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Processor verification   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32">neorv32</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32/actions?query=workflow%3AProcessor"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32/Processor.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=Processor%20Check&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Processor" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">RISCOF core verification   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-riscof">neorv32-riscof</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-riscof/actions/workflows/main.yml"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-riscof/main.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=neorv32-riscof&amp;logo=Github%20Actions&amp;logoColor=fff" alt="neorv32-riscof" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">FPGA implementations   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-setups">neorv32-setups</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-setups/actions?query=workflow%3AImplementation"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-setups/Implementation.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=Implementation&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Implementation" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">All-Verilog version   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-verilog">neorv32-verilog</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-verilog/actions/workflows/main.yml"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-verilog/main.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=neorv32-verilog&amp;logo=Github%20Actions&amp;logoColor=fff" alt="neorv32-verilog" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">FreeRTOS port   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-freertos">neorv32-freertos</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-freertos/actions/workflows/main.yml"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-freertos/main.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=neorv32-freertos%20sim&amp;logo=Github%20Actions&amp;logoColor=fff" alt="neorv32-freertos" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">MicroPython port   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-micropython">neorv32-micropython</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-micropython/actions/workflows/main.yml"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-micropython/main.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=neorv32-micropython%20build&amp;logo=Github%20Actions&amp;logoColor=fff" alt="neorv32-micropython" class="inline"/></a>   </td></tr>
</table>
<p>The processor passes the official RISC-V architecture tests to ensure compatibility with the RISC-V ISA specs., which is checked by the <a href="https://github.com/stnolting/neorv32-riscof">neorv32-riscof</a> repository. It can successfully run <em>any</em> C program (for example from the <a href="https://github.com/stnolting/neorv32/tree/main/sw/example"><code>sw/example</code></a> folder) including CoreMark and FreeRTOS and can be synthesized for <em>any</em> target technology - <a href="https://github.com/stnolting/neorv32-setups">tested</a> on AMD, Intel, Lattice, Microchip, Gowin and Cologne Chip FPGAs. The conversion into a single, plain-Verilog module file is automatically checked by the <a href="https://github.com/stnolting/neorv32-verilog">neorv32-verilog</a> repository.</p>
<h1><a class="anchor" id="autotoc_md3"></a>
Features</h1>
<p>The NEORV32 Processor provides a full-featured microcontroller-like SoC build around the NEORV32 CPU. By using generics the design is highly configurable and allows a flexible customization to tailor the setup according to your needs. Note that all of the following SoC modules are entirely <em>optional</em>.</p>
<p><b>CPU Core</b></p>
<ul>
<li><a href="https://github.com/riscv/riscv-isa-manual/blob/master/marchid.md"><img src="https://img.shields.io/badge/RISC--V%20Architecture%20ID-19-000000.svg?longCache=true&amp;style=flat-square&amp;logo=riscv&amp;colorA=273274&amp;colorB=fbb517" alt="RISCV-ARCHID" style="pointer-events: none;" class="inline"/></a></li>
<li>RISC-V 32-bit little-endian pipelined/multi-cycle modified Harvard architecture</li>
<li>Single-core or SMP dual-core configuration (including low-latency inter-core communication)</li>
<li>configurable instruction sets and extensions: \ <code>RV32</code> <a href="https://stnolting.github.io/neorv32/#_i_isa_extension"><code>I</code></a> <a href="https://stnolting.github.io/neorv32/#_e_isa_extension"><code>E</code></a> <a href="https://stnolting.github.io/neorv32/#_m_isa_extension"><code>M</code></a> <a href="https://stnolting.github.io/neorv32/#_a_isa_extension"><code>A</code></a> <a href="https://stnolting.github.io/neorv32/#_c_isa_extension"><code>C</code></a> <a href="https://stnolting.github.io/neorv32/#_b_isa_extension"><code>B</code></a> <a href="https://stnolting.github.io/neorv32/#_u_isa_extension"><code>U</code></a> <a href="https://stnolting.github.io/neorv32/#_x_isa_extension"><code>X</code></a> <a href="https://stnolting.github.io/neorv32/#_zaamo_isa_extension"><code>Zaamo</code></a> <a href="https://stnolting.github.io/neorv32/#_zalrsc_isa_extension"><code>Zalrsc</code></a> <a href="https://stnolting.github.io/neorv32/#_zcb_isa_extension"><code>Zcb</code></a> <a href="https://stnolting.github.io/neorv32/#_zba_isa_extension"><code>Zba</code></a> <a href="https://stnolting.github.io/neorv32/#_zbb_isa_extension"><code>Zbb</code></a> <a href="https://stnolting.github.io/neorv32/#_zbkb_isa_extension"><code>Zbkb</code></a> <a href="https://stnolting.github.io/neorv32/#_zbkc_isa_extension"><code>Zbkc</code></a> <a href="https://stnolting.github.io/neorv32/#_zbkx_isa_extension"><code>Zbkx</code></a> <a href="https://stnolting.github.io/neorv32/#_zbs_isa_extension"><code>Zbs</code></a> <a href="https://stnolting.github.io/neorv32/#_zicntr_isa_extension"><code>Zicntr</code></a> <a href="https://stnolting.github.io/neorv32/#_zicond_isa_extension"><code>Zicond</code></a> <a href="https://stnolting.github.io/neorv32/#_zicsr_isa_extension"><code>Zicsr</code></a> <a href="https://stnolting.github.io/neorv32/#_zifencei_isa_extension"><code>Zifencei</code></a> <a href="https://stnolting.github.io/neorv32/#_zihpm_isa_extension"><code>Zihpm</code></a> <a href="https://stnolting.github.io/neorv32/#_zfinx_isa_extension"><code>Zfinx</code></a> <a href="https://stnolting.github.io/neorv32/#_zkn_isa_extension"><code>Zkn</code></a> <a href="https://stnolting.github.io/neorv32/#_zknd_isa_extension"><code>Zknd</code></a> <a href="https://stnolting.github.io/neorv32/#_zkne_isa_extension"><code>Zkne</code></a> <a href="https://stnolting.github.io/neorv32/#_zknh_isa_extension"><code>Zknh</code></a> <a href="https://stnolting.github.io/neorv32/#_zkt_isa_extension"><code>Zkt</code></a> <a href="https://stnolting.github.io/neorv32/#_zks_isa_extension"><code>Zks</code></a> <a href="https://stnolting.github.io/neorv32/#_zksed_isa_extension"><code>Zksed</code></a> <a href="https://stnolting.github.io/neorv32/#_zksh_isa_extension"><code>Zksh</code></a> <a href="https://stnolting.github.io/neorv32/#_zmmul_isa_extension"><code>Zmmul</code></a> <a href="https://stnolting.github.io/neorv32/#_zxcfu_isa_extension"><code>Zxcfu</code></a> <a href="https://stnolting.github.io/neorv32/#_sdext_isa_extension"><code>Sdext</code></a> <a href="https://stnolting.github.io/neorv32/#_sdtrig_isa_extension"><code>Sdtrig</code></a> <a href="https://stnolting.github.io/neorv32/#_smpmp_isa_extension"><code>Smpmp</code></a></li>
<li>compatible to subsets of the RISC-V "Unprivileged ISA Specification" and "Privileged Architecture Specification"</li>
<li><code>machine</code> and <code>user</code> privilege modes</li>
<li>implements <b>all</b> standard RISC-V exceptions and interrupts + 16 fast interrupt request channels as NEORV32-specific extension</li>
<li>custom functions unit (<a href="https://stnolting.github.io/neorv32/#_custom_functions_unit_cfu">CFU</a> as <code>Zxcfu</code> ISA extension) for <b>custom RISC-V instructions</b></li>
</ul>
<p><b>Memories</b></p>
<ul>
<li>processor-internal data and instruction memories (<a href="https://stnolting.github.io/neorv32/#_data_memory_dmem">DMEM</a> &amp; <a href="https://stnolting.github.io/neorv32/#_instruction_memory_imem">IMEM</a>) and caches (<a href="https://stnolting.github.io/neorv32/#_processor_internal_instruction_cache_icache">iCACHE</a> &amp; <a href="https://stnolting.github.io/neorv32/#_processor_internal_data_cache_dcache">dCACHE</a>)</li>
<li>pre-installed bootloader (<a href="https://stnolting.github.io/neorv32/#_bootloader_rom_bootrom">BOOTLDROM</a>) with serial user interface; allows booting application code via UART, TWI or SPI flash or from an SD card</li>
</ul>
<p><b>Timers and Counters</b></p>
<ul>
<li>core local interruptor (<a href="https://stnolting.github.io/neorv32/#_core_local_interruptor_clint">CLINT</a>), RISC-V-compatible</li>
<li>32-bit general purpose timer (<a href="https://stnolting.github.io/neorv32/#_general_purpose_timer_gptmr">GPTMR</a>)</li>
<li>watchdog timer (<a href="https://stnolting.github.io/neorv32/#_watchdog_timer_wdt">WDT</a>)</li>
</ul>
<p><b>Input / Output</b></p>
<ul>
<li>standard serial interfaces: 2x <a href="https://stnolting.github.io/neorv32/#_primary_universal_asynchronous_receiver_and_transmitter_uart0">UART</a>, <a href="https://stnolting.github.io/neorv32/#_serial_peripheral_interface_controller_spi">SPI</a> (SPI host), <a href="https://stnolting.github.io/neorv32/#_serial_data_interface_controller_sdi">SDI</a> (SPI device), <a href="https://stnolting.github.io/neorv32/#_two_wire_serial_interface_controller_twi">TWI</a> (IÂ²C host), <a href="https://stnolting.github.io/neorv32/#_two_wire_serial_device_controller_twd">TWD</a> (IÂ²C device), <a href="https://stnolting.github.io/neorv32/#_one_wire_serial_interface_controller_onewire">ONEWIRE</a> (1-wire host)</li>
<li>general purpose IOs (<a href="https://stnolting.github.io/neorv32/#_general_purpose_input_and_output_port_gpio">GPIO</a>, interrupt-capable) and <a href="https://stnolting.github.io/neorv32/#_pulse_width_modulation_controller_pwm">PWM</a></li>
<li>smart LED interface (<a href="https://stnolting.github.io/neorv32/#_smart_led_interface_neoled">NEOLED</a>) to directly control NeoPixel(TM) LEDs</li>
</ul>
<p><b>SoC Connectivity</b></p>
<ul>
<li>32-bit external bus interface - Wishbone-compatible (<a href="https://stnolting.github.io/neorv32/#_processor_external_bus_interface_xbus">XBUS</a>); <a href="https://github.com/stnolting/neorv32/blob/main/rtl/system_integration">wrapper</a> for AXI4 interfaces</li>
<li>stream link interface with independent RX and TX channels - AXI4-Stream compatible (<a href="https://stnolting.github.io/neorv32/#_stream_link_interface_slink">SLINK</a>)</li>
</ul>
<p><b>Advanced</b></p>
<ul>
<li>true-random number generator (<a href="https://stnolting.github.io/neorv32/#_true_random_number_generator_trng">TRNG</a>) based on the <a href="https://github.com/stnolting/neoTRNG">neoTRNG</a></li>
<li>custom functions subsystem (<a href="https://stnolting.github.io/neorv32/#_custom_functions_subsystem_cfs">CFS</a>) for custom tightly-coupled co-processors, accelerators or interfaces</li>
<li>direct memory access controller (<a href="https://stnolting.github.io/neorv32/#_direct_memory_access_controller_dma">DMA</a>) for CPU-independent data transfers and conversions</li>
<li>RVFI-compatible <a href="https://stnolting.github.io/neorv32/#_execution_trace_port">trace port</a> for advanced debugging, profiling or verification</li>
</ul>
<p><b>Debugging</b></p>
<ul>
<li>on-chip debugger (<a href="https://stnolting.github.io/neorv32/#_on_chip_debugger_ocd">OCD</a>) accessible via standard JTAG interface</li>
<li>compatible to the "Minimal RISC-V Debug Specification Version 1.0"</li>
<li>compatible with <b>OpenOCD</b>, <b>GDB</b> and <b>Segger Embedded Studio</b></li>
<li>RISC-V <a href="https://stnolting.github.io/neorv32/#_trigger_module">trigger module</a> for hardware-assisted break- and watchpoints</li>
<li>optional JTAG authentication module to implement custom security mechanisms</li>
<li>execution trace buffer (<a href="https://stnolting.github.io/neorv32/#_execution_trace_buffer_tracer">TRACER</a>)</li>
</ul>
<h2><a class="anchor" id="autotoc_md4"></a>
Size ad Performance</h2>
<p>The NEORV32 processor is optimized for minimal size. However, the actual size (silicon area or FPGA resources) depends on the specific configuration. For example, an RTOS-capable setup based on a <code>rv32imc_Zicsr_Zicntr</code> CPU configuration requires about 2300 LUTs and 1000 FFs and can run at up to 130 MHz (implementation results for a Altera Cyclone IV E <code>EP4CE22F17C6</code> FPGA). This configuration provides a CoreMark score of 95.23 (0.9523 CoreMarks/MHz).</p>
<p>More information regarding the CPU performance can be found in the <a href="https://stnolting.github.io/neorv32/#_performance">Data Sheet: Performance</a>.</p>
<h1><a class="anchor" id="autotoc_md5"></a>
Getting Started</h1>
<p>This overview provides some <em>quick links</em> to the most important sections of the <a href="https://stnolting.github.io/neorv32">online Data Sheet</a> and the <a href="https://stnolting.github.io/neorv32/ug">online User Guide</a>.</p>
<h2><a class="anchor" id="autotoc_md6"></a>
:mag: <a href="https://stnolting.github.io/neorv32/#_overview">NEORV32 Project</a> - An Introduction</h2>
<ul>
<li><a href="https://stnolting.github.io/neorv32/#_project_key_features">Key Features</a> - what makes it special</li>
<li><a href="https://stnolting.github.io/neorv32/#_project_folder_structure">Structure</a> - folders, RTL files and compile order</li>
<li><a href="https://stnolting.github.io/neorv32/#_file_list_files">File-List Files</a> - to simplify HDL setup</li>
<li><a href="https://stnolting.github.io/neorv32/#_performance">Metrics</a> - FPGA implementation and performance evaluation</li>
</ul>
<h2><a class="anchor" id="autotoc_md7"></a>
:desktop_computer: <a href="https://stnolting.github.io/neorv32/#_neorv32_processor_soc">NEORV32 Processor</a> - The SoC</h2>
<ul>
<li><a href="https://stnolting.github.io/neorv32/#_processor_top_entity_signals">Top Entity - Signals</a> - how to connect to the processor</li>
<li><a href="https://stnolting.github.io/neorv32/#_processor_top_entity_generics">Top Entity - Generics</a> - processor/CPU configuration options</li>
<li><a href="https://stnolting.github.io/neorv32/#_address_space">Address Space</a> - memory layout and address mapping</li>
<li><a href="https://stnolting.github.io/neorv32/#_boot_configuration">Boot Configuration</a> - how to make the processor start executing</li>
<li><a href="https://stnolting.github.io/neorv32/#_processor_internal_modules">SoC Modules</a> - IO/peripheral modules and memories</li>
<li><a href="https://stnolting.github.io/neorv32/#_on_chip_debugger_ocd">On-Chip Debugger</a> - in-system debugging via JTAG</li>
</ul>
<h2><a class="anchor" id="autotoc_md8"></a>
:abacus: <a href="https://stnolting.github.io/neorv32/#_neorv32_central_processing_unit_cpu">NEORV32 CPU</a> - The Core</h2>
<ul>
<li><a href="https://stnolting.github.io/neorv32/#_risc_v_compatibility">RISC-V Compatibility</a> - what is compatible to the specs and what is not</li>
<li><a href="https://stnolting.github.io/neorv32/#_architecture">Architecture</a> - a look under the hood</li>
<li><a href="https://stnolting.github.io/neorv32/#_full_virtualization">Full Virtualization</a> - execution safety</li>
<li><a href="https://stnolting.github.io/neorv32/#_instruction_sets_and_extensions">ISA and Extensions</a> - available (RISC-V) ISA extensions</li>
<li><a href="https://stnolting.github.io/neorv32/#_control_and_status_registers_csrs">CSRs</a> - control and status registers</li>
<li><a href="https://stnolting.github.io/neorv32/#_traps_exceptions_and_interrupts">Traps</a> - interrupts and exceptions</li>
</ul>
<h2><a class="anchor" id="autotoc_md9"></a>
:floppy_disk: <a href="https://stnolting.github.io/neorv32/#_software_framework">Software Framework</a> - The Software Ecosystem</h2>
<ul>
<li><a href="https://github.com/stnolting/neorv32/tree/main/sw/example">Example Programs</a> - examples how to use the processor's IO/peripheral modules</li>
<li><a href="https://stnolting.github.io/neorv32/#_core_libraries">Core Libraries</a> - high-level functions for accessing the processor's peripherals</li>
<li><a href="https://stnolting.github.io/neorv32/sw/files.html">Software Framework Documentation</a> - <em>doxygen</em>-based</li>
<li><a href="https://stnolting.github.io/neorv32/#_application_makefile">Application Makefile</a> - turning <em>your</em> application into an executable</li>
<li><a href="https://stnolting.github.io/neorv32/#_bootloader">Bootloader</a> - the build-in NEORV32 bootloader</li>
<li><a href="https://stnolting.github.io/neorv32/#_executable_image_format">Image Generator</a> - create (FPGA) memory initialization files from your application</li>
<li><a href="https://stnolting.github.io/neorv32/#_semihosting">Semihosting</a> - access files and system services on the host computer</li>
</ul>
<h2><a class="anchor" id="autotoc_md10"></a>
:rocket: <a href="https://stnolting.github.io/neorv32/ug/">User Guide</a> - Getting Started</h2>
<ul>
<li><a href="https://stnolting.github.io/neorv32/ug/#_software_toolchain_setup">Toolchain Setup</a> - install and set up the RISC-V GCC toolchain</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_general_hardware_setup">General Hardware Setup</a> - set up a new NEORV32 FPGA project</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_adding_custom_hardware_modules">Adding Custom Hardware Modules</a> - add <em>your</em> custom hardware</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_neorv32_in_verilog">Convert to Verilog</a> - turn the NEORV32 into an all-Verilog design</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_packaging_the_processor_as_vivado_ip_block">Package as Vivado IP block</a> - turn the entire processor into an interactive AMD Vivado IP block</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_eclipse_ide">Using Eclipse</a> - use the Eclipse IDE for developing and debugging</li>
</ul>
<p>This is an open-source project that is free of charge and provided under an permissive <a href="https://github.com/stnolting/neorv32/blob/main/LICENSE">license</a>. See the <a href="https://stnolting.github.io/neorv32/#_legal">legal</a> section for more information.</p>
<hr  />
<p>:heart: A big shout-out to the community and all the <a href="https://github.com/stnolting/neorv32/graphs/contributors">contributors</a>! </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
