{"Source Block": ["hdl/library/common/up_xfer_status.v@102:128@HdlStmProcess", "    end\n  end\n\n  assign up_xfer_toggle_s = up_xfer_toggle_m3 ^ up_xfer_toggle_m2;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_xfer_toggle_m1 <= 'd0;\n      up_xfer_toggle_m2 <= 'd0;\n      up_xfer_toggle_m3 <= 'd0;\n      up_xfer_toggle <= 'd0;\n      up_data_status <= 'd0;\n    end else begin\n      up_xfer_toggle_m1 <= d_xfer_toggle;\n      up_xfer_toggle_m2 <= up_xfer_toggle_m1;\n      up_xfer_toggle_m3 <= up_xfer_toggle_m2;\n      up_xfer_toggle <= up_xfer_toggle_m3;\n      if (up_xfer_toggle_s == 1'b1) begin\n        up_data_status <= d_xfer_data;\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/library/common/up_xfer_cntrl.v@98:124", "    end\n  end\n\n  assign d_xfer_toggle_s = d_xfer_toggle_m3 ^ d_xfer_toggle_m2;\n\n  always @(posedge d_clk or posedge d_rst) begin\n    if (d_rst == 1'b1) begin\n      d_xfer_toggle_m1 <= 'd0;\n      d_xfer_toggle_m2 <= 'd0;\n      d_xfer_toggle_m3 <= 'd0;\n      d_xfer_toggle <= 'd0;\n      d_data_cntrl <= 'd0;\n    end else begin\n      d_xfer_toggle_m1 <= up_xfer_toggle;\n      d_xfer_toggle_m2 <= d_xfer_toggle_m1;\n      d_xfer_toggle_m3 <= d_xfer_toggle_m2;\n      d_xfer_toggle <= d_xfer_toggle_m3;\n      if (d_xfer_toggle_s == 1'b1) begin\n        d_data_cntrl <= up_xfer_data;\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"]], "Diff Content": {"Delete": [[113, "      up_data_status <= 'd0;\n"], [120, "        up_data_status <= d_xfer_data;\n"]], "Add": [[113, "      up_data_status_int <= 'd0;\n"], [120, "        up_data_status_int <= d_xfer_data;\n"]]}}