{
    "DESIGN_NAME": "uart_tx",
    "VERILOG_FILES": "dir::src/uart_tx.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "CLOCK_PERIOD": 20.0,

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 150",
    "FP_CORE_UTIL": 50,

    "PL_TARGET_DENSITY": 0.75,
    "PL_BASIC_PLACEMENT": 0,

    "RUN_KLAYOUT_DRC": 1,
    "RUN_KLAYOUT_XOR": 1,
    "LINTER": 1,

    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 20.0
        }
    }
}
