{
	"clk-fixed@0": { "name": "xin24m", "rate": 24000000 },
	"clk-fixed@1": { "name": "xin10m", "rate": 10000000 },
	"clk-fixed@2": { "name": "xin32k", "rate": 32768 },

	"clk-link": { "parent": "xin24m", "name": "uart0" },
	"clk-link": { "parent": "xin24m", "name": "uart1" },
	"clk-link": { "parent": "xin24m", "name": "uart2" },
	"clk-link": { "parent": "xin24m", "name": "uart3" },
	"clk-link": { "parent": "xin24m", "name": "uart4" },
	"clk-link": { "parent": "xin24m", "name": "uart5" },

	"uart-16550@0x02500000": {
		"clock-name": "uart0",
		"reset": -1,
		"txd-gpio": -1,
		"txd-gpio-config": -1,
		"rxd-gpio": -1,
		"rxd-gpio-config": -1,
		"baud-rates": 115200,
		"data-bits": 8,
		"parity-bits": 0,
		"stop-bits": 1
	},

	"uart-16550@0x02500400": {
		"clock-name": "uart1",
		"reset": -1,
		"txd-gpio": -1,
		"txd-gpio-config": -1,
		"rxd-gpio": -1,
		"rxd-gpio-config": -1,
		"baud-rates": 115200,
		"data-bits": 8,
		"parity-bits": 0,
		"stop-bits": 1
	},

	"uart-16550@0x02500800": {
		"clock-name": "uart2",
		"reset": -1,
		"txd-gpio": -1,
		"txd-gpio-config": -1,
		"rxd-gpio": -1,
		"rxd-gpio-config": -1,
		"baud-rates": 115200,
		"data-bits": 8,
		"parity-bits": 0,
		"stop-bits": 1
	},

	"uart-16550@0x02500c00": {
		"clock-name": "uart3",
		"reset": -1,
		"txd-gpio": -1,
		"txd-gpio-config": -1,
		"rxd-gpio": -1,
		"rxd-gpio-config": -1,
		"baud-rates": 115200,
		"data-bits": 8,
		"parity-bits": 0,
		"stop-bits": 1
	},

	"uart-16550@0x02501000": {
		"clock-name": "uart4",
		"reset": -1,
		"txd-gpio": -1,
		"txd-gpio-config": -1,
		"rxd-gpio": -1,
		"rxd-gpio-config": -1,
		"baud-rates": 115200,
		"data-bits": 8,
		"parity-bits": 0,
		"stop-bits": 1
	},

	"uart-16550@0x02501400": {
		"clock-name": "uart5",
		"reset": -1,
		"txd-gpio": -1,
		"txd-gpio-config": -1,
		"rxd-gpio": -1,
		"rxd-gpio-config": -1,
		"baud-rates": 115200,
		"data-bits": 8,
		"parity-bits": 0,
		"stop-bits": 1
	},

	"console-uart@0": {
		"uart-bus": "uart-16550.0"
	}
}
