{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1376341200051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1376341200051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 13:59:59 2013 " "Processing started: Mon Aug 12 13:59:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1376341200051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1376341200051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1376341200051 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1376341203549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_add " "Found entity 1: mul_add" {  } { { "mul_add.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1376341203604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376341203604 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ModExp.v(82) " "Verilog HDL information at ModExp.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1376341203607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S0 s0 ModExp.v(37) " "Verilog HDL Declaration information at ModExp.v(37): object \"S0\" differs only in case from object \"s0\" in the same scope" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1376341203607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.v 1 1 " "Found 1 design units, including 1 entities, in source file modexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp " "Found entity 1: ModExp" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1376341203607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376341203607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376341203608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModExp " "Elaborating entity \"ModExp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1376341203724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(76) " "Verilog HDL assignment warning at ModExp.v(76): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341203805 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(77) " "Verilog HDL assignment warning at ModExp.v(77): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341203806 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(102) " "Verilog HDL assignment warning at ModExp.v(102): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341203826 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(103) " "Verilog HDL assignment warning at ModExp.v(103): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341203826 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(112) " "Verilog HDL assignment warning at ModExp.v(112): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341203826 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(159) " "Verilog HDL assignment warning at ModExp.v(159): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204059 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(166) " "Verilog HDL assignment warning at ModExp.v(166): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204119 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(190) " "Verilog HDL assignment warning at ModExp.v(190): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204131 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(208) " "Verilog HDL assignment warning at ModExp.v(208): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204147 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(224) " "Verilog HDL assignment warning at ModExp.v(224): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204148 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(260) " "Verilog HDL assignment warning at ModExp.v(260): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204160 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(279) " "Verilog HDL assignment warning at ModExp.v(279): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204195 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(296) " "Verilog HDL assignment warning at ModExp.v(296): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204197 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(298) " "Verilog HDL assignment warning at ModExp.v(298): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204197 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(323) " "Verilog HDL assignment warning at ModExp.v(323): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204211 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(328) " "Verilog HDL assignment warning at ModExp.v(328): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204211 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(329) " "Verilog HDL assignment warning at ModExp.v(329): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204211 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(338) " "Verilog HDL assignment warning at ModExp.v(338): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204277 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(371) " "Verilog HDL assignment warning at ModExp.v(371): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204290 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(389) " "Verilog HDL assignment warning at ModExp.v(389): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204304 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(405) " "Verilog HDL assignment warning at ModExp.v(405): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204305 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(441) " "Verilog HDL assignment warning at ModExp.v(441): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204318 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(460) " "Verilog HDL assignment warning at ModExp.v(460): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204338 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(477) " "Verilog HDL assignment warning at ModExp.v(477): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204340 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(479) " "Verilog HDL assignment warning at ModExp.v(479): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204340 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(501) " "Verilog HDL assignment warning at ModExp.v(501): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204350 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(508) " "Verilog HDL assignment warning at ModExp.v(508): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204353 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(512) " "Verilog HDL assignment warning at ModExp.v(512): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204353 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(519) " "Verilog HDL assignment warning at ModExp.v(519): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204354 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(562) " "Verilog HDL assignment warning at ModExp.v(562): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204423 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(578) " "Verilog HDL assignment warning at ModExp.v(578): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204424 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(614) " "Verilog HDL assignment warning at ModExp.v(614): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204436 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(633) " "Verilog HDL assignment warning at ModExp.v(633): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204461 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(650) " "Verilog HDL assignment warning at ModExp.v(650): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204463 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(652) " "Verilog HDL assignment warning at ModExp.v(652): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204463 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(674) " "Verilog HDL assignment warning at ModExp.v(674): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204473 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(680) " "Verilog HDL assignment warning at ModExp.v(680): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204473 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(681) " "Verilog HDL assignment warning at ModExp.v(681): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204473 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(689) " "Verilog HDL assignment warning at ModExp.v(689): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204474 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(690) " "Verilog HDL assignment warning at ModExp.v(690): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204474 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(717) " "Verilog HDL assignment warning at ModExp.v(717): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204527 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(738) " "Verilog HDL assignment warning at ModExp.v(738): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204549 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(757) " "Verilog HDL assignment warning at ModExp.v(757): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204570 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(773) " "Verilog HDL assignment warning at ModExp.v(773): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204572 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(809) " "Verilog HDL assignment warning at ModExp.v(809): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204584 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(828) " "Verilog HDL assignment warning at ModExp.v(828): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204607 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(845) " "Verilog HDL assignment warning at ModExp.v(845): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204608 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(847) " "Verilog HDL assignment warning at ModExp.v(847): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204609 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(869) " "Verilog HDL assignment warning at ModExp.v(869): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204619 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(874) " "Verilog HDL assignment warning at ModExp.v(874): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204619 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(875) " "Verilog HDL assignment warning at ModExp.v(875): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204620 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(883) " "Verilog HDL assignment warning at ModExp.v(883): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204678 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(902) " "Verilog HDL assignment warning at ModExp.v(902): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376341204681 "|ModExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_add mul_add:mul_add0 " "Elaborating entity \"mul_add\" for hierarchy \"mul_add:mul_add0\"" {  } { { "ModExp.v" "mul_add0" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1376341233318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1376341304023 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mul_add:mul_add0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mul_add:mul_add0\|Mult0\"" {  } { { "mul_add.v" "Mult0" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1376341373659 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1376341373659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_add:mul_add0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mul_add:mul_add0\|lpm_mult:Mult0\"" {  } { { "mul_add.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1376341373733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_add:mul_add0\|lpm_mult:Mult0 " "Instantiated megafunction \"mul_add:mul_add0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376341373733 ""}  } { { "mul_add.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1376341373733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gat " "Found entity 1: mult_gat" {  } { { "db/mult_gat.tdf" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/db/mult_gat.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1376341373829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376341373829 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1376341384091 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1258 " "Ignored 1258 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1258 " "Ignored 1258 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1376341384512 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1376341384512 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1376341388625 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1376341388625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1376341432055 "|ModExp|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_state\[4\] GND " "Pin \"exp_state\[4\]\" is stuck at GND" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1376341432055 "|ModExp|exp_state[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1376341432055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.map.smsg " "Generated suppressed messages file K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1376341506980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1376341510429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1376341510429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65704 " "Implemented 65704 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1376341514953 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1376341514953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65546 " "Implemented 65546 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1376341514953 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1376341514953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1376341514953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1466 " "Peak virtual memory: 1466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1376341515017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 14:05:15 2013 " "Processing ended: Mon Aug 12 14:05:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1376341515017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:16 " "Elapsed time: 00:05:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1376341515017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:14 " "Total CPU time (on all processors): 00:05:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1376341515017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1376341515017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1376341516898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1376341516898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 14:05:16 2013 " "Processing started: Mon Aug 12 14:05:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1376341516898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1376341516898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1376341516899 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1376341519491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModExp EP2C50F484C6 " "Selected device EP2C50F484C6 for design \"ModExp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1376341519953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1376341519986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1376341519986 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1376341520608 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1376341520624 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1376341521721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1376341521721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1376341521721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1376341521721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 86194 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1376341521806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 86195 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1376341521806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 86196 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1376341521806 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1376341521806 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ModExp.sdc " "Synopsys Design Constraints File file not found: 'ModExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1376341527773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1376341527773 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1376341528886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1376341534917 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 7 0 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 135 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1376341534917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1376341534917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "z0\[63\]~66 " "Destination node z0\[63\]~66" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z0[63]~66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 61376 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376341534917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[0\]~71 " "Destination node x0\[0\]~71" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x0[0]~71 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 65555 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376341534917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[63\]~75 " "Destination node x0\[63\]~75" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x0[63]~75 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 65646 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376341534917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m\[63\]~65 " "Destination node m\[63\]~65" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m[63]~65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 81990 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376341534917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1376341534917 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 8 0 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 136 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1376341534917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1376341540969 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1376341541069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1376341541077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1376341541178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1376341541315 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1376341541412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1376341546139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "256 Embedded multiplier block " "Packed 256 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1376341550757 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "192 " "Created 192 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1376341550757 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1376341550757 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1376341551807 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376341566419 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|reset~clkctrl " "Asynchronous signal \|ModExp\|reset~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1376341567008 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1376341567008 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "1 0 " "Found 1 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1376341567008 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1376341567008 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1376341567068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376341567795 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 898 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 898 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376341581595 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376341581643 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376341607171 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376341607171 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376341611417 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:05 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1376341617110 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:36 " "Fitter preparation operations ending: elapsed time is 00:01:36" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376341617629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1376341623942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:49 " "Fitter placement preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376341672702 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "fitting " "Starting physical synthesis optimizations for fitting" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1376341673198 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376341674901 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_AREA" "fanout splitting 4 0 " "Physical synthesis algorithm fanout splitting complete: estimated area improvement of 4 combinational logic elements and 0 registers" {  } {  } 0 128004 "Physical synthesis algorithm %1!s! complete: estimated area improvement of %2!d! combinational logic elements and %3!d! registers" 0 0 "" 0 -1 1376341685565 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic to memory mapping " "Starting physical synthesis algorithm logic to memory mapping" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376341685566 ""}
{ "Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_COUNT" "0 " "Logic to memory mapping created 0 memory blocks" {  } {  } 0 128034 "Logic to memory mapping created %1!d! memory blocks" 0 0 "" 0 -1 1376341889482 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_AREA" "logic to memory mapping 0 0 " "Physical synthesis algorithm logic to memory mapping complete: estimated area improvement of 0 combinational logic elements and 0 registers" {  } {  } 0 128004 "Physical synthesis algorithm %1!s! complete: estimated area improvement of %2!d! combinational logic elements and %3!d! registers" 0 0 "" 0 -1 1376341889582 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376341889583 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_AREA" "fanout splitting 0 0 " "Physical synthesis algorithm fanout splitting complete: estimated area improvement of 0 combinational logic elements and 0 registers" {  } {  } 0 128004 "Physical synthesis algorithm %1!s! complete: estimated area improvement of %2!d! combinational logic elements and %3!d! registers" 0 0 "" 0 -1 1376341892460 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "fitting 00:03:39 " "Physical synthesis optimizations for fitting complete: elapsed CPU time is 00:03:39" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1376341892502 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:03:40 " "Fitter preparation operations ending: elapsed time is 00:03:40" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376341893012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1376341899400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:49 " "Fitter placement preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376341948245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376341949832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1376341957323 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "3546 3158 " "Fitter requires 3546 LABs to implement the project, but the device contains only 3158 LABs" {  } { { "k:/altera/12.1sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "K:/altera/12.1sp1/ModExp 2.0 - copied/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the project, but the device contains only %2!d! LABs" 0 0 "" 0 -1 1376342005933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:49 " "Fitter placement preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376342006007 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1 1376342017682 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1376342017697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.fit.smsg " "Generated suppressed messages file K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1376342020094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1253 " "Peak virtual memory: 1253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1376342020836 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 12 14:13:40 2013 " "Processing ended: Mon Aug 12 14:13:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1376342020836 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:08:24 " "Elapsed time: 00:08:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1376342020836 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:08:23 " "Total CPU time (on all processors): 00:08:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1376342020836 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1376342020836 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 61 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 61 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1376342021720 ""}
