10:20:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
10:20:11 INFO  : Registering command handlers for Vitis TCF services
10:20:14 INFO  : XSCT server has started successfully.
10:20:14 INFO  : Successfully done setting XSCT server connection channel  
10:20:14 INFO  : plnx-install-location is set to ''
10:20:14 INFO  : Successfully done setting workspace for the tool. 
10:20:14 INFO  : Successfully done query RDI_DATADIR 
10:20:15 INFO  : Platform repository initialization has completed.
10:21:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:21:50 INFO  : [Import] Updating active build configuration of the system project 'FFT_demo_AXIS_system' to 'Debug' after the import.
11:22:01 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:22:58 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:22:58 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:22:58 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
11:23:06 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:23:06 INFO  : The file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:23:06 INFO  : The file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
11:23:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
11:23:06 INFO  : The file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:23:13 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
11:28:27 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
11:29:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
11:29:50 INFO  : XSCT server has started successfully.
11:29:50 INFO  : plnx-install-location is set to ''
11:29:50 INFO  : Successfully done setting XSCT server connection channel  
11:29:50 INFO  : Successfully done setting workspace for the tool. 
11:29:54 INFO  : Platform repository initialization has completed.
11:29:55 INFO  : Registering command handlers for Vitis TCF services
11:30:02 INFO  : Successfully done query RDI_DATADIR 
11:30:06 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
11:50:36 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:50:46 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:50:46 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:51:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:51:37 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:54:20 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:54:48 ERROR : Hardaware specification file used in the launch configuration 'SystemDebugger_FFT_demo_AXIS_system_Standalone' doesn't exist at the location 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:55:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:55:14 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:55:15 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
11:55:24 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:55:24 INFO  : The file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:55:24 INFO  : The file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
11:55:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
11:55:24 INFO  : The file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:55:42 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
11:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
11:55:47 INFO  : 'jtag frequency' command is executed.
11:55:47 INFO  : Context for 'APU' is selected.
11:55:47 INFO  : System reset is completed.
11:55:50 INFO  : 'after 3000' command is executed.
11:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
11:55:52 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
11:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:52 INFO  : Context for 'APU' is selected.
11:55:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:52 INFO  : Context for 'APU' is selected.
11:55:52 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
11:55:53 INFO  : 'ps7_init' command is executed.
11:55:53 INFO  : 'ps7_post_config' command is executed.
11:55:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:55:54 INFO  : Context for processor 'microblaze_0' is selected.
11:55:54 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
11:55:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
11:55:54 INFO  : 'jtag frequency' command is executed.
11:55:54 INFO  : Context for 'APU' is selected.
11:55:54 INFO  : Context for processor 'microblaze_0' is selected.
11:55:54 INFO  : System reset is completed.
11:55:54 ERROR : Already running
11:55:57 INFO  : 'after 3000' command is executed.
11:55:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
11:55:59 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
11:55:59 INFO  : Context for 'APU' is selected.
11:55:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:59 INFO  : Context for 'APU' is selected.
11:55:59 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
11:56:00 INFO  : 'ps7_init' command is executed.
11:56:00 INFO  : 'ps7_post_config' command is executed.
11:56:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:56:00 INFO  : Context for processor 'microblaze_0' is selected.
11:56:00 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
11:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:00 INFO  : Context for processor 'microblaze_0' is selected.
11:56:00 INFO  : 'con' command is executed.
11:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:56:00 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
12:07:40 INFO  : Disconnected from the channel tcfchan#6.
12:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
12:07:40 INFO  : 'jtag frequency' command is executed.
12:07:40 INFO  : Context for 'APU' is selected.
12:07:40 INFO  : System reset is completed.
12:07:43 INFO  : 'after 3000' command is executed.
12:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
12:07:44 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
12:07:44 INFO  : Context for 'APU' is selected.
12:07:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:07:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:44 INFO  : Context for 'APU' is selected.
12:07:44 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
12:07:45 INFO  : 'ps7_init' command is executed.
12:07:45 INFO  : 'ps7_post_config' command is executed.
12:07:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:07:45 INFO  : Context for processor 'microblaze_0' is selected.
12:07:45 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
12:07:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:45 INFO  : Context for processor 'microblaze_0' is selected.
12:07:45 INFO  : 'con' command is executed.
12:07:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:07:45 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
12:10:22 INFO  : Disconnected from the channel tcfchan#7.
12:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
12:10:22 INFO  : 'jtag frequency' command is executed.
12:10:22 INFO  : Context for 'APU' is selected.
12:10:23 INFO  : System reset is completed.
12:10:26 INFO  : 'after 3000' command is executed.
12:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
12:10:27 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
12:10:27 INFO  : Context for 'APU' is selected.
12:10:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:27 INFO  : Context for 'APU' is selected.
12:10:27 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
12:10:28 INFO  : 'ps7_init' command is executed.
12:10:28 INFO  : 'ps7_post_config' command is executed.
12:10:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:10:28 INFO  : Context for processor 'microblaze_0' is selected.
12:10:28 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
12:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:28 INFO  : Context for processor 'microblaze_0' is selected.
12:10:28 INFO  : 'con' command is executed.
12:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:10:28 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
12:39:19 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
12:39:46 INFO  : Disconnected from the channel tcfchan#8.
12:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
12:39:47 INFO  : 'jtag frequency' command is executed.
12:39:47 INFO  : Context for 'APU' is selected.
12:39:47 INFO  : System reset is completed.
12:39:50 INFO  : 'after 3000' command is executed.
12:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
12:39:51 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
12:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:51 INFO  : Context for 'APU' is selected.
12:39:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:39:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:51 INFO  : Context for 'APU' is selected.
12:39:51 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
12:39:51 INFO  : 'ps7_init' command is executed.
12:39:52 INFO  : 'ps7_post_config' command is executed.
12:39:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:39:52 INFO  : Context for processor 'microblaze_0' is selected.
12:39:52 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
12:39:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
12:39:52 INFO  : 'jtag frequency' command is executed.
12:39:52 INFO  : Context for 'APU' is selected.
12:39:52 INFO  : Context for processor 'microblaze_0' is selected.
12:39:52 INFO  : System reset is completed.
12:39:52 INFO  : 'con' command is executed.
12:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:39:52 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
12:39:55 INFO  : 'after 3000' command is executed.
12:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
12:39:56 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
12:39:56 INFO  : Context for 'APU' is selected.
12:39:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:56 INFO  : Context for 'APU' is selected.
12:39:57 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
12:39:57 INFO  : 'ps7_init' command is executed.
12:39:57 INFO  : 'ps7_post_config' command is executed.
12:39:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:39:57 INFO  : Context for processor 'microblaze_0' is selected.
12:39:57 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
12:39:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:57 INFO  : Context for processor 'microblaze_0' is selected.
12:39:57 INFO  : 'con' command is executed.
12:39:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:39:57 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
12:40:22 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
12:40:34 INFO  : Disconnected from the channel tcfchan#9.
12:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
12:40:34 INFO  : 'jtag frequency' command is executed.
12:40:34 INFO  : Context for 'APU' is selected.
12:40:34 INFO  : System reset is completed.
12:40:37 INFO  : 'after 3000' command is executed.
12:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
12:40:38 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
12:40:38 INFO  : Context for 'APU' is selected.
12:40:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:38 INFO  : Context for 'APU' is selected.
12:40:38 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
12:40:39 INFO  : 'ps7_init' command is executed.
12:40:39 INFO  : 'ps7_post_config' command is executed.
12:40:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
12:40:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:40:39 INFO  : 'jtag frequency' command is executed.
12:40:39 INFO  : Context for processor 'microblaze_0' is selected.
12:40:39 INFO  : Context for 'APU' is selected.
12:40:39 ERROR : Code 16 Time 1709746839323 Format {Invalid context}
12:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
----------------End of Script----------------

12:40:39 ERROR : Code 16 Time 1709746839323 Format {Invalid context}
12:40:40 INFO  : System reset is completed.
12:40:43 INFO  : 'after 3000' command is executed.
12:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
12:40:44 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
12:40:44 INFO  : Context for 'APU' is selected.
12:40:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:44 INFO  : Context for 'APU' is selected.
12:40:44 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
12:40:44 INFO  : 'ps7_init' command is executed.
12:40:44 INFO  : 'ps7_post_config' command is executed.
12:40:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:40:44 INFO  : Context for processor 'microblaze_0' is selected.
12:40:45 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
12:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:45 INFO  : Context for processor 'microblaze_0' is selected.
12:40:45 INFO  : 'con' command is executed.
12:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:40:45 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
12:41:26 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
12:41:32 INFO  : Disconnected from the channel tcfchan#10.
12:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
12:41:32 INFO  : 'jtag frequency' command is executed.
12:41:32 INFO  : Context for 'APU' is selected.
12:41:32 INFO  : System reset is completed.
12:41:35 INFO  : 'after 3000' command is executed.
12:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
12:41:36 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
12:41:36 INFO  : Context for 'APU' is selected.
12:41:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:36 INFO  : Context for 'APU' is selected.
12:41:36 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
12:41:37 INFO  : 'ps7_init' command is executed.
12:41:37 INFO  : 'ps7_post_config' command is executed.
12:41:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:41:37 INFO  : Context for processor 'microblaze_0' is selected.
12:41:37 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
12:41:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:37 INFO  : Context for processor 'microblaze_0' is selected.
12:41:37 INFO  : 'con' command is executed.
12:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:41:37 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:44:24 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:44:36 INFO  : Disconnected from the channel tcfchan#11.
18:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:44:37 INFO  : 'jtag frequency' command is executed.
18:44:37 INFO  : Context for 'APU' is selected.
18:44:37 INFO  : System reset is completed.
18:44:40 INFO  : 'after 3000' command is executed.
18:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:44:41 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:44:41 INFO  : Context for 'APU' is selected.
18:44:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:42 INFO  : Context for 'APU' is selected.
18:44:42 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:44:42 INFO  : 'ps7_init' command is executed.
18:44:42 INFO  : 'ps7_post_config' command is executed.
18:44:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:44:42 INFO  : Context for processor 'microblaze_0' is selected.
18:44:43 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:43 INFO  : Context for processor 'microblaze_0' is selected.
18:44:43 INFO  : 'con' command is executed.
18:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:44:43 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:46:36 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:46:39 INFO  : Disconnected from the channel tcfchan#12.
18:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:46:40 INFO  : 'jtag frequency' command is executed.
18:46:40 INFO  : Context for 'APU' is selected.
18:46:40 INFO  : System reset is completed.
18:46:43 INFO  : 'after 3000' command is executed.
18:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:46:44 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:46:44 INFO  : Context for 'APU' is selected.
18:46:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:46:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:44 INFO  : Context for 'APU' is selected.
18:46:44 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:46:45 INFO  : 'ps7_init' command is executed.
18:46:45 INFO  : 'ps7_post_config' command is executed.
18:46:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:46:45 INFO  : Context for processor 'microblaze_0' is selected.
18:46:45 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:46:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:45 INFO  : Context for processor 'microblaze_0' is selected.
18:46:45 INFO  : 'con' command is executed.
18:46:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:46:45 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:47:35 INFO  : Disconnected from the channel tcfchan#13.
18:47:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:47:35 INFO  : 'jtag frequency' command is executed.
18:47:35 INFO  : Context for 'APU' is selected.
18:47:35 INFO  : System reset is completed.
18:47:38 INFO  : 'after 3000' command is executed.
18:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:47:39 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:47:39 INFO  : Context for 'APU' is selected.
18:47:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:40 INFO  : Context for 'APU' is selected.
18:47:40 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:47:40 INFO  : 'ps7_init' command is executed.
18:47:40 INFO  : 'ps7_post_config' command is executed.
18:47:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:47:40 INFO  : Context for processor 'microblaze_0' is selected.
18:47:40 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:40 INFO  : Context for processor 'microblaze_0' is selected.
18:47:40 INFO  : 'con' command is executed.
18:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:47:40 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:48:12 INFO  : Disconnected from the channel tcfchan#14.
18:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:48:12 INFO  : 'jtag frequency' command is executed.
18:48:12 INFO  : Context for 'APU' is selected.
18:48:12 INFO  : System reset is completed.
18:48:15 INFO  : 'after 3000' command is executed.
18:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:48:16 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:48:16 INFO  : Context for 'APU' is selected.
18:48:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:16 INFO  : Context for 'APU' is selected.
18:48:16 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:48:17 INFO  : 'ps7_init' command is executed.
18:48:17 INFO  : 'ps7_post_config' command is executed.
18:48:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:48:17 INFO  : Context for processor 'microblaze_0' is selected.
18:48:17 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:48:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:17 INFO  : Context for processor 'microblaze_0' is selected.
18:48:17 INFO  : 'con' command is executed.
18:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:48:17 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:48:46 INFO  : Disconnected from the channel tcfchan#15.
18:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:48:46 INFO  : 'jtag frequency' command is executed.
18:48:46 INFO  : Context for 'APU' is selected.
18:48:47 INFO  : System reset is completed.
18:48:50 INFO  : 'after 3000' command is executed.
18:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:48:51 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:48:51 INFO  : Context for 'APU' is selected.
18:48:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:51 INFO  : Context for 'APU' is selected.
18:48:51 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:48:51 INFO  : 'ps7_init' command is executed.
18:48:51 INFO  : 'ps7_post_config' command is executed.
18:48:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:48:51 INFO  : Context for processor 'microblaze_0' is selected.
18:48:52 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:52 INFO  : Context for processor 'microblaze_0' is selected.
18:48:52 INFO  : 'con' command is executed.
18:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:48:52 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:49:30 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:49:34 INFO  : Disconnected from the channel tcfchan#16.
18:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:49:34 INFO  : 'jtag frequency' command is executed.
18:49:34 INFO  : Context for 'APU' is selected.
18:49:34 INFO  : System reset is completed.
18:49:37 INFO  : 'after 3000' command is executed.
18:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:49:39 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:49:39 INFO  : Context for 'APU' is selected.
18:49:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:39 INFO  : Context for 'APU' is selected.
18:49:39 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:49:39 INFO  : 'ps7_init' command is executed.
18:49:39 INFO  : 'ps7_post_config' command is executed.
18:49:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:49:39 INFO  : Context for processor 'microblaze_0' is selected.
18:49:40 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:40 INFO  : Context for processor 'microblaze_0' is selected.
18:49:40 INFO  : 'con' command is executed.
18:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:49:40 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:49:41 INFO  : Disconnected from the channel tcfchan#17.
18:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:49:42 INFO  : 'jtag frequency' command is executed.
18:49:42 INFO  : Context for 'APU' is selected.
18:49:42 INFO  : System reset is completed.
18:49:45 INFO  : 'after 3000' command is executed.
18:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:49:46 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:49:46 INFO  : Context for 'APU' is selected.
18:49:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:46 INFO  : Context for 'APU' is selected.
18:49:46 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:49:47 INFO  : 'ps7_init' command is executed.
18:49:47 INFO  : 'ps7_post_config' command is executed.
18:49:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:49:47 INFO  : Context for processor 'microblaze_0' is selected.
18:49:47 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:47 INFO  : Context for processor 'microblaze_0' is selected.
18:49:47 INFO  : 'con' command is executed.
18:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:49:47 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:50:13 INFO  : Disconnected from the channel tcfchan#18.
18:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:50:13 INFO  : 'jtag frequency' command is executed.
18:50:13 INFO  : Context for 'APU' is selected.
18:50:13 INFO  : System reset is completed.
18:50:16 INFO  : 'after 3000' command is executed.
18:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:50:18 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:50:18 INFO  : Context for 'APU' is selected.
18:50:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:18 INFO  : Context for 'APU' is selected.
18:50:18 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:50:18 INFO  : 'ps7_init' command is executed.
18:50:18 INFO  : 'ps7_post_config' command is executed.
18:50:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:50:18 INFO  : Context for processor 'microblaze_0' is selected.
18:50:18 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:50:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:19 INFO  : Context for processor 'microblaze_0' is selected.
18:50:19 INFO  : 'con' command is executed.
18:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:50:19 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:50:46 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:50:50 INFO  : Disconnected from the channel tcfchan#19.
18:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:50:51 INFO  : 'jtag frequency' command is executed.
18:50:51 INFO  : Context for 'APU' is selected.
18:50:51 INFO  : System reset is completed.
18:50:54 INFO  : 'after 3000' command is executed.
18:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:50:55 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:50:55 INFO  : Context for 'APU' is selected.
18:50:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:50:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:55 INFO  : Context for 'APU' is selected.
18:50:55 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:50:56 INFO  : 'ps7_init' command is executed.
18:50:56 INFO  : 'ps7_post_config' command is executed.
18:50:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:50:56 INFO  : Context for processor 'microblaze_0' is selected.
18:50:56 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:50:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:56 INFO  : Context for processor 'microblaze_0' is selected.
18:50:56 INFO  : 'con' command is executed.
18:50:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:50:56 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:50:57 INFO  : 'jtag frequency' command is executed.
18:50:57 INFO  : Context for 'APU' is selected.
18:50:57 INFO  : System reset is completed.
18:51:00 INFO  : 'after 3000' command is executed.
18:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:51:02 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:51:02 INFO  : Context for 'APU' is selected.
18:51:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:02 INFO  : Context for 'APU' is selected.
18:51:02 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:51:02 INFO  : 'ps7_init' command is executed.
18:51:02 INFO  : 'ps7_post_config' command is executed.
18:51:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:51:02 INFO  : Context for processor 'microblaze_0' is selected.
18:51:03 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:03 INFO  : Context for processor 'microblaze_0' is selected.
18:51:03 INFO  : 'con' command is executed.
18:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:51:03 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:51:27 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:51:32 INFO  : Disconnected from the channel tcfchan#20.
18:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:51:33 INFO  : 'jtag frequency' command is executed.
18:51:33 INFO  : Context for 'APU' is selected.
18:51:33 INFO  : System reset is completed.
18:51:36 INFO  : 'after 3000' command is executed.
18:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:51:37 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:51:37 INFO  : Context for 'APU' is selected.
18:51:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:51:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:37 INFO  : Context for 'APU' is selected.
18:51:37 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:51:38 INFO  : 'ps7_init' command is executed.
18:51:38 INFO  : 'ps7_post_config' command is executed.
18:51:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:51:38 INFO  : Context for processor 'microblaze_0' is selected.
18:51:38 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:51:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:38 INFO  : Context for processor 'microblaze_0' is selected.
18:51:39 INFO  : 'con' command is executed.
18:51:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:51:39 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:52:43 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:52:48 INFO  : Disconnected from the channel tcfchan#21.
18:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:52:48 INFO  : 'jtag frequency' command is executed.
18:52:48 INFO  : Context for 'APU' is selected.
18:52:48 INFO  : System reset is completed.
18:52:51 INFO  : 'after 3000' command is executed.
18:52:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:52:53 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:52:53 INFO  : Context for 'APU' is selected.
18:52:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:53 INFO  : Context for 'APU' is selected.
18:52:53 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:52:53 INFO  : 'ps7_init' command is executed.
18:52:53 INFO  : 'ps7_post_config' command is executed.
18:52:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:52:53 INFO  : Context for processor 'microblaze_0' is selected.
18:52:53 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:54 INFO  : Context for processor 'microblaze_0' is selected.
18:52:54 INFO  : 'con' command is executed.
18:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:52:54 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:54:49 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:54:53 INFO  : Disconnected from the channel tcfchan#22.
18:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:54:53 INFO  : 'jtag frequency' command is executed.
18:54:53 INFO  : Context for 'APU' is selected.
18:54:53 INFO  : System reset is completed.
18:54:56 INFO  : 'after 3000' command is executed.
18:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:54:57 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:54:57 INFO  : Context for 'APU' is selected.
18:54:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:57 INFO  : Context for 'APU' is selected.
18:54:57 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:54:59 INFO  : 'ps7_init' command is executed.
18:54:59 INFO  : 'ps7_post_config' command is executed.
18:54:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:54:59 INFO  : Context for processor 'microblaze_0' is selected.
18:54:59 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:59 INFO  : Context for processor 'microblaze_0' is selected.
18:54:59 INFO  : 'con' command is executed.
18:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:54:59 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:55:00 INFO  : Disconnected from the channel tcfchan#23.
18:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:55:01 INFO  : 'jtag frequency' command is executed.
18:55:01 INFO  : Context for 'APU' is selected.
18:55:01 INFO  : System reset is completed.
18:55:04 INFO  : 'after 3000' command is executed.
18:55:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:55:05 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:55:06 INFO  : Context for 'APU' is selected.
18:55:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:06 INFO  : Context for 'APU' is selected.
18:55:06 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:55:07 INFO  : 'ps7_init' command is executed.
18:55:07 INFO  : 'ps7_post_config' command is executed.
18:55:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:55:07 INFO  : Context for processor 'microblaze_0' is selected.
18:55:07 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:07 INFO  : Context for processor 'microblaze_0' is selected.
18:55:07 INFO  : 'con' command is executed.
18:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:55:07 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:57:01 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:57:51 INFO  : Disconnected from the channel tcfchan#24.
18:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:57:51 INFO  : 'jtag frequency' command is executed.
18:57:51 INFO  : Context for 'APU' is selected.
18:57:51 INFO  : System reset is completed.
18:57:54 INFO  : 'after 3000' command is executed.
18:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:57:56 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:57:56 INFO  : Context for 'APU' is selected.
18:57:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:57:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:56 INFO  : Context for 'APU' is selected.
18:57:56 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:57:56 INFO  : 'ps7_init' command is executed.
18:57:56 INFO  : 'ps7_post_config' command is executed.
18:57:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:57:56 INFO  : Context for processor 'microblaze_0' is selected.
18:57:56 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:57:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:56 INFO  : Context for processor 'microblaze_0' is selected.
18:57:56 INFO  : 'con' command is executed.
18:57:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:57:56 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
19:00:09 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
19:00:22 INFO  : Disconnected from the channel tcfchan#25.
19:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
19:00:23 INFO  : 'jtag frequency' command is executed.
19:00:23 INFO  : Context for 'APU' is selected.
19:00:23 INFO  : System reset is completed.
19:00:26 INFO  : 'after 3000' command is executed.
19:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
19:00:27 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
19:00:27 INFO  : Context for 'APU' is selected.
19:00:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:00:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:27 INFO  : Context for 'APU' is selected.
19:00:27 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
19:00:28 INFO  : 'ps7_init' command is executed.
19:00:28 INFO  : 'ps7_post_config' command is executed.
19:00:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:00:28 INFO  : Context for processor 'microblaze_0' is selected.
19:00:28 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
19:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:28 INFO  : Context for processor 'microblaze_0' is selected.
19:00:28 INFO  : 'con' command is executed.
19:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:00:28 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
19:02:02 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
19:02:17 INFO  : Disconnected from the channel tcfchan#26.
19:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
19:02:17 INFO  : 'jtag frequency' command is executed.
19:02:17 INFO  : Context for 'APU' is selected.
19:02:17 INFO  : System reset is completed.
19:02:20 INFO  : 'after 3000' command is executed.
19:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
19:02:21 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
19:02:21 INFO  : Context for 'APU' is selected.
19:02:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:21 INFO  : Context for 'APU' is selected.
19:02:21 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
19:02:22 INFO  : 'ps7_init' command is executed.
19:02:22 INFO  : 'ps7_post_config' command is executed.
19:02:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:02:22 INFO  : Context for processor 'microblaze_0' is selected.
19:02:22 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
19:02:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:23 INFO  : Context for processor 'microblaze_0' is selected.
19:02:23 INFO  : 'con' command is executed.
19:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:02:23 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:13:58 INFO  : Disconnected from the channel tcfchan#27.
10:02:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
10:02:38 INFO  : XSCT server has started successfully.
10:02:38 INFO  : Successfully done setting XSCT server connection channel  
10:02:38 INFO  : plnx-install-location is set to ''
10:02:38 INFO  : Successfully done setting workspace for the tool. 
10:02:42 INFO  : Platform repository initialization has completed.
10:02:43 INFO  : Registering command handlers for Vitis TCF services
10:02:47 INFO  : Successfully done query RDI_DATADIR 
13:59:29 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
13:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
13:59:36 INFO  : 'jtag frequency' command is executed.
13:59:37 INFO  : Context for 'APU' is selected.
13:59:37 INFO  : System reset is completed.
13:59:40 INFO  : 'after 3000' command is executed.
13:59:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
13:59:41 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
13:59:41 INFO  : Context for 'APU' is selected.
13:59:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:59:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:41 INFO  : Context for 'APU' is selected.
13:59:41 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
13:59:42 INFO  : 'ps7_init' command is executed.
13:59:42 INFO  : 'ps7_post_config' command is executed.
13:59:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:59:42 INFO  : Context for processor 'microblaze_0' is selected.
13:59:42 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
13:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:42 INFO  : Context for processor 'microblaze_0' is selected.
13:59:42 INFO  : 'con' command is executed.
13:59:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:59:42 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:00:47 INFO  : Disconnected from the channel tcfchan#1.
14:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:00:48 INFO  : 'jtag frequency' command is executed.
14:00:48 INFO  : Context for 'APU' is selected.
14:00:48 INFO  : System reset is completed.
14:00:51 INFO  : 'after 3000' command is executed.
14:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:00:52 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:00:52 INFO  : Context for 'APU' is selected.
14:00:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:54 INFO  : Context for 'APU' is selected.
14:00:54 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:00:55 INFO  : 'ps7_init' command is executed.
14:00:55 INFO  : 'ps7_post_config' command is executed.
14:00:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:00:55 INFO  : Context for processor 'microblaze_0' is selected.
14:00:55 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:55 INFO  : Context for processor 'microblaze_0' is selected.
14:00:55 INFO  : 'con' command is executed.
14:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:00:55 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:02:12 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:02:14 INFO  : Disconnected from the channel tcfchan#2.
14:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:02:15 INFO  : 'jtag frequency' command is executed.
14:02:15 INFO  : Context for 'APU' is selected.
14:02:15 INFO  : System reset is completed.
14:02:18 INFO  : 'after 3000' command is executed.
14:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:02:19 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:02:19 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:21 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:02:21 INFO  : 'ps7_init' command is executed.
14:02:21 INFO  : 'ps7_post_config' command is executed.
14:02:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:02:21 INFO  : Context for processor 'microblaze_0' is selected.
14:02:21 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:21 INFO  : Context for processor 'microblaze_0' is selected.
14:02:21 INFO  : 'con' command is executed.
14:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:02:21 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:09:16 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:09:27 INFO  : Disconnected from the channel tcfchan#3.
14:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:09:27 INFO  : 'jtag frequency' command is executed.
14:09:27 INFO  : Context for 'APU' is selected.
14:09:27 INFO  : System reset is completed.
14:09:30 INFO  : 'after 3000' command is executed.
14:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:09:32 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:09:32 INFO  : Context for 'APU' is selected.
14:09:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:34 INFO  : Context for 'APU' is selected.
14:09:34 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:09:34 INFO  : 'ps7_init' command is executed.
14:09:34 INFO  : 'ps7_post_config' command is executed.
14:09:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:09:34 INFO  : Context for processor 'microblaze_0' is selected.
14:09:35 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:35 INFO  : Context for processor 'microblaze_0' is selected.
14:09:35 INFO  : 'con' command is executed.
14:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:09:35 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:23:23 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:23:25 INFO  : Disconnected from the channel tcfchan#4.
14:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:23:26 INFO  : 'jtag frequency' command is executed.
14:23:26 INFO  : Context for 'APU' is selected.
14:23:26 INFO  : System reset is completed.
14:23:29 INFO  : 'after 3000' command is executed.
14:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:23:30 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:23:30 INFO  : Context for 'APU' is selected.
14:23:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:32 INFO  : Context for 'APU' is selected.
14:23:32 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:23:33 INFO  : 'ps7_init' command is executed.
14:23:33 INFO  : 'ps7_post_config' command is executed.
14:23:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:23:33 INFO  : Context for processor 'microblaze_0' is selected.
14:23:33 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:33 INFO  : Context for processor 'microblaze_0' is selected.
14:23:33 INFO  : 'con' command is executed.
14:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:23:33 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:23:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:23:33 INFO  : 'jtag frequency' command is executed.
14:23:33 INFO  : Context for 'APU' is selected.
14:23:33 INFO  : System reset is completed.
14:23:36 INFO  : 'after 3000' command is executed.
14:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:23:38 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:23:38 INFO  : Context for 'APU' is selected.
14:23:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:38 INFO  : Context for 'APU' is selected.
14:23:38 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:23:38 INFO  : 'ps7_init' command is executed.
14:23:38 INFO  : 'ps7_post_config' command is executed.
14:23:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:23:38 INFO  : Context for processor 'microblaze_0' is selected.
14:23:38 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:38 INFO  : Context for processor 'microblaze_0' is selected.
14:23:38 INFO  : 'con' command is executed.
14:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:23:38 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:28:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:29:36 INFO  : Disconnected from the channel tcfchan#5.
14:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:29:37 INFO  : 'jtag frequency' command is executed.
14:29:37 INFO  : Context for 'APU' is selected.
14:29:37 INFO  : System reset is completed.
14:29:40 INFO  : 'after 3000' command is executed.
14:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:29:41 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:29:41 INFO  : Context for 'APU' is selected.
14:29:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:43 INFO  : Context for 'APU' is selected.
14:29:43 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:29:43 INFO  : 'ps7_init' command is executed.
14:29:43 INFO  : 'ps7_post_config' command is executed.
14:29:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:29:43 INFO  : Context for processor 'microblaze_0' is selected.
14:29:43 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:44 INFO  : Context for processor 'microblaze_0' is selected.
14:29:44 INFO  : 'con' command is executed.
14:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:29:44 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:36:25 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:36:33 INFO  : Disconnected from the channel tcfchan#6.
14:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:36:34 INFO  : 'jtag frequency' command is executed.
14:36:34 INFO  : Context for 'APU' is selected.
14:36:34 INFO  : System reset is completed.
14:36:37 INFO  : 'after 3000' command is executed.
14:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:36:38 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:36:38 INFO  : Context for 'APU' is selected.
14:36:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:40 INFO  : Context for 'APU' is selected.
14:36:40 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:36:40 INFO  : 'ps7_init' command is executed.
14:36:40 INFO  : 'ps7_post_config' command is executed.
14:36:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:36:40 INFO  : Context for processor 'microblaze_0' is selected.
14:36:40 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:36:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:41 INFO  : Context for processor 'microblaze_0' is selected.
14:36:41 INFO  : 'con' command is executed.
14:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:36:41 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:39:09 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:39:13 INFO  : Disconnected from the channel tcfchan#7.
14:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:39:13 INFO  : 'jtag frequency' command is executed.
14:39:13 INFO  : Context for 'APU' is selected.
14:39:13 INFO  : System reset is completed.
14:39:16 INFO  : 'after 3000' command is executed.
14:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:39:17 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:39:17 INFO  : Context for 'APU' is selected.
14:39:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:19 INFO  : Context for 'APU' is selected.
14:39:19 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:39:19 INFO  : 'ps7_init' command is executed.
14:39:19 INFO  : 'ps7_post_config' command is executed.
14:39:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:39:19 INFO  : Context for processor 'microblaze_0' is selected.
14:39:20 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:39:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:20 INFO  : Context for processor 'microblaze_0' is selected.
14:39:20 INFO  : 'con' command is executed.
14:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:39:20 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:49:09 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:49:13 INFO  : Disconnected from the channel tcfchan#8.
14:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:49:14 INFO  : 'jtag frequency' command is executed.
14:49:14 INFO  : Context for 'APU' is selected.
14:49:14 INFO  : System reset is completed.
14:49:17 INFO  : 'after 3000' command is executed.
14:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:49:18 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:49:18 INFO  : Context for 'APU' is selected.
14:49:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:49:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:20 INFO  : Context for 'APU' is selected.
14:49:20 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:49:20 INFO  : 'ps7_init' command is executed.
14:49:20 INFO  : 'ps7_post_config' command is executed.
14:49:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:49:20 INFO  : Context for processor 'microblaze_0' is selected.
14:49:20 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:20 INFO  : Context for processor 'microblaze_0' is selected.
14:49:21 INFO  : 'con' command is executed.
14:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:49:21 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:49:52 INFO  : Disconnected from the channel tcfchan#9.
14:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:49:53 INFO  : 'jtag frequency' command is executed.
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : System reset is completed.
14:49:56 INFO  : 'after 3000' command is executed.
14:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:49:58 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:49:58 INFO  : Context for 'APU' is selected.
14:49:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:59 INFO  : Context for 'APU' is selected.
14:49:59 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:49:59 INFO  : 'ps7_init' command is executed.
14:49:59 INFO  : 'ps7_post_config' command is executed.
14:49:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:49:59 INFO  : Context for processor 'microblaze_0' is selected.
14:50:00 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:00 INFO  : Context for processor 'microblaze_0' is selected.
14:50:00 INFO  : 'con' command is executed.
14:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:50:00 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:55:59 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:56:02 INFO  : Disconnected from the channel tcfchan#10.
14:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:56:03 INFO  : 'jtag frequency' command is executed.
14:56:03 INFO  : Context for 'APU' is selected.
14:56:03 INFO  : System reset is completed.
14:56:06 INFO  : 'after 3000' command is executed.
14:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:56:07 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:56:07 INFO  : Context for 'APU' is selected.
14:56:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:09 INFO  : Context for 'APU' is selected.
14:56:09 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:56:09 INFO  : 'ps7_init' command is executed.
14:56:09 INFO  : 'ps7_post_config' command is executed.
14:56:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:56:09 INFO  : Context for processor 'microblaze_0' is selected.
14:56:09 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:09 INFO  : Context for processor 'microblaze_0' is selected.
14:56:09 INFO  : 'con' command is executed.
14:56:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:56:09 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:56:58 INFO  : Disconnected from the channel tcfchan#11.
14:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:56:59 INFO  : 'jtag frequency' command is executed.
14:56:59 INFO  : Context for 'APU' is selected.
14:56:59 INFO  : System reset is completed.
14:57:02 INFO  : 'after 3000' command is executed.
14:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:57:03 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:57:03 INFO  : Context for 'APU' is selected.
14:57:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:05 INFO  : Context for 'APU' is selected.
14:57:05 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:57:05 INFO  : 'ps7_init' command is executed.
14:57:05 INFO  : 'ps7_post_config' command is executed.
14:57:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:57:05 INFO  : Context for processor 'microblaze_0' is selected.
14:57:05 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:57:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:06 INFO  : Context for processor 'microblaze_0' is selected.
14:57:06 INFO  : 'con' command is executed.
14:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:57:06 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:58:51 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:58:55 INFO  : Disconnected from the channel tcfchan#12.
14:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:58:55 INFO  : 'jtag frequency' command is executed.
14:58:55 INFO  : Context for 'APU' is selected.
14:58:55 INFO  : System reset is completed.
14:58:58 INFO  : 'after 3000' command is executed.
14:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:59:00 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:59:00 INFO  : Context for 'APU' is selected.
14:59:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:01 INFO  : Context for 'APU' is selected.
14:59:01 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:59:02 INFO  : 'ps7_init' command is executed.
14:59:02 INFO  : 'ps7_post_config' command is executed.
14:59:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:59:02 INFO  : Context for processor 'microblaze_0' is selected.
14:59:02 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:02 INFO  : Context for processor 'microblaze_0' is selected.
14:59:02 INFO  : 'con' command is executed.
14:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:59:02 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:59:03 INFO  : Disconnected from the channel tcfchan#13.
14:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:59:04 INFO  : 'jtag frequency' command is executed.
14:59:05 INFO  : Context for 'APU' is selected.
14:59:05 INFO  : System reset is completed.
14:59:08 INFO  : 'after 3000' command is executed.
14:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:59:09 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:59:09 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:11 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:59:11 INFO  : 'ps7_init' command is executed.
14:59:11 INFO  : 'ps7_post_config' command is executed.
14:59:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:59:11 INFO  : Context for processor 'microblaze_0' is selected.
14:59:11 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:59:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:11 INFO  : Context for processor 'microblaze_0' is selected.
14:59:11 INFO  : 'con' command is executed.
14:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:59:11 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:59:55 INFO  : Disconnected from the channel tcfchan#14.
14:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:59:55 INFO  : 'jtag frequency' command is executed.
14:59:56 INFO  : Context for 'APU' is selected.
14:59:56 INFO  : System reset is completed.
14:59:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:59:59 INFO  : 'after 3000' command is executed.
15:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:00:02 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:00:02 INFO  : Context for 'APU' is selected.
15:00:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:02 INFO  : Context for 'APU' is selected.
15:00:02 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:00:02 INFO  : 'ps7_init' command is executed.
15:00:02 INFO  : 'ps7_post_config' command is executed.
15:00:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:02 INFO  : Context for processor 'microblaze_0' is selected.
15:00:02 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:02 INFO  : Context for processor 'microblaze_0' is selected.
15:00:02 INFO  : 'con' command is executed.
15:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:02 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:00:15 INFO  : Disconnected from the channel tcfchan#15.
15:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:00:16 INFO  : 'jtag frequency' command is executed.
15:00:16 INFO  : Context for 'APU' is selected.
15:00:16 INFO  : System reset is completed.
15:00:19 INFO  : 'after 3000' command is executed.
15:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:00:20 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:00:20 INFO  : Context for 'APU' is selected.
15:00:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:22 INFO  : Context for 'APU' is selected.
15:00:22 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:00:22 INFO  : 'ps7_init' command is executed.
15:00:22 INFO  : 'ps7_post_config' command is executed.
15:00:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:22 INFO  : Context for processor 'microblaze_0' is selected.
15:00:22 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:22 INFO  : Context for processor 'microblaze_0' is selected.
15:00:22 INFO  : 'con' command is executed.
15:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:22 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:00:48 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:00:51 INFO  : Disconnected from the channel tcfchan#16.
15:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:00:51 INFO  : 'jtag frequency' command is executed.
15:00:51 INFO  : Context for 'APU' is selected.
15:00:51 INFO  : System reset is completed.
15:00:54 INFO  : 'after 3000' command is executed.
15:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:00:55 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:00:55 INFO  : Context for 'APU' is selected.
15:00:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:00:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:57 INFO  : Context for 'APU' is selected.
15:00:57 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:00:57 INFO  : 'ps7_init' command is executed.
15:00:57 INFO  : 'ps7_post_config' command is executed.
15:00:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:57 INFO  : Context for processor 'microblaze_0' is selected.
15:00:58 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:00:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:58 INFO  : Context for processor 'microblaze_0' is selected.
15:00:58 INFO  : 'con' command is executed.
15:00:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:58 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:02:10 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:02:20 INFO  : Disconnected from the channel tcfchan#17.
15:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:02:20 INFO  : 'jtag frequency' command is executed.
15:02:20 INFO  : Context for 'APU' is selected.
15:02:20 INFO  : System reset is completed.
15:02:23 INFO  : 'after 3000' command is executed.
15:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:02:24 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:02:24 INFO  : Context for 'APU' is selected.
15:02:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:26 INFO  : Context for 'APU' is selected.
15:02:26 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:02:26 INFO  : 'ps7_init' command is executed.
15:02:26 INFO  : 'ps7_post_config' command is executed.
15:02:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:02:26 INFO  : Context for processor 'microblaze_0' is selected.
15:02:26 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:26 INFO  : Context for processor 'microblaze_0' is selected.
15:02:26 INFO  : 'con' command is executed.
15:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:02:26 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:06:39 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:07:26 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:07:29 INFO  : Disconnected from the channel tcfchan#18.
15:07:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:07:29 INFO  : 'jtag frequency' command is executed.
15:07:29 INFO  : Context for 'APU' is selected.
15:07:29 INFO  : System reset is completed.
15:07:32 INFO  : 'after 3000' command is executed.
15:07:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:07:33 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:07:33 INFO  : Context for 'APU' is selected.
15:07:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:07:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:36 INFO  : Context for 'APU' is selected.
15:07:36 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:07:36 INFO  : 'ps7_init' command is executed.
15:07:36 INFO  : 'ps7_post_config' command is executed.
15:07:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:07:36 INFO  : Context for processor 'microblaze_0' is selected.
15:07:36 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:07:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:36 INFO  : Context for processor 'microblaze_0' is selected.
15:07:36 INFO  : 'con' command is executed.
15:07:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:07:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:09:15 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:09:19 INFO  : Disconnected from the channel tcfchan#19.
15:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:09:20 INFO  : 'jtag frequency' command is executed.
15:09:20 INFO  : Context for 'APU' is selected.
15:09:20 INFO  : System reset is completed.
15:09:23 INFO  : 'after 3000' command is executed.
15:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:09:24 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:09:24 INFO  : Context for 'APU' is selected.
15:09:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:26 INFO  : Context for 'APU' is selected.
15:09:26 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:09:26 INFO  : 'ps7_init' command is executed.
15:09:26 INFO  : 'ps7_post_config' command is executed.
15:09:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:09:26 INFO  : Context for processor 'microblaze_0' is selected.
15:09:27 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:27 INFO  : Context for processor 'microblaze_0' is selected.
15:09:27 INFO  : 'con' command is executed.
15:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:09:27 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:12:01 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:12:05 INFO  : Disconnected from the channel tcfchan#20.
15:12:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:12:05 INFO  : 'jtag frequency' command is executed.
15:12:05 INFO  : Context for 'APU' is selected.
15:12:05 INFO  : System reset is completed.
15:12:08 INFO  : 'after 3000' command is executed.
15:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:12:09 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:12:09 INFO  : Context for 'APU' is selected.
15:12:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:11 INFO  : Context for 'APU' is selected.
15:12:11 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:12:12 INFO  : 'ps7_init' command is executed.
15:12:12 INFO  : 'ps7_post_config' command is executed.
15:12:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:12:12 INFO  : Context for processor 'microblaze_0' is selected.
15:12:12 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:12 INFO  : Context for processor 'microblaze_0' is selected.
15:12:12 INFO  : 'con' command is executed.
15:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:12:12 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:13:04 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:13:07 INFO  : Disconnected from the channel tcfchan#21.
15:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:13:07 INFO  : 'jtag frequency' command is executed.
15:13:07 INFO  : Context for 'APU' is selected.
15:13:08 INFO  : System reset is completed.
15:13:11 INFO  : 'after 3000' command is executed.
15:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:13:12 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:13:12 INFO  : Context for 'APU' is selected.
15:13:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:14 INFO  : Context for 'APU' is selected.
15:13:14 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:13:14 INFO  : 'ps7_init' command is executed.
15:13:14 INFO  : 'ps7_post_config' command is executed.
15:13:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:13:14 INFO  : Context for processor 'microblaze_0' is selected.
15:13:14 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:13:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:15 INFO  : Context for processor 'microblaze_0' is selected.
15:13:15 INFO  : 'con' command is executed.
15:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:13:15 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:13:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:13:15 INFO  : 'jtag frequency' command is executed.
15:13:15 INFO  : Context for 'APU' is selected.
15:13:15 INFO  : System reset is completed.
15:13:18 INFO  : 'after 3000' command is executed.
15:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:13:19 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:13:19 INFO  : Context for 'APU' is selected.
15:13:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:19 INFO  : Context for 'APU' is selected.
15:13:19 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:13:19 INFO  : 'ps7_init' command is executed.
15:13:19 INFO  : 'ps7_post_config' command is executed.
15:13:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:13:19 INFO  : Context for processor 'microblaze_0' is selected.
15:13:20 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:20 INFO  : Context for processor 'microblaze_0' is selected.
15:13:20 INFO  : 'con' command is executed.
15:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:13:20 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:22:59 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:23:05 INFO  : Disconnected from the channel tcfchan#22.
15:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:23:06 INFO  : 'jtag frequency' command is executed.
15:23:06 INFO  : Context for 'APU' is selected.
15:23:06 INFO  : System reset is completed.
15:23:09 INFO  : 'after 3000' command is executed.
15:23:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:23:10 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:23:10 INFO  : Context for 'APU' is selected.
15:23:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:12 INFO  : Context for 'APU' is selected.
15:23:12 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:23:12 INFO  : 'ps7_init' command is executed.
15:23:12 INFO  : 'ps7_post_config' command is executed.
15:23:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:23:12 INFO  : Context for processor 'microblaze_0' is selected.
15:23:12 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:12 INFO  : Context for processor 'microblaze_0' is selected.
15:23:13 INFO  : 'con' command is executed.
15:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:23:13 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:24:14 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:24:19 INFO  : Disconnected from the channel tcfchan#23.
15:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:24:19 INFO  : 'jtag frequency' command is executed.
15:24:19 INFO  : Context for 'APU' is selected.
15:24:19 INFO  : System reset is completed.
15:24:22 INFO  : 'after 3000' command is executed.
15:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:24:23 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:24:23 INFO  : Context for 'APU' is selected.
15:24:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:25 INFO  : Context for 'APU' is selected.
15:24:25 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:24:25 INFO  : 'ps7_init' command is executed.
15:24:25 INFO  : 'ps7_post_config' command is executed.
15:24:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:24:25 INFO  : Context for processor 'microblaze_0' is selected.
15:24:25 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:26 INFO  : Context for processor 'microblaze_0' is selected.
15:24:26 INFO  : 'con' command is executed.
15:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:24:26 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:25:19 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:25:29 INFO  : Disconnected from the channel tcfchan#24.
15:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:25:29 INFO  : 'jtag frequency' command is executed.
15:25:29 INFO  : Context for 'APU' is selected.
15:25:29 INFO  : System reset is completed.
15:25:32 INFO  : 'after 3000' command is executed.
15:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:25:33 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:25:33 INFO  : Context for 'APU' is selected.
15:25:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:35 INFO  : Context for 'APU' is selected.
15:25:35 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:25:35 INFO  : 'ps7_init' command is executed.
15:25:35 INFO  : 'ps7_post_config' command is executed.
15:25:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:25:35 INFO  : Context for processor 'microblaze_0' is selected.
15:25:36 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:36 INFO  : Context for processor 'microblaze_0' is selected.
15:25:36 INFO  : 'con' command is executed.
15:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:25:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:26:10 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:26:19 INFO  : Disconnected from the channel tcfchan#25.
15:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:26:19 INFO  : 'jtag frequency' command is executed.
15:26:19 INFO  : Context for 'APU' is selected.
15:26:19 INFO  : System reset is completed.
15:26:22 INFO  : 'after 3000' command is executed.
15:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:26:23 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:26:23 INFO  : Context for 'APU' is selected.
15:26:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:26:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:25 INFO  : Context for 'APU' is selected.
15:26:25 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:26:26 INFO  : 'ps7_init' command is executed.
15:26:26 INFO  : 'ps7_post_config' command is executed.
15:26:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:26:26 INFO  : Context for processor 'microblaze_0' is selected.
15:26:26 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:26 INFO  : Context for processor 'microblaze_0' is selected.
15:26:26 INFO  : 'con' command is executed.
15:26:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:26:26 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:31:00 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:31:21 INFO  : Disconnected from the channel tcfchan#26.
15:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:31:22 INFO  : 'jtag frequency' command is executed.
15:31:22 INFO  : Context for 'APU' is selected.
15:31:22 INFO  : System reset is completed.
15:31:25 INFO  : 'after 3000' command is executed.
15:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:31:26 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:31:26 INFO  : Context for 'APU' is selected.
15:31:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:31:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:28 INFO  : Context for 'APU' is selected.
15:31:28 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:31:28 INFO  : 'ps7_init' command is executed.
15:31:28 INFO  : 'ps7_post_config' command is executed.
15:31:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:31:28 INFO  : Context for processor 'microblaze_0' is selected.
15:31:28 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:28 INFO  : Context for processor 'microblaze_0' is selected.
15:31:29 INFO  : 'con' command is executed.
15:31:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:31:29 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:34:12 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:34:18 INFO  : Disconnected from the channel tcfchan#27.
15:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:34:18 INFO  : 'jtag frequency' command is executed.
15:34:18 INFO  : Context for 'APU' is selected.
15:34:18 INFO  : System reset is completed.
15:34:21 INFO  : 'after 3000' command is executed.
15:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:34:22 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:34:22 INFO  : Context for 'APU' is selected.
15:34:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:24 INFO  : Context for 'APU' is selected.
15:34:24 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:34:24 INFO  : 'ps7_init' command is executed.
15:34:24 INFO  : 'ps7_post_config' command is executed.
15:34:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:34:24 INFO  : Context for processor 'microblaze_0' is selected.
15:34:24 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:24 INFO  : Context for processor 'microblaze_0' is selected.
15:34:24 INFO  : 'con' command is executed.
15:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:34:24 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:35:38 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:35:40 INFO  : Disconnected from the channel tcfchan#28.
15:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:35:40 INFO  : 'jtag frequency' command is executed.
15:35:40 INFO  : Context for 'APU' is selected.
15:35:40 INFO  : System reset is completed.
15:35:43 INFO  : 'after 3000' command is executed.
15:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:35:45 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:35:45 INFO  : Context for 'APU' is selected.
15:35:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:35:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:47 INFO  : Context for 'APU' is selected.
15:35:47 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:35:47 INFO  : 'ps7_init' command is executed.
15:35:47 INFO  : 'ps7_post_config' command is executed.
15:35:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:35:47 INFO  : Context for processor 'microblaze_0' is selected.
15:35:47 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:47 INFO  : Context for processor 'microblaze_0' is selected.
15:35:47 INFO  : 'con' command is executed.
15:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:35:47 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:37:00 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:37:04 INFO  : Disconnected from the channel tcfchan#29.
15:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:37:04 INFO  : 'jtag frequency' command is executed.
15:37:04 INFO  : Context for 'APU' is selected.
15:37:04 INFO  : System reset is completed.
15:37:07 INFO  : 'after 3000' command is executed.
15:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:37:09 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:37:09 INFO  : Context for 'APU' is selected.
15:37:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:11 INFO  : Context for 'APU' is selected.
15:37:11 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:37:11 INFO  : 'ps7_init' command is executed.
15:37:11 INFO  : 'ps7_post_config' command is executed.
15:37:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:37:11 INFO  : Context for processor 'microblaze_0' is selected.
15:37:11 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:11 INFO  : Context for processor 'microblaze_0' is selected.
15:37:11 INFO  : 'con' command is executed.
15:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:37:11 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:38:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:39:00 INFO  : Disconnected from the channel tcfchan#30.
15:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:39:00 INFO  : 'jtag frequency' command is executed.
15:39:00 INFO  : Context for 'APU' is selected.
15:39:00 INFO  : System reset is completed.
15:39:03 INFO  : 'after 3000' command is executed.
15:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:39:04 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:39:04 INFO  : Context for 'APU' is selected.
15:39:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:06 INFO  : Context for 'APU' is selected.
15:39:06 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:39:07 INFO  : 'ps7_init' command is executed.
15:39:07 INFO  : 'ps7_post_config' command is executed.
15:39:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:07 INFO  : Context for processor 'microblaze_0' is selected.
15:39:07 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:07 INFO  : Context for processor 'microblaze_0' is selected.
15:39:07 INFO  : 'con' command is executed.
15:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:07 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:46:14 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:46:17 INFO  : Disconnected from the channel tcfchan#31.
15:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:46:17 INFO  : 'jtag frequency' command is executed.
15:46:17 INFO  : Context for 'APU' is selected.
15:46:17 INFO  : System reset is completed.
15:46:20 INFO  : 'after 3000' command is executed.
15:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:46:21 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:46:21 INFO  : Context for 'APU' is selected.
15:46:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:23 INFO  : Context for 'APU' is selected.
15:46:23 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:46:23 INFO  : 'ps7_init' command is executed.
15:46:24 INFO  : 'ps7_post_config' command is executed.
15:46:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:46:24 INFO  : Context for processor 'microblaze_0' is selected.
15:46:24 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:46:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:24 INFO  : Context for processor 'microblaze_0' is selected.
15:46:24 INFO  : 'con' command is executed.
15:46:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:46:24 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:48:04 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:48:07 INFO  : Disconnected from the channel tcfchan#32.
15:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:48:07 INFO  : 'jtag frequency' command is executed.
15:48:07 INFO  : Context for 'APU' is selected.
15:48:07 INFO  : System reset is completed.
15:48:10 INFO  : 'after 3000' command is executed.
15:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:48:11 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:48:11 INFO  : Context for 'APU' is selected.
15:48:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:13 INFO  : Context for 'APU' is selected.
15:48:13 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:48:13 INFO  : 'ps7_init' command is executed.
15:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:13 INFO  : 'ps7_post_config' command is executed.
15:48:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:48:13 INFO  : Context for processor 'microblaze_0' is selected.
15:48:13 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:14 INFO  : Context for processor 'microblaze_0' is selected.
15:48:14 INFO  : 'con' command is executed.
15:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:48:14 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:48:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:48:14 INFO  : 'jtag frequency' command is executed.
15:48:14 INFO  : Context for 'APU' is selected.
15:48:14 INFO  : System reset is completed.
15:48:17 INFO  : 'after 3000' command is executed.
15:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:48:18 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:48:19 INFO  : 'ps7_init' command is executed.
15:48:19 INFO  : 'ps7_post_config' command is executed.
15:48:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:48:19 INFO  : Context for processor 'microblaze_0' is selected.
15:48:19 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:19 INFO  : Context for processor 'microblaze_0' is selected.
15:48:19 INFO  : 'con' command is executed.
15:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:48:19 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:52:32 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:52:37 INFO  : Disconnected from the channel tcfchan#33.
15:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:52:38 INFO  : 'jtag frequency' command is executed.
15:52:38 INFO  : Context for 'APU' is selected.
15:52:38 INFO  : System reset is completed.
15:52:41 INFO  : 'after 3000' command is executed.
15:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:52:42 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:52:42 INFO  : Context for 'APU' is selected.
15:52:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:44 INFO  : Context for 'APU' is selected.
15:52:44 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:52:44 INFO  : 'ps7_init' command is executed.
15:52:44 INFO  : 'ps7_post_config' command is executed.
15:52:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:52:44 INFO  : Context for processor 'microblaze_0' is selected.
15:52:44 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:44 INFO  : Context for processor 'microblaze_0' is selected.
15:52:45 INFO  : 'con' command is executed.
15:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:45 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:52:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:52:45 INFO  : 'jtag frequency' command is executed.
15:52:45 INFO  : Context for 'APU' is selected.
15:52:45 INFO  : System reset is completed.
15:52:48 INFO  : 'after 3000' command is executed.
15:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:52:49 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:52:49 INFO  : Context for 'APU' is selected.
15:52:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:52:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:49 INFO  : Context for 'APU' is selected.
15:52:49 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:52:49 INFO  : 'ps7_init' command is executed.
15:52:49 INFO  : 'ps7_post_config' command is executed.
15:52:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:52:50 INFO  : Context for processor 'microblaze_0' is selected.
15:52:50 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:50 INFO  : Context for processor 'microblaze_0' is selected.
15:52:50 INFO  : 'con' command is executed.
15:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:52:50 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:54:11 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:54:14 INFO  : Disconnected from the channel tcfchan#34.
15:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:54:15 INFO  : 'jtag frequency' command is executed.
15:54:15 INFO  : Context for 'APU' is selected.
15:54:15 INFO  : System reset is completed.
15:54:18 INFO  : 'after 3000' command is executed.
15:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:54:19 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:54:19 INFO  : Context for 'APU' is selected.
15:54:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:21 INFO  : Context for 'APU' is selected.
15:54:21 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:54:21 INFO  : 'ps7_init' command is executed.
15:54:21 INFO  : 'ps7_post_config' command is executed.
15:54:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:54:21 INFO  : Context for processor 'microblaze_0' is selected.
15:54:22 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:22 INFO  : Context for processor 'microblaze_0' is selected.
15:54:22 INFO  : 'con' command is executed.
15:54:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:54:22 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:54:47 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:54:50 INFO  : Disconnected from the channel tcfchan#35.
15:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:54:50 INFO  : 'jtag frequency' command is executed.
15:54:50 INFO  : Context for 'APU' is selected.
15:54:50 INFO  : System reset is completed.
15:54:53 INFO  : 'after 3000' command is executed.
15:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:54:55 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:54:55 INFO  : Context for 'APU' is selected.
15:54:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:56 INFO  : Context for 'APU' is selected.
15:54:56 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:54:57 INFO  : 'ps7_init' command is executed.
15:54:57 INFO  : 'ps7_post_config' command is executed.
15:54:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:54:57 INFO  : Context for processor 'microblaze_0' is selected.
15:54:57 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:57 INFO  : Context for processor 'microblaze_0' is selected.
15:54:57 INFO  : 'con' command is executed.
15:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:54:57 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:55:25 INFO  : Disconnected from the channel tcfchan#36.
15:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:55:26 INFO  : 'jtag frequency' command is executed.
15:55:26 INFO  : Context for 'APU' is selected.
15:55:26 INFO  : System reset is completed.
15:55:29 INFO  : 'after 3000' command is executed.
15:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:55:30 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:55:30 INFO  : Context for 'APU' is selected.
15:55:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:32 INFO  : Context for 'APU' is selected.
15:55:32 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:55:32 INFO  : 'ps7_init' command is executed.
15:55:32 INFO  : 'ps7_post_config' command is executed.
15:55:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:55:32 INFO  : Context for processor 'microblaze_0' is selected.
15:55:32 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:55:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:33 INFO  : Context for processor 'microblaze_0' is selected.
15:55:33 INFO  : 'con' command is executed.
15:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:55:33 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:55:53 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:55:57 INFO  : Disconnected from the channel tcfchan#37.
15:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:55:57 INFO  : 'jtag frequency' command is executed.
15:55:57 INFO  : Context for 'APU' is selected.
15:55:57 INFO  : System reset is completed.
15:56:00 INFO  : 'after 3000' command is executed.
15:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:56:01 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:56:01 INFO  : Context for 'APU' is selected.
15:56:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:03 INFO  : Context for 'APU' is selected.
15:56:03 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:56:04 INFO  : 'ps7_init' command is executed.
15:56:04 INFO  : 'ps7_post_config' command is executed.
15:56:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:04 INFO  : Context for processor 'microblaze_0' is selected.
15:56:04 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:04 INFO  : Context for processor 'microblaze_0' is selected.
15:56:04 INFO  : 'con' command is executed.
15:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:56:04 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:56:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:56:04 INFO  : 'jtag frequency' command is executed.
15:56:04 INFO  : Context for 'APU' is selected.
15:56:05 INFO  : System reset is completed.
15:56:08 INFO  : 'after 3000' command is executed.
15:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:56:09 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:56:09 INFO  : Context for 'APU' is selected.
15:56:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:09 INFO  : Context for 'APU' is selected.
15:56:09 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:56:09 INFO  : 'ps7_init' command is executed.
15:56:09 INFO  : 'ps7_post_config' command is executed.
15:56:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:09 INFO  : Context for processor 'microblaze_0' is selected.
15:56:09 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:10 INFO  : Context for processor 'microblaze_0' is selected.
15:56:10 INFO  : 'con' command is executed.
15:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:56:10 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:56:48 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:56:53 INFO  : Disconnected from the channel tcfchan#38.
15:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:56:53 INFO  : 'jtag frequency' command is executed.
15:56:53 INFO  : Context for 'APU' is selected.
15:56:53 INFO  : System reset is completed.
15:56:56 INFO  : 'after 3000' command is executed.
15:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:56:58 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:56:58 INFO  : Context for 'APU' is selected.
15:56:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:59 INFO  : Context for 'APU' is selected.
15:56:59 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:57:00 INFO  : 'ps7_init' command is executed.
15:57:00 INFO  : 'ps7_post_config' command is executed.
15:57:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:57:00 INFO  : Context for processor 'microblaze_0' is selected.
15:57:00 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:00 INFO  : Context for processor 'microblaze_0' is selected.
15:57:00 INFO  : 'con' command is executed.
15:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:57:00 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:59:20 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:59:23 INFO  : Disconnected from the channel tcfchan#39.
15:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:59:23 INFO  : 'jtag frequency' command is executed.
15:59:23 INFO  : Context for 'APU' is selected.
15:59:23 INFO  : System reset is completed.
15:59:26 INFO  : 'after 3000' command is executed.
15:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:59:28 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:59:28 INFO  : Context for 'APU' is selected.
15:59:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:30 INFO  : Context for 'APU' is selected.
15:59:30 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:59:30 INFO  : 'ps7_init' command is executed.
15:59:30 INFO  : 'ps7_post_config' command is executed.
15:59:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:59:30 INFO  : Context for processor 'microblaze_0' is selected.
15:59:30 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:59:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:30 INFO  : Context for processor 'microblaze_0' is selected.
15:59:31 INFO  : 'con' command is executed.
15:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:59:31 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:00:20 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:00:21 INFO  : Disconnected from the channel tcfchan#40.
16:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:00:22 INFO  : 'jtag frequency' command is executed.
16:00:22 INFO  : Context for 'APU' is selected.
16:00:22 INFO  : System reset is completed.
16:00:25 INFO  : 'after 3000' command is executed.
16:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:00:26 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:26 INFO  : Context for 'APU' is selected.
16:00:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:28 INFO  : Context for 'APU' is selected.
16:00:28 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:00:28 INFO  : 'ps7_init' command is executed.
16:00:28 INFO  : 'ps7_post_config' command is executed.
16:00:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:00:28 INFO  : Context for processor 'microblaze_0' is selected.
16:00:28 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:00:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:00:29 INFO  : 'jtag frequency' command is executed.
16:00:29 INFO  : Context for 'APU' is selected.
16:00:29 INFO  : Context for processor 'microblaze_0' is selected.
16:00:29 INFO  : System reset is completed.
16:00:29 INFO  : 'con' command is executed.
16:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:00:29 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:00:32 INFO  : 'after 3000' command is executed.
16:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:00:33 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:00:33 INFO  : Context for 'APU' is selected.
16:00:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:33 INFO  : Context for 'APU' is selected.
16:00:33 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:00:34 INFO  : 'ps7_init' command is executed.
16:00:34 INFO  : 'ps7_post_config' command is executed.
16:00:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:00:34 INFO  : Context for processor 'microblaze_0' is selected.
16:00:34 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:34 INFO  : Context for processor 'microblaze_0' is selected.
16:00:34 INFO  : 'con' command is executed.
16:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:00:34 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:48:46 INFO  : Disconnected from the channel tcfchan#41.
13:03:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
13:03:27 INFO  : XSCT server has started successfully.
13:03:27 INFO  : plnx-install-location is set to ''
13:03:27 INFO  : Successfully done setting XSCT server connection channel  
13:03:27 INFO  : Successfully done setting workspace for the tool. 
13:03:38 INFO  : Platform repository initialization has completed.
13:03:39 INFO  : Registering command handlers for Vitis TCF services
13:03:46 INFO  : Successfully done query RDI_DATADIR 
13:10:27 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
13:11:48 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
13:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
13:11:58 INFO  : 'jtag frequency' command is executed.
13:11:58 INFO  : Context for 'APU' is selected.
13:11:58 INFO  : System reset is completed.
13:12:01 INFO  : 'after 3000' command is executed.
13:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
13:12:03 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
13:12:03 INFO  : Context for 'APU' is selected.
13:12:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:12:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:03 INFO  : Context for 'APU' is selected.
13:12:03 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
13:12:04 INFO  : 'ps7_init' command is executed.
13:12:04 INFO  : 'ps7_post_config' command is executed.
13:12:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:12:04 INFO  : Context for processor 'microblaze_0' is selected.
13:12:04 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
13:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:04 INFO  : Context for processor 'microblaze_0' is selected.
13:12:05 INFO  : 'con' command is executed.
13:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:12:05 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
13:19:31 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
13:19:36 INFO  : Disconnected from the channel tcfchan#1.
13:19:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
13:19:36 INFO  : 'jtag frequency' command is executed.
13:19:36 INFO  : Context for 'APU' is selected.
13:19:36 INFO  : System reset is completed.
13:19:39 INFO  : 'after 3000' command is executed.
13:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
13:19:41 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
13:19:41 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:43 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
13:19:44 INFO  : 'ps7_init' command is executed.
13:19:44 INFO  : 'ps7_post_config' command is executed.
13:19:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:19:44 INFO  : Context for processor 'microblaze_0' is selected.
13:19:44 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
13:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:44 INFO  : Context for processor 'microblaze_0' is selected.
13:19:44 INFO  : 'con' command is executed.
13:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:19:44 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
13:52:18 INFO  : Disconnected from the channel tcfchan#2.
13:56:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
13:56:45 INFO  : XSCT server has started successfully.
13:56:45 INFO  : plnx-install-location is set to ''
13:56:45 INFO  : Successfully done setting XSCT server connection channel  
13:56:45 INFO  : Successfully done setting workspace for the tool. 
13:56:51 INFO  : Platform repository initialization has completed.
13:56:52 INFO  : Registering command handlers for Vitis TCF services
13:56:52 INFO  : Successfully done query RDI_DATADIR 
15:42:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
15:42:13 INFO  : XSCT server has started successfully.
15:42:13 INFO  : Successfully done setting XSCT server connection channel  
15:42:13 INFO  : plnx-install-location is set to ''
15:42:13 INFO  : Successfully done setting workspace for the tool. 
15:42:17 INFO  : Platform repository initialization has completed.
15:42:18 INFO  : Registering command handlers for Vitis TCF services
15:42:18 INFO  : Successfully done query RDI_DATADIR 
15:42:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:42:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
15:42:53 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:45:08 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:46:21 INFO  : 'jtag frequency' command is executed.
15:46:21 INFO  : Context for 'APU' is selected.
15:46:22 INFO  : System reset is completed.
15:46:25 INFO  : 'after 3000' command is executed.
15:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:46:26 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:46:26 INFO  : Context for 'APU' is selected.
15:46:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:26 INFO  : Context for 'APU' is selected.
15:46:27 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:46:27 INFO  : 'ps7_init' command is executed.
15:46:27 INFO  : 'ps7_post_config' command is executed.
15:46:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:46:27 INFO  : Context for processor 'microblaze_0' is selected.
15:46:27 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:28 INFO  : Context for processor 'microblaze_0' is selected.
15:46:28 INFO  : 'con' command is executed.
15:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:46:28 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:47:37 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:47:43 INFO  : Disconnected from the channel tcfchan#2.
15:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:47:43 INFO  : 'jtag frequency' command is executed.
15:47:43 INFO  : Context for 'APU' is selected.
15:47:43 INFO  : System reset is completed.
15:47:46 INFO  : 'after 3000' command is executed.
15:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:47:47 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:47:47 INFO  : Context for 'APU' is selected.
15:47:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:47:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:47 INFO  : Context for 'APU' is selected.
15:47:47 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:47:48 INFO  : 'ps7_init' command is executed.
15:47:48 INFO  : 'ps7_post_config' command is executed.
15:47:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:47:48 INFO  : Context for processor 'microblaze_0' is selected.
15:47:48 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:47:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:48 INFO  : Context for processor 'microblaze_0' is selected.
15:47:48 INFO  : 'con' command is executed.
15:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:47:48 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:48:44 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:48:49 INFO  : Disconnected from the channel tcfchan#3.
15:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:48:50 INFO  : 'jtag frequency' command is executed.
15:48:50 INFO  : Context for 'APU' is selected.
15:48:50 INFO  : System reset is completed.
15:48:53 INFO  : 'after 3000' command is executed.
15:48:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:48:54 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:48:54 INFO  : Context for 'APU' is selected.
15:48:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:48:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:54 INFO  : Context for 'APU' is selected.
15:48:54 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:48:55 INFO  : 'ps7_init' command is executed.
15:48:55 INFO  : 'ps7_post_config' command is executed.
15:48:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:48:55 INFO  : Context for processor 'microblaze_0' is selected.
15:48:55 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:55 INFO  : Context for processor 'microblaze_0' is selected.
15:48:55 INFO  : 'con' command is executed.
15:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:48:55 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:54:24 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:54:30 INFO  : Disconnected from the channel tcfchan#4.
15:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:54:30 INFO  : 'jtag frequency' command is executed.
15:54:30 INFO  : Context for 'APU' is selected.
15:54:30 INFO  : System reset is completed.
15:54:33 INFO  : 'after 3000' command is executed.
15:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:54:34 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:54:34 INFO  : Context for 'APU' is selected.
15:54:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:54:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:34 INFO  : Context for 'APU' is selected.
15:54:34 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:54:35 INFO  : 'ps7_init' command is executed.
15:54:35 INFO  : 'ps7_post_config' command is executed.
15:54:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:54:35 INFO  : Context for processor 'microblaze_0' is selected.
15:54:35 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:35 INFO  : Context for processor 'microblaze_0' is selected.
15:54:35 INFO  : 'con' command is executed.
15:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:54:35 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:54:36 INFO  : 'jtag frequency' command is executed.
15:54:36 INFO  : Context for 'APU' is selected.
15:54:36 INFO  : System reset is completed.
15:54:39 INFO  : 'after 3000' command is executed.
15:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:54:41 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:54:41 INFO  : Context for 'APU' is selected.
15:54:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:41 INFO  : Context for 'APU' is selected.
15:54:41 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:54:41 INFO  : 'ps7_init' command is executed.
15:54:41 INFO  : 'ps7_post_config' command is executed.
15:54:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:54:41 INFO  : Context for processor 'microblaze_0' is selected.
15:54:41 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:41 INFO  : Context for processor 'microblaze_0' is selected.
15:54:42 INFO  : 'con' command is executed.
15:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:54:42 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:55:46 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:55:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:56:00 INFO  : Disconnected from the channel tcfchan#5.
15:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:56:00 INFO  : 'jtag frequency' command is executed.
15:56:00 INFO  : Context for 'APU' is selected.
15:56:00 INFO  : System reset is completed.
15:56:04 INFO  : 'after 3000' command is executed.
15:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:56:05 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:56:05 INFO  : Context for 'APU' is selected.
15:56:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:05 INFO  : Context for 'APU' is selected.
15:56:05 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:56:05 INFO  : 'ps7_init' command is executed.
15:56:05 INFO  : 'ps7_post_config' command is executed.
15:56:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:05 INFO  : Context for processor 'microblaze_0' is selected.
15:56:05 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:56:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:06 INFO  : Context for processor 'microblaze_0' is selected.
15:56:06 INFO  : 'con' command is executed.
15:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:56:06 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:56:51 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:56:56 INFO  : Disconnected from the channel tcfchan#6.
15:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:56:57 INFO  : 'jtag frequency' command is executed.
15:56:57 INFO  : Context for 'APU' is selected.
15:56:57 INFO  : System reset is completed.
15:57:00 INFO  : 'after 3000' command is executed.
15:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:57:01 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:57:01 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:01 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:57:01 INFO  : 'ps7_init' command is executed.
15:57:01 INFO  : 'ps7_post_config' command is executed.
15:57:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:57:01 INFO  : Context for processor 'microblaze_0' is selected.
15:57:02 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:02 INFO  : Context for processor 'microblaze_0' is selected.
15:57:02 INFO  : 'con' command is executed.
15:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:57:02 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:57:53 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:57:56 INFO  : Disconnected from the channel tcfchan#7.
15:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:57:56 INFO  : 'jtag frequency' command is executed.
15:57:56 INFO  : Context for 'APU' is selected.
15:57:56 INFO  : System reset is completed.
15:57:59 INFO  : 'after 3000' command is executed.
15:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:58:00 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:58:00 INFO  : Context for 'APU' is selected.
15:58:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:00 INFO  : Context for 'APU' is selected.
15:58:00 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:58:01 INFO  : 'ps7_init' command is executed.
15:58:01 INFO  : 'ps7_post_config' command is executed.
15:58:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:58:01 INFO  : Context for processor 'microblaze_0' is selected.
15:58:01 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:58:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:01 INFO  : Context for processor 'microblaze_0' is selected.
15:58:01 INFO  : 'con' command is executed.
15:58:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:58:01 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:58:02 INFO  : Disconnected from the channel tcfchan#8.
15:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:58:03 INFO  : 'jtag frequency' command is executed.
15:58:03 INFO  : Context for 'APU' is selected.
15:58:03 INFO  : System reset is completed.
15:58:06 INFO  : 'after 3000' command is executed.
15:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:58:08 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:58:08 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:08 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:58:08 INFO  : 'ps7_init' command is executed.
15:58:08 INFO  : 'ps7_post_config' command is executed.
15:58:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:58:08 INFO  : Context for processor 'microblaze_0' is selected.
15:58:08 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:09 INFO  : Context for processor 'microblaze_0' is selected.
15:58:09 INFO  : 'con' command is executed.
15:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:58:09 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:15:01 INFO  : Disconnected from the channel tcfchan#9.
14:17:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
14:17:40 INFO  : XSCT server has started successfully.
14:17:40 INFO  : Successfully done setting XSCT server connection channel  
14:17:40 INFO  : plnx-install-location is set to ''
14:17:40 INFO  : Successfully done setting workspace for the tool. 
14:17:48 INFO  : Platform repository initialization has completed.
14:17:48 INFO  : Registering command handlers for Vitis TCF services
14:17:57 INFO  : Successfully done query RDI_DATADIR 
17:46:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
17:46:57 INFO  : XSCT server has started successfully.
17:46:57 INFO  : plnx-install-location is set to ''
17:46:57 INFO  : Successfully done setting XSCT server connection channel  
17:46:57 INFO  : Successfully done setting workspace for the tool. 
17:46:59 INFO  : Platform repository initialization has completed.
17:46:59 INFO  : Registering command handlers for Vitis TCF services
17:47:08 INFO  : Successfully done query RDI_DATADIR 
21:47:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:47:42 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:47:43 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:47:52 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:47:53 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:48:28 INFO  : 'jtag frequency' command is executed.
21:48:28 INFO  : Context for 'APU' is selected.
21:48:28 INFO  : System reset is completed.
21:48:31 INFO  : 'after 3000' command is executed.
21:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:48:33 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:48:33 INFO  : Context for 'APU' is selected.
21:48:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:48:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:33 INFO  : Context for 'APU' is selected.
21:48:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:48:33 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:48:33 INFO  : 'jtag frequency' command is executed.
21:48:34 INFO  : 'ps7_init' command is executed.
21:48:34 INFO  : Context for 'APU' is selected.
21:48:34 INFO  : 'ps7_post_config' command is executed.
21:48:34 INFO  : System reset is completed.
21:48:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:48:37 INFO  : 'after 3000' command is executed.
21:48:40 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Running)
  4  xc7z010
21:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

21:48:40 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Running)
  4  xc7z010
21:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:48:41 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:48:49 INFO  : Context for 'APU' is selected.
21:48:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:49 INFO  : Context for 'APU' is selected.
21:48:49 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:48:50 INFO  : 'ps7_init' command is executed.
21:48:50 INFO  : 'ps7_post_config' command is executed.
21:48:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:48:50 INFO  : Context for processor 'microblaze_0' is selected.
21:48:50 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:48:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:50 INFO  : Context for processor 'microblaze_0' is selected.
21:48:51 INFO  : 'con' command is executed.
21:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:48:51 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:48:53 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:48:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:49:01 INFO  : Disconnected from the channel tcfchan#2.
21:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:49:01 INFO  : 'jtag frequency' command is executed.
21:49:01 INFO  : Context for 'APU' is selected.
21:49:01 INFO  : System reset is completed.
21:49:04 INFO  : 'after 3000' command is executed.
21:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:49:06 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:49:06 INFO  : Context for 'APU' is selected.
21:49:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:49:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:06 INFO  : Context for 'APU' is selected.
21:49:06 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:49:06 INFO  : 'ps7_init' command is executed.
21:49:06 INFO  : 'ps7_post_config' command is executed.
21:49:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:49:06 INFO  : Context for processor 'microblaze_0' is selected.
21:49:07 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:07 INFO  : Context for processor 'microblaze_0' is selected.
21:49:07 INFO  : 'con' command is executed.
21:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:49:07 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:49:30 INFO  : Disconnected from the channel tcfchan#3.
21:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:49:30 INFO  : 'jtag frequency' command is executed.
21:49:30 INFO  : Context for 'APU' is selected.
21:49:30 INFO  : System reset is completed.
21:49:33 INFO  : 'after 3000' command is executed.
21:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:49:35 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:49:35 INFO  : Context for 'APU' is selected.
21:49:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:49:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:35 INFO  : Context for 'APU' is selected.
21:49:35 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:49:35 INFO  : 'ps7_init' command is executed.
21:49:35 INFO  : 'ps7_post_config' command is executed.
21:49:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:49:35 INFO  : Context for processor 'microblaze_0' is selected.
21:49:36 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:36 INFO  : Context for processor 'microblaze_0' is selected.
21:49:36 INFO  : 'con' command is executed.
21:49:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:49:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:51:35 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:51:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:52:01 INFO  : Disconnected from the channel tcfchan#4.
21:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:52:01 INFO  : 'jtag frequency' command is executed.
21:52:01 INFO  : Context for 'APU' is selected.
21:52:01 INFO  : System reset is completed.
21:52:04 INFO  : 'after 3000' command is executed.
21:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:52:06 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:52:06 INFO  : Context for 'APU' is selected.
21:52:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:06 INFO  : Context for 'APU' is selected.
21:52:06 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:52:06 INFO  : 'ps7_init' command is executed.
21:52:06 INFO  : 'ps7_post_config' command is executed.
21:52:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:52:06 INFO  : Context for processor 'microblaze_0' is selected.
21:52:06 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:07 INFO  : Context for processor 'microblaze_0' is selected.
21:52:07 INFO  : 'con' command is executed.
21:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:52:07 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:54:59 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:55:06 INFO  : Disconnected from the channel tcfchan#5.
21:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:55:07 INFO  : 'jtag frequency' command is executed.
21:55:07 INFO  : Context for 'APU' is selected.
21:55:07 INFO  : System reset is completed.
21:55:10 INFO  : 'after 3000' command is executed.
21:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:55:11 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:55:11 INFO  : Context for 'APU' is selected.
21:55:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:11 INFO  : Context for 'APU' is selected.
21:55:11 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:55:12 INFO  : 'ps7_init' command is executed.
21:55:12 INFO  : 'ps7_post_config' command is executed.
21:55:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:55:12 INFO  : Context for processor 'microblaze_0' is selected.
21:55:12 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:12 INFO  : Context for processor 'microblaze_0' is selected.
21:55:13 INFO  : 'con' command is executed.
21:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:55:13 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:56:36 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:56:39 INFO  : Disconnected from the channel tcfchan#6.
21:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:56:39 INFO  : 'jtag frequency' command is executed.
21:56:39 INFO  : Context for 'APU' is selected.
21:56:39 INFO  : System reset is completed.
21:56:42 INFO  : 'after 3000' command is executed.
21:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:56:44 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:56:44 INFO  : Context for 'APU' is selected.
21:56:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:44 INFO  : Context for 'APU' is selected.
21:56:44 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:56:44 INFO  : 'ps7_init' command is executed.
21:56:44 INFO  : 'ps7_post_config' command is executed.
21:56:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:56:44 INFO  : Context for processor 'microblaze_0' is selected.
21:56:44 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:45 INFO  : Context for processor 'microblaze_0' is selected.
21:56:45 INFO  : 'con' command is executed.
21:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:56:45 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:58:43 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:58:45 INFO  : Disconnected from the channel tcfchan#7.
21:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:58:46 INFO  : 'jtag frequency' command is executed.
21:58:46 INFO  : Context for 'APU' is selected.
21:58:46 INFO  : System reset is completed.
21:58:49 INFO  : 'after 3000' command is executed.
21:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:58:50 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:58:50 INFO  : Context for 'APU' is selected.
21:58:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:50 INFO  : Context for 'APU' is selected.
21:58:50 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:58:51 INFO  : 'ps7_init' command is executed.
21:58:51 INFO  : 'ps7_post_config' command is executed.
21:58:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:51 INFO  : Context for processor 'microblaze_0' is selected.
21:58:51 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:58:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:51 INFO  : Context for processor 'microblaze_0' is selected.
21:58:51 INFO  : 'con' command is executed.
21:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:51 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:08:50 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:08:53 INFO  : Disconnected from the channel tcfchan#8.
22:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:08:53 INFO  : 'jtag frequency' command is executed.
22:08:53 INFO  : Context for 'APU' is selected.
22:08:53 INFO  : System reset is completed.
22:08:56 INFO  : 'after 3000' command is executed.
22:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:08:58 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:08:58 INFO  : Context for 'APU' is selected.
22:08:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:58 INFO  : Context for 'APU' is selected.
22:08:58 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:08:58 INFO  : 'ps7_init' command is executed.
22:08:58 INFO  : 'ps7_post_config' command is executed.
22:08:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:08:58 INFO  : Context for processor 'microblaze_0' is selected.
22:08:58 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:58 INFO  : Context for processor 'microblaze_0' is selected.
22:08:59 INFO  : 'con' command is executed.
22:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:08:59 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:10:07 INFO  : Disconnected from the channel tcfchan#9.
22:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:10:07 INFO  : 'jtag frequency' command is executed.
22:10:07 INFO  : Context for 'APU' is selected.
22:10:08 INFO  : System reset is completed.
22:10:11 INFO  : 'after 3000' command is executed.
22:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:10:12 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:10:12 INFO  : Context for 'APU' is selected.
22:10:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:10:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:12 INFO  : Context for 'APU' is selected.
22:10:12 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:10:12 INFO  : 'ps7_init' command is executed.
22:10:12 INFO  : 'ps7_post_config' command is executed.
22:10:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:10:12 INFO  : Context for processor 'microblaze_0' is selected.
22:10:13 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:10:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:13 INFO  : Context for processor 'microblaze_0' is selected.
22:10:13 INFO  : 'con' command is executed.
22:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:10:13 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:11:33 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:11:37 INFO  : Disconnected from the channel tcfchan#10.
22:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:11:37 INFO  : 'jtag frequency' command is executed.
22:11:37 INFO  : Context for 'APU' is selected.
22:11:37 INFO  : System reset is completed.
22:11:40 INFO  : 'after 3000' command is executed.
22:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:11:42 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:11:42 INFO  : Context for 'APU' is selected.
22:11:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:42 INFO  : Context for 'APU' is selected.
22:11:42 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:11:42 INFO  : 'ps7_init' command is executed.
22:11:42 INFO  : 'ps7_post_config' command is executed.
22:11:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:11:42 INFO  : Context for processor 'microblaze_0' is selected.
22:11:42 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:11:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:42 INFO  : Context for processor 'microblaze_0' is selected.
22:11:43 INFO  : 'con' command is executed.
22:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:11:43 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:14:45 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:14:47 INFO  : Disconnected from the channel tcfchan#11.
22:14:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:14:48 INFO  : 'jtag frequency' command is executed.
22:14:48 INFO  : Context for 'APU' is selected.
22:14:48 INFO  : System reset is completed.
22:14:51 INFO  : 'after 3000' command is executed.
22:14:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:14:52 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:14:52 INFO  : Context for 'APU' is selected.
22:14:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:14:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:52 INFO  : Context for 'APU' is selected.
22:14:52 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:14:53 INFO  : 'ps7_init' command is executed.
22:14:53 INFO  : 'ps7_post_config' command is executed.
22:14:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:14:53 INFO  : Context for processor 'microblaze_0' is selected.
22:14:53 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:14:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:53 INFO  : Context for processor 'microblaze_0' is selected.
22:14:53 INFO  : 'con' command is executed.
22:14:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:14:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:15:07 INFO  : Disconnected from the channel tcfchan#12.
22:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:15:09 INFO  : 'jtag frequency' command is executed.
22:15:09 INFO  : Context for 'APU' is selected.
22:15:09 INFO  : System reset is completed.
22:15:12 INFO  : 'after 3000' command is executed.
22:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:15:13 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:15:13 INFO  : Context for 'APU' is selected.
22:15:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:13 INFO  : Context for 'APU' is selected.
22:15:13 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:15:13 INFO  : 'ps7_init' command is executed.
22:15:13 INFO  : 'ps7_post_config' command is executed.
22:15:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:15:13 INFO  : Context for processor 'microblaze_0' is selected.
22:15:14 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:15:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:14 INFO  : Context for processor 'microblaze_0' is selected.
22:15:14 INFO  : 'con' command is executed.
22:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:15:14 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:15:26 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:15:29 INFO  : Disconnected from the channel tcfchan#13.
22:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:15:29 INFO  : 'jtag frequency' command is executed.
22:15:29 INFO  : Context for 'APU' is selected.
22:15:29 INFO  : System reset is completed.
22:15:32 INFO  : 'after 3000' command is executed.
22:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:15:34 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:15:34 INFO  : Context for 'APU' is selected.
22:15:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:34 INFO  : Context for 'APU' is selected.
22:15:34 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:15:34 INFO  : 'ps7_init' command is executed.
22:15:34 INFO  : 'ps7_post_config' command is executed.
22:15:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:15:34 INFO  : Context for processor 'microblaze_0' is selected.
22:15:34 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:15:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:34 INFO  : Context for processor 'microblaze_0' is selected.
22:15:35 INFO  : 'con' command is executed.
22:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:15:35 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:16:41 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:17:04 INFO  : Disconnected from the channel tcfchan#14.
22:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:17:04 INFO  : 'jtag frequency' command is executed.
22:17:04 INFO  : Context for 'APU' is selected.
22:17:04 INFO  : System reset is completed.
22:17:07 INFO  : 'after 3000' command is executed.
22:17:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:17:08 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:17:09 INFO  : Context for 'APU' is selected.
22:17:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:09 INFO  : Context for 'APU' is selected.
22:17:09 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:17:09 INFO  : 'ps7_init' command is executed.
22:17:09 INFO  : 'ps7_post_config' command is executed.
22:17:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:17:09 INFO  : Context for processor 'microblaze_0' is selected.
22:17:09 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:09 INFO  : Context for processor 'microblaze_0' is selected.
22:17:10 INFO  : 'con' command is executed.
22:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:17:10 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
08:04:43 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
08:04:47 INFO  : Disconnected from the channel tcfchan#15.
08:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:04:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
08:04:47 INFO  : 'jtag frequency' command is executed.
08:04:48 INFO  : Context for 'APU' is selected.
08:04:48 INFO  : System reset is completed.
08:04:51 INFO  : 'after 3000' command is executed.
08:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
08:04:52 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
08:04:52 INFO  : Context for 'APU' is selected.
08:04:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
08:04:52 INFO  : Context for 'APU' is selected.
08:04:52 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
08:04:53 INFO  : 'ps7_init' command is executed.
08:04:53 INFO  : 'ps7_post_config' command is executed.
08:04:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:04:53 INFO  : Context for processor 'microblaze_0' is selected.
08:04:53 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
08:04:53 INFO  : 'configparams force-mem-access 0' command is executed.
08:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

08:04:53 INFO  : Context for processor 'microblaze_0' is selected.
08:04:54 INFO  : 'con' command is executed.
08:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:04:54 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
08:05:47 INFO  : Disconnected from the channel tcfchan#16.
08:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:05:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
08:05:48 INFO  : 'jtag frequency' command is executed.
08:05:48 INFO  : Context for 'APU' is selected.
08:05:48 INFO  : System reset is completed.
08:05:51 INFO  : 'after 3000' command is executed.
08:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
08:05:52 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
08:05:52 INFO  : Context for 'APU' is selected.
08:05:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
08:05:52 INFO  : Context for 'APU' is selected.
08:05:52 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
08:05:53 INFO  : 'ps7_init' command is executed.
08:05:53 INFO  : 'ps7_post_config' command is executed.
08:05:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:05:53 INFO  : Context for processor 'microblaze_0' is selected.
08:05:53 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
08:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
08:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

08:05:53 INFO  : Context for processor 'microblaze_0' is selected.
08:05:53 INFO  : 'con' command is executed.
08:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:05:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
08:22:44 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
08:22:49 INFO  : Disconnected from the channel tcfchan#17.
08:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:22:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
08:22:49 INFO  : 'jtag frequency' command is executed.
08:22:49 INFO  : Context for 'APU' is selected.
08:22:49 INFO  : System reset is completed.
08:22:52 INFO  : 'after 3000' command is executed.
08:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
08:22:54 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
08:22:54 INFO  : Context for 'APU' is selected.
08:22:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
08:22:54 INFO  : Context for 'APU' is selected.
08:22:54 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
08:22:54 INFO  : 'ps7_init' command is executed.
08:22:54 INFO  : 'ps7_post_config' command is executed.
08:22:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:22:54 INFO  : Context for processor 'microblaze_0' is selected.
08:22:55 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
08:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
08:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

08:22:55 INFO  : Context for processor 'microblaze_0' is selected.
08:22:55 INFO  : 'con' command is executed.
08:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:22:55 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
08:25:34 INFO  : Disconnected from the channel tcfchan#18.
08:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:25:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
08:25:35 INFO  : 'jtag frequency' command is executed.
08:25:35 INFO  : Context for 'APU' is selected.
08:25:35 INFO  : System reset is completed.
08:25:36 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
08:25:38 INFO  : 'after 3000' command is executed.
08:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
08:25:39 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
08:25:39 INFO  : Context for 'APU' is selected.
08:25:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
08:25:39 INFO  : Context for 'APU' is selected.
08:25:39 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
08:25:40 INFO  : 'ps7_init' command is executed.
08:25:40 INFO  : 'ps7_post_config' command is executed.
08:25:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:25:40 INFO  : Context for processor 'microblaze_0' is selected.
08:25:40 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
08:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
08:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

08:25:40 INFO  : Context for processor 'microblaze_0' is selected.
08:25:41 INFO  : 'con' command is executed.
08:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:25:41 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
08:25:43 INFO  : Disconnected from the channel tcfchan#19.
08:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:25:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
08:25:43 INFO  : 'jtag frequency' command is executed.
08:25:43 INFO  : Context for 'APU' is selected.
08:25:43 INFO  : System reset is completed.
08:25:46 INFO  : 'after 3000' command is executed.
08:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
08:25:47 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
08:25:47 INFO  : Context for 'APU' is selected.
08:25:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
08:25:47 INFO  : Context for 'APU' is selected.
08:25:47 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
08:25:48 INFO  : 'ps7_init' command is executed.
08:25:48 INFO  : 'ps7_post_config' command is executed.
08:25:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:25:48 INFO  : Context for processor 'microblaze_0' is selected.
08:25:48 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
08:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

08:25:48 INFO  : Context for processor 'microblaze_0' is selected.
08:25:48 INFO  : 'con' command is executed.
08:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:25:48 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
08:26:09 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
08:26:13 INFO  : Disconnected from the channel tcfchan#20.
08:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:26:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
08:26:13 INFO  : 'jtag frequency' command is executed.
08:26:13 INFO  : Context for 'APU' is selected.
08:26:13 INFO  : System reset is completed.
08:26:16 INFO  : 'after 3000' command is executed.
08:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
08:26:18 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
08:26:18 INFO  : Context for 'APU' is selected.
08:26:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
08:26:18 INFO  : Context for 'APU' is selected.
08:26:18 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
08:26:18 INFO  : 'ps7_init' command is executed.
08:26:18 INFO  : 'ps7_post_config' command is executed.
08:26:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:26:18 INFO  : Context for processor 'microblaze_0' is selected.
08:26:18 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
08:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
08:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

08:26:18 INFO  : Context for processor 'microblaze_0' is selected.
08:26:19 INFO  : 'con' command is executed.
08:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:26:19 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
11:44:28 INFO  : Disconnected from the channel tcfchan#21.
21:49:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
21:49:07 INFO  : XSCT server has started successfully.
21:49:07 INFO  : Successfully done setting XSCT server connection channel  
21:49:07 INFO  : plnx-install-location is set to ''
21:49:07 INFO  : Successfully done setting workspace for the tool. 
21:49:14 INFO  : Platform repository initialization has completed.
21:49:15 INFO  : Registering command handlers for Vitis TCF services
21:49:20 INFO  : Successfully done query RDI_DATADIR 
21:51:16 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:51:28 INFO  : 'jtag frequency' command is executed.
21:51:28 INFO  : Context for 'APU' is selected.
21:51:28 INFO  : System reset is completed.
21:51:31 INFO  : 'after 3000' command is executed.
21:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:51:33 INFO  : Device configured successfully with "C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:51:33 INFO  : Context for 'APU' is selected.
21:51:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:33 INFO  : Context for 'APU' is selected.
21:51:33 INFO  : Sourcing of 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:51:33 INFO  : 'ps7_init' command is executed.
21:51:33 INFO  : 'ps7_post_config' command is executed.
21:51:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:51:33 INFO  : Context for processor 'microblaze_0' is selected.
21:51:34 INFO  : The application 'C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:34 INFO  : Context for processor 'microblaze_0' is selected.
21:51:34 INFO  : 'con' command is executed.
21:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:51:34 INFO  : Launch script is exported to file 'C:\Users\etipr\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:03:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\OneDrive - USherbrooke\Bureau\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
22:03:32 ERROR : (XSDB Server)couldn't read file "C:\Users\etipr\OneDrive": permission denied

22:03:36 ERROR : Workspace location C:\Users\etipr\OneDrive - USherbrooke\Bureau\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3 contains spaces. Please switch to a workspace without spaces in its path.
22:03:37 INFO  : Platform repository initialization has completed.
22:03:38 INFO  : Registering command handlers for Vitis TCF services
22:04:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\OneDrive - USherbrooke\Bureau\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
22:04:29 ERROR : (XSDB Server)couldn't read file "C:\Users\etipr\OneDrive": permission denied

22:04:32 ERROR : Workspace location C:\Users\etipr\OneDrive - USherbrooke\Bureau\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3 contains spaces. Please switch to a workspace without spaces in its path.
22:04:33 INFO  : Platform repository initialization has completed.
22:04:34 INFO  : Registering command handlers for Vitis TCF services
22:08:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
22:08:17 INFO  : XSCT server has started successfully.
22:08:17 INFO  : plnx-install-location is set to ''
22:08:17 INFO  : Successfully done setting XSCT server connection channel  
22:08:17 INFO  : Successfully done setting workspace for the tool. 
22:08:21 INFO  : Platform repository initialization has completed.
22:08:21 INFO  : Successfully done query RDI_DATADIR 
22:08:21 INFO  : Registering command handlers for Vitis TCF services
22:09:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
22:09:13 INFO  : XSCT server has started successfully.
22:09:13 INFO  : plnx-install-location is set to ''
22:09:13 INFO  : Successfully done setting XSCT server connection channel  
22:09:13 INFO  : Successfully done setting workspace for the tool. 
22:09:16 INFO  : Platform repository initialization has completed.
22:09:16 INFO  : Successfully done query RDI_DATADIR 
22:09:16 INFO  : Registering command handlers for Vitis TCF services
22:10:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:10:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:10:16 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:10:38 INFO  : 'jtag frequency' command is executed.
22:10:38 INFO  : Context for 'APU' is selected.
22:10:38 INFO  : System reset is completed.
22:10:41 INFO  : 'after 3000' command is executed.
22:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:10:42 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:10:42 INFO  : Context for 'APU' is selected.
22:10:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:43 INFO  : Context for 'APU' is selected.
22:10:43 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:10:43 INFO  : 'ps7_init' command is executed.
22:10:43 INFO  : 'ps7_post_config' command is executed.
22:10:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:10:43 INFO  : Context for processor 'microblaze_0' is selected.
22:10:43 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:10:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:43 INFO  : Context for processor 'microblaze_0' is selected.
22:10:44 INFO  : 'con' command is executed.
22:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:10:44 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:14:21 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:14:27 INFO  : Disconnected from the channel tcfchan#2.
09:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:14:27 INFO  : 'jtag frequency' command is executed.
09:14:27 INFO  : Context for 'APU' is selected.
09:14:27 INFO  : System reset is completed.
09:14:30 INFO  : 'after 3000' command is executed.
09:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:14:31 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:14:31 INFO  : Context for 'APU' is selected.
09:14:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:31 INFO  : Context for 'APU' is selected.
09:14:31 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:14:32 INFO  : 'ps7_init' command is executed.
09:14:32 INFO  : 'ps7_post_config' command is executed.
09:14:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:14:32 INFO  : Context for processor 'microblaze_0' is selected.
09:14:32 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:14:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:32 INFO  : Context for processor 'microblaze_0' is selected.
09:14:32 INFO  : 'con' command is executed.
09:14:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:14:32 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:26:26 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:26:32 INFO  : Disconnected from the channel tcfchan#3.
09:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:26:32 INFO  : 'jtag frequency' command is executed.
09:26:32 INFO  : Context for 'APU' is selected.
09:26:32 INFO  : System reset is completed.
09:26:35 INFO  : 'after 3000' command is executed.
09:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:26:37 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:26:37 INFO  : Context for 'APU' is selected.
09:26:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:37 INFO  : Context for 'APU' is selected.
09:26:37 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:26:37 INFO  : 'ps7_init' command is executed.
09:26:37 INFO  : 'ps7_post_config' command is executed.
09:26:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:26:37 INFO  : Context for processor 'microblaze_0' is selected.
09:26:37 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:37 INFO  : Context for processor 'microblaze_0' is selected.
09:26:38 INFO  : 'con' command is executed.
09:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:26:38 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:26:55 INFO  : Disconnected from the channel tcfchan#4.
09:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:26:55 INFO  : 'jtag frequency' command is executed.
09:26:55 INFO  : Context for 'APU' is selected.
09:26:55 INFO  : System reset is completed.
09:26:59 INFO  : 'after 3000' command is executed.
09:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:27:00 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:27:00 INFO  : Context for 'APU' is selected.
09:27:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:00 INFO  : Context for 'APU' is selected.
09:27:00 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:27:00 INFO  : 'ps7_init' command is executed.
09:27:00 INFO  : 'ps7_post_config' command is executed.
09:27:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:27:00 INFO  : Context for processor 'microblaze_0' is selected.
09:27:00 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:01 INFO  : Context for processor 'microblaze_0' is selected.
09:27:01 INFO  : 'con' command is executed.
09:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:27:01 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:27:42 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:27:46 INFO  : Disconnected from the channel tcfchan#5.
09:27:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:27:46 INFO  : 'jtag frequency' command is executed.
09:27:46 INFO  : Context for 'APU' is selected.
09:27:46 INFO  : System reset is completed.
09:27:49 INFO  : 'after 3000' command is executed.
09:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:27:50 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:27:50 INFO  : Context for 'APU' is selected.
09:27:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:27:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:51 INFO  : Context for 'APU' is selected.
09:27:51 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:27:51 INFO  : 'ps7_init' command is executed.
09:27:51 INFO  : 'ps7_post_config' command is executed.
09:27:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:27:51 INFO  : Context for processor 'microblaze_0' is selected.
09:27:51 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:51 INFO  : Context for processor 'microblaze_0' is selected.
09:27:51 INFO  : 'con' command is executed.
09:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:27:51 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:28:45 INFO  : Disconnected from the channel tcfchan#6.
09:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:28:45 INFO  : 'jtag frequency' command is executed.
09:28:45 INFO  : Context for 'APU' is selected.
09:28:46 INFO  : System reset is completed.
09:28:48 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:28:49 INFO  : 'after 3000' command is executed.
09:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:28:50 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:28:50 INFO  : Context for 'APU' is selected.
09:28:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:50 INFO  : Context for 'APU' is selected.
09:28:50 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:28:50 INFO  : 'ps7_init' command is executed.
09:28:50 INFO  : 'ps7_post_config' command is executed.
09:28:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:28:50 INFO  : Context for processor 'microblaze_0' is selected.
09:28:51 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:28:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:51 INFO  : Context for processor 'microblaze_0' is selected.
09:28:51 INFO  : 'con' command is executed.
09:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:28:51 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:28:56 INFO  : Disconnected from the channel tcfchan#7.
09:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:28:56 INFO  : 'jtag frequency' command is executed.
09:28:56 INFO  : Context for 'APU' is selected.
09:28:57 INFO  : System reset is completed.
09:29:00 INFO  : 'after 3000' command is executed.
09:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:29:01 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:29:01 INFO  : Context for 'APU' is selected.
09:29:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:01 INFO  : Context for 'APU' is selected.
09:29:01 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:29:01 INFO  : 'ps7_init' command is executed.
09:29:01 INFO  : 'ps7_post_config' command is executed.
09:29:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:29:01 INFO  : Context for processor 'microblaze_0' is selected.
09:29:01 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:02 INFO  : Context for processor 'microblaze_0' is selected.
09:29:02 INFO  : 'con' command is executed.
09:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:29:02 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:31:47 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:31:52 INFO  : Disconnected from the channel tcfchan#8.
09:31:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:31:52 INFO  : 'jtag frequency' command is executed.
09:31:52 INFO  : Context for 'APU' is selected.
09:31:52 INFO  : System reset is completed.
09:31:55 INFO  : 'after 3000' command is executed.
09:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:31:57 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:31:57 INFO  : Context for 'APU' is selected.
09:31:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:57 INFO  : Context for 'APU' is selected.
09:31:57 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:31:57 INFO  : 'ps7_init' command is executed.
09:31:57 INFO  : 'ps7_post_config' command is executed.
09:31:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:31:57 INFO  : Context for processor 'microblaze_0' is selected.
09:31:57 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:31:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:58 INFO  : Context for processor 'microblaze_0' is selected.
09:31:58 INFO  : 'con' command is executed.
09:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:31:58 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:33:34 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:33:48 INFO  : Disconnected from the channel tcfchan#9.
09:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:33:48 INFO  : 'jtag frequency' command is executed.
09:33:48 INFO  : Context for 'APU' is selected.
09:33:48 INFO  : System reset is completed.
09:33:51 INFO  : 'after 3000' command is executed.
09:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:33:52 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:33:52 INFO  : Context for 'APU' is selected.
09:33:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:52 INFO  : Context for 'APU' is selected.
09:33:52 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:33:53 INFO  : 'ps7_init' command is executed.
09:33:53 INFO  : 'ps7_post_config' command is executed.
09:33:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:33:53 INFO  : Context for processor 'microblaze_0' is selected.
09:33:53 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:53 INFO  : Context for processor 'microblaze_0' is selected.
09:33:53 INFO  : 'con' command is executed.
09:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:33:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:34:59 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:35:07 INFO  : Disconnected from the channel tcfchan#10.
09:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:35:07 INFO  : 'jtag frequency' command is executed.
09:35:08 INFO  : Context for 'APU' is selected.
09:35:08 INFO  : System reset is completed.
09:35:11 INFO  : 'after 3000' command is executed.
09:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:35:12 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:12 INFO  : Context for 'APU' is selected.
09:35:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:12 INFO  : Context for 'APU' is selected.
09:35:12 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:35:12 INFO  : 'ps7_init' command is executed.
09:35:12 INFO  : 'ps7_post_config' command is executed.
09:35:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:35:12 INFO  : Context for processor 'microblaze_0' is selected.
09:35:13 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:35:13 INFO  : 'jtag frequency' command is executed.
09:35:13 INFO  : Context for 'APU' is selected.
09:35:13 INFO  : Context for processor 'microblaze_0' is selected.
09:35:13 INFO  : System reset is completed.
09:35:13 INFO  : 'con' command is executed.
09:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:35:13 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:35:16 INFO  : 'after 3000' command is executed.
09:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:35:17 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:35:17 INFO  : Context for 'APU' is selected.
09:35:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:17 INFO  : Context for 'APU' is selected.
09:35:17 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:35:18 INFO  : 'ps7_init' command is executed.
09:35:18 INFO  : 'ps7_post_config' command is executed.
09:35:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:35:18 INFO  : Context for processor 'microblaze_0' is selected.
09:35:18 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:18 INFO  : Context for processor 'microblaze_0' is selected.
09:35:18 INFO  : 'con' command is executed.
09:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:35:18 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:43:47 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:43:52 INFO  : Disconnected from the channel tcfchan#11.
09:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:43:52 INFO  : 'jtag frequency' command is executed.
09:43:52 INFO  : Context for 'APU' is selected.
09:43:52 INFO  : System reset is completed.
09:43:55 INFO  : 'after 3000' command is executed.
09:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:43:56 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:43:56 INFO  : Context for 'APU' is selected.
09:43:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:56 INFO  : Context for 'APU' is selected.
09:43:56 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:43:57 INFO  : 'ps7_init' command is executed.
09:43:57 INFO  : 'ps7_post_config' command is executed.
09:43:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:43:57 INFO  : Context for processor 'microblaze_0' is selected.
09:43:57 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:43:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:57 INFO  : Context for processor 'microblaze_0' is selected.
09:43:57 INFO  : 'con' command is executed.
09:43:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:43:57 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:46:47 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:46:50 INFO  : Disconnected from the channel tcfchan#12.
09:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:46:50 INFO  : 'jtag frequency' command is executed.
09:46:50 INFO  : Context for 'APU' is selected.
09:46:50 INFO  : System reset is completed.
09:46:53 INFO  : 'after 3000' command is executed.
09:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:46:54 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:46:54 INFO  : Context for 'APU' is selected.
09:46:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:54 INFO  : Context for 'APU' is selected.
09:46:54 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:46:54 INFO  : 'ps7_init' command is executed.
09:46:54 INFO  : 'ps7_post_config' command is executed.
09:46:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:46:54 INFO  : Context for processor 'microblaze_0' is selected.
09:46:55 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:55 INFO  : Context for processor 'microblaze_0' is selected.
09:46:55 INFO  : 'con' command is executed.
09:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:46:55 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:47:00 INFO  : Disconnected from the channel tcfchan#13.
09:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:47:01 INFO  : 'jtag frequency' command is executed.
09:47:01 INFO  : Context for 'APU' is selected.
09:47:01 INFO  : System reset is completed.
09:47:04 INFO  : 'after 3000' command is executed.
09:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:47:05 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:47:05 INFO  : Context for 'APU' is selected.
09:47:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:05 INFO  : Context for 'APU' is selected.
09:47:05 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:47:06 INFO  : 'ps7_init' command is executed.
09:47:06 INFO  : 'ps7_post_config' command is executed.
09:47:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:47:06 INFO  : Context for processor 'microblaze_0' is selected.
09:47:06 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:06 INFO  : Context for processor 'microblaze_0' is selected.
09:47:06 INFO  : 'con' command is executed.
09:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:47:06 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:47:49 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:47:51 INFO  : Disconnected from the channel tcfchan#14.
09:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:47:51 INFO  : 'jtag frequency' command is executed.
09:47:51 INFO  : Context for 'APU' is selected.
09:47:51 INFO  : System reset is completed.
09:47:54 INFO  : 'after 3000' command is executed.
09:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:47:55 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:47:55 INFO  : Context for 'APU' is selected.
09:47:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:55 INFO  : Context for 'APU' is selected.
09:47:55 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:47:56 INFO  : 'ps7_init' command is executed.
09:47:56 INFO  : 'ps7_post_config' command is executed.
09:47:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:47:56 INFO  : Context for processor 'microblaze_0' is selected.
09:47:56 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:56 INFO  : Context for processor 'microblaze_0' is selected.
09:47:56 INFO  : 'con' command is executed.
09:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:47:56 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:24:48 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:27:08 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:27:10 INFO  : Disconnected from the channel tcfchan#15.
10:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:27:10 INFO  : 'jtag frequency' command is executed.
10:27:10 INFO  : Context for 'APU' is selected.
10:27:10 INFO  : System reset is completed.
10:27:13 INFO  : 'after 3000' command is executed.
10:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:27:14 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:27:14 INFO  : Context for 'APU' is selected.
10:27:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:14 INFO  : Context for 'APU' is selected.
10:27:14 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:27:15 INFO  : 'ps7_init' command is executed.
10:27:15 INFO  : 'ps7_post_config' command is executed.
10:27:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:27:15 INFO  : Context for processor 'microblaze_0' is selected.
10:27:15 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:27:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:15 INFO  : Context for processor 'microblaze_0' is selected.
10:27:15 INFO  : 'con' command is executed.
10:27:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:27:15 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:32:24 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:32:31 INFO  : Disconnected from the channel tcfchan#16.
10:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:32:31 INFO  : 'jtag frequency' command is executed.
10:32:31 INFO  : Context for 'APU' is selected.
10:32:31 INFO  : System reset is completed.
10:32:34 INFO  : 'after 3000' command is executed.
10:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:32:35 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:32:35 INFO  : Context for 'APU' is selected.
10:32:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:35 INFO  : Context for 'APU' is selected.
10:32:35 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:32:35 INFO  : 'ps7_init' command is executed.
10:32:35 INFO  : 'ps7_post_config' command is executed.
10:32:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:32:35 INFO  : Context for processor 'microblaze_0' is selected.
10:32:36 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:32:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:36 INFO  : Context for processor 'microblaze_0' is selected.
10:32:36 INFO  : 'con' command is executed.
10:32:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:32:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:34:52 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:34:56 INFO  : Disconnected from the channel tcfchan#17.
10:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:34:56 INFO  : 'jtag frequency' command is executed.
10:34:56 INFO  : Context for 'APU' is selected.
10:34:56 INFO  : System reset is completed.
10:34:59 INFO  : 'after 3000' command is executed.
10:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:35:01 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:35:01 INFO  : Context for 'APU' is selected.
10:35:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:35:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:01 INFO  : Context for 'APU' is selected.
10:35:01 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:35:01 INFO  : 'ps7_init' command is executed.
10:35:01 INFO  : 'ps7_post_config' command is executed.
10:35:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:35:01 INFO  : Context for processor 'microblaze_0' is selected.
10:35:01 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:01 INFO  : Context for processor 'microblaze_0' is selected.
10:35:02 INFO  : 'con' command is executed.
10:35:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:35:02 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:36:39 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:36:43 INFO  : Disconnected from the channel tcfchan#18.
10:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:36:43 INFO  : 'jtag frequency' command is executed.
10:36:43 INFO  : Context for 'APU' is selected.
10:36:43 INFO  : System reset is completed.
10:36:46 INFO  : 'after 3000' command is executed.
10:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:36:47 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:36:47 INFO  : Context for 'APU' is selected.
10:36:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:47 INFO  : Context for 'APU' is selected.
10:36:47 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:36:48 INFO  : 'ps7_init' command is executed.
10:36:48 INFO  : 'ps7_post_config' command is executed.
10:36:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:36:48 INFO  : Context for processor 'microblaze_0' is selected.
10:36:48 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:36:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:48 INFO  : Context for processor 'microblaze_0' is selected.
10:36:48 INFO  : 'con' command is executed.
10:36:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:36:48 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:37:37 INFO  : Disconnected from the channel tcfchan#19.
10:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:37:37 INFO  : 'jtag frequency' command is executed.
10:37:37 INFO  : Context for 'APU' is selected.
10:37:37 INFO  : System reset is completed.
10:37:40 INFO  : 'after 3000' command is executed.
10:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:37:41 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:37:41 INFO  : Context for 'APU' is selected.
10:37:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:41 INFO  : Context for 'APU' is selected.
10:37:41 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:37:42 INFO  : 'ps7_init' command is executed.
10:37:42 INFO  : 'ps7_post_config' command is executed.
10:37:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:37:42 INFO  : Context for processor 'microblaze_0' is selected.
10:37:42 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:42 INFO  : Context for processor 'microblaze_0' is selected.
10:37:43 INFO  : 'con' command is executed.
10:37:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:37:43 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:37:58 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:42:28 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:42:31 INFO  : Disconnected from the channel tcfchan#20.
10:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:42:32 INFO  : 'jtag frequency' command is executed.
10:42:32 INFO  : Context for 'APU' is selected.
10:42:32 INFO  : System reset is completed.
10:42:35 INFO  : 'after 3000' command is executed.
10:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:42:36 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:42:36 INFO  : Context for 'APU' is selected.
10:42:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:36 INFO  : Context for 'APU' is selected.
10:42:36 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:42:36 INFO  : 'ps7_init' command is executed.
10:42:36 INFO  : 'ps7_post_config' command is executed.
10:42:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:42:36 INFO  : Context for processor 'microblaze_0' is selected.
10:42:36 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:37 INFO  : Context for processor 'microblaze_0' is selected.
10:42:37 INFO  : 'con' command is executed.
10:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:42:37 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:43:31 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:43:34 INFO  : Disconnected from the channel tcfchan#21.
10:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:43:34 INFO  : 'jtag frequency' command is executed.
10:43:34 INFO  : Context for 'APU' is selected.
10:43:34 INFO  : System reset is completed.
10:43:37 INFO  : 'after 3000' command is executed.
10:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:43:39 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:43:39 INFO  : Context for 'APU' is selected.
10:43:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:39 INFO  : Context for 'APU' is selected.
10:43:39 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:43:39 INFO  : 'ps7_init' command is executed.
10:43:39 INFO  : 'ps7_post_config' command is executed.
10:43:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:43:39 INFO  : Context for processor 'microblaze_0' is selected.
10:43:39 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:43:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:39 INFO  : Context for processor 'microblaze_0' is selected.
10:43:39 INFO  : 'con' command is executed.
10:43:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:43:39 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:44:32 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:44:35 INFO  : Disconnected from the channel tcfchan#22.
10:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:44:35 INFO  : 'jtag frequency' command is executed.
10:44:35 INFO  : Context for 'APU' is selected.
10:44:35 INFO  : System reset is completed.
10:44:38 INFO  : 'after 3000' command is executed.
10:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:44:39 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:44:39 INFO  : Context for 'APU' is selected.
10:44:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:44:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:39 INFO  : Context for 'APU' is selected.
10:44:39 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:44:40 INFO  : 'ps7_init' command is executed.
10:44:40 INFO  : 'ps7_post_config' command is executed.
10:44:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:44:40 INFO  : Context for processor 'microblaze_0' is selected.
10:44:40 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:40 INFO  : Context for processor 'microblaze_0' is selected.
10:44:40 INFO  : 'con' command is executed.
10:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:44:40 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:44:40 INFO  : 'jtag frequency' command is executed.
10:44:40 INFO  : Context for 'APU' is selected.
10:44:41 INFO  : System reset is completed.
10:44:44 INFO  : 'after 3000' command is executed.
10:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:44:45 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:44:45 INFO  : Context for 'APU' is selected.
10:44:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:45 INFO  : Context for 'APU' is selected.
10:44:45 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:44:45 INFO  : 'ps7_init' command is executed.
10:44:45 INFO  : 'ps7_post_config' command is executed.
10:44:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:44:45 INFO  : Context for processor 'microblaze_0' is selected.
10:44:45 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:45 INFO  : Context for processor 'microblaze_0' is selected.
10:44:46 INFO  : 'con' command is executed.
10:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:44:46 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:46:51 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:46:56 INFO  : Disconnected from the channel tcfchan#23.
10:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:46:56 INFO  : 'jtag frequency' command is executed.
10:46:56 INFO  : Context for 'APU' is selected.
10:46:56 INFO  : System reset is completed.
10:46:59 INFO  : 'after 3000' command is executed.
10:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:47:00 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:47:00 INFO  : Context for 'APU' is selected.
10:47:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:00 INFO  : Context for 'APU' is selected.
10:47:00 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:47:01 INFO  : 'ps7_init' command is executed.
10:47:01 INFO  : 'ps7_post_config' command is executed.
10:47:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:47:01 INFO  : Context for processor 'microblaze_0' is selected.
10:47:01 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:01 INFO  : Context for processor 'microblaze_0' is selected.
10:47:01 INFO  : 'con' command is executed.
10:47:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:47:01 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:52:07 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:52:10 INFO  : Disconnected from the channel tcfchan#24.
10:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:52:10 INFO  : 'jtag frequency' command is executed.
10:52:10 INFO  : Context for 'APU' is selected.
10:52:10 INFO  : System reset is completed.
10:52:13 INFO  : 'after 3000' command is executed.
10:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:52:15 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:52:15 INFO  : Context for 'APU' is selected.
10:52:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:15 INFO  : Context for 'APU' is selected.
10:52:15 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:52:15 INFO  : 'ps7_init' command is executed.
10:52:15 INFO  : 'ps7_post_config' command is executed.
10:52:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:52:15 INFO  : Context for processor 'microblaze_0' is selected.
10:52:15 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:52:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:15 INFO  : Context for processor 'microblaze_0' is selected.
10:52:15 INFO  : 'con' command is executed.
10:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:52:15 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:53:29 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:53:31 INFO  : Disconnected from the channel tcfchan#25.
10:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:53:31 INFO  : 'jtag frequency' command is executed.
10:53:31 INFO  : Context for 'APU' is selected.
10:53:31 INFO  : System reset is completed.
10:53:34 INFO  : 'after 3000' command is executed.
10:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:53:36 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:53:36 INFO  : Context for 'APU' is selected.
10:53:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:53:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:36 INFO  : Context for 'APU' is selected.
10:53:36 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:53:36 INFO  : 'ps7_init' command is executed.
10:53:36 INFO  : 'ps7_post_config' command is executed.
10:53:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:53:36 INFO  : Context for processor 'microblaze_0' is selected.
10:53:36 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:36 INFO  : Context for processor 'microblaze_0' is selected.
10:53:37 INFO  : 'con' command is executed.
10:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:53:37 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:54:03 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:54:06 INFO  : Disconnected from the channel tcfchan#26.
10:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:54:06 INFO  : 'jtag frequency' command is executed.
10:54:06 INFO  : Context for 'APU' is selected.
10:54:07 INFO  : System reset is completed.
10:54:10 INFO  : 'after 3000' command is executed.
10:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:54:11 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:54:11 INFO  : Context for 'APU' is selected.
10:54:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:11 INFO  : Context for 'APU' is selected.
10:54:11 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:54:11 INFO  : 'ps7_init' command is executed.
10:54:11 INFO  : 'ps7_post_config' command is executed.
10:54:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:54:11 INFO  : Context for processor 'microblaze_0' is selected.
10:54:11 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:54:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:12 INFO  : Context for processor 'microblaze_0' is selected.
10:54:12 INFO  : 'con' command is executed.
10:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:54:12 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
11:06:58 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
11:07:01 INFO  : Disconnected from the channel tcfchan#27.
11:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
11:07:02 INFO  : 'jtag frequency' command is executed.
11:07:02 INFO  : Context for 'APU' is selected.
11:07:02 INFO  : System reset is completed.
11:07:05 INFO  : 'after 3000' command is executed.
11:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
11:07:06 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
11:07:06 INFO  : Context for 'APU' is selected.
11:07:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:06 INFO  : Context for 'APU' is selected.
11:07:06 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
11:07:06 INFO  : 'ps7_init' command is executed.
11:07:06 INFO  : 'ps7_post_config' command is executed.
11:07:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:07:06 INFO  : Context for processor 'microblaze_0' is selected.
11:07:06 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
11:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:07 INFO  : Context for processor 'microblaze_0' is selected.
11:07:07 INFO  : 'con' command is executed.
11:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:07:07 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:17:16 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:18:28 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
14:19:08 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:19:08 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:19:08 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:19:13 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:19:13 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
14:19:13 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
14:19:13 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
14:19:13 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:19:18 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
14:19:30 INFO  : Disconnected from the channel tcfchan#28.
14:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:19:30 INFO  : 'jtag frequency' command is executed.
14:19:30 INFO  : Context for 'APU' is selected.
14:19:30 INFO  : System reset is completed.
14:19:33 INFO  : 'after 3000' command is executed.
14:19:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:19:35 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:19:35 INFO  : Context for 'APU' is selected.
14:19:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:35 INFO  : Context for 'APU' is selected.
14:19:35 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:19:35 INFO  : 'ps7_init' command is executed.
14:19:35 INFO  : 'ps7_post_config' command is executed.
14:19:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:19:35 INFO  : Context for processor 'microblaze_0' is selected.
14:19:35 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:19:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:36 INFO  : Context for processor 'microblaze_0' is selected.
14:19:36 INFO  : 'con' command is executed.
14:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:19:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:20:02 INFO  : Disconnected from the channel tcfchan#31.
14:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:20:02 INFO  : 'jtag frequency' command is executed.
14:20:02 INFO  : Context for 'APU' is selected.
14:20:02 INFO  : System reset is completed.
14:20:05 INFO  : 'after 3000' command is executed.
14:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:20:07 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:20:07 INFO  : Context for 'APU' is selected.
14:20:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:07 INFO  : Context for 'APU' is selected.
14:20:07 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:20:07 INFO  : 'ps7_init' command is executed.
14:20:07 INFO  : 'ps7_post_config' command is executed.
14:20:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:20:07 INFO  : Context for processor 'microblaze_0' is selected.
14:20:07 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:20:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:08 INFO  : Context for processor 'microblaze_0' is selected.
14:20:08 INFO  : 'con' command is executed.
14:20:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:20:08 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:23:48 INFO  : Disconnected from the channel tcfchan#32.
14:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:23:48 INFO  : 'jtag frequency' command is executed.
14:23:48 INFO  : Context for 'APU' is selected.
14:23:48 INFO  : System reset is completed.
14:23:50 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:23:51 INFO  : 'after 3000' command is executed.
14:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:23:52 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:23:52 INFO  : Context for 'APU' is selected.
14:23:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:52 INFO  : Context for 'APU' is selected.
14:23:52 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:23:53 INFO  : 'ps7_init' command is executed.
14:23:53 INFO  : 'ps7_post_config' command is executed.
14:23:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:23:53 INFO  : Context for processor 'microblaze_0' is selected.
14:23:53 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:53 INFO  : Context for processor 'microblaze_0' is selected.
14:23:53 INFO  : 'con' command is executed.
14:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:23:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:24:02 INFO  : Disconnected from the channel tcfchan#33.
14:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:24:02 INFO  : 'jtag frequency' command is executed.
14:24:02 INFO  : Context for 'APU' is selected.
14:24:03 INFO  : System reset is completed.
14:24:06 INFO  : 'after 3000' command is executed.
14:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:24:07 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:24:07 INFO  : Context for 'APU' is selected.
14:24:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:07 INFO  : Context for 'APU' is selected.
14:24:07 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:24:07 INFO  : 'ps7_init' command is executed.
14:24:07 INFO  : 'ps7_post_config' command is executed.
14:24:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:24:07 INFO  : Context for processor 'microblaze_0' is selected.
14:24:07 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:08 INFO  : Context for processor 'microblaze_0' is selected.
14:24:08 INFO  : 'con' command is executed.
14:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:24:08 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:25:13 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:25:15 INFO  : Disconnected from the channel tcfchan#34.
14:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:25:15 INFO  : 'jtag frequency' command is executed.
14:25:15 INFO  : Context for 'APU' is selected.
14:25:15 INFO  : System reset is completed.
14:25:18 INFO  : 'after 3000' command is executed.
14:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:25:20 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:25:20 INFO  : Context for 'APU' is selected.
14:25:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:25:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:20 INFO  : Context for 'APU' is selected.
14:25:20 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:25:20 INFO  : 'ps7_init' command is executed.
14:25:20 INFO  : 'ps7_post_config' command is executed.
14:25:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:25:20 INFO  : Context for processor 'microblaze_0' is selected.
14:25:20 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:20 INFO  : Context for processor 'microblaze_0' is selected.
14:25:21 INFO  : 'con' command is executed.
14:25:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:25:21 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:25:53 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:25:55 INFO  : Disconnected from the channel tcfchan#35.
14:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:25:55 INFO  : 'jtag frequency' command is executed.
14:25:55 INFO  : Context for 'APU' is selected.
14:25:55 INFO  : System reset is completed.
14:25:58 INFO  : 'after 3000' command is executed.
14:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:26:00 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:26:00 INFO  : Context for 'APU' is selected.
14:26:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:00 INFO  : Context for 'APU' is selected.
14:26:00 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:26:00 INFO  : 'ps7_init' command is executed.
14:26:00 INFO  : 'ps7_post_config' command is executed.
14:26:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:26:00 INFO  : Context for processor 'microblaze_0' is selected.
14:26:00 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:01 INFO  : Context for processor 'microblaze_0' is selected.
14:26:01 INFO  : 'con' command is executed.
14:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:26:01 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:33:22 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:33:25 INFO  : Disconnected from the channel tcfchan#36.
14:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:33:25 INFO  : 'jtag frequency' command is executed.
14:33:25 INFO  : Context for 'APU' is selected.
14:33:25 INFO  : System reset is completed.
14:33:28 INFO  : 'after 3000' command is executed.
14:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:33:29 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:33:29 INFO  : Context for 'APU' is selected.
14:33:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:29 INFO  : Context for 'APU' is selected.
14:33:29 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:33:29 INFO  : 'ps7_init' command is executed.
14:33:30 INFO  : 'ps7_post_config' command is executed.
14:33:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:33:30 INFO  : Context for processor 'microblaze_0' is selected.
14:33:30 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:30 INFO  : Context for processor 'microblaze_0' is selected.
14:33:30 INFO  : 'con' command is executed.
14:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:33:30 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:33:45 INFO  : Disconnected from the channel tcfchan#37.
14:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:33:45 INFO  : 'jtag frequency' command is executed.
14:33:45 INFO  : Context for 'APU' is selected.
14:33:45 INFO  : System reset is completed.
14:33:48 INFO  : 'after 3000' command is executed.
14:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:33:49 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:33:49 INFO  : Context for 'APU' is selected.
14:33:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:49 INFO  : Context for 'APU' is selected.
14:33:49 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:33:50 INFO  : 'ps7_init' command is executed.
14:33:50 INFO  : 'ps7_post_config' command is executed.
14:33:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:33:50 INFO  : Context for processor 'microblaze_0' is selected.
14:33:50 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:50 INFO  : Context for processor 'microblaze_0' is selected.
14:33:50 INFO  : 'con' command is executed.
14:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:33:50 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:39:40 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:39:43 INFO  : Disconnected from the channel tcfchan#38.
14:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:39:43 INFO  : 'jtag frequency' command is executed.
14:39:43 INFO  : Context for 'APU' is selected.
14:39:43 INFO  : System reset is completed.
14:39:46 INFO  : 'after 3000' command is executed.
14:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:39:48 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:39:48 INFO  : 'ps7_init' command is executed.
14:39:48 INFO  : 'ps7_post_config' command is executed.
14:39:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:39:48 INFO  : Context for processor 'microblaze_0' is selected.
14:39:48 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:48 INFO  : Context for processor 'microblaze_0' is selected.
14:39:49 INFO  : 'con' command is executed.
14:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:39:49 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:40:06 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:40:10 INFO  : Disconnected from the channel tcfchan#39.
14:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:40:11 INFO  : 'jtag frequency' command is executed.
14:40:11 INFO  : Context for 'APU' is selected.
14:40:11 INFO  : System reset is completed.
14:40:14 INFO  : 'after 3000' command is executed.
14:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:40:15 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:40:15 INFO  : Context for 'APU' is selected.
14:40:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:15 INFO  : Context for 'APU' is selected.
14:40:15 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:40:15 INFO  : 'ps7_init' command is executed.
14:40:15 INFO  : 'ps7_post_config' command is executed.
14:40:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:40:15 INFO  : Context for processor 'microblaze_0' is selected.
14:40:16 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:16 INFO  : Context for processor 'microblaze_0' is selected.
14:40:16 INFO  : 'con' command is executed.
14:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:40:16 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:45:56 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:46:01 INFO  : Disconnected from the channel tcfchan#40.
14:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:46:02 INFO  : 'jtag frequency' command is executed.
14:46:02 INFO  : Context for 'APU' is selected.
14:46:02 INFO  : System reset is completed.
14:46:05 INFO  : 'after 3000' command is executed.
14:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:46:06 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:46:06 INFO  : Context for 'APU' is selected.
14:46:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:06 INFO  : Context for 'APU' is selected.
14:46:06 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:46:06 INFO  : 'ps7_init' command is executed.
14:46:06 INFO  : 'ps7_post_config' command is executed.
14:46:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:46:06 INFO  : Context for processor 'microblaze_0' is selected.
14:46:06 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:46:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:07 INFO  : Context for processor 'microblaze_0' is selected.
14:46:07 INFO  : 'con' command is executed.
14:46:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:46:07 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:46:19 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:46:46 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:46:50 INFO  : Disconnected from the channel tcfchan#41.
14:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:46:50 INFO  : 'jtag frequency' command is executed.
14:46:50 INFO  : Context for 'APU' is selected.
14:46:51 INFO  : System reset is completed.
14:46:54 INFO  : 'after 3000' command is executed.
14:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:46:55 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:46:55 INFO  : Context for 'APU' is selected.
14:46:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:55 INFO  : Context for 'APU' is selected.
14:46:55 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:46:55 INFO  : 'ps7_init' command is executed.
14:46:55 INFO  : 'ps7_post_config' command is executed.
14:46:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:46:55 INFO  : Context for processor 'microblaze_0' is selected.
14:46:55 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:56 INFO  : Context for processor 'microblaze_0' is selected.
14:46:56 INFO  : 'con' command is executed.
14:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:46:56 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:47:05 INFO  : Disconnected from the channel tcfchan#42.
14:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:47:05 INFO  : 'jtag frequency' command is executed.
14:47:05 INFO  : Context for 'APU' is selected.
14:47:06 INFO  : System reset is completed.
14:47:09 INFO  : 'after 3000' command is executed.
14:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:47:10 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:47:10 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:10 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:47:10 INFO  : 'ps7_init' command is executed.
14:47:10 INFO  : 'ps7_post_config' command is executed.
14:47:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:47:10 INFO  : Context for processor 'microblaze_0' is selected.
14:47:10 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:47:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:11 INFO  : Context for processor 'microblaze_0' is selected.
14:47:11 INFO  : 'con' command is executed.
14:47:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:47:11 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:48:16 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:48:24 INFO  : Disconnected from the channel tcfchan#43.
14:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:48:24 INFO  : 'jtag frequency' command is executed.
14:48:24 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : System reset is completed.
14:48:27 INFO  : 'after 3000' command is executed.
14:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:48:29 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:48:29 INFO  : Context for 'APU' is selected.
14:48:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:29 INFO  : Context for 'APU' is selected.
14:48:29 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:48:29 INFO  : 'ps7_init' command is executed.
14:48:29 INFO  : 'ps7_post_config' command is executed.
14:48:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:48:29 INFO  : Context for processor 'microblaze_0' is selected.
14:48:29 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:29 INFO  : Context for processor 'microblaze_0' is selected.
14:48:30 INFO  : 'con' command is executed.
14:48:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:48:30 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:49:50 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
14:49:50 INFO  : Disconnected from the channel tcfchan#44.
14:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:49:53 INFO  : 'jtag frequency' command is executed.
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : System reset is completed.
14:49:56 INFO  : 'after 3000' command is executed.
14:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:49:57 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:49:57 INFO  : Context for 'APU' is selected.
14:49:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:49:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:57 INFO  : Context for 'APU' is selected.
14:49:57 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:49:57 INFO  : 'ps7_init' command is executed.
14:49:57 INFO  : 'ps7_post_config' command is executed.
14:49:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:49:57 INFO  : Context for processor 'microblaze_0' is selected.
14:49:58 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:49:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:58 INFO  : Context for processor 'microblaze_0' is selected.
14:49:58 INFO  : 'con' command is executed.
14:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:49:58 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:50:11 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:50:11 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:50:11 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:50:20 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
14:50:20 INFO  : Disconnected from the channel tcfchan#45.
14:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:50:20 INFO  : 'jtag frequency' command is executed.
14:50:20 INFO  : Context for 'APU' is selected.
14:50:20 INFO  : System reset is completed.
14:50:23 INFO  : 'after 3000' command is executed.
14:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:50:25 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:50:25 INFO  : Context for 'APU' is selected.
14:50:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:50:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:25 INFO  : Context for 'APU' is selected.
14:50:25 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:50:25 INFO  : 'ps7_init' command is executed.
14:50:25 INFO  : 'ps7_post_config' command is executed.
14:50:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:50:25 INFO  : Context for processor 'microblaze_0' is selected.
14:50:25 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:25 INFO  : Context for processor 'microblaze_0' is selected.
14:50:26 INFO  : 'con' command is executed.
14:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:50:26 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:50:44 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:50:58 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:51:06 INFO  : Disconnected from the channel tcfchan#47.
14:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:51:06 INFO  : 'jtag frequency' command is executed.
14:51:06 INFO  : Context for 'APU' is selected.
14:51:06 INFO  : System reset is completed.
14:51:09 INFO  : 'after 3000' command is executed.
14:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:51:11 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:51:11 INFO  : Context for 'APU' is selected.
14:51:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:11 INFO  : Context for 'APU' is selected.
14:51:11 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:51:11 INFO  : 'ps7_init' command is executed.
14:51:11 INFO  : 'ps7_post_config' command is executed.
14:51:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:51:11 INFO  : Context for processor 'microblaze_0' is selected.
14:51:12 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:12 INFO  : Context for processor 'microblaze_0' is selected.
14:51:12 INFO  : 'con' command is executed.
14:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:51:12 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:53:26 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:53:31 INFO  : Disconnected from the channel tcfchan#48.
14:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:53:31 INFO  : 'jtag frequency' command is executed.
14:53:31 INFO  : Context for 'APU' is selected.
14:53:31 INFO  : System reset is completed.
14:53:34 INFO  : 'after 3000' command is executed.
14:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:53:35 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:53:35 INFO  : Context for 'APU' is selected.
14:53:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:35 INFO  : Context for 'APU' is selected.
14:53:35 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:53:35 INFO  : 'ps7_init' command is executed.
14:53:35 INFO  : 'ps7_post_config' command is executed.
14:53:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:53:35 INFO  : Context for processor 'microblaze_0' is selected.
14:53:36 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:36 INFO  : Context for processor 'microblaze_0' is selected.
14:53:36 INFO  : 'con' command is executed.
14:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:53:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
14:55:55 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
14:56:28 INFO  : Disconnected from the channel tcfchan#49.
14:56:28 ERROR : Hardaware specification file used in the launch configuration 'SystemDebugger_FFT_demo_AXIS_system_Standalone' doesn't exist at the location 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:57:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:57:04 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:57:05 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
14:57:11 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:57:11 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
14:57:11 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
14:57:11 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
14:57:11 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:57:16 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
14:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
14:57:16 INFO  : 'jtag frequency' command is executed.
14:57:16 INFO  : Context for 'APU' is selected.
14:57:16 INFO  : System reset is completed.
14:57:19 INFO  : 'after 3000' command is executed.
14:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
14:57:21 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
14:57:21 INFO  : Context for 'APU' is selected.
14:57:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:57:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:21 INFO  : Context for 'APU' is selected.
14:57:21 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
14:57:21 INFO  : 'ps7_init' command is executed.
14:57:21 INFO  : 'ps7_post_config' command is executed.
14:57:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:57:21 INFO  : Context for processor 'microblaze_0' is selected.
14:57:21 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
14:57:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:21 INFO  : Context for processor 'microblaze_0' is selected.
14:57:21 INFO  : 'con' command is executed.
14:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:57:21 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:00:08 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:00:24 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:00:29 INFO  : Disconnected from the channel tcfchan#53.
15:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:00:29 INFO  : 'jtag frequency' command is executed.
15:00:29 INFO  : Context for 'APU' is selected.
15:00:29 INFO  : System reset is completed.
15:00:32 INFO  : 'after 3000' command is executed.
15:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:00:33 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:00:33 INFO  : Context for 'APU' is selected.
15:00:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:33 INFO  : Context for 'APU' is selected.
15:00:33 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:00:33 INFO  : 'ps7_init' command is executed.
15:00:33 INFO  : 'ps7_post_config' command is executed.
15:00:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:33 INFO  : Context for processor 'microblaze_0' is selected.
15:00:34 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:34 INFO  : Context for processor 'microblaze_0' is selected.
15:00:34 INFO  : 'con' command is executed.
15:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:34 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
15:02:34 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:03:00 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:03:50 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
15:03:55 INFO  : Disconnected from the channel tcfchan#54.
15:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
15:03:55 INFO  : 'jtag frequency' command is executed.
15:03:55 INFO  : Context for 'APU' is selected.
15:03:55 INFO  : System reset is completed.
15:03:58 INFO  : 'after 3000' command is executed.
15:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
15:03:59 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
15:03:59 INFO  : Context for 'APU' is selected.
15:03:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:59 INFO  : Context for 'APU' is selected.
15:03:59 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
15:04:00 INFO  : 'ps7_init' command is executed.
15:04:00 INFO  : 'ps7_post_config' command is executed.
15:04:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:04:00 INFO  : Context for processor 'microblaze_0' is selected.
15:04:00 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
15:04:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:00 INFO  : Context for processor 'microblaze_0' is selected.
15:04:00 INFO  : 'con' command is executed.
15:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:04:00 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:12:49 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:13:09 INFO  : Disconnected from the channel tcfchan#55.
16:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:13:09 INFO  : 'jtag frequency' command is executed.
16:13:09 INFO  : Context for 'APU' is selected.
16:13:09 INFO  : System reset is completed.
16:13:12 INFO  : 'after 3000' command is executed.
16:13:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:13:14 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:13:14 INFO  : Context for 'APU' is selected.
16:13:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:14 INFO  : Context for 'APU' is selected.
16:13:14 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:13:14 INFO  : 'ps7_init' command is executed.
16:13:14 INFO  : 'ps7_post_config' command is executed.
16:13:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:13:14 INFO  : Context for processor 'microblaze_0' is selected.
16:13:14 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:13:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:14 INFO  : Context for processor 'microblaze_0' is selected.
16:13:14 INFO  : 'con' command is executed.
16:13:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:13:14 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:15:48 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:17:51 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:18:09 INFO  : Disconnected from the channel tcfchan#56.
16:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:18:09 INFO  : 'jtag frequency' command is executed.
16:18:09 INFO  : Context for 'APU' is selected.
16:18:10 INFO  : System reset is completed.
16:18:13 INFO  : 'after 3000' command is executed.
16:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:18:14 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:18:14 INFO  : Context for 'APU' is selected.
16:18:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:14 INFO  : Context for 'APU' is selected.
16:18:14 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:18:14 INFO  : 'ps7_init' command is executed.
16:18:14 INFO  : 'ps7_post_config' command is executed.
16:18:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:18:14 INFO  : Context for processor 'microblaze_0' is selected.
16:18:14 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:15 INFO  : Context for processor 'microblaze_0' is selected.
16:18:15 INFO  : 'con' command is executed.
16:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:18:15 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:19:54 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:21:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:21:50 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:21:51 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:22:29 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
16:22:29 INFO  : Disconnected from the channel tcfchan#57.
16:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:22:29 INFO  : 'jtag frequency' command is executed.
16:22:29 INFO  : Context for 'APU' is selected.
16:22:29 INFO  : System reset is completed.
16:22:32 INFO  : 'after 3000' command is executed.
16:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:22:34 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:22:34 INFO  : Context for 'APU' is selected.
16:22:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:34 INFO  : Context for 'APU' is selected.
16:22:34 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:22:34 INFO  : 'ps7_init' command is executed.
16:22:34 INFO  : 'ps7_post_config' command is executed.
16:22:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:22:34 INFO  : Context for processor 'microblaze_0' is selected.
16:22:34 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:22:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:34 INFO  : Context for processor 'microblaze_0' is selected.
16:22:35 INFO  : 'con' command is executed.
16:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:22:35 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:24:59 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:25:02 INFO  : Disconnected from the channel tcfchan#60.
16:25:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:25:03 INFO  : 'jtag frequency' command is executed.
16:25:03 INFO  : Context for 'APU' is selected.
16:25:03 INFO  : System reset is completed.
16:25:06 INFO  : 'after 3000' command is executed.
16:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:25:07 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:25:07 INFO  : Context for 'APU' is selected.
16:25:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:25:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:07 INFO  : Context for 'APU' is selected.
16:25:07 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:25:07 INFO  : 'ps7_init' command is executed.
16:25:07 INFO  : 'ps7_post_config' command is executed.
16:25:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:25:07 INFO  : Context for processor 'microblaze_0' is selected.
16:25:08 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:08 INFO  : Context for processor 'microblaze_0' is selected.
16:25:08 INFO  : 'con' command is executed.
16:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:25:08 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:25:40 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:27:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:27:42 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:27:43 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:27:47 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
16:27:47 INFO  : Disconnected from the channel tcfchan#61.
16:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:27:47 INFO  : 'jtag frequency' command is executed.
16:27:47 INFO  : Context for 'APU' is selected.
16:27:47 INFO  : System reset is completed.
16:27:50 INFO  : 'after 3000' command is executed.
16:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:27:52 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:27:52 INFO  : Context for 'APU' is selected.
16:27:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:52 INFO  : Context for 'APU' is selected.
16:27:52 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:27:52 INFO  : 'ps7_init' command is executed.
16:27:52 INFO  : 'ps7_post_config' command is executed.
16:27:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:27:52 INFO  : Context for processor 'microblaze_0' is selected.
16:27:52 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:52 INFO  : Context for processor 'microblaze_0' is selected.
16:27:53 INFO  : 'con' command is executed.
16:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:27:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:30:23 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:30:41 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:32:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:32:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:32:13 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:41:48 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:41:53 INFO  : Disconnected from the channel tcfchan#63.
16:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:41:53 INFO  : 'jtag frequency' command is executed.
16:41:53 INFO  : Context for 'APU' is selected.
16:41:54 INFO  : System reset is completed.
16:41:57 INFO  : 'after 3000' command is executed.
16:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:41:58 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:41:58 INFO  : Context for 'APU' is selected.
16:41:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:58 INFO  : Context for 'APU' is selected.
16:41:58 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:41:58 INFO  : 'ps7_init' command is executed.
16:41:58 INFO  : 'ps7_post_config' command is executed.
16:41:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:41:58 INFO  : Context for processor 'microblaze_0' is selected.
16:41:58 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:58 INFO  : Context for processor 'microblaze_0' is selected.
16:41:59 INFO  : 'con' command is executed.
16:41:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:41:59 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:44:09 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:44:09 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:44:09 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:44:30 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:45:23 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
16:45:23 INFO  : Disconnected from the channel tcfchan#66.
16:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:45:23 INFO  : 'jtag frequency' command is executed.
16:45:23 INFO  : Context for 'APU' is selected.
16:45:23 INFO  : System reset is completed.
16:45:26 INFO  : 'after 3000' command is executed.
16:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:45:28 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:45:28 INFO  : Context for 'APU' is selected.
16:45:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:28 INFO  : Context for 'APU' is selected.
16:45:28 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:45:28 INFO  : 'ps7_init' command is executed.
16:45:28 INFO  : 'ps7_post_config' command is executed.
16:45:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:45:28 INFO  : Context for processor 'microblaze_0' is selected.
16:45:28 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:28 INFO  : Context for processor 'microblaze_0' is selected.
16:45:29 INFO  : 'con' command is executed.
16:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:45:29 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:47:18 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:47:37 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:47:41 INFO  : Disconnected from the channel tcfchan#68.
16:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:47:41 INFO  : 'jtag frequency' command is executed.
16:47:41 INFO  : Context for 'APU' is selected.
16:47:41 INFO  : System reset is completed.
16:47:44 INFO  : 'after 3000' command is executed.
16:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:47:45 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:47:45 INFO  : Context for 'APU' is selected.
16:47:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:45 INFO  : Context for 'APU' is selected.
16:47:45 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:47:45 INFO  : 'ps7_init' command is executed.
16:47:45 INFO  : 'ps7_post_config' command is executed.
16:47:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:47:45 INFO  : Context for processor 'microblaze_0' is selected.
16:47:46 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:46 INFO  : Context for processor 'microblaze_0' is selected.
16:47:46 INFO  : 'con' command is executed.
16:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:47:46 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:53:56 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:54:01 INFO  : Disconnected from the channel tcfchan#69.
16:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:54:01 INFO  : 'jtag frequency' command is executed.
16:54:01 INFO  : Context for 'APU' is selected.
16:54:01 INFO  : System reset is completed.
16:54:04 INFO  : 'after 3000' command is executed.
16:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:54:05 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:54:05 INFO  : Context for 'APU' is selected.
16:54:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:05 INFO  : Context for 'APU' is selected.
16:54:05 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:54:06 INFO  : 'ps7_init' command is executed.
16:54:06 INFO  : 'ps7_post_config' command is executed.
16:54:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:54:06 INFO  : Context for processor 'microblaze_0' is selected.
16:54:06 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:06 INFO  : Context for processor 'microblaze_0' is selected.
16:54:06 INFO  : 'con' command is executed.
16:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:54:06 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:56:38 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:56:41 INFO  : Disconnected from the channel tcfchan#70.
16:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:56:42 INFO  : 'jtag frequency' command is executed.
16:56:42 INFO  : Context for 'APU' is selected.
16:56:42 INFO  : System reset is completed.
16:56:45 INFO  : 'after 3000' command is executed.
16:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:56:46 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:56:46 INFO  : Context for 'APU' is selected.
16:56:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:46 INFO  : Context for 'APU' is selected.
16:56:46 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:56:47 INFO  : 'ps7_init' command is executed.
16:56:47 INFO  : 'ps7_post_config' command is executed.
16:56:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:56:47 INFO  : Context for processor 'microblaze_0' is selected.
16:56:47 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:47 INFO  : Context for processor 'microblaze_0' is selected.
16:56:47 INFO  : 'con' command is executed.
16:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:56:47 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:01:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:03:55 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:04:30 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:04:30 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:04:30 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:04:34 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:04:34 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:04:34 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
17:04:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
17:04:34 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:04:40 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
17:04:48 INFO  : Disconnected from the channel tcfchan#71.
17:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:04:49 INFO  : 'jtag frequency' command is executed.
17:04:49 INFO  : Context for 'APU' is selected.
17:04:49 INFO  : System reset is completed.
17:04:52 INFO  : 'after 3000' command is executed.
17:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:04:53 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:04:53 INFO  : Context for 'APU' is selected.
17:04:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:53 INFO  : Context for 'APU' is selected.
17:04:53 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:04:53 INFO  : 'ps7_init' command is executed.
17:04:54 INFO  : 'ps7_post_config' command is executed.
17:04:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:54 INFO  : Context for processor 'microblaze_0' is selected.
17:04:54 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:54 INFO  : Context for processor 'microblaze_0' is selected.
17:04:54 INFO  : 'con' command is executed.
17:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:04:54 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:59:46 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
18:00:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:00:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:00:34 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:02:03 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
18:02:03 INFO  : Disconnected from the channel tcfchan#74.
18:02:03 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:02:03 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:02:03 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
18:02:04 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
18:02:04 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:02:08 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
18:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:02:09 INFO  : 'jtag frequency' command is executed.
18:02:09 INFO  : Context for 'APU' is selected.
18:02:09 INFO  : System reset is completed.
18:02:10 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:02:12 INFO  : 'after 3000' command is executed.
18:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:02:13 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:02:13 INFO  : Context for 'APU' is selected.
18:02:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:02:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:13 INFO  : Context for 'APU' is selected.
18:02:13 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:02:14 INFO  : 'ps7_init' command is executed.
18:02:14 INFO  : 'ps7_post_config' command is executed.
18:02:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:02:14 INFO  : Context for processor 'microblaze_0' is selected.
18:02:14 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:02:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:14 INFO  : Context for processor 'microblaze_0' is selected.
18:02:15 INFO  : 'con' command is executed.
18:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:02:15 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:02:18 INFO  : Disconnected from the channel tcfchan#77.
18:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:02:18 INFO  : 'jtag frequency' command is executed.
18:02:18 INFO  : Context for 'APU' is selected.
18:02:18 INFO  : System reset is completed.
18:02:21 INFO  : 'after 3000' command is executed.
18:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:02:22 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:02:22 INFO  : Context for 'APU' is selected.
18:02:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:02:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:22 INFO  : Context for 'APU' is selected.
18:02:22 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:02:23 INFO  : 'ps7_init' command is executed.
18:02:23 INFO  : 'ps7_post_config' command is executed.
18:02:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:02:23 INFO  : Context for processor 'microblaze_0' is selected.
18:02:23 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:23 INFO  : Context for processor 'microblaze_0' is selected.
18:02:23 INFO  : 'con' command is executed.
18:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:02:23 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:05:23 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:05:28 INFO  : Disconnected from the channel tcfchan#78.
18:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:05:28 INFO  : 'jtag frequency' command is executed.
18:05:28 INFO  : Context for 'APU' is selected.
18:05:28 INFO  : System reset is completed.
18:05:31 INFO  : 'after 3000' command is executed.
18:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:05:33 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:05:33 INFO  : Context for 'APU' is selected.
18:05:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:33 INFO  : Context for 'APU' is selected.
18:05:33 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:05:33 INFO  : 'ps7_init' command is executed.
18:05:33 INFO  : 'ps7_post_config' command is executed.
18:05:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:05:33 INFO  : Context for processor 'microblaze_0' is selected.
18:05:33 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:33 INFO  : Context for processor 'microblaze_0' is selected.
18:05:33 INFO  : 'con' command is executed.
18:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:05:33 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:06:19 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:22:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:22:50 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:22:51 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:23:13 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
18:23:13 INFO  : Disconnected from the channel tcfchan#79.
18:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:23:14 INFO  : 'jtag frequency' command is executed.
18:23:14 INFO  : Context for 'APU' is selected.
18:23:14 INFO  : System reset is completed.
18:23:17 INFO  : 'after 3000' command is executed.
18:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:23:18 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:23:18 INFO  : Context for 'APU' is selected.
18:23:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:23:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:18 INFO  : Context for 'APU' is selected.
18:23:18 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:23:18 INFO  : 'ps7_init' command is executed.
18:23:18 INFO  : 'ps7_post_config' command is executed.
18:23:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:23:18 INFO  : Context for processor 'microblaze_0' is selected.
18:23:19 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:23:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:19 INFO  : Context for processor 'microblaze_0' is selected.
18:23:19 INFO  : 'con' command is executed.
18:23:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:23:19 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:32:52 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:32:54 INFO  : Disconnected from the channel tcfchan#81.
18:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:32:59 INFO  : 'jtag frequency' command is executed.
18:32:59 INFO  : Context for 'APU' is selected.
18:32:59 INFO  : System reset is completed.
18:33:02 INFO  : 'after 3000' command is executed.
18:33:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:33:04 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:33:04 INFO  : Context for 'APU' is selected.
18:33:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:04 INFO  : Context for 'APU' is selected.
18:33:04 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:33:04 INFO  : 'ps7_init' command is executed.
18:33:04 INFO  : 'ps7_post_config' command is executed.
18:33:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
configparams force-mem-access 0
----------------End of Script----------------

18:33:04 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:33:23 INFO  : Disconnected from the channel tcfchan#82.
18:33:28 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:34:04 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:34:07 INFO  : 'jtag frequency' command is executed.
18:34:07 INFO  : Context for 'APU' is selected.
18:34:07 INFO  : System reset is completed.
18:34:10 INFO  : 'after 3000' command is executed.
18:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:34:11 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:34:11 INFO  : Context for 'APU' is selected.
18:34:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:34:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:11 INFO  : Context for 'APU' is selected.
18:34:11 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:34:12 INFO  : 'ps7_init' command is executed.
18:34:12 INFO  : 'ps7_post_config' command is executed.
18:34:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:34:12 INFO  : Context for processor 'microblaze_0' is selected.
18:34:12 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:34:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:12 INFO  : Context for processor 'microblaze_0' is selected.
18:34:12 INFO  : 'con' command is executed.
18:34:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:34:12 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:35:17 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:35:20 INFO  : Disconnected from the channel tcfchan#83.
18:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:35:20 INFO  : 'jtag frequency' command is executed.
18:35:20 INFO  : Context for 'APU' is selected.
18:35:20 INFO  : System reset is completed.
18:35:23 INFO  : 'after 3000' command is executed.
18:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:35:25 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:35:25 INFO  : Context for 'APU' is selected.
18:35:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:25 INFO  : Context for 'APU' is selected.
18:35:25 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:35:25 INFO  : 'ps7_init' command is executed.
18:35:25 INFO  : 'ps7_post_config' command is executed.
18:35:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:35:25 INFO  : Context for processor 'microblaze_0' is selected.
18:35:25 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:25 INFO  : Context for processor 'microblaze_0' is selected.
18:35:26 INFO  : 'con' command is executed.
18:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:35:26 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:37:11 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:37:25 INFO  : Disconnected from the channel tcfchan#84.
18:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:37:25 INFO  : 'jtag frequency' command is executed.
18:37:25 INFO  : Context for 'APU' is selected.
18:37:25 INFO  : System reset is completed.
18:37:28 INFO  : 'after 3000' command is executed.
18:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:37:29 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:37:29 INFO  : Context for 'APU' is selected.
18:37:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:29 INFO  : Context for 'APU' is selected.
18:37:29 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:37:30 INFO  : 'ps7_init' command is executed.
18:37:30 INFO  : 'ps7_post_config' command is executed.
18:37:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:37:30 INFO  : Context for processor 'microblaze_0' is selected.
18:37:30 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:30 INFO  : Context for processor 'microblaze_0' is selected.
18:37:30 INFO  : 'con' command is executed.
18:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:37:30 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:38:05 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:38:07 INFO  : Disconnected from the channel tcfchan#85.
18:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:38:07 INFO  : 'jtag frequency' command is executed.
18:38:07 INFO  : Context for 'APU' is selected.
18:38:08 INFO  : System reset is completed.
18:38:11 INFO  : 'after 3000' command is executed.
18:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:38:12 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:38:12 INFO  : Context for 'APU' is selected.
18:38:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:12 INFO  : Context for 'APU' is selected.
18:38:12 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:38:12 INFO  : 'ps7_init' command is executed.
18:38:12 INFO  : 'ps7_post_config' command is executed.
18:38:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:38:12 INFO  : Context for processor 'microblaze_0' is selected.
18:38:12 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:13 INFO  : Context for processor 'microblaze_0' is selected.
18:38:13 INFO  : 'con' command is executed.
18:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:38:13 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:42:31 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:42:34 INFO  : Disconnected from the channel tcfchan#86.
18:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:42:34 INFO  : 'jtag frequency' command is executed.
18:42:34 INFO  : Context for 'APU' is selected.
18:42:34 INFO  : System reset is completed.
18:42:37 INFO  : 'after 3000' command is executed.
18:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:42:38 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:42:38 INFO  : Context for 'APU' is selected.
18:42:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:38 INFO  : Context for 'APU' is selected.
18:42:38 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:42:39 INFO  : 'ps7_init' command is executed.
18:42:39 INFO  : 'ps7_post_config' command is executed.
18:42:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:42:39 INFO  : Context for processor 'microblaze_0' is selected.
18:42:39 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:39 INFO  : Context for processor 'microblaze_0' is selected.
18:42:39 INFO  : 'con' command is executed.
18:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:42:39 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:42:40 INFO  : 'jtag frequency' command is executed.
18:42:40 INFO  : Context for 'APU' is selected.
18:42:40 INFO  : System reset is completed.
18:42:43 INFO  : 'after 3000' command is executed.
18:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:42:44 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:42:44 INFO  : Context for 'APU' is selected.
18:42:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:44 INFO  : Context for 'APU' is selected.
18:42:44 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:42:44 INFO  : 'ps7_init' command is executed.
18:42:44 INFO  : 'ps7_post_config' command is executed.
18:42:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:42:44 INFO  : Context for processor 'microblaze_0' is selected.
18:42:44 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:45 INFO  : Context for processor 'microblaze_0' is selected.
18:42:45 INFO  : 'con' command is executed.
18:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:42:45 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:43:32 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:43:50 INFO  : Disconnected from the channel tcfchan#87.
18:44:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:44:16 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:44:16 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:44:22 INFO  : 'jtag frequency' command is executed.
18:44:22 INFO  : Context for 'APU' is selected.
18:44:22 INFO  : System reset is completed.
18:44:25 INFO  : 'after 3000' command is executed.
18:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:44:26 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:44:27 INFO  : Context for 'APU' is selected.
18:44:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:27 INFO  : Context for 'APU' is selected.
18:44:27 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:44:27 INFO  : 'ps7_init' command is executed.
18:44:27 INFO  : 'ps7_post_config' command is executed.
18:44:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:44:27 INFO  : Context for processor 'microblaze_0' is selected.
18:44:27 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:27 INFO  : Context for processor 'microblaze_0' is selected.
18:44:28 INFO  : 'con' command is executed.
18:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:44:28 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:45:41 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:45:43 INFO  : Disconnected from the channel tcfchan#90.
18:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:45:43 INFO  : 'jtag frequency' command is executed.
18:45:43 INFO  : Context for 'APU' is selected.
18:45:43 INFO  : System reset is completed.
18:45:46 INFO  : 'after 3000' command is executed.
18:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:45:48 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:45:48 INFO  : Context for 'APU' is selected.
18:45:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:48 INFO  : Context for 'APU' is selected.
18:45:48 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:45:48 INFO  : 'ps7_init' command is executed.
18:45:48 INFO  : 'ps7_post_config' command is executed.
18:45:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:45:48 INFO  : Context for processor 'microblaze_0' is selected.
18:45:48 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:48 INFO  : Context for processor 'microblaze_0' is selected.
18:45:48 INFO  : 'con' command is executed.
18:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:45:48 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
18:45:49 INFO  : 'jtag frequency' command is executed.
18:45:49 INFO  : Context for 'APU' is selected.
18:45:49 INFO  : System reset is completed.
18:45:52 INFO  : 'after 3000' command is executed.
18:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
18:45:53 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
18:45:53 INFO  : Context for 'APU' is selected.
18:45:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:53 INFO  : Context for 'APU' is selected.
18:45:53 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
18:45:54 INFO  : 'ps7_init' command is executed.
18:45:54 INFO  : 'ps7_post_config' command is executed.
18:45:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:45:54 INFO  : Context for processor 'microblaze_0' is selected.
18:45:54 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
18:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:54 INFO  : Context for processor 'microblaze_0' is selected.
18:45:54 INFO  : 'con' command is executed.
18:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:45:54 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:48:08 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:49:42 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:50:37 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:51:37 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
18:51:44 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
19:53:58 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
19:54:04 INFO  : Disconnected from the channel tcfchan#91.
19:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:54:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:55:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:55:40 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:55:41 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
19:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:56:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:56:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
19:58:21 INFO  : 'jtag frequency' command is executed.
19:58:21 INFO  : Context for 'APU' is selected.
19:58:22 INFO  : System reset is completed.
19:58:25 INFO  : 'after 3000' command is executed.
19:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
19:58:26 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
19:58:26 INFO  : Context for 'APU' is selected.
19:58:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:26 INFO  : Context for 'APU' is selected.
19:58:26 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
19:58:27 INFO  : 'ps7_init' command is executed.
19:58:27 INFO  : 'ps7_post_config' command is executed.
19:58:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:58:27 INFO  : Context for processor 'microblaze_0' is selected.
19:58:27 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
19:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:27 INFO  : Context for processor 'microblaze_0' is selected.
19:58:27 INFO  : 'con' command is executed.
19:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:58:27 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
19:58:45 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
19:58:48 INFO  : Disconnected from the channel tcfchan#92.
19:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
19:58:49 INFO  : 'jtag frequency' command is executed.
19:58:49 INFO  : Context for 'APU' is selected.
19:58:49 INFO  : System reset is completed.
19:58:52 INFO  : 'after 3000' command is executed.
19:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
19:58:53 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
19:58:53 INFO  : Context for 'APU' is selected.
19:58:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:53 INFO  : Context for 'APU' is selected.
19:58:53 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
19:58:54 INFO  : 'ps7_init' command is executed.
19:58:54 INFO  : 'ps7_post_config' command is executed.
19:58:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:58:54 INFO  : Context for processor 'microblaze_0' is selected.
19:58:54 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
19:58:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:54 INFO  : Context for processor 'microblaze_0' is selected.
19:58:54 INFO  : 'con' command is executed.
19:58:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:58:54 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
20:19:35 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:20:25 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:20:34 INFO  : Disconnected from the channel tcfchan#95.
20:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
20:20:34 INFO  : 'jtag frequency' command is executed.
20:20:34 INFO  : Context for 'APU' is selected.
20:20:34 INFO  : System reset is completed.
20:20:37 INFO  : 'after 3000' command is executed.
20:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
20:20:38 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
20:20:38 INFO  : Context for 'APU' is selected.
20:20:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:38 INFO  : Context for 'APU' is selected.
20:20:38 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
20:20:39 INFO  : 'ps7_init' command is executed.
20:20:39 INFO  : 'ps7_post_config' command is executed.
20:20:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:20:39 INFO  : Context for processor 'microblaze_0' is selected.
20:20:39 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
20:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:39 INFO  : Context for processor 'microblaze_0' is selected.
20:20:40 INFO  : 'con' command is executed.
20:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:20:40 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
20:20:58 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:21:02 INFO  : Disconnected from the channel tcfchan#96.
20:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
20:21:02 INFO  : 'jtag frequency' command is executed.
20:21:02 INFO  : Context for 'APU' is selected.
20:21:02 INFO  : System reset is completed.
20:21:05 INFO  : 'after 3000' command is executed.
20:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
20:21:06 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
20:21:06 INFO  : Context for 'APU' is selected.
20:21:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:06 INFO  : Context for 'APU' is selected.
20:21:06 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
20:21:07 INFO  : 'ps7_init' command is executed.
20:21:07 INFO  : 'ps7_post_config' command is executed.
20:21:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:21:07 INFO  : Context for processor 'microblaze_0' is selected.
20:21:07 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
20:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:08 INFO  : Context for processor 'microblaze_0' is selected.
20:21:08 INFO  : 'con' command is executed.
20:21:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:21:08 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
20:28:01 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:28:05 INFO  : Disconnected from the channel tcfchan#97.
20:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
20:28:05 INFO  : 'jtag frequency' command is executed.
20:28:05 INFO  : Context for 'APU' is selected.
20:28:05 INFO  : System reset is completed.
20:28:08 INFO  : 'after 3000' command is executed.
20:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
20:28:10 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
20:28:10 INFO  : Context for 'APU' is selected.
20:28:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:10 INFO  : Context for 'APU' is selected.
20:28:10 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
20:28:10 INFO  : 'ps7_init' command is executed.
20:28:10 INFO  : 'ps7_post_config' command is executed.
20:28:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:28:10 INFO  : Context for processor 'microblaze_0' is selected.
20:28:11 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
20:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:11 INFO  : Context for processor 'microblaze_0' is selected.
20:28:11 INFO  : 'con' command is executed.
20:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:28:11 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
20:34:25 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:35:27 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:35:31 INFO  : Disconnected from the channel tcfchan#98.
20:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
20:35:32 INFO  : 'jtag frequency' command is executed.
20:35:32 INFO  : Context for 'APU' is selected.
20:35:32 INFO  : System reset is completed.
20:35:35 INFO  : 'after 3000' command is executed.
20:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
20:35:36 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
20:35:36 INFO  : Context for 'APU' is selected.
20:35:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:36 INFO  : Context for 'APU' is selected.
20:35:36 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
20:35:37 INFO  : 'ps7_init' command is executed.
20:35:37 INFO  : 'ps7_post_config' command is executed.
20:35:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:35:37 INFO  : Context for processor 'microblaze_0' is selected.
20:35:37 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
20:35:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:37 INFO  : Context for processor 'microblaze_0' is selected.
20:35:37 INFO  : 'con' command is executed.
20:35:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:35:37 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
20:38:22 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:38:25 INFO  : Disconnected from the channel tcfchan#99.
20:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
20:38:25 INFO  : 'jtag frequency' command is executed.
20:38:25 INFO  : Context for 'APU' is selected.
20:38:25 INFO  : System reset is completed.
20:38:28 INFO  : 'after 3000' command is executed.
20:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
20:38:29 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
20:38:29 INFO  : Context for 'APU' is selected.
20:38:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:29 INFO  : Context for 'APU' is selected.
20:38:29 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
20:38:30 INFO  : 'ps7_init' command is executed.
20:38:30 INFO  : 'ps7_post_config' command is executed.
20:38:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:38:30 INFO  : Context for processor 'microblaze_0' is selected.
20:38:30 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
20:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:30 INFO  : Context for processor 'microblaze_0' is selected.
20:38:30 INFO  : 'con' command is executed.
20:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:38:30 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
20:39:43 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:39:49 INFO  : Disconnected from the channel tcfchan#100.
20:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
20:39:49 INFO  : 'jtag frequency' command is executed.
20:39:49 INFO  : Context for 'APU' is selected.
20:39:49 INFO  : System reset is completed.
20:39:52 INFO  : 'after 3000' command is executed.
20:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
20:39:53 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
20:39:53 INFO  : Context for 'APU' is selected.
20:39:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:53 INFO  : Context for 'APU' is selected.
20:39:53 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
20:39:54 INFO  : 'ps7_init' command is executed.
20:39:54 INFO  : 'ps7_post_config' command is executed.
20:39:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:39:54 INFO  : Context for processor 'microblaze_0' is selected.
20:39:54 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
20:39:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:54 INFO  : Context for processor 'microblaze_0' is selected.
20:39:54 INFO  : 'con' command is executed.
20:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:39:54 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
20:41:08 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
20:41:53 INFO  : Disconnected from the channel tcfchan#101.
20:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
20:41:53 INFO  : 'jtag frequency' command is executed.
20:41:53 INFO  : Context for 'APU' is selected.
20:41:53 INFO  : System reset is completed.
20:41:56 INFO  : 'after 3000' command is executed.
20:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
20:41:58 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
20:41:58 INFO  : Context for 'APU' is selected.
20:41:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:58 INFO  : Context for 'APU' is selected.
20:41:58 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
20:41:58 INFO  : 'ps7_init' command is executed.
20:41:58 INFO  : 'ps7_post_config' command is executed.
20:41:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:41:58 INFO  : Context for processor 'microblaze_0' is selected.
20:41:58 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
20:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:58 INFO  : Context for processor 'microblaze_0' is selected.
20:41:59 INFO  : 'con' command is executed.
20:41:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:41:59 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:34:38 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:34:44 INFO  : Disconnected from the channel tcfchan#102.
21:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:34:44 INFO  : 'jtag frequency' command is executed.
21:34:44 INFO  : Context for 'APU' is selected.
21:34:44 INFO  : System reset is completed.
21:34:47 INFO  : 'after 3000' command is executed.
21:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:34:49 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:34:49 INFO  : Context for 'APU' is selected.
21:34:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:34:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:49 INFO  : Context for 'APU' is selected.
21:34:49 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:34:49 INFO  : 'ps7_init' command is executed.
21:34:49 INFO  : 'ps7_post_config' command is executed.
21:34:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:34:49 INFO  : Context for processor 'microblaze_0' is selected.
21:34:49 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:50 INFO  : Context for processor 'microblaze_0' is selected.
21:34:50 INFO  : 'con' command is executed.
21:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:34:50 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:35:23 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:35:28 INFO  : Disconnected from the channel tcfchan#103.
21:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:35:28 INFO  : 'jtag frequency' command is executed.
21:35:28 INFO  : Context for 'APU' is selected.
21:35:28 INFO  : System reset is completed.
21:35:31 INFO  : 'after 3000' command is executed.
21:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:35:33 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:35:33 INFO  : Context for 'APU' is selected.
21:35:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:33 INFO  : Context for 'APU' is selected.
21:35:33 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:35:33 INFO  : 'ps7_init' command is executed.
21:35:33 INFO  : 'ps7_post_config' command is executed.
21:35:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:35:33 INFO  : Context for processor 'microblaze_0' is selected.
21:35:33 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:33 INFO  : Context for processor 'microblaze_0' is selected.
21:35:34 INFO  : 'con' command is executed.
21:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:35:34 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:41:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:42:03 INFO  : Disconnected from the channel tcfchan#104.
21:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:42:03 INFO  : 'jtag frequency' command is executed.
21:42:03 INFO  : Context for 'APU' is selected.
21:42:03 INFO  : System reset is completed.
21:42:06 INFO  : 'after 3000' command is executed.
21:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:42:07 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:42:07 INFO  : Context for 'APU' is selected.
21:42:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:07 INFO  : Context for 'APU' is selected.
21:42:07 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:42:08 INFO  : 'ps7_init' command is executed.
21:42:08 INFO  : 'ps7_post_config' command is executed.
21:42:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:08 INFO  : Context for processor 'microblaze_0' is selected.
21:42:08 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:42:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:08 INFO  : Context for processor 'microblaze_0' is selected.
21:42:09 INFO  : 'con' command is executed.
21:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:09 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:42:58 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:43:02 INFO  : Disconnected from the channel tcfchan#105.
21:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:43:03 INFO  : 'jtag frequency' command is executed.
21:43:03 INFO  : Context for 'APU' is selected.
21:43:03 INFO  : System reset is completed.
21:43:06 INFO  : 'after 3000' command is executed.
21:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:43:07 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:43:07 INFO  : Context for 'APU' is selected.
21:43:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:43:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:07 INFO  : Context for 'APU' is selected.
21:43:07 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:43:08 INFO  : 'ps7_init' command is executed.
21:43:08 INFO  : 'ps7_post_config' command is executed.
21:43:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:43:08 INFO  : Context for processor 'microblaze_0' is selected.
21:43:08 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:43:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:08 INFO  : Context for processor 'microblaze_0' is selected.
21:43:09 INFO  : 'con' command is executed.
21:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:43:09 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:43:46 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:43:49 INFO  : Disconnected from the channel tcfchan#106.
21:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:43:49 INFO  : 'jtag frequency' command is executed.
21:43:49 INFO  : Context for 'APU' is selected.
21:43:49 INFO  : System reset is completed.
21:43:52 INFO  : 'after 3000' command is executed.
21:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:43:53 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:43:53 INFO  : Context for 'APU' is selected.
21:43:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:53 INFO  : Context for 'APU' is selected.
21:43:53 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:43:54 INFO  : 'ps7_init' command is executed.
21:43:54 INFO  : 'ps7_post_config' command is executed.
21:43:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:43:54 INFO  : Context for processor 'microblaze_0' is selected.
21:43:54 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:54 INFO  : Context for processor 'microblaze_0' is selected.
21:43:54 INFO  : 'con' command is executed.
21:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:43:54 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:44:31 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:44:33 INFO  : Disconnected from the channel tcfchan#107.
21:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:44:34 INFO  : 'jtag frequency' command is executed.
21:44:34 INFO  : Context for 'APU' is selected.
21:44:34 INFO  : System reset is completed.
21:44:37 INFO  : 'after 3000' command is executed.
21:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:44:38 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:44:38 INFO  : Context for 'APU' is selected.
21:44:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:38 INFO  : Context for 'APU' is selected.
21:44:38 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:44:38 INFO  : 'ps7_init' command is executed.
21:44:38 INFO  : 'ps7_post_config' command is executed.
21:44:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:44:38 INFO  : Context for processor 'microblaze_0' is selected.
21:44:39 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:39 INFO  : Context for processor 'microblaze_0' is selected.
21:44:39 INFO  : 'con' command is executed.
21:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:44:39 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:44:39 INFO  : Disconnected from the channel tcfchan#108.
21:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:44:40 INFO  : 'jtag frequency' command is executed.
21:44:40 INFO  : Context for 'APU' is selected.
21:44:40 INFO  : System reset is completed.
21:44:43 INFO  : 'after 3000' command is executed.
21:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:44:45 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:44:45 INFO  : Context for 'APU' is selected.
21:44:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:45 INFO  : Context for 'APU' is selected.
21:44:45 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:44:45 INFO  : 'ps7_init' command is executed.
21:44:45 INFO  : 'ps7_post_config' command is executed.
21:44:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:44:45 INFO  : Context for processor 'microblaze_0' is selected.
21:44:45 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:45 INFO  : Context for processor 'microblaze_0' is selected.
21:44:46 INFO  : 'con' command is executed.
21:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:44:46 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:46:06 INFO  : Disconnected from the channel tcfchan#109.
21:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:46:07 INFO  : 'jtag frequency' command is executed.
21:46:07 INFO  : Context for 'APU' is selected.
21:46:07 INFO  : System reset is completed.
21:46:10 INFO  : 'after 3000' command is executed.
21:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:46:11 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:46:11 INFO  : Context for 'APU' is selected.
21:46:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:11 INFO  : Context for 'APU' is selected.
21:46:11 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:46:12 INFO  : 'ps7_init' command is executed.
21:46:12 INFO  : 'ps7_post_config' command is executed.
21:46:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:46:12 INFO  : Context for processor 'microblaze_0' is selected.
21:46:12 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:12 INFO  : Context for processor 'microblaze_0' is selected.
21:46:13 INFO  : 'con' command is executed.
21:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:46:13 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:46:17 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:46:51 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:46:53 INFO  : Disconnected from the channel tcfchan#110.
21:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:46:54 INFO  : 'jtag frequency' command is executed.
21:46:54 INFO  : Context for 'APU' is selected.
21:46:54 INFO  : System reset is completed.
21:46:57 INFO  : 'after 3000' command is executed.
21:46:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:46:58 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:46:58 INFO  : Context for 'APU' is selected.
21:46:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:58 INFO  : Context for 'APU' is selected.
21:46:58 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:46:59 INFO  : 'ps7_init' command is executed.
21:46:59 INFO  : 'ps7_post_config' command is executed.
21:46:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:46:59 INFO  : Context for processor 'microblaze_0' is selected.
21:46:59 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:59 INFO  : Context for processor 'microblaze_0' is selected.
21:46:59 INFO  : 'con' command is executed.
21:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:46:59 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:49:16 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:49:29 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:49:49 INFO  : Disconnected from the channel tcfchan#111.
21:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:49:49 INFO  : 'jtag frequency' command is executed.
21:49:49 INFO  : Context for 'APU' is selected.
21:49:49 INFO  : System reset is completed.
21:49:52 INFO  : 'after 3000' command is executed.
21:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:49:54 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:49:54 INFO  : Context for 'APU' is selected.
21:49:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:54 INFO  : Context for 'APU' is selected.
21:49:54 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:49:54 INFO  : 'ps7_init' command is executed.
21:49:54 INFO  : 'ps7_post_config' command is executed.
21:49:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:49:54 INFO  : Context for processor 'microblaze_0' is selected.
21:49:54 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:55 INFO  : Context for processor 'microblaze_0' is selected.
21:49:55 INFO  : 'con' command is executed.
21:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:49:55 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
21:52:55 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
21:52:59 INFO  : Disconnected from the channel tcfchan#112.
21:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
21:53:00 INFO  : 'jtag frequency' command is executed.
21:53:00 INFO  : Context for 'APU' is selected.
21:53:00 INFO  : System reset is completed.
21:53:03 INFO  : 'after 3000' command is executed.
21:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
21:53:04 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
21:53:04 INFO  : Context for 'APU' is selected.
21:53:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:04 INFO  : Context for 'APU' is selected.
21:53:04 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
21:53:05 INFO  : 'ps7_init' command is executed.
21:53:05 INFO  : 'ps7_post_config' command is executed.
21:53:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:53:05 INFO  : Context for processor 'microblaze_0' is selected.
21:53:05 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
21:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:05 INFO  : Context for processor 'microblaze_0' is selected.
21:53:05 INFO  : 'con' command is executed.
21:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:53:05 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:11:09 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:11:13 INFO  : Disconnected from the channel tcfchan#113.
22:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:11:14 INFO  : 'jtag frequency' command is executed.
22:11:14 INFO  : Context for 'APU' is selected.
22:11:14 INFO  : System reset is completed.
22:11:17 INFO  : 'after 3000' command is executed.
22:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:11:18 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:11:18 INFO  : Context for 'APU' is selected.
22:11:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:18 INFO  : Context for 'APU' is selected.
22:11:18 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:11:18 INFO  : 'ps7_init' command is executed.
22:11:18 INFO  : 'ps7_post_config' command is executed.
22:11:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:11:18 INFO  : Context for processor 'microblaze_0' is selected.
22:11:19 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:19 INFO  : Context for processor 'microblaze_0' is selected.
22:11:19 INFO  : 'con' command is executed.
22:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:11:19 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:12:31 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:12:52 INFO  : Disconnected from the channel tcfchan#114.
22:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:12:52 INFO  : 'jtag frequency' command is executed.
22:12:52 INFO  : Context for 'APU' is selected.
22:12:53 INFO  : System reset is completed.
22:12:56 INFO  : 'after 3000' command is executed.
22:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:12:57 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:12:57 INFO  : Context for 'APU' is selected.
22:12:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:12:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:57 INFO  : Context for 'APU' is selected.
22:12:57 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:12:57 INFO  : 'ps7_init' command is executed.
22:12:57 INFO  : 'ps7_post_config' command is executed.
22:12:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:12:57 INFO  : Context for processor 'microblaze_0' is selected.
22:12:58 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:58 INFO  : Context for processor 'microblaze_0' is selected.
22:12:58 INFO  : 'con' command is executed.
22:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:12:58 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:13:12 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
22:13:15 INFO  : Disconnected from the channel tcfchan#115.
22:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
22:13:15 INFO  : 'jtag frequency' command is executed.
22:13:15 INFO  : Context for 'APU' is selected.
22:13:15 INFO  : System reset is completed.
22:13:18 INFO  : 'after 3000' command is executed.
22:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
22:13:19 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
22:13:19 INFO  : Context for 'APU' is selected.
22:13:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:19 INFO  : Context for 'APU' is selected.
22:13:19 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
22:13:20 INFO  : 'ps7_init' command is executed.
22:13:20 INFO  : 'ps7_post_config' command is executed.
22:13:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:13:20 INFO  : Context for processor 'microblaze_0' is selected.
22:13:20 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
22:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:20 INFO  : Context for processor 'microblaze_0' is selected.
22:13:20 INFO  : 'con' command is executed.
22:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:13:20 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
22:26:32 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:21:54 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:22:02 INFO  : Disconnected from the channel tcfchan#116.
09:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:22:02 INFO  : 'jtag frequency' command is executed.
09:22:02 INFO  : Context for 'APU' is selected.
09:22:02 INFO  : System reset is completed.
09:22:05 INFO  : 'after 3000' command is executed.
09:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:22:06 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:22:06 INFO  : Context for 'APU' is selected.
09:22:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:22:06 INFO  : Context for 'APU' is selected.
09:22:06 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:22:07 INFO  : 'ps7_init' command is executed.
09:22:07 INFO  : 'ps7_post_config' command is executed.
09:22:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:22:07 INFO  : Context for processor 'microblaze_0' is selected.
09:22:07 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:22:07 INFO  : Context for processor 'microblaze_0' is selected.
09:22:08 INFO  : 'con' command is executed.
09:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:22:08 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
09:39:21 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
09:39:24 INFO  : Disconnected from the channel tcfchan#117.
09:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
09:39:24 INFO  : 'jtag frequency' command is executed.
09:39:24 INFO  : Context for 'APU' is selected.
09:39:24 INFO  : System reset is completed.
09:39:27 INFO  : 'after 3000' command is executed.
09:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
09:39:29 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
09:39:29 INFO  : Context for 'APU' is selected.
09:39:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:29 INFO  : Context for 'APU' is selected.
09:39:29 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
09:39:29 INFO  : 'ps7_init' command is executed.
09:39:29 INFO  : 'ps7_post_config' command is executed.
09:39:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:39:29 INFO  : Context for processor 'microblaze_0' is selected.
09:39:30 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
09:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:30 INFO  : Context for processor 'microblaze_0' is selected.
09:39:30 INFO  : 'con' command is executed.
09:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:39:30 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:40:44 INFO  : Disconnected from the channel tcfchan#118.
15:54:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\temp_xsdb_launch_script.tcl
15:54:38 INFO  : XSCT server has started successfully.
15:54:38 INFO  : plnx-install-location is set to ''
15:54:38 INFO  : Successfully done setting XSCT server connection channel  
15:54:38 INFO  : Successfully done setting workspace for the tool. 
15:54:42 INFO  : Platform repository initialization has completed.
15:54:42 INFO  : Registering command handlers for Vitis TCF services
15:54:46 INFO  : Successfully done query RDI_DATADIR 
17:27:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:27:35 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:27:35 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:27:44 INFO  : 'jtag frequency' command is executed.
17:27:44 INFO  : Context for 'APU' is selected.
17:27:44 INFO  : System reset is completed.
17:27:47 INFO  : 'after 3000' command is executed.
17:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:27:48 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:27:49 INFO  : Context for 'APU' is selected.
17:27:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:49 INFO  : Context for 'APU' is selected.
17:27:49 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:27:49 INFO  : 'ps7_init' command is executed.
17:27:49 INFO  : 'ps7_post_config' command is executed.
17:27:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:27:49 INFO  : Context for processor 'microblaze_0' is selected.
17:27:49 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:49 INFO  : Context for processor 'microblaze_0' is selected.
17:27:50 INFO  : 'con' command is executed.
17:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:27:50 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:02:10 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:02:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:02:50 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:02:50 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
23:02:55 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:02:55 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
23:02:55 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
23:02:55 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
23:02:55 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:02:59 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
23:03:00 INFO  : Disconnected from the channel tcfchan#3.
23:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:03:01 INFO  : 'jtag frequency' command is executed.
23:03:01 INFO  : Context for 'APU' is selected.
23:03:01 INFO  : System reset is completed.
23:03:04 INFO  : 'after 3000' command is executed.
23:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:03:05 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:03:05 INFO  : Context for 'APU' is selected.
23:03:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:05 INFO  : Context for 'APU' is selected.
23:03:05 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:03:05 INFO  : 'ps7_init' command is executed.
23:03:05 INFO  : 'ps7_post_config' command is executed.
23:03:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:03:05 INFO  : Context for processor 'microblaze_0' is selected.
23:03:06 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:06 INFO  : Context for processor 'microblaze_0' is selected.
23:03:06 INFO  : 'con' command is executed.
23:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:03:06 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:08:44 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
23:08:48 INFO  : Disconnected from the channel tcfchan#6.
23:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:08:48 INFO  : 'jtag frequency' command is executed.
23:08:48 INFO  : Context for 'APU' is selected.
23:08:48 INFO  : System reset is completed.
23:08:51 INFO  : 'after 3000' command is executed.
23:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:08:52 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:08:52 INFO  : Context for 'APU' is selected.
23:08:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:52 INFO  : Context for 'APU' is selected.
23:08:52 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:08:53 INFO  : 'ps7_init' command is executed.
23:08:53 INFO  : 'ps7_post_config' command is executed.
23:08:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:08:53 INFO  : Context for processor 'microblaze_0' is selected.
23:08:53 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:53 INFO  : Context for processor 'microblaze_0' is selected.
23:08:53 INFO  : 'con' command is executed.
23:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:08:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:16:44 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
23:16:48 INFO  : Disconnected from the channel tcfchan#7.
23:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:16:48 INFO  : 'jtag frequency' command is executed.
23:16:48 INFO  : Context for 'APU' is selected.
23:16:48 INFO  : System reset is completed.
23:16:51 INFO  : 'after 3000' command is executed.
23:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:16:52 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:16:52 INFO  : Context for 'APU' is selected.
23:16:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:52 INFO  : Context for 'APU' is selected.
23:16:52 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:16:52 INFO  : 'ps7_init' command is executed.
23:16:52 INFO  : 'ps7_post_config' command is executed.
23:16:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:16:52 INFO  : Context for processor 'microblaze_0' is selected.
23:16:53 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:53 INFO  : Context for processor 'microblaze_0' is selected.
23:16:53 INFO  : 'con' command is executed.
23:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:16:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:21:57 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
23:22:00 INFO  : Disconnected from the channel tcfchan#8.
23:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:22:00 INFO  : 'jtag frequency' command is executed.
23:22:00 INFO  : Context for 'APU' is selected.
23:22:00 INFO  : System reset is completed.
23:22:03 INFO  : 'after 3000' command is executed.
23:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:22:04 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:22:04 INFO  : Context for 'APU' is selected.
23:22:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:04 INFO  : Context for 'APU' is selected.
23:22:04 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:22:04 INFO  : 'ps7_init' command is executed.
23:22:04 INFO  : 'ps7_post_config' command is executed.
23:22:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:22:05 INFO  : Context for processor 'microblaze_0' is selected.
23:22:05 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:05 INFO  : Context for processor 'microblaze_0' is selected.
23:22:05 INFO  : 'con' command is executed.
23:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:22:05 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:36:54 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
23:36:57 INFO  : Disconnected from the channel tcfchan#9.
23:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:36:57 INFO  : 'jtag frequency' command is executed.
23:36:57 INFO  : Context for 'APU' is selected.
23:36:57 INFO  : System reset is completed.
23:37:00 INFO  : 'after 3000' command is executed.
23:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:37:01 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:37:01 INFO  : Context for 'APU' is selected.
23:37:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:37:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:01 INFO  : Context for 'APU' is selected.
23:37:01 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:37:01 INFO  : 'ps7_init' command is executed.
23:37:01 INFO  : 'ps7_post_config' command is executed.
23:37:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:37:01 INFO  : Context for processor 'microblaze_0' is selected.
23:37:02 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:02 INFO  : Context for processor 'microblaze_0' is selected.
23:37:02 INFO  : 'con' command is executed.
23:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:37:02 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:37:03 INFO  : Disconnected from the channel tcfchan#10.
23:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:37:04 INFO  : 'jtag frequency' command is executed.
23:37:04 INFO  : Context for 'APU' is selected.
23:37:04 INFO  : System reset is completed.
23:37:07 INFO  : 'after 3000' command is executed.
23:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:37:09 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:37:09 INFO  : Context for 'APU' is selected.
23:37:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:37:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:09 INFO  : Context for 'APU' is selected.
23:37:09 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:37:09 INFO  : 'ps7_init' command is executed.
23:37:09 INFO  : 'ps7_post_config' command is executed.
23:37:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:37:09 INFO  : Context for processor 'microblaze_0' is selected.
23:37:09 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:37:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:09 INFO  : Context for processor 'microblaze_0' is selected.
23:37:10 INFO  : 'con' command is executed.
23:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:37:10 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:39:04 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
23:39:07 INFO  : Disconnected from the channel tcfchan#11.
23:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:39:08 INFO  : 'jtag frequency' command is executed.
23:39:08 INFO  : Context for 'APU' is selected.
23:39:08 INFO  : System reset is completed.
23:39:11 INFO  : 'after 3000' command is executed.
23:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:39:12 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:12 INFO  : Context for 'APU' is selected.
23:39:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:12 INFO  : Context for 'APU' is selected.
23:39:12 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:39:12 INFO  : 'ps7_init' command is executed.
23:39:12 INFO  : 'ps7_post_config' command is executed.
23:39:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:39:13 INFO  : Context for processor 'microblaze_0' is selected.
23:39:13 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
23:39:13 INFO  : 'jtag frequency' command is executed.
23:39:13 INFO  : Context for processor 'microblaze_0' is selected.
23:39:13 INFO  : Context for 'APU' is selected.
23:39:13 INFO  : 'con' command is executed.
23:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:39:13 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
23:39:13 INFO  : System reset is completed.
23:39:16 INFO  : 'after 3000' command is executed.
23:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
23:39:17 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit"
23:39:17 INFO  : Context for 'APU' is selected.
23:39:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:17 INFO  : Context for 'APU' is selected.
23:39:17 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
23:39:18 INFO  : 'ps7_init' command is executed.
23:39:18 INFO  : 'ps7_post_config' command is executed.
23:39:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:39:18 INFO  : Context for processor 'microblaze_0' is selected.
23:39:18 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
23:39:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:18 INFO  : Context for processor 'microblaze_0' is selected.
23:39:18 INFO  : 'con' command is executed.
23:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:39:18 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
10:33:01 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
10:34:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:34:06 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
10:34:06 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:34:18 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
10:34:18 INFO  : Disconnected from the channel tcfchan#12.
10:34:18 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:34:18 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper(1024_echantillons).bit' stored in project is removed.
10:34:18 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper(1024_echantillons).mmi' stored in project is removed.
10:34:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
10:34:19 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:34:24 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
10:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:34:24 INFO  : 'jtag frequency' command is executed.
10:34:24 INFO  : Context for 'APU' is selected.
10:34:24 INFO  : System reset is completed.
10:34:27 INFO  : 'after 3000' command is executed.
10:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:34:27 ERROR : couldn't open "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit": no such file or directory
10:34:27 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit": no such file or directory
10:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:34:27 ERROR : couldn't open "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper(1024_echantillons).bit": no such file or directory
10:35:36 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
10:36:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:36:35 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
10:36:35 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
10:36:39 INFO  : The hardware specfication used by project 'FFT_demo_AXIS' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:36:39 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper(fifo4096-fft1024).bit' stored in project is removed.
10:36:39 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream\design_1_wrapper(fifo4096-fft1024).mmi' stored in project is removed.
10:36:39 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\bitstream' in project 'FFT_demo_AXIS'.
10:36:39 INFO  : The file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:36:44 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS\_ide\psinit' in project 'FFT_demo_AXIS'.
10:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
10:36:45 INFO  : 'jtag frequency' command is executed.
10:36:45 INFO  : Context for 'APU' is selected.
10:36:45 INFO  : System reset is completed.
10:36:48 INFO  : 'after 3000' command is executed.
10:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
10:36:49 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
10:36:49 INFO  : Context for 'APU' is selected.
10:36:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:50 INFO  : Context for 'APU' is selected.
10:36:50 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
10:36:50 INFO  : 'ps7_init' command is executed.
10:36:50 INFO  : 'ps7_post_config' command is executed.
10:36:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:36:50 INFO  : Context for processor 'microblaze_0' is selected.
10:36:50 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
10:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:50 INFO  : Context for processor 'microblaze_0' is selected.
10:36:50 INFO  : 'con' command is executed.
10:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:36:50 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:04:50 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:04:56 INFO  : Disconnected from the channel tcfchan#15.
16:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:04:57 INFO  : 'jtag frequency' command is executed.
16:04:57 INFO  : Context for 'APU' is selected.
16:04:57 INFO  : System reset is completed.
16:05:00 INFO  : 'after 3000' command is executed.
16:05:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:05:01 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:05:01 INFO  : Context for 'APU' is selected.
16:05:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:01 INFO  : Context for 'APU' is selected.
16:05:01 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:05:01 INFO  : 'ps7_init' command is executed.
16:05:01 INFO  : 'ps7_post_config' command is executed.
16:05:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:05:01 INFO  : Context for processor 'microblaze_0' is selected.
16:05:01 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:02 INFO  : Context for processor 'microblaze_0' is selected.
16:05:02 INFO  : 'con' command is executed.
16:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:05:02 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:05:05 INFO  : Disconnected from the channel tcfchan#18.
16:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:05:07 INFO  : 'jtag frequency' command is executed.
16:05:07 INFO  : Context for 'APU' is selected.
16:05:07 INFO  : System reset is completed.
16:05:10 INFO  : 'after 3000' command is executed.
16:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:05:11 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:05:11 INFO  : Context for 'APU' is selected.
16:05:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:05:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:11 INFO  : Context for 'APU' is selected.
16:05:11 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:05:11 INFO  : 'ps7_init' command is executed.
16:05:11 INFO  : 'ps7_post_config' command is executed.
16:05:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:05:11 INFO  : Context for processor 'microblaze_0' is selected.
16:05:12 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:12 INFO  : Context for processor 'microblaze_0' is selected.
16:05:12 INFO  : 'con' command is executed.
16:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:05:12 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:16:05 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:16:09 INFO  : Disconnected from the channel tcfchan#19.
16:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:16:09 INFO  : 'jtag frequency' command is executed.
16:16:09 INFO  : Context for 'APU' is selected.
16:16:09 INFO  : System reset is completed.
16:16:13 INFO  : 'after 3000' command is executed.
16:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:16:14 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:16:14 INFO  : Context for 'APU' is selected.
16:16:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:14 INFO  : Context for 'APU' is selected.
16:16:14 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:16:14 INFO  : 'ps7_init' command is executed.
16:16:14 INFO  : 'ps7_post_config' command is executed.
16:16:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:16:14 INFO  : Context for processor 'microblaze_0' is selected.
16:16:14 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:14 INFO  : Context for processor 'microblaze_0' is selected.
16:16:15 INFO  : 'con' command is executed.
16:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:16:15 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:21:39 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
16:21:41 INFO  : Disconnected from the channel tcfchan#20.
16:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:21:41 INFO  : 'jtag frequency' command is executed.
16:21:41 INFO  : Context for 'APU' is selected.
16:21:42 INFO  : System reset is completed.
16:21:45 INFO  : 'after 3000' command is executed.
16:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:21:46 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:21:46 INFO  : Context for 'APU' is selected.
16:21:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:46 INFO  : Context for 'APU' is selected.
16:21:46 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:21:46 INFO  : 'ps7_init' command is executed.
16:21:46 INFO  : 'ps7_post_config' command is executed.
16:21:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:21:46 INFO  : Context for processor 'microblaze_0' is selected.
16:21:46 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:47 INFO  : Context for processor 'microblaze_0' is selected.
16:21:47 INFO  : 'con' command is executed.
16:21:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:21:47 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:39:30 INFO  : Disconnected from the channel tcfchan#21.
16:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:39:30 INFO  : 'jtag frequency' command is executed.
16:39:30 INFO  : Context for 'APU' is selected.
16:39:30 INFO  : System reset is completed.
16:39:33 INFO  : 'after 3000' command is executed.
16:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:39:34 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:39:34 INFO  : Context for 'APU' is selected.
16:39:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:39:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:34 INFO  : Context for 'APU' is selected.
16:39:34 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:39:35 INFO  : 'ps7_init' command is executed.
16:39:35 INFO  : 'ps7_post_config' command is executed.
16:39:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:39:35 INFO  : Context for processor 'microblaze_0' is selected.
16:39:35 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:39:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:35 INFO  : Context for processor 'microblaze_0' is selected.
16:39:35 INFO  : 'con' command is executed.
16:39:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:39:35 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:41:31 INFO  : Disconnected from the channel tcfchan#22.
16:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:41:31 INFO  : 'jtag frequency' command is executed.
16:41:31 INFO  : Context for 'APU' is selected.
16:41:31 INFO  : System reset is completed.
16:41:34 INFO  : 'after 3000' command is executed.
16:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:41:35 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:41:35 INFO  : Context for 'APU' is selected.
16:41:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:35 INFO  : Context for 'APU' is selected.
16:41:35 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:41:36 INFO  : 'ps7_init' command is executed.
16:41:36 INFO  : 'ps7_post_config' command is executed.
16:41:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:41:36 INFO  : Context for processor 'microblaze_0' is selected.
16:41:36 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:36 INFO  : Context for processor 'microblaze_0' is selected.
16:41:36 INFO  : 'con' command is executed.
16:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:41:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:44:06 INFO  : Disconnected from the channel tcfchan#23.
16:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:44:06 INFO  : 'jtag frequency' command is executed.
16:44:06 INFO  : Context for 'APU' is selected.
16:44:06 INFO  : System reset is completed.
16:44:09 INFO  : 'after 3000' command is executed.
16:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:44:10 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:44:10 INFO  : Context for 'APU' is selected.
16:44:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:10 INFO  : Context for 'APU' is selected.
16:44:10 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:44:11 INFO  : 'ps7_init' command is executed.
16:44:11 INFO  : 'ps7_post_config' command is executed.
16:44:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:44:11 INFO  : Context for processor 'microblaze_0' is selected.
16:44:11 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:11 INFO  : Context for processor 'microblaze_0' is selected.
16:44:11 INFO  : 'con' command is executed.
16:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:44:11 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:45:50 INFO  : Disconnected from the channel tcfchan#24.
16:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:45:51 INFO  : 'jtag frequency' command is executed.
16:45:51 INFO  : Context for 'APU' is selected.
16:45:51 INFO  : System reset is completed.
16:45:54 INFO  : 'after 3000' command is executed.
16:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:45:55 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:45:55 INFO  : Context for 'APU' is selected.
16:45:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:55 INFO  : Context for 'APU' is selected.
16:45:55 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:45:55 INFO  : 'ps7_init' command is executed.
16:45:55 INFO  : 'ps7_post_config' command is executed.
16:45:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:45:55 INFO  : Context for processor 'microblaze_0' is selected.
16:45:55 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:56 INFO  : Context for processor 'microblaze_0' is selected.
16:45:56 INFO  : 'con' command is executed.
16:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:45:56 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:47:30 INFO  : Disconnected from the channel tcfchan#25.
16:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:47:30 INFO  : 'jtag frequency' command is executed.
16:47:30 INFO  : Context for 'APU' is selected.
16:47:30 INFO  : System reset is completed.
16:47:33 INFO  : 'after 3000' command is executed.
16:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:47:34 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:47:35 INFO  : Context for 'APU' is selected.
16:47:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:35 INFO  : Context for 'APU' is selected.
16:47:35 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:47:35 INFO  : 'ps7_init' command is executed.
16:47:35 INFO  : 'ps7_post_config' command is executed.
16:47:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:47:35 INFO  : Context for processor 'microblaze_0' is selected.
16:47:35 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:47:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:35 INFO  : Context for processor 'microblaze_0' is selected.
16:47:36 INFO  : 'con' command is executed.
16:47:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:47:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:49:14 INFO  : Disconnected from the channel tcfchan#26.
16:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:49:14 INFO  : 'jtag frequency' command is executed.
16:49:14 INFO  : Context for 'APU' is selected.
16:49:15 INFO  : System reset is completed.
16:49:18 INFO  : 'after 3000' command is executed.
16:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:49:19 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:49:19 INFO  : Context for 'APU' is selected.
16:49:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:19 INFO  : Context for 'APU' is selected.
16:49:19 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:49:19 INFO  : 'ps7_init' command is executed.
16:49:19 INFO  : 'ps7_post_config' command is executed.
16:49:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:49:19 INFO  : Context for processor 'microblaze_0' is selected.
16:49:19 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:20 INFO  : Context for processor 'microblaze_0' is selected.
16:49:20 INFO  : 'con' command is executed.
16:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:49:20 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:59:30 INFO  : Disconnected from the channel tcfchan#27.
16:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
16:59:31 INFO  : 'jtag frequency' command is executed.
16:59:31 INFO  : Context for 'APU' is selected.
16:59:31 INFO  : System reset is completed.
16:59:34 INFO  : 'after 3000' command is executed.
16:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
16:59:35 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
16:59:35 INFO  : Context for 'APU' is selected.
16:59:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:35 INFO  : Context for 'APU' is selected.
16:59:35 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
16:59:35 INFO  : 'ps7_init' command is executed.
16:59:35 INFO  : 'ps7_post_config' command is executed.
16:59:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:59:35 INFO  : Context for processor 'microblaze_0' is selected.
16:59:35 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
16:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:36 INFO  : Context for processor 'microblaze_0' is selected.
16:59:36 INFO  : 'con' command is executed.
16:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:59:36 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
16:59:50 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:00:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:00:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:00:34 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:01:37 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:03:01 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:03:06 INFO  : Disconnected from the channel tcfchan#28.
17:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:03:06 INFO  : 'jtag frequency' command is executed.
17:03:06 INFO  : Context for 'APU' is selected.
17:03:06 INFO  : System reset is completed.
17:03:09 INFO  : 'after 3000' command is executed.
17:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:03:10 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:03:10 INFO  : Context for 'APU' is selected.
17:03:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:03:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:10 INFO  : Context for 'APU' is selected.
17:03:10 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:03:11 INFO  : 'ps7_init' command is executed.
17:03:11 INFO  : 'ps7_post_config' command is executed.
17:03:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:03:11 INFO  : Context for processor 'microblaze_0' is selected.
17:03:11 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:03:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:11 INFO  : Context for processor 'microblaze_0' is selected.
17:03:11 INFO  : 'con' command is executed.
17:03:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:03:11 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:03:24 INFO  : Disconnected from the channel tcfchan#31.
17:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:03:24 INFO  : 'jtag frequency' command is executed.
17:03:24 INFO  : Context for 'APU' is selected.
17:03:24 INFO  : System reset is completed.
17:03:27 INFO  : 'after 3000' command is executed.
17:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:03:28 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:03:28 INFO  : Context for 'APU' is selected.
17:03:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:28 INFO  : Context for 'APU' is selected.
17:03:28 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:03:29 INFO  : 'ps7_init' command is executed.
17:03:29 INFO  : 'ps7_post_config' command is executed.
17:03:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:03:29 INFO  : Context for processor 'microblaze_0' is selected.
17:03:29 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:03:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:29 INFO  : Context for processor 'microblaze_0' is selected.
17:03:29 INFO  : 'con' command is executed.
17:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:03:29 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:03:59 INFO  : Disconnected from the channel tcfchan#32.
17:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:03:59 INFO  : 'jtag frequency' command is executed.
17:03:59 INFO  : Context for 'APU' is selected.
17:03:59 INFO  : System reset is completed.
17:04:02 INFO  : 'after 3000' command is executed.
17:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:04:04 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:04:04 INFO  : Context for 'APU' is selected.
17:04:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:04 INFO  : Context for 'APU' is selected.
17:04:04 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:04:04 INFO  : 'ps7_init' command is executed.
17:04:04 INFO  : 'ps7_post_config' command is executed.
17:04:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:04 INFO  : Context for processor 'microblaze_0' is selected.
17:04:04 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:04:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:04 INFO  : Context for processor 'microblaze_0' is selected.
17:04:05 INFO  : 'con' command is executed.
17:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:04:05 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:05:49 INFO  : Disconnected from the channel tcfchan#33.
17:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:05:49 INFO  : 'jtag frequency' command is executed.
17:05:49 INFO  : Context for 'APU' is selected.
17:05:50 INFO  : System reset is completed.
17:05:53 INFO  : 'after 3000' command is executed.
17:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:05:54 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:05:54 INFO  : Context for 'APU' is selected.
17:05:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:54 INFO  : Context for 'APU' is selected.
17:05:54 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:05:54 INFO  : 'ps7_init' command is executed.
17:05:54 INFO  : 'ps7_post_config' command is executed.
17:05:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:05:54 INFO  : Context for processor 'microblaze_0' is selected.
17:05:54 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:55 INFO  : Context for processor 'microblaze_0' is selected.
17:05:55 INFO  : 'con' command is executed.
17:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:05:55 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:06:36 INFO  : Disconnected from the channel tcfchan#34.
17:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:06:37 INFO  : 'jtag frequency' command is executed.
17:06:37 INFO  : Context for 'APU' is selected.
17:06:37 INFO  : System reset is completed.
17:06:40 INFO  : 'after 3000' command is executed.
17:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:06:41 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:06:41 INFO  : Context for 'APU' is selected.
17:06:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:41 INFO  : Context for 'APU' is selected.
17:06:41 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:06:42 INFO  : 'ps7_init' command is executed.
17:06:42 INFO  : 'ps7_post_config' command is executed.
17:06:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:06:42 INFO  : Context for processor 'microblaze_0' is selected.
17:06:42 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:42 INFO  : Context for processor 'microblaze_0' is selected.
17:06:42 INFO  : 'con' command is executed.
17:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:06:42 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:10:04 INFO  : Disconnected from the channel tcfchan#35.
17:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:10:04 INFO  : 'jtag frequency' command is executed.
17:10:04 INFO  : Context for 'APU' is selected.
17:10:04 INFO  : System reset is completed.
17:10:07 INFO  : 'after 3000' command is executed.
17:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:10:08 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:10:09 INFO  : Context for 'APU' is selected.
17:10:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:09 INFO  : Context for 'APU' is selected.
17:10:09 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:10:09 INFO  : 'ps7_init' command is executed.
17:10:09 INFO  : 'ps7_post_config' command is executed.
17:10:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:10:09 INFO  : Context for processor 'microblaze_0' is selected.
17:10:09 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:09 INFO  : Context for processor 'microblaze_0' is selected.
17:10:10 INFO  : 'con' command is executed.
17:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:10:10 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:19:43 INFO  : Disconnected from the channel tcfchan#36.
17:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:19:44 INFO  : 'jtag frequency' command is executed.
17:19:44 INFO  : Context for 'APU' is selected.
17:19:44 INFO  : System reset is completed.
17:19:47 INFO  : 'after 3000' command is executed.
17:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:19:48 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:19:48 INFO  : Context for 'APU' is selected.
17:19:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:48 INFO  : Context for 'APU' is selected.
17:19:48 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:19:48 INFO  : 'ps7_init' command is executed.
17:19:48 INFO  : 'ps7_post_config' command is executed.
17:19:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:19:48 INFO  : Context for processor 'microblaze_0' is selected.
17:19:49 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:49 INFO  : Context for processor 'microblaze_0' is selected.
17:19:49 INFO  : 'con' command is executed.
17:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:19:49 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:23:23 INFO  : Disconnected from the channel tcfchan#37.
17:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:23:25 INFO  : 'jtag frequency' command is executed.
17:23:25 INFO  : Context for 'APU' is selected.
17:23:25 INFO  : System reset is completed.
17:23:28 INFO  : 'after 3000' command is executed.
17:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:23:29 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:23:30 INFO  : 'ps7_init' command is executed.
17:23:30 INFO  : 'ps7_post_config' command is executed.
17:23:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:23:30 INFO  : Context for processor 'microblaze_0' is selected.
17:23:30 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:30 INFO  : Context for processor 'microblaze_0' is selected.
17:23:30 INFO  : 'con' command is executed.
17:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:23:30 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:27:13 INFO  : Disconnected from the channel tcfchan#38.
17:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:27:13 INFO  : 'jtag frequency' command is executed.
17:27:13 INFO  : Context for 'APU' is selected.
17:27:13 INFO  : System reset is completed.
17:27:16 INFO  : 'after 3000' command is executed.
17:27:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:27:18 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:27:18 INFO  : Context for 'APU' is selected.
17:27:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:18 INFO  : Context for 'APU' is selected.
17:27:18 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:27:18 INFO  : 'ps7_init' command is executed.
17:27:18 INFO  : 'ps7_post_config' command is executed.
17:27:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:27:18 INFO  : Context for processor 'microblaze_0' is selected.
17:27:18 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:18 INFO  : Context for processor 'microblaze_0' is selected.
17:27:19 INFO  : 'con' command is executed.
17:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:27:19 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:39:47 INFO  : Disconnected from the channel tcfchan#39.
17:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:39:47 INFO  : 'jtag frequency' command is executed.
17:39:47 INFO  : Context for 'APU' is selected.
17:39:47 INFO  : System reset is completed.
17:39:50 INFO  : 'after 3000' command is executed.
17:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:39:52 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:39:52 INFO  : Context for 'APU' is selected.
17:39:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:39:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:52 INFO  : Context for 'APU' is selected.
17:39:52 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:39:52 INFO  : 'ps7_init' command is executed.
17:39:52 INFO  : 'ps7_post_config' command is executed.
17:39:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:39:52 INFO  : Context for processor 'microblaze_0' is selected.
17:39:52 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:39:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:52 INFO  : Context for processor 'microblaze_0' is selected.
17:39:53 INFO  : 'con' command is executed.
17:39:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:39:53 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
17:41:49 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:42:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:42:33 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/etipr/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_1_wrapper|C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:42:33 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:43:56 INFO  : Checking for BSP changes to sync application flags for project 'FFT_demo_AXIS'...
17:44:04 INFO  : Disconnected from the channel tcfchan#40.
17:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77C7BA' is selected.
17:44:04 INFO  : 'jtag frequency' command is executed.
17:44:04 INFO  : Context for 'APU' is selected.
17:44:04 INFO  : System reset is completed.
17:44:07 INFO  : 'after 3000' command is executed.
17:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}' command is executed.
17:44:08 INFO  : Device configured successfully with "C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit"
17:44:08 INFO  : Context for 'APU' is selected.
17:44:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:08 INFO  : Context for 'APU' is selected.
17:44:08 INFO  : Sourcing of 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl' is done.
17:44:09 INFO  : 'ps7_init' command is executed.
17:44:09 INFO  : 'ps7_post_config' command is executed.
17:44:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:44:09 INFO  : Context for processor 'microblaze_0' is selected.
17:44:09 INFO  : The application 'C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf' is downloaded to processor 'microblaze_0'.
17:44:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C7BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C7BA-13722093-0"}
fpga -file C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/etipr/Projet_autotune_FPGA/Atelier_FFT/Vitis_projet3/FFT_demo_AXIS/Debug/FFT_demo_AXIS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:09 INFO  : Context for processor 'microblaze_0' is selected.
17:44:09 INFO  : 'con' command is executed.
17:44:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:44:09 INFO  : Launch script is exported to file 'C:\Users\etipr\Projet_autotune_FPGA\Atelier_FFT\Vitis_projet3\FFT_demo_AXIS_system\_ide\scripts\systemdebugger_fft_demo_axis_system_standalone.tcl'
18:27:40 INFO  : Disconnected from the channel tcfchan#43.
