// Seed: 4079978740
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input tri id_4,
    input id_5,
    output id_6,
    output id_7,
    output id_8
    , id_10,
    input id_9
);
  logic id_11;
  type_17(
      id_4[1/1'b0] - 1 == id_3, (1'd0)
  );
  logic id_12;
  assign id_11 = 1;
endmodule
