arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	23.88	vpr	977.05 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	1000504	10	10	168	178	1	68	30	11	8	88	io	auto	953.8 MiB	0.39	501	426	582	80	465	37	977.1 MiB	0.07	0.00	7.16027	6.45593	-71.2255	-6.45593	6.45593	1.23	0.000317332	0.000285139	0.00725785	0.00678111	-1	-1	-1	-1	28	829	18	0	0	134428.	1527.59	0.68	0.0951995	0.0830656	11590	29630	-1	718	12	286	1177	74528	34947	6.89472	6.89472	-75.2788	-6.89472	0	0	173354.	1969.93	0.01	0.06	0.04	-1	-1	0.01	0.0168541	0.0157323	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	22.22	vpr	977.03 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	1000480	10	10	168	178	1	68	30	11	8	88	io	auto	953.7 MiB	0.38	501	424	720	108	538	74	977.0 MiB	0.07	0.00	7.16027	6.50519	-70.6379	-6.50519	6.50519	1.24	0.000317613	0.000284952	0.00818879	0.0076062	-1	-1	-1	-1	30	801	14	0	0	144567.	1642.81	0.89	0.111603	0.0968163	11730	32605	-1	781	10	225	732	58169	26530	6.93004	6.93004	-75.7473	-6.93004	0	0	194014.	2204.70	0.01	0.05	0.04	-1	-1	0.01	0.0156511	0.0147086	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	24.99	vpr	976.54 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	999980	10	10	168	178	1	68	30	11	8	88	io	auto	953.9 MiB	0.43	501	423	536	60	425	51	976.5 MiB	0.10	0.00	7.10114	6.54442	-70.513	-6.54442	6.54442	1.87	0.000323608	0.000284235	0.00732919	0.00687226	-1	-1	-1	-1	30	802	32	0	0	144567.	1642.81	0.81	0.0932373	0.0816754	11730	32605	-1	642	10	203	617	46191	21926	7.07194	7.07194	-74.2705	-7.07194	0	0	194014.	2204.70	0.01	0.07	0.05	-1	-1	0.01	0.0170105	0.0159698	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	24.45	vpr	976.78 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	1000224	10	10	168	178	1	68	30	11	8	88	io	auto	953.9 MiB	0.45	501	423	536	60	425	51	976.8 MiB	0.10	0.00	7.10114	6.54442	-70.513	-6.54442	6.54442	1.79	0.000311061	0.000277232	0.00721564	0.00677039	-1	-1	-1	-1	30	802	32	0	0	144567.	1642.81	0.85	0.109437	0.0952719	11730	32605	-1	642	10	203	617	46191	21926	7.07194	7.07194	-74.2705	-7.07194	0	0	194014.	2204.70	0.01	0.05	0.04	-1	-1	0.01	0.0155974	0.0146346	
