#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560e39a3f030 .scope module, "ctr" "ctr" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "up_down"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstn"
    .port_info 3 /OUTPUT 3 "out"
o0x7f7b328d8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x560e39a3f240_0 .net "clk", 0 0, o0x7f7b328d8018;  0 drivers
v0x560e39a82cc0_0 .var "out", 2 0;
o0x7f7b328d8078 .functor BUFZ 1, C4<z>; HiZ drive
v0x560e39a82da0_0 .net "rstn", 0 0, o0x7f7b328d8078;  0 drivers
o0x7f7b328d80a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560e39a82e70_0 .net "up_down", 0 0, o0x7f7b328d80a8;  0 drivers
E_0x560e39a74700 .event posedge, v0x560e39a3f240_0;
    .scope S_0x560e39a3f030;
T_0 ;
    %vpi_call 2 6 "$dumpfile", "verilog_test.vcd" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x560e39a3f030;
T_1 ;
    %wait E_0x560e39a74700;
    %load/vec4 v0x560e39a82da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560e39a82cc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560e39a82e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560e39a82cc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560e39a82cc0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x560e39a82cc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x560e39a82cc0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_test.v";
