# Implementation-of-a-Synchronous-FIFO-Memory-Module-using-Verilog
Created a synchronous FIFO capable of storing 8 data inputs, each 16 bits wide using Verilog. The design features inputs for write enable, read enable, reset, and data input , with outputs for data output, full, and empty signals.
