
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08000239

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x000040c4 memsz 0x000040c4 flags r-x
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x080040c4 align 2**16
         filesz 0x00000024 memsz 0x00000024 flags rw-
    LOAD off    0x00020828 vaddr 0x20000828 paddr 0x080040e8 align 2**16
         filesz 0x00000000 memsz 0x00000bb0 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00005000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  2 .vectors      00000160  08000000  08000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00003004  08000160  08000160  00010160  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000f60  08003164  08003164  00013164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000024  20000800  080040c4  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000bb0  20000828  080040e8  00020828  2**3
                  ALLOC
  7 .ram0_init    00000000  200013d8  200013d8  00020824  2**2
                  CONTENTS
  8 .ram0         00000000  200013d8  200013d8  00020824  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 23 .heap         00003c28  200013d8  200013d8  00030000  2**0
                  ALLOC
 24 .ARM.attributes 0000002f  00000000  00000000  00020824  2**0
                  CONTENTS, READONLY
 25 .comment      000000ae  00000000  00000000  00020853  2**0
                  CONTENTS, READONLY
 26 .debug_line   00002a4d  00000000  00000000  00020901  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_info   0000be3e  00000000  00000000  0002334e  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_abbrev 000009ca  00000000  00000000  0002f18c  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000310  00000000  00000000  0002fb58  2**3
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_str    000031c8  00000000  00000000  0002fe68  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_loc    00005eb8  00000000  00000000  00033030  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_ranges 00001c80  00000000  00000000  00038ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  00000940  00000000  00000000  0003ab68  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
08000160 l    d  .text	00000000 .text
08003164 l    d  .rodata	00000000 .rodata
20000800 l    d  .data	00000000 .data
20000828 l    d  .bss	00000000 .bss
200013d8 l    d  .ram0_init	00000000 .ram0_init
200013d8 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
200013d8 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./build/obj/vectors.o
0800023e l       .text	00000000 .stay
00000000 l    df *ABS*	00000000 ./build/obj/crt0_v7m.o
08000194 l       .text	00000000 msloop
080001a2 l       .text	00000000 psloop
080001b2 l       .text	00000000 dloop
080001c6 l       .text	00000000 bloop
080001dc l       .text	00000000 initloop
080001e8 l       .text	00000000 endinitloop
080001f0 l       .text	00000000 finiloop
080001fc l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 ./build/obj/chcoreasm_v7m.o
08000260 l       .text	00000000 _zombies
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
080003f0 l     F .text	000000ac dmaStreamAllocI.part.0.constprop.42
080004a0 l     F .text	0000006c usb_lld_start_in.constprop.21
08000510 l     F .text	0000003c usb_lld_start_out.constprop.20
08000550 l     F .text	00000006 gotoXy
08000560 l     F .text	00000042 drawPixel
080005b0 l     F .text	00000098 PUTC
08000650 l     F .text	00000030 PUTS
08000680 l     F .text	0000003c toggleInvert
080006c0 l     F .text	0000003c chCoreAllocFromTop
08000700 l     F .text	00000010 notify1
08000710 l     F .text	0000004c _port_irq_epilogue
08000760 l     F .text	00000028 chCoreAllocAlignedI
08000790 l     F .text	00000048 chTMStopMeasurementX
080007e0 l     F .text	0000000c chTMStartMeasurementX
080007f0 l     F .text	00000070 wakeup
08000860 l     F .text	00000028 chSchReadyI
08000890 l     F .text	00000060 chEvtBroadcastFlagsI.constprop.34
080008f0 l     F .text	00000002 _idle_thread
08000900 l     F .text	00000174 i2c_lld_start
08000ac0 l     F .text	00000068 i2c_lld_serve_rx_end_irq
08000a80 l     F .text	0000003c i2c_lld_serve_tx_end_irq
08000b30 l     F .text	0000003c dmaServeInterrupt
08000b70 l     F .text	000000a4 _usb_ep0out
08000c20 l     F .text	000000ec _usb_ep0in
08000d10 l     F .text	00000440 _usb_ep0setup
08001150 l     F .text	00000028 set_address
08001180 l     F .text	00000004 _ctl
08001190 l     F .text	0000005c chSchWakeupS.constprop.11
080011f0 l     F .text	00000070 chThdCreateStatic.constprop.6
08001260 l     F .text	00000028 chSchGoSleepS
08001290 l     F .text	00000160 chSchGoSleepTimeoutS
080013f0 l     F .text	00000028 chThdEnqueueTimeoutS
08001420 l     F .text	00000052 oqPutTimeout
08001480 l     F .text	00000006 _putt
08001490 l     F .text	0000000a _put
080014a0 l     F .text	00000052 iqGetTimeout
08001500 l     F .text	00000006 _gett
08001510 l     F .text	0000000a _get
08001520 l     F .text	00000018 chThdSleep
08001540 l     F .text	00000034 Thread1
08001580 l     F .text	00000100 i2c_lld_master_transmit_timeout.constprop.39
08001680 l     F .text	000000e8 chMtxLockS
08001770 l     F .text	0000041c chprintf.constprop.3
08001b90 l     F .text	0000002a fillScreen
08001bc0 l     F .text	000000cc oqWriteTimeout
08001c90 l     F .text	00000006 _writet
08001ca0 l     F .text	0000000a _write
08001cb0 l     F .text	000000cc iqReadTimeout
08001d80 l     F .text	00000006 _readt
08001d90 l     F .text	0000000a _read
08002600 l     F .text	00000128 OledDisplay
080023d0 l     F .text	00000040 chSchDoRescheduleAhead
08002410 l     F .text	00000078 chMtxUnlock
08002490 l     F .text	00000084 wrCmd
08002520 l     F .text	00000026 setDisplay
08002550 l     F .text	000000a4 updateScreen
20000828 l     O .bss	00000034 ADCD1
2000085c l     O .bss	00000038 I2CD1
20000894 l     O .bss	0000007c SD1
20000910 l     O .bss	00000418 SSD1306D1
20000d28 l     O .bss	00000088 USBD1
20000db0 l     O .bss	00000078 ch
20000e28 l     O .bss	00000048 ch_factory
20000e70 l     O .bss	000000d8 ch_idle_thread_wa
20000f48 l     O .bss	00000008 ch_memcore
20000f50 l     O .bss	0000001c default_heap
20000f6c l     O .bss	00000040 dma
20000fac l     O .bss	00000010 ep0_state
20000fbc l     O .bss	00000008 ep0setup_buffer
20000fc8 l     O .bss	000002c8 waOledDisplay
20001290 l     O .bss	00000148 waThread1
20000800 l     O .data	0000000a line0
2000080c l     O .data	0000000a line1
20000818 l     O .data	0000000a line2
08003180 l     O .rodata	00000d5c FONT_11x18_DATA
08003ef0 l     O .rodata	00000070 _stm32_dma_streams
08003f60 l     O .rodata	00000002 active_status
08003f6c l     O .rodata	00000016 ch_debug
08003f9c l     O .rodata	00000024 ep0config
08003fc0 l     O .rodata	00000002 halted_status
08003fd0 l     O .rodata	0000000c i2ccfg
08003fe4 l     O .rodata	00000080 ram_areas
08004064 l     O .rodata	00000008 ssd1306_font_11x18
0800406c l     O .rodata	0000000c ssd1306cfg
08004078 l     O .rodata	00000028 vmt
080040a0 l     O .rodata	00000020 vmt_ssd1306
080040c0 l     O .rodata	00000002 zero_status
0800023a  w    F .text	00000000 Vector58
0800023a  w    F .text	00000000 VectorE8
0800023a  w    F .text	00000000 Vector9C
00000000 g       .bss	00000000 __flash3_base__
00000000 g       *ABS*	00000000 __flash1_end__
0800023a  w    F .text	00000000 VectorAC
08002380 g     F .text	00000050 chThdExit
00000000 g       .ram7	00000000 __flash6_free__
00000000 g       .bss	00000000 __flash7_base__
0800023a  w    F .text	00000000 DebugMon_Handler
08020000 g       *ABS*	00000000 __flash0_end__
00000000 g       .ram7	00000000 __flash7_free__
0800023a  w    F .text	00000000 Vector5C
0800023a  w    F .text	00000000 Vector11C
00000000 g       .ram5	00000000 __ram5_clear__
00000000 g       .bss	00000000 __flash2_base__
0800023a  w    F .text	00000000 HardFault_Handler
200013d8 g       .ram0_init	00000000 __ram0_init__
0800023a  w    F .text	00000000 Vector8C
0800023a  w    F .text	00000000 SysTick_Handler
08000160 g       .text	00000000 __init_array_base__
00000000 g       .ram1	00000000 __ram1_free__
0800023a  w    F .text	00000000 VectorDC
00000000 g       .bss	00000000 __ram3_base__
0800023a  w    F .text	00000000 PendSV_Handler
0800023a  w    F .text	00000000 NMI_Handler
08000000 g       .vectors	00000000 _vectors
080040c4 g       .data	00000000 __exidx_end
0800023a  w    F .text	00000000 Vector110
08003164 g       .text	00000000 __text_end__
200013d8 g       .ram0	00000000 __ram0_free__
200013d8 g       .heap	00000000 __heap_base__
0800023a  w    F .text	00000000 Vector120
0800023a  w    F .text	00000000 VectorC8
080040e8 g       *ABS*	00000000 __ram3_init_text__
0800023a  w    F .text	00000000 Vector94
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       .ram7	00000000 __flash1_free__
00000000 g       *ABS*	00000000 __ram5_size__
0800023a  w    F .text	00000000 VectorA8
0800026c g     F .text	000000ec memcpy
0800023a  w    F .text	00000000 VectorB4
00000000 g       *ABS*	00000000 __flash7_size__
00000000 g       .bss	00000000 __ram6_base__
20000800 g       .pstack	00000000 __main_thread_stack_end__
080040c4 g       .rodata	00000000 __rodata_end__
08000160 g     F .text	00000000 _crt0_entry
08003070 g     F .text	00000014 Vector74
0800023a  w    F .text	00000000 UsageFault_Handler
0800023a  w    F .text	00000000 VectorEC
00000000 g       .ram7	00000000 __flash4_free__
20005000 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
0800023a  w    F .text	00000000 Vector40
0800023a  w    F .text	00000000 VectorF8
0800023a  w    F .text	00000000 Vector108
08002ed0 g     F .text	00000114 VectorBC
00000000 g       .ram7	00000000 __flash3_free__
0800023a  w    F .text	00000000 Vector150
00000000 g       .ram1	00000000 __ram1_clear__
0800023a  w    F .text	00000000 Vector124
08000160 g       .text	00000000 __init_array_end__
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
080040c4 g       .data	00000000 __exidx_start
080040c4 g       *ABS*	00000000 __textdata_base__
080040e8 g       *ABS*	00000000 __ram0_init_text__
080040e8 g       *ABS*	00000000 __ram1_init_text__
00000000 g       *ABS*	00000000 __flash5_end__
00000000 g       .ram7	00000000 __flash2_free__
0800023a  w    F .text	00000000 Vector148
00005000 g       *ABS*	00000000 __ram0_size__
00000000 g       *ABS*	00000000 __flash2_end__
080040e8 g       *ABS*	00000000 __ram5_init_text__
00000000 g       *ABS*	00000000 __flash4_size__
0800023a  w    F .text	00000000 Vector118
00000000 g       .ram7	00000000 __flash5_free__
0800023a  w    F .text	00000000 Vector64
08000238  w    F .text	00000000 Reset_Handler
0800023a  w    F .text	00000000 VectorCC
0800023a  w    F .text	00000000 Vector54
0800023a  w    F .text	00000000 Vector98
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .bss	00000000 __flash4_base__
00000000 g       .ram5	00000000 __ram5_free__
0800023a  w    F .text	00000000 VectorD8
00000000 g       *ABS*	00000000 __flash6_end__
080040e8 g       *ABS*	00000000 __ram6_init_text__
0800023a  w    F .text	00000000 Vector138
0800023a  w    F .text	00000000 Vector24
00000000 g       .ram3	00000000 __ram3_clear__
08003140 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .bss	00000000 __flash5_base__
00000000 g       .ram6_init	00000000 __ram6_init__
080023d0 g     F .text	00000040 chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
08002ff0 g     F .text	00000014 Vector84
00000000 g       .ram2	00000000 __ram2_noinit__
20000824 g       .data	00000000 __data_end__
08000000 g       .bss	00000000 __flash0_base__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
20000828 g       .bss	00000000 __bss_base__
200013d8 g       .bss	00000000 __bss_end__
00000000 g       .ram7	00000000 __ram7_clear__
080040e8 g       .ram7	00000000 __flash0_init__
0800023a  w    F .text	00000000 VectorD0
00000000 g       *ABS*	00000000 __ram7_size__
0800023a  w    F .text	00000000 Vector140
0800023a  w    F .text	00000000 VectorE4
08002df0 g     F .text	000000e0 VectorC0
0800023a  w    F .text	00000000 Vector158
080040e8 g       .ram7	00000000 __flash0_free__
0800023a  w    F .text	00000000 Vector130
08000240 g     F .text	00000000 _port_switch
00000000 g       .bss	00000000 __flash6_base__
08003160 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
08000160 g       .text	00000000 __fini_array_end__
08003150 g     F .text	00000002 __late_init
0800023a  w    F .text	00000000 Vector134
00000000 g       .ram6	00000000 __ram6_clear__
00000000 g       *ABS*	00000000 __flash3_end__
0800023a  w    F .text	00000000 VectorF0
0800023a  w    F .text	00000000 Vector12C
0800023a  w    F .text	00000000 Vector13C
00000000 g       *ABS*	00000000 __ram3_size__
0800023a  w    F .text	00000000 Vector100
0800023a  w    F .text	00000000 VectorE0
0800023a  w    F .text	00000000 VectorF4
00000000 g       .bss	00000000 __ram7_base__
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
08003164 g       .rodata	00000000 __rodata_base__
00000000 g       *ABS*	00000000 __flash3_size__
00000000 g       .bss	00000000 __ram1_base__
08000358 g     F .text	00000094 memset
0800023a  w    F .text	00000000 MemManage_Handler
08001da0 g     F .text	000005b4 main
080030b0 g     F .text	00000014 Vector6C
00000000 g       *ABS*	00000000 __ram6_size__
08000160 g       .text	00000000 __fini_array_base__
0800023a  w    F .text	00000000 VectorA0
080040e8 g       *ABS*	00000000 __ram2_init_text__
00000000 g       *ABS*	00000000 __flash5_size__
08002360 g     F .text	00000012 SVC_Handler
00000000 g       .ram3	00000000 __ram3_free__
00000000 g       .ram7	00000000 __flash3_init__
0800023a  w    F .text	00000000 VectorC4
08003030 g     F .text	00000014 Vector7C
00000000 g       .ram7	00000000 __flash6_init__
080040e8 g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
08002d30 g     F .text	000000b4 VectorB0
080027b0 g     F .text	000003b8 Vector90
080040c4 g       .data	00000000 __exidx_end__
0800023a  w    F .text	00000000 Vector114
08000250 g     F .text	00000000 _port_thread_start
0800023a  w    F .text	00000000 Vector60
0800023a  w    F .text	00000000 Vector1C
00000000 g       *ABS*	00000000 __flash2_size__
00000000 g       *ABS*	00000000 __flash4_end__
00000000 g       .ram2_init	00000000 __ram2_init__
0800023a  w    F .text	00000000 Vector48
00000000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
200013d8 g       .ram0	00000000 __ram0_clear__
08003090 g     F .text	00000014 Vector70
08002b70 g     F .text	000001b4 VectorD4
00000000 g       .ram3	00000000 __ram3_noinit__
200013d8 g       .ram0	00000000 __ram0_noinit__
080030d0 g     F .text	00000068 __init_ram_areas
0800023a  w    F .text	00000000 Vector4C
0800023a  w    F .text	00000000 Vector144
08003010 g     F .text	00000014 Vector80
08000262 g     F .text	00000000 _port_switch_from_isr
0800023a  w    F .text	00000000 Vector15C
00000000 g       .bss	00000000 __flash1_base__
00000000 g       *ABS*	00000000 __ram7_end__
0800023a  w    F .text	00000000 Vector68
00000000 g       .ram7	00000000 __flash5_init__
08000160 g       .text	00000000 __text_base__
20000400 g       .mstack	00000000 __main_stack_end__
08003050 g     F .text	00000014 Vector78
00000000 g       .ram5_init	00000000 __ram5_init__
00000000 g       .ram7	00000000 __flash7_init__
00000000 g       *ABS*	00000000 __flash1_size__
20000800 g       .data	00000000 __data_base__
0800023e  w    F .text	00000000 _unhandled_exception
0800023a  w    F .text	00000000 Vector88
080040c4 g       .data	00000000 __exidx_base__
00020000 g       *ABS*	00000000 __flash0_size__
20000400 g       .pstack	00000000 __main_thread_stack_base__
00000000 g       .bss	00000000 __ram2_base__
080040e8 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
0800023a  w    F .text	00000000 Vector104
20000000 g       .bss	00000000 __ram0_base__
0800023a  w    F .text	00000000 Vector10C
08000266 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
00000000 g       .bss	00000000 __ram4_base__
00000000 g       .bss	00000000 __ram5_base__
0800023a  w    F .text	00000000 Vector14C
0800023a  w    F .text	00000000 BusFault_Handler
00000000 g       *ABS*	00000000 __flash6_size__
0800023a  w    F .text	00000000 Vector50
00000000 g       .ram2	00000000 __ram2_free__
0800023a  w    F .text	00000000 Vector154
00000000 g       .ram4	00000000 __ram4_free__
20005000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
0800023a  w    F .text	00000000 Vector44
0800023a  w    F .text	00000000 Vector28
0800023a  w    F .text	00000000 VectorB8
00000400 g       *ABS*	00000000 __main_stack_size__
0800023a  w    F .text	00000000 VectorFC
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
0800023a  w    F .text	00000000 Vector34
00000000 g       .ram7	00000000 __flash2_init__
08002730 g     F .text	0000007c __early_init
00000000 g       .ram7	00000000 __flash4_init__
0800023a  w    F .text	00000000 Vector128
0800023a  w    F .text	00000000 VectorA4
00000400 g       *ABS*	00000000 __process_stack_size__
00000000 g       .ram7	00000000 __flash1_init__
0800023a  w    F .text	00000000 Vector20
00000000 g       *ABS*	00000000 __flash7_end__


