
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\ECAD\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: JETBEAST

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
23       C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23)

*******************************************************************
Modules that may have changed as a result of file changes: 11
MID:  lib.cell.view
78       work.sysmem0.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
79       work.sysmem0_ipgen_lscc_ahblmem_arbiter.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
96       work.sysmem0_ipgen_lscc_ahblmem_subordinate.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
81       work.sysmem0_ipgen_lscc_axi4mem_arbiter.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
82       work.sysmem0_ipgen_lscc_axi4mem_subordinate.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
83       work.sysmem0_ipgen_lscc_axi4stream_rx.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
84       work.sysmem0_ipgen_lscc_fifo_streamer.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
85       work.sysmem0_ipgen_lscc_lram_core.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
86       work.sysmem0_ipgen_lscc_mem.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
87       work.sysmem0_ipgen_lscc_smem_lram.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)
88       work.sysmem0_ipgen_lscc_sys_mem.verilog may have changed because the following files changed:
                        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\sysmem0\2.2.0\rtl\sysmem0.v (2025-01-25 10:23:14, 2025-01-25 12:43:23) <-- (module definition)

*******************************************************************
Unmodified files: 23
FID:  path (timestamp)
0        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\bhasa_zero.vhd (2025-01-25 10:24:15)
1        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\bhasa_zero_Top.v (2025-01-15 09:48:38)
2        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v (2023-05-16 23:04:27)
3        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v (2023-05-16 23:04:16)
5        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2023-05-16 23:04:22)
6        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v (2023-05-16 23:03:17)
7        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v (2023-05-16 23:03:31)
8        C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\bhasa_zero\lib\latticesemi.com\module\apb0\1.2.0\rtl\apb0.v (2023-05-16 23:04:00)
24       C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\reginit.bin (2025-01-25 10:24:19)
9        C:\ECAD\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v (2024-09-16 23:02:13)
10       C:\ECAD\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v (2024-09-23 16:33:10)
11       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\arith.vhd (2024-09-23 16:33:31)
12       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\hyperents.vhd (2024-09-23 16:33:34)
13       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\location.map (2024-09-23 16:33:34)
14       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\numeric.vhd (2024-09-23 16:33:34)
15       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\snps_haps_pkg.vhd (2024-09-23 16:33:34)
16       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\std.vhd (2024-09-23 16:33:34)
17       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\std1164.vhd (2024-09-23 16:33:34)
18       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\umr_capim.vhd (2024-09-23 16:33:34)
19       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vhd\unsigned.vhd (2024-09-23 16:33:34)
20       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vlog\hypermods.v (2024-09-23 16:33:35)
21       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vlog\scemi_objects.v (2024-09-23 16:33:35)
22       C:\ECAD\lscc\diamond\3.14\synpbase\lib\vlog\scemi_pipes.svh (2024-09-23 16:33:35)

*******************************************************************
Unchanged modules: 85
MID:  lib.cell.view
0        work.HelloWorld_Top.verilog
1        work.ahbl0.verilog
2        work.ahbl0_ipgen_lscc_ahbl_arbiter.verilog
3        work.ahbl0_ipgen_lscc_ahbl_arbmux.verilog
4        work.ahbl0_ipgen_lscc_ahbl_bus.verilog
5        work.ahbl0_ipgen_lscc_ahbl_crossbar.verilog
6        work.ahbl0_ipgen_lscc_ahbl_decoder.verilog
7        work.ahbl0_ipgen_lscc_ahbl_decoder_comp.verilog
8        work.ahbl0_ipgen_lscc_ahbl_decoder_prim.verilog
9        work.ahbl0_ipgen_lscc_ahbl_default_slv.verilog
10       work.ahbl0_ipgen_lscc_ahbl_fair_arb.verilog
11       work.ahbl0_ipgen_lscc_ahbl_input_stage.verilog
12       work.ahbl0_ipgen_lscc_ahbl_interconnect.verilog
13       work.ahbl0_ipgen_lscc_ahbl_multiplexor.verilog
14       work.ahbl0_ipgen_lscc_ahbl_prio_arb.verilog
15       work.ahbl2apb0.verilog
16       work.ahbl2apb0_ipgen_lscc_ahbl2apb.verilog
17       work.apb0.verilog
18       work.apb0_ipgen_lscc_apb_arbiter.verilog
19       work.apb0_ipgen_lscc_apb_arbmux.verilog
20       work.apb0_ipgen_lscc_apb_bus.verilog
21       work.apb0_ipgen_lscc_apb_crossbar.verilog
22       work.apb0_ipgen_lscc_apb_decoder.verilog
23       work.apb0_ipgen_lscc_apb_decoder_comp.verilog
24       work.apb0_ipgen_lscc_apb_decoder_prim.verilog
25       work.apb0_ipgen_lscc_apb_interconnect.verilog
26       work.apb0_ipgen_lscc_apb_multiplexor.verilog
27       work.apb0_ipgen_lscc_apb_prio_arb.verilog
28       work.apb0_ipgen_lscc_apb_thermo_mask.verilog
29       work.bhasa_zero.bhasa_zero
30       work.bhasa_zero.vhdl
31       work.cpu0.verilog
32       work.cpu0_ipgen_BufferCC_1_.verilog
33       work.cpu0_ipgen_DataCache_Cache_Dbg_I.verilog
34       work.cpu0_ipgen_DataCache_Cache_Dbg_IC.verilog
35       work.cpu0_ipgen_DataCache_Cache_Dbg_IMAC.verilog
36       work.cpu0_ipgen_DataCache_Cache_NoDbg_I.verilog
37       work.cpu0_ipgen_DataCache_Cache_NoDbg_IC.verilog
38       work.cpu0_ipgen_DataCache_Cache_NoDbg_IMAC.verilog
39       work.cpu0_ipgen_FlowCCByToggle.verilog
40       work.cpu0_ipgen_InstructionCache_Cache_Dbg_I.verilog
41       work.cpu0_ipgen_InstructionCache_Cache_Dbg_IC.verilog
42       work.cpu0_ipgen_InstructionCache_Cache_Dbg_IMAC.verilog
43       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_I.verilog
44       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IC.verilog
45       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IMAC.verilog
46       work.cpu0_ipgen_JtagBridge.verilog
47       work.cpu0_ipgen_Riscv_Cache_Dbg_I.verilog
48       work.cpu0_ipgen_Riscv_Cache_Dbg_IC.verilog
49       work.cpu0_ipgen_Riscv_Cache_Dbg_IMAC.verilog
50       work.cpu0_ipgen_Riscv_Cache_NoDbg_I.verilog
51       work.cpu0_ipgen_Riscv_Cache_NoDbg_IC.verilog
52       work.cpu0_ipgen_Riscv_Cache_NoDbg_IMAC.verilog
53       work.cpu0_ipgen_Riscv_Dbg_I.verilog
54       work.cpu0_ipgen_Riscv_Dbg_IC.verilog
55       work.cpu0_ipgen_Riscv_Dbg_IMAC.verilog
56       work.cpu0_ipgen_Riscv_NoDbg_I.verilog
57       work.cpu0_ipgen_Riscv_NoDbg_IC.verilog
58       work.cpu0_ipgen_Riscv_NoDbg_IMAC.verilog
59       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_I.verilog
60       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IC.verilog
61       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IMAC.verilog
62       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_I.verilog
63       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IC.verilog
64       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IMAC.verilog
65       work.cpu0_ipgen_SystemDebugger.verilog
66       work.cpu0_ipgen_d_ff_plain_rst_t.verilog
67       work.cpu0_ipgen_d_ff_plain_rst_we_t.verilog
68       work.cpu0_ipgen_lscc_cpu_ahbl_mux.verilog
69       work.cpu0_ipgen_pic.verilog
70       work.cpu0_ipgen_riscvsmall.verilog
71       work.cpu0_ipgen_timer_32.verilog
72       work.cpu0_ipgen_vex_debug.verilog
73       work.cpu0_ipgen_vex_jtag_bridge.verilog
74       work.gpio0.verilog
75       work.gpio0_ipgen_lscc_apb2lmmi.verilog
76       work.gpio0_ipgen_lscc_gpio.verilog
77       work.gpio0_ipgen_lscc_gpio_lmmi.verilog
89       work.uart0.verilog
90       work.uart0_ipgen_lscc_uart.verilog
91       work.uart0_ipgen_lscc_uart_intface.verilog
92       work.uart0_ipgen_lscc_uart_rxcver.verilog
93       work.uart0_ipgen_lscc_uart_rxcver_fifo.verilog
94       work.uart0_ipgen_lscc_uart_txcver_fifo.verilog
95       work.uart0_ipgen_lscc_uart_txmitt.verilog
