xadc_wiz_0.v,verilog,xil_defaultlib,../../../a7_anlog_mic_1.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,
adc_to_uart.v,verilog,xil_defaultlib,../../../a7_anlog_mic_1.srcs/sources_1/imports/a7_anlog_mic_1/adc_to_uart.v,
mic_to_led.v,verilog,xil_defaultlib,../../../a7_anlog_mic_1.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led.v,
uart.v,verilog,xil_defaultlib,../../../a7_anlog_mic_1.srcs/sources_1/imports/a7_anlog_mic_1/uart.v,
mic_to_led_pc.v,verilog,xil_defaultlib,../../../a7_anlog_mic_1.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led_pc.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
