#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Jan 30 17:37:44 2021
# Process ID: 9516
# Current directory: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1
# Command line: vivado -log StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.tcl
# Log file: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.vds
# Journal file: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_g1udqpbi/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_1_pr5h6pi5/project_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_z4qs8z2w/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_3_svfl8kgq/project_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_3_hwc2o176/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/project_StreamingFCLayer_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_5_5k1ks66a/project_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_6_emgw76in/project_StreamingFCLayer_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_7fb3c_62/project_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_8hl4yq_7/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9647
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2151.523 ; gain = 17.883 ; free physical = 749 ; free virtual = 37251
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Activa' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom' (1#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb' (2#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom' (3#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud' (4#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom' (5#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe' (6#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom' (7#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg' (8#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom' (9#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi' (10#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom' (11#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j' (12#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom' (13#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi' (14#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom' (15#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs' (16#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom' (17#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC' (18#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom' (19#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM' (20#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom' (21#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW' (22#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom' (23#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6' (24#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actncg' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actncg_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actncg_rom' (25#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actncg' (26#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actocq' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actocq_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actocq_rom' (27#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actocq' (28#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA_rom' (29#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA' (30#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK_rom' (31#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK' (32#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU_rom' (33#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU' (34#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4_rom' (35#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4' (36#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acttde' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acttde_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acttde_rom' (37#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acttde' (38#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actudo' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actudo_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actudo_rom' (39#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actudo' (40#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy_rom' (41#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy' (42#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI_rom' (43#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI' (44#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS_rom' (45#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS' (46#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2_rom' (47#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2' (48#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actzec' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actzec_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actzec_rom' (49#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actzec' (50#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActAem' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActAem_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActAem_rom' (51#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActAem' (52#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActBew' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActBew_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActBew_rom' (53#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActBew' (54#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG_rom' (55#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG' (56#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ_rom' (57#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ' (58#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0_rom' (59#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0' (60#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa_rom' (61#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa' (62#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk_rom' (63#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk' (64#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu_rom' (65#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu' (66#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE_rom' (67#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE' (68#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO_rom' (69#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO' (70#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY_rom' (71#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY' (72#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8_rom' (73#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8' (74#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi_rom' (75#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi' (76#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs_rom' (77#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs' (78#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC_rom' (79#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC' (80#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM_rom' (81#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM' (82#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW_rom' (83#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW' (84#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6_rom' (85#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6' (86#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActShg' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActShg_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActShg_rom' (87#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActShg' (88#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActThq' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActThq_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActThq_rom' (89#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActThq' (90#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA_rom' (91#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA' (92#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK_rom' (93#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK' (94#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU_rom' (95#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU' (96#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4_rom' (97#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4' (98#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActYie_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActYie.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActYie_rom' (99#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActYie.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActYie' (100#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActYie.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActZio_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActZio.v:21]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act0iy_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act0iy.v:21]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act1iI_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act1iI.v:21]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act2iS_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act2iS.v:21]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act3i2_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act3i2.v:21]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_0qzig8el/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act4jc_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Act4jc.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 16 - type: integer 
	Parameter din145_WIDTH bound to: 16 - type: integer 
	Parameter din146_WIDTH bound to: 16 - type: integer 
	Parameter din147_WIDTH bound to: 16 - type: integer 
	Parameter din148_WIDTH bound to: 16 - type: integer 
	Parameter din149_WIDTH bound to: 16 - type: integer 
	Parameter din150_WIDTH bound to: 16 - type: integer 
	Parameter din151_WIDTH bound to: 16 - type: integer 
	Parameter din152_WIDTH bound to: 16 - type: integer 
	Parameter din153_WIDTH bound to: 16 - type: integer 
	Parameter din154_WIDTH bound to: 16 - type: integer 
	Parameter din155_WIDTH bound to: 16 - type: integer 
	Parameter din156_WIDTH bound to: 16 - type: integer 
	Parameter din157_WIDTH bound to: 16 - type: integer 
	Parameter din158_WIDTH bound to: 16 - type: integer 
	Parameter din159_WIDTH bound to: 16 - type: integer 
	Parameter din160_WIDTH bound to: 16 - type: integer 
	Parameter din161_WIDTH bound to: 16 - type: integer 
	Parameter din162_WIDTH bound to: 16 - type: integer 
	Parameter din163_WIDTH bound to: 16 - type: integer 
	Parameter din164_WIDTH bound to: 16 - type: integer 
	Parameter din165_WIDTH bound to: 16 - type: integer 
	Parameter din166_WIDTH bound to: 16 - type: integer 
	Parameter din167_WIDTH bound to: 16 - type: integer 
	Parameter din168_WIDTH bound to: 16 - type: integer 
	Parameter din169_WIDTH bound to: 16 - type: integer 
	Parameter din170_WIDTH bound to: 16 - type: integer 
	Parameter din171_WIDTH bound to: 16 - type: integer 
	Parameter din172_WIDTH bound to: 16 - type: integer 
	Parameter din173_WIDTH bound to: 16 - type: integer 
	Parameter din174_WIDTH bound to: 16 - type: integer 
	Parameter din175_WIDTH bound to: 16 - type: integer 
	Parameter din176_WIDTH bound to: 16 - type: integer 
	Parameter din177_WIDTH bound to: 16 - type: integer 
	Parameter din178_WIDTH bound to: 16 - type: integer 
	Parameter din179_WIDTH bound to: 16 - type: integer 
	Parameter din180_WIDTH bound to: 16 - type: integer 
	Parameter din181_WIDTH bound to: 16 - type: integer 
	Parameter din182_WIDTH bound to: 16 - type: integer 
	Parameter din183_WIDTH bound to: 16 - type: integer 
	Parameter din184_WIDTH bound to: 16 - type: integer 
	Parameter din185_WIDTH bound to: 16 - type: integer 
	Parameter din186_WIDTH bound to: 16 - type: integer 
	Parameter din187_WIDTH bound to: 16 - type: integer 
	Parameter din188_WIDTH bound to: 16 - type: integer 
	Parameter din189_WIDTH bound to: 16 - type: integer 
	Parameter din190_WIDTH bound to: 16 - type: integer 
	Parameter din191_WIDTH bound to: 16 - type: integer 
	Parameter din192_WIDTH bound to: 16 - type: integer 
	Parameter din193_WIDTH bound to: 16 - type: integer 
	Parameter din194_WIDTH bound to: 16 - type: integer 
	Parameter din195_WIDTH bound to: 16 - type: integer 
	Parameter din196_WIDTH bound to: 16 - type: integer 
	Parameter din197_WIDTH bound to: 16 - type: integer 
	Parameter din198_WIDTH bound to: 16 - type: integer 
	Parameter din199_WIDTH bound to: 16 - type: integer 
	Parameter din200_WIDTH bound to: 16 - type: integer 
	Parameter din201_WIDTH bound to: 16 - type: integer 
	Parameter din202_WIDTH bound to: 16 - type: integer 
	Parameter din203_WIDTH bound to: 16 - type: integer 
	Parameter din204_WIDTH bound to: 16 - type: integer 
	Parameter din205_WIDTH bound to: 16 - type: integer 
	Parameter din206_WIDTH bound to: 16 - type: integer 
	Parameter din207_WIDTH bound to: 16 - type: integer 
	Parameter din208_WIDTH bound to: 16 - type: integer 
	Parameter din209_WIDTH bound to: 16 - type: integer 
	Parameter din210_WIDTH bound to: 16 - type: integer 
	Parameter din211_WIDTH bound to: 16 - type: integer 
	Parameter din212_WIDTH bound to: 16 - type: integer 
	Parameter din213_WIDTH bound to: 16 - type: integer 
	Parameter din214_WIDTH bound to: 16 - type: integer 
	Parameter din215_WIDTH bound to: 16 - type: integer 
	Parameter din216_WIDTH bound to: 16 - type: integer 
	Parameter din217_WIDTH bound to: 16 - type: integer 
	Parameter din218_WIDTH bound to: 16 - type: integer 
	Parameter din219_WIDTH bound to: 16 - type: integer 
	Parameter din220_WIDTH bound to: 16 - type: integer 
	Parameter din221_WIDTH bound to: 16 - type: integer 
	Parameter din222_WIDTH bound to: 16 - type: integer 
	Parameter din223_WIDTH bound to: 16 - type: integer 
	Parameter din224_WIDTH bound to: 16 - type: integer 
	Parameter din225_WIDTH bound to: 16 - type: integer 
	Parameter din226_WIDTH bound to: 16 - type: integer 
	Parameter din227_WIDTH bound to: 16 - type: integer 
	Parameter din228_WIDTH bound to: 16 - type: integer 
	Parameter din229_WIDTH bound to: 16 - type: integer 
	Parameter din230_WIDTH bound to: 16 - type: integer 
	Parameter din231_WIDTH bound to: 16 - type: integer 
	Parameter din232_WIDTH bound to: 16 - type: integer 
	Parameter din233_WIDTH bound to: 16 - type: integer 
	Parameter din234_WIDTH bound to: 16 - type: integer 
	Parameter din235_WIDTH bound to: 16 - type: integer 
	Parameter din236_WIDTH bound to: 16 - type: integer 
	Parameter din237_WIDTH bound to: 16 - type: integer 
	Parameter din238_WIDTH bound to: 16 - type: integer 
	Parameter din239_WIDTH bound to: 16 - type: integer 
	Parameter din240_WIDTH bound to: 16 - type: integer 
	Parameter din241_WIDTH bound to: 16 - type: integer 
	Parameter din242_WIDTH bound to: 16 - type: integer 
	Parameter din243_WIDTH bound to: 16 - type: integer 
	Parameter din244_WIDTH bound to: 16 - type: integer 
	Parameter din245_WIDTH bound to: 16 - type: integer 
	Parameter din246_WIDTH bound to: 16 - type: integer 
	Parameter din247_WIDTH bound to: 16 - type: integer 
	Parameter din248_WIDTH bound to: 16 - type: integer 
	Parameter din249_WIDTH bound to: 16 - type: integer 
	Parameter din250_WIDTH bound to: 16 - type: integer 
	Parameter din251_WIDTH bound to: 16 - type: integer 
	Parameter din252_WIDTH bound to: 16 - type: integer 
	Parameter din253_WIDTH bound to: 16 - type: integer 
	Parameter din254_WIDTH bound to: 16 - type: integer 
	Parameter din255_WIDTH bound to: 16 - type: integer 
	Parameter din256_WIDTH bound to: 16 - type: integer 
	Parameter din257_WIDTH bound to: 16 - type: integer 
	Parameter din258_WIDTH bound to: 16 - type: integer 
	Parameter din259_WIDTH bound to: 16 - type: integer 
	Parameter din260_WIDTH bound to: 16 - type: integer 
	Parameter din261_WIDTH bound to: 16 - type: integer 
	Parameter din262_WIDTH bound to: 16 - type: integer 
	Parameter din263_WIDTH bound to: 16 - type: integer 
	Parameter din264_WIDTH bound to: 16 - type: integer 
	Parameter din265_WIDTH bound to: 16 - type: integer 
	Parameter din266_WIDTH bound to: 16 - type: integer 
	Parameter din267_WIDTH bound to: 16 - type: integer 
	Parameter din268_WIDTH bound to: 16 - type: integer 
	Parameter din269_WIDTH bound to: 16 - type: integer 
	Parameter din270_WIDTH bound to: 16 - type: integer 
	Parameter din271_WIDTH bound to: 16 - type: integer 
	Parameter din272_WIDTH bound to: 16 - type: integer 
	Parameter din273_WIDTH bound to: 16 - type: integer 
	Parameter din274_WIDTH bound to: 16 - type: integer 
	Parameter din275_WIDTH bound to: 16 - type: integer 
	Parameter din276_WIDTH bound to: 16 - type: integer 
	Parameter din277_WIDTH bound to: 16 - type: integer 
	Parameter din278_WIDTH bound to: 16 - type: integer 
	Parameter din279_WIDTH bound to: 16 - type: integer 
	Parameter din280_WIDTH bound to: 16 - type: integer 
	Parameter din281_WIDTH bound to: 16 - type: integer 
	Parameter din282_WIDTH bound to: 16 - type: integer 
	Parameter din283_WIDTH bound to: 16 - type: integer 
	Parameter din284_WIDTH bound to: 16 - type: integer 
	Parameter din285_WIDTH bound to: 16 - type: integer 
	Parameter din286_WIDTH bound to: 16 - type: integer 
	Parameter din287_WIDTH bound to: 16 - type: integer 
	Parameter din288_WIDTH bound to: 16 - type: integer 
	Parameter din289_WIDTH bound to: 16 - type: integer 
	Parameter din290_WIDTH bound to: 16 - type: integer 
	Parameter din291_WIDTH bound to: 16 - type: integer 
	Parameter din292_WIDTH bound to: 16 - type: integer 
	Parameter din293_WIDTH bound to: 16 - type: integer 
	Parameter din294_WIDTH bound to: 16 - type: integer 
	Parameter din295_WIDTH bound to: 16 - type: integer 
	Parameter din296_WIDTH bound to: 16 - type: integer 
	Parameter din297_WIDTH bound to: 16 - type: integer 
	Parameter din298_WIDTH bound to: 16 - type: integer 
	Parameter din299_WIDTH bound to: 16 - type: integer 
	Parameter din300_WIDTH bound to: 16 - type: integer 
	Parameter din301_WIDTH bound to: 16 - type: integer 
	Parameter din302_WIDTH bound to: 16 - type: integer 
	Parameter din303_WIDTH bound to: 16 - type: integer 
	Parameter din304_WIDTH bound to: 16 - type: integer 
	Parameter din305_WIDTH bound to: 16 - type: integer 
	Parameter din306_WIDTH bound to: 16 - type: integer 
	Parameter din307_WIDTH bound to: 16 - type: integer 
	Parameter din308_WIDTH bound to: 16 - type: integer 
	Parameter din309_WIDTH bound to: 16 - type: integer 
	Parameter din310_WIDTH bound to: 16 - type: integer 
	Parameter din311_WIDTH bound to: 16 - type: integer 
	Parameter din312_WIDTH bound to: 16 - type: integer 
	Parameter din313_WIDTH bound to: 16 - type: integer 
	Parameter din314_WIDTH bound to: 16 - type: integer 
	Parameter din315_WIDTH bound to: 16 - type: integer 
	Parameter din316_WIDTH bound to: 16 - type: integer 
	Parameter din317_WIDTH bound to: 16 - type: integer 
	Parameter din318_WIDTH bound to: 16 - type: integer 
	Parameter din319_WIDTH bound to: 16 - type: integer 
	Parameter din320_WIDTH bound to: 16 - type: integer 
	Parameter din321_WIDTH bound to: 16 - type: integer 
	Parameter din322_WIDTH bound to: 16 - type: integer 
	Parameter din323_WIDTH bound to: 16 - type: integer 
	Parameter din324_WIDTH bound to: 16 - type: integer 
	Parameter din325_WIDTH bound to: 16 - type: integer 
	Parameter din326_WIDTH bound to: 16 - type: integer 
	Parameter din327_WIDTH bound to: 16 - type: integer 
	Parameter din328_WIDTH bound to: 16 - type: integer 
	Parameter din329_WIDTH bound to: 16 - type: integer 
	Parameter din330_WIDTH bound to: 16 - type: integer 
	Parameter din331_WIDTH bound to: 16 - type: integer 
	Parameter din332_WIDTH bound to: 16 - type: integer 
	Parameter din333_WIDTH bound to: 16 - type: integer 
	Parameter din334_WIDTH bound to: 16 - type: integer 
	Parameter din335_WIDTH bound to: 16 - type: integer 
	Parameter din336_WIDTH bound to: 16 - type: integer 
	Parameter din337_WIDTH bound to: 16 - type: integer 
	Parameter din338_WIDTH bound to: 16 - type: integer 
	Parameter din339_WIDTH bound to: 16 - type: integer 
	Parameter din340_WIDTH bound to: 16 - type: integer 
	Parameter din341_WIDTH bound to: 16 - type: integer 
	Parameter din342_WIDTH bound to: 16 - type: integer 
	Parameter din343_WIDTH bound to: 16 - type: integer 
	Parameter din344_WIDTH bound to: 16 - type: integer 
	Parameter din345_WIDTH bound to: 16 - type: integer 
	Parameter din346_WIDTH bound to: 16 - type: integer 
	Parameter din347_WIDTH bound to: 16 - type: integer 
	Parameter din348_WIDTH bound to: 16 - type: integer 
	Parameter din349_WIDTH bound to: 16 - type: integer 
	Parameter din350_WIDTH bound to: 16 - type: integer 
	Parameter din351_WIDTH bound to: 16 - type: integer 
	Parameter din352_WIDTH bound to: 16 - type: integer 
	Parameter din353_WIDTH bound to: 16 - type: integer 
	Parameter din354_WIDTH bound to: 16 - type: integer 
	Parameter din355_WIDTH bound to: 16 - type: integer 
	Parameter din356_WIDTH bound to: 16 - type: integer 
	Parameter din357_WIDTH bound to: 16 - type: integer 
	Parameter din358_WIDTH bound to: 16 - type: integer 
	Parameter din359_WIDTH bound to: 16 - type: integer 
	Parameter din360_WIDTH bound to: 16 - type: integer 
	Parameter din361_WIDTH bound to: 16 - type: integer 
	Parameter din362_WIDTH bound to: 16 - type: integer 
	Parameter din363_WIDTH bound to: 16 - type: integer 
	Parameter din364_WIDTH bound to: 16 - type: integer 
	Parameter din365_WIDTH bound to: 16 - type: integer 
	Parameter din366_WIDTH bound to: 16 - type: integer 
	Parameter din367_WIDTH bound to: 16 - type: integer 
	Parameter din368_WIDTH bound to: 16 - type: integer 
	Parameter din369_WIDTH bound to: 16 - type: integer 
	Parameter din370_WIDTH bound to: 16 - type: integer 
	Parameter din371_WIDTH bound to: 16 - type: integer 
	Parameter din372_WIDTH bound to: 16 - type: integer 
	Parameter din373_WIDTH bound to: 16 - type: integer 
	Parameter din374_WIDTH bound to: 16 - type: integer 
	Parameter din375_WIDTH bound to: 16 - type: integer 
	Parameter din376_WIDTH bound to: 16 - type: integer 
	Parameter din377_WIDTH bound to: 16 - type: integer 
	Parameter din378_WIDTH bound to: 16 - type: integer 
	Parameter din379_WIDTH bound to: 16 - type: integer 
	Parameter din380_WIDTH bound to: 16 - type: integer 
	Parameter din381_WIDTH bound to: 16 - type: integer 
	Parameter din382_WIDTH bound to: 16 - type: integer 
	Parameter din383_WIDTH bound to: 16 - type: integer 
	Parameter din384_WIDTH bound to: 16 - type: integer 
	Parameter din385_WIDTH bound to: 16 - type: integer 
	Parameter din386_WIDTH bound to: 16 - type: integer 
	Parameter din387_WIDTH bound to: 16 - type: integer 
	Parameter din388_WIDTH bound to: 16 - type: integer 
	Parameter din389_WIDTH bound to: 16 - type: integer 
	Parameter din390_WIDTH bound to: 16 - type: integer 
	Parameter din391_WIDTH bound to: 16 - type: integer 
	Parameter din392_WIDTH bound to: 16 - type: integer 
	Parameter din393_WIDTH bound to: 16 - type: integer 
	Parameter din394_WIDTH bound to: 16 - type: integer 
	Parameter din395_WIDTH bound to: 16 - type: integer 
	Parameter din396_WIDTH bound to: 16 - type: integer 
	Parameter din397_WIDTH bound to: 16 - type: integer 
	Parameter din398_WIDTH bound to: 16 - type: integer 
	Parameter din399_WIDTH bound to: 16 - type: integer 
	Parameter din400_WIDTH bound to: 16 - type: integer 
	Parameter din401_WIDTH bound to: 16 - type: integer 
	Parameter din402_WIDTH bound to: 16 - type: integer 
	Parameter din403_WIDTH bound to: 16 - type: integer 
	Parameter din404_WIDTH bound to: 16 - type: integer 
	Parameter din405_WIDTH bound to: 16 - type: integer 
	Parameter din406_WIDTH bound to: 16 - type: integer 
	Parameter din407_WIDTH bound to: 16 - type: integer 
	Parameter din408_WIDTH bound to: 16 - type: integer 
	Parameter din409_WIDTH bound to: 16 - type: integer 
	Parameter din410_WIDTH bound to: 16 - type: integer 
	Parameter din411_WIDTH bound to: 16 - type: integer 
	Parameter din412_WIDTH bound to: 16 - type: integer 
	Parameter din413_WIDTH bound to: 16 - type: integer 
	Parameter din414_WIDTH bound to: 16 - type: integer 
	Parameter din415_WIDTH bound to: 16 - type: integer 
	Parameter din416_WIDTH bound to: 16 - type: integer 
	Parameter din417_WIDTH bound to: 16 - type: integer 
	Parameter din418_WIDTH bound to: 16 - type: integer 
	Parameter din419_WIDTH bound to: 16 - type: integer 
	Parameter din420_WIDTH bound to: 16 - type: integer 
	Parameter din421_WIDTH bound to: 16 - type: integer 
	Parameter din422_WIDTH bound to: 16 - type: integer 
	Parameter din423_WIDTH bound to: 16 - type: integer 
	Parameter din424_WIDTH bound to: 16 - type: integer 
	Parameter din425_WIDTH bound to: 16 - type: integer 
	Parameter din426_WIDTH bound to: 16 - type: integer 
	Parameter din427_WIDTH bound to: 16 - type: integer 
	Parameter din428_WIDTH bound to: 16 - type: integer 
	Parameter din429_WIDTH bound to: 16 - type: integer 
	Parameter din430_WIDTH bound to: 16 - type: integer 
	Parameter din431_WIDTH bound to: 16 - type: integer 
	Parameter din432_WIDTH bound to: 16 - type: integer 
	Parameter din433_WIDTH bound to: 16 - type: integer 
	Parameter din434_WIDTH bound to: 16 - type: integer 
	Parameter din435_WIDTH bound to: 16 - type: integer 
	Parameter din436_WIDTH bound to: 16 - type: integer 
	Parameter din437_WIDTH bound to: 16 - type: integer 
	Parameter din438_WIDTH bound to: 16 - type: integer 
	Parameter din439_WIDTH bound to: 16 - type: integer 
	Parameter din440_WIDTH bound to: 16 - type: integer 
	Parameter din441_WIDTH bound to: 16 - type: integer 
	Parameter din442_WIDTH bound to: 16 - type: integer 
	Parameter din443_WIDTH bound to: 16 - type: integer 
	Parameter din444_WIDTH bound to: 16 - type: integer 
	Parameter din445_WIDTH bound to: 16 - type: integer 
	Parameter din446_WIDTH bound to: 16 - type: integer 
	Parameter din447_WIDTH bound to: 16 - type: integer 
	Parameter din448_WIDTH bound to: 16 - type: integer 
	Parameter din449_WIDTH bound to: 16 - type: integer 
	Parameter din450_WIDTH bound to: 16 - type: integer 
	Parameter din451_WIDTH bound to: 16 - type: integer 
	Parameter din452_WIDTH bound to: 16 - type: integer 
	Parameter din453_WIDTH bound to: 16 - type: integer 
	Parameter din454_WIDTH bound to: 16 - type: integer 
	Parameter din455_WIDTH bound to: 16 - type: integer 
	Parameter din456_WIDTH bound to: 16 - type: integer 
	Parameter din457_WIDTH bound to: 16 - type: integer 
	Parameter din458_WIDTH bound to: 16 - type: integer 
	Parameter din459_WIDTH bound to: 16 - type: integer 
	Parameter din460_WIDTH bound to: 16 - type: integer 
	Parameter din461_WIDTH bound to: 16 - type: integer 
	Parameter din462_WIDTH bound to: 16 - type: integer 
	Parameter din463_WIDTH bound to: 16 - type: integer 
	Parameter din464_WIDTH bound to: 16 - type: integer 
	Parameter din465_WIDTH bound to: 16 - type: integer 
	Parameter din466_WIDTH bound to: 16 - type: integer 
	Parameter din467_WIDTH bound to: 16 - type: integer 
	Parameter din468_WIDTH bound to: 16 - type: integer 
	Parameter din469_WIDTH bound to: 16 - type: integer 
	Parameter din470_WIDTH bound to: 16 - type: integer 
	Parameter din471_WIDTH bound to: 16 - type: integer 
	Parameter din472_WIDTH bound to: 16 - type: integer 
	Parameter din473_WIDTH bound to: 16 - type: integer 
	Parameter din474_WIDTH bound to: 16 - type: integer 
	Parameter din475_WIDTH bound to: 16 - type: integer 
	Parameter din476_WIDTH bound to: 16 - type: integer 
	Parameter din477_WIDTH bound to: 16 - type: integer 
	Parameter din478_WIDTH bound to: 16 - type: integer 
	Parameter din479_WIDTH bound to: 16 - type: integer 
	Parameter din480_WIDTH bound to: 16 - type: integer 
	Parameter din481_WIDTH bound to: 16 - type: integer 
	Parameter din482_WIDTH bound to: 16 - type: integer 
	Parameter din483_WIDTH bound to: 16 - type: integer 
	Parameter din484_WIDTH bound to: 16 - type: integer 
	Parameter din485_WIDTH bound to: 16 - type: integer 
	Parameter din486_WIDTH bound to: 16 - type: integer 
	Parameter din487_WIDTH bound to: 16 - type: integer 
	Parameter din488_WIDTH bound to: 16 - type: integer 
	Parameter din489_WIDTH bound to: 16 - type: integer 
	Parameter din490_WIDTH bound to: 16 - type: integer 
	Parameter din491_WIDTH bound to: 16 - type: integer 
	Parameter din492_WIDTH bound to: 16 - type: integer 
	Parameter din493_WIDTH bound to: 16 - type: integer 
	Parameter din494_WIDTH bound to: 16 - type: integer 
	Parameter din495_WIDTH bound to: 16 - type: integer 
	Parameter din496_WIDTH bound to: 16 - type: integer 
	Parameter din497_WIDTH bound to: 16 - type: integer 
	Parameter din498_WIDTH bound to: 16 - type: integer 
	Parameter din499_WIDTH bound to: 16 - type: integer 
	Parameter din500_WIDTH bound to: 16 - type: integer 
	Parameter din501_WIDTH bound to: 16 - type: integer 
	Parameter din502_WIDTH bound to: 16 - type: integer 
	Parameter din503_WIDTH bound to: 16 - type: integer 
	Parameter din504_WIDTH bound to: 16 - type: integer 
	Parameter din505_WIDTH bound to: 16 - type: integer 
	Parameter din506_WIDTH bound to: 16 - type: integer 
	Parameter din507_WIDTH bound to: 16 - type: integer 
	Parameter din508_WIDTH bound to: 16 - type: integer 
	Parameter din509_WIDTH bound to: 16 - type: integer 
	Parameter din510_WIDTH bound to: 16 - type: integer 
	Parameter din511_WIDTH bound to: 16 - type: integer 
	Parameter din512_WIDTH bound to: 16 - type: integer 
	Parameter din513_WIDTH bound to: 16 - type: integer 
	Parameter din514_WIDTH bound to: 16 - type: integer 
	Parameter din515_WIDTH bound to: 16 - type: integer 
	Parameter din516_WIDTH bound to: 16 - type: integer 
	Parameter din517_WIDTH bound to: 16 - type: integer 
	Parameter din518_WIDTH bound to: 16 - type: integer 
	Parameter din519_WIDTH bound to: 16 - type: integer 
	Parameter din520_WIDTH bound to: 16 - type: integer 
	Parameter din521_WIDTH bound to: 16 - type: integer 
	Parameter din522_WIDTH bound to: 16 - type: integer 
	Parameter din523_WIDTH bound to: 16 - type: integer 
	Parameter din524_WIDTH bound to: 16 - type: integer 
	Parameter din525_WIDTH bound to: 16 - type: integer 
	Parameter din526_WIDTH bound to: 16 - type: integer 
	Parameter din527_WIDTH bound to: 16 - type: integer 
	Parameter din528_WIDTH bound to: 16 - type: integer 
	Parameter din529_WIDTH bound to: 16 - type: integer 
	Parameter din530_WIDTH bound to: 16 - type: integer 
	Parameter din531_WIDTH bound to: 16 - type: integer 
	Parameter din532_WIDTH bound to: 16 - type: integer 
	Parameter din533_WIDTH bound to: 16 - type: integer 
	Parameter din534_WIDTH bound to: 16 - type: integer 
	Parameter din535_WIDTH bound to: 16 - type: integer 
	Parameter din536_WIDTH bound to: 16 - type: integer 
	Parameter din537_WIDTH bound to: 16 - type: integer 
	Parameter din538_WIDTH bound to: 16 - type: integer 
	Parameter din539_WIDTH bound to: 16 - type: integer 
	Parameter din540_WIDTH bound to: 16 - type: integer 
	Parameter din541_WIDTH bound to: 16 - type: integer 
	Parameter din542_WIDTH bound to: 16 - type: integer 
	Parameter din543_WIDTH bound to: 16 - type: integer 
	Parameter din544_WIDTH bound to: 16 - type: integer 
	Parameter din545_WIDTH bound to: 16 - type: integer 
	Parameter din546_WIDTH bound to: 16 - type: integer 
	Parameter din547_WIDTH bound to: 16 - type: integer 
	Parameter din548_WIDTH bound to: 16 - type: integer 
	Parameter din549_WIDTH bound to: 16 - type: integer 
	Parameter din550_WIDTH bound to: 16 - type: integer 
	Parameter din551_WIDTH bound to: 16 - type: integer 
	Parameter din552_WIDTH bound to: 16 - type: integer 
	Parameter din553_WIDTH bound to: 16 - type: integer 
	Parameter din554_WIDTH bound to: 16 - type: integer 
	Parameter din555_WIDTH bound to: 16 - type: integer 
	Parameter din556_WIDTH bound to: 16 - type: integer 
	Parameter din557_WIDTH bound to: 16 - type: integer 
	Parameter din558_WIDTH bound to: 16 - type: integer 
	Parameter din559_WIDTH bound to: 16 - type: integer 
	Parameter din560_WIDTH bound to: 16 - type: integer 
	Parameter din561_WIDTH bound to: 16 - type: integer 
	Parameter din562_WIDTH bound to: 16 - type: integer 
	Parameter din563_WIDTH bound to: 16 - type: integer 
	Parameter din564_WIDTH bound to: 16 - type: integer 
	Parameter din565_WIDTH bound to: 16 - type: integer 
	Parameter din566_WIDTH bound to: 16 - type: integer 
	Parameter din567_WIDTH bound to: 16 - type: integer 
	Parameter din568_WIDTH bound to: 16 - type: integer 
	Parameter din569_WIDTH bound to: 16 - type: integer 
	Parameter din570_WIDTH bound to: 16 - type: integer 
	Parameter din571_WIDTH bound to: 16 - type: integer 
	Parameter din572_WIDTH bound to: 16 - type: integer 
	Parameter din573_WIDTH bound to: 16 - type: integer 
	Parameter din574_WIDTH bound to: 16 - type: integer 
	Parameter din575_WIDTH bound to: 16 - type: integer 
	Parameter din576_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:7917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:7919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:7921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:7923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/2432/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:7925]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
	Parameter W bound to: 17 - type: integer 
	Parameter W bound to: 17 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter W bound to: 65 - type: integer 
	Parameter W bound to: 65 - type: integer 
	Parameter W bound to: 65 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2334.680 ; gain = 201.039 ; free physical = 858 ; free virtual = 37365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2343.586 ; gain = 209.945 ; free physical = 991 ; free virtual = 37495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2343.586 ; gain = 209.945 ; free physical = 992 ; free virtual = 37495
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2348.641 ; gain = 5.055 ; free physical = 937 ; free virtual = 37452
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/constraints/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/constraints/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2780.227 ; gain = 0.000 ; free physical = 343 ; free virtual = 36699
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2789.133 ; gain = 8.906 ; free physical = 1295 ; free virtual = 37651
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2789.133 ; gain = 655.492 ; free physical = 3475 ; free virtual = 39829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2789.133 ; gain = 655.492 ; free physical = 3475 ; free virtual = 39829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2789.133 ; gain = 655.492 ; free physical = 3472 ; free virtual = 39827
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2789.133 ; gain = 655.492 ; free physical = 2598 ; free virtual = 38955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   5 Input    3 Bit       Adders := 8     
	   3 Input    2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 56    
+---Registers : 
	               65 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 48    
	               16 Bit    Registers := 582   
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 66    
+---Multipliers : 
	                4x4  Multipliers := 16    
+---ROMs : 
	                    ROMs := 56    
+---Muxes : 
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 576   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1352 ; free virtual = 37736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------------------------------+--------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                   | RTL Object                                                                           | Depth x Width | Implemented As | 
+----------------------------------------------+--------------------------------------------------------------------------------------+---------------+----------------+
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_49_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom_U/q0_reg | 64x16         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_55_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom_U/q0_reg | 64x16         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_54_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom_U/q0_reg | 64x16         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_47_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_45_U/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_48_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_46_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_42_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_44_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_43_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_52_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_50_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_53_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_51_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_35_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_41_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_40_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_33_U/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_31_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_34_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_32_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_28_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2_rom_U/q0_reg | 64x18         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_30_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_29_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS_rom_U/q0_reg | 64x18         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_38_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem_rom_U/q0_reg | 64x18         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_36_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG_rom_U/q0_reg | 64x18         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_39_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec_rom_U/q0_reg | 64x18         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_37_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew_rom_U/q0_reg | 64x18         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_21_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_27_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_26_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_19_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_17_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_20_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_18_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_14_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi_rom_U/q0_reg | 64x16         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_16_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_15_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8_rom_U/q0_reg | 64x16         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_24_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_22_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_25_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_23_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_7_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_13_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6_rom_U/q0_reg | 64x18         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_12_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_5_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_3_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_6_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act0iy_rom_U/q0_reg    | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_2_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActYie_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_1_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActZio_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_10_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act2iS_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_8_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act4jc_rom_U/q0_reg  | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_11_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act1iI_rom_U/q0_reg | 64x17         | Block RAM      | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Activa | threshs_m_thresholds_9_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act3i2_rom_U/q0_reg  | 64x17         | Block RAM      | 
+----------------------------------------------+--------------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 877 ; free virtual = 37269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1897 ; free virtual = 38286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_49_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_55_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_54_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_47_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_45_U/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_48_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_46_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_42_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_44_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_43_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_52_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_50_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actocq_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_53_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_51_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actncg_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_35_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActrcU_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_41_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActpcA_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_40_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActqcK_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_33_U/StreamingFCLayer_Batch_1_Matrix_Vector_Acttde_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_31_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actvdy_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_34_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actsc4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_32_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actudo_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_28_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actyd2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_30_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActwdI_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_29_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActxdS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_38_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActAem_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_36_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActCeG_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_39_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actzec_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_37_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActBew_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_21_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActFfa_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_27_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActDeQ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_26_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActEe0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_19_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActHfu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_17_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActJfO_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_20_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActGfk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_18_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActIfE_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_14_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActMgi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_16_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActKfY_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_15_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActLf8_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_24_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActOgC_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_22_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActQgW_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_25_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActNgs_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_23_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActPgM_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_7_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActThq_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_13_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActRg6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_12_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActShg_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_5_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActVhK_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_3_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActXh4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_6_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActUhA_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActWhU_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act0iy_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_2_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActYie_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_1_U/StreamingFCLayer_Batch_1_Matrix_Vector_ActZio_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_10_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act2iS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_8_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act4jc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_11_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act1iI_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Matrix_Vector_Activa_fu_140/threshs_m_thresholds_9_U/StreamingFCLayer_Batch_1_Matrix_Vector_Act3i2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:19 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1970 ; free virtual = 38363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:27 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1258 ; free virtual = 37651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:27 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1288 ; free virtual = 37681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1275 ; free virtual = 37670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1273 ; free virtual = 37667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1257 ; free virtual = 37646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1254 ; free virtual = 37644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   260|
|2     |LUT1     |    21|
|3     |LUT2     |   320|
|4     |LUT3     |   440|
|5     |LUT4     |  1333|
|6     |LUT5     |   151|
|7     |LUT6     |  3066|
|8     |MUXF7    |  1233|
|9     |MUXF8    |   576|
|10    |RAMB18E1 |    56|
|66    |FDRE     |  9966|
|67    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 2794.656 ; gain = 661.016 ; free physical = 1253 ; free virtual = 37643
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:02:13 . Memory (MB): peak = 2794.656 ; gain = 215.469 ; free physical = 1306 ; free virtual = 37696
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:02:31 . Memory (MB): peak = 2794.664 ; gain = 661.016 ; free physical = 1306 ; free virtual = 37696
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2794.664 ; gain = 0.000 ; free physical = 1460 ; free virtual = 37852
INFO: [Netlist 29-17] Analyzing 2125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0' is not ideal for floorplanning, since the cellview 'StreamingFCLayer_Batch_1_Matrix_Vector_Activa' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.672 ; gain = 0.000 ; free physical = 2051 ; free virtual = 38450
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
344 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:46 . Memory (MB): peak = 2826.672 ; gain = 693.055 ; free physical = 2179 ; free virtual = 38579
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0, cache-ID = 04030400d83fd571
INFO: [Coretcl 2-1174] Renamed 155 cell refs.
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_nvos70pa/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_utilization_synth.rpt -pb StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 17:40:59 2021...
