
MCU_1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000212a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  0000212a  000021be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  00800168  00800168  000022c6  2**0
                  ALLOC
  3 .stab         0000285c  00000000  00000000  000022c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000019e4  00000000  00000000  00004b24  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00006508  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001b6  00000000  00000000  00006668  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f0d  00000000  00000000  0000681e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010d2  00000000  00000000  0000872b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001030  00000000  00000000  000097fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000a830  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002e6  00000000  00000000  0000a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008f6  00000000  00000000  0000ac96  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b58c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 57 0e 	jmp	0x1cae	; 0x1cae <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 46 0b 	jmp	0x168c	; 0x168c <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 13 0b 	jmp	0x1626	; 0x1626 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b1 e0       	ldi	r27, 0x01	; 1
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	ae 36       	cpi	r26, 0x6E	; 110
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ea e2       	ldi	r30, 0x2A	; 42
      78:	f1 e2       	ldi	r31, 0x21	; 33
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <main>
      8a:	0c 94 93 10 	jmp	0x2126	; 0x2126 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 5c 10 	jmp	0x20b8	; 0x20b8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 78 10 	jmp	0x20f0	; 0x20f0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 68 10 	jmp	0x20d0	; 0x20d0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 84 10 	jmp	0x2108	; 0x2108 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 68 10 	jmp	0x20d0	; 0x20d0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 84 10 	jmp	0x2108	; 0x2108 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 5c 10 	jmp	0x20b8	; 0x20b8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 78 10 	jmp	0x20f0	; 0x20f0 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 64 10 	jmp	0x20c8	; 0x20c8 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 80 10 	jmp	0x2100	; 0x2100 <__epilogue_restores__+0x10>

0000078a <__gesf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 68 10 	jmp	0x20d0	; 0x20d0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gesf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gesf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gesf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 84 10 	jmp	0x2108	; 0x2108 <__epilogue_restores__+0x18>

000007ea <__fixsfsi>:
     7ea:	ac e0       	ldi	r26, 0x0C	; 12
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 6c 10 	jmp	0x20d8	; 0x20d8 <__prologue_saves__+0x20>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	be 01       	movw	r22, r28
     804:	6b 5f       	subi	r22, 0xFB	; 251
     806:	7f 4f       	sbci	r23, 0xFF	; 255
     808:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     80c:	8d 81       	ldd	r24, Y+5	; 0x05
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	61 f1       	breq	.+88     	; 0x86a <__stack+0xb>
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	50 f1       	brcs	.+84     	; 0x86a <__stack+0xb>
     816:	84 30       	cpi	r24, 0x04	; 4
     818:	21 f4       	brne	.+8      	; 0x822 <__fixsfsi+0x38>
     81a:	8e 81       	ldd	r24, Y+6	; 0x06
     81c:	88 23       	and	r24, r24
     81e:	51 f1       	breq	.+84     	; 0x874 <__stack+0x15>
     820:	2e c0       	rjmp	.+92     	; 0x87e <__stack+0x1f>
     822:	2f 81       	ldd	r18, Y+7	; 0x07
     824:	38 85       	ldd	r19, Y+8	; 0x08
     826:	37 fd       	sbrc	r19, 7
     828:	20 c0       	rjmp	.+64     	; 0x86a <__stack+0xb>
     82a:	6e 81       	ldd	r22, Y+6	; 0x06
     82c:	2f 31       	cpi	r18, 0x1F	; 31
     82e:	31 05       	cpc	r19, r1
     830:	1c f0       	brlt	.+6      	; 0x838 <__fixsfsi+0x4e>
     832:	66 23       	and	r22, r22
     834:	f9 f0       	breq	.+62     	; 0x874 <__stack+0x15>
     836:	23 c0       	rjmp	.+70     	; 0x87e <__stack+0x1f>
     838:	8e e1       	ldi	r24, 0x1E	; 30
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	82 1b       	sub	r24, r18
     83e:	93 0b       	sbc	r25, r19
     840:	29 85       	ldd	r18, Y+9	; 0x09
     842:	3a 85       	ldd	r19, Y+10	; 0x0a
     844:	4b 85       	ldd	r20, Y+11	; 0x0b
     846:	5c 85       	ldd	r21, Y+12	; 0x0c
     848:	04 c0       	rjmp	.+8      	; 0x852 <__fixsfsi+0x68>
     84a:	56 95       	lsr	r21
     84c:	47 95       	ror	r20
     84e:	37 95       	ror	r19
     850:	27 95       	ror	r18
     852:	8a 95       	dec	r24
     854:	d2 f7       	brpl	.-12     	; 0x84a <__fixsfsi+0x60>
     856:	66 23       	and	r22, r22
     858:	b1 f0       	breq	.+44     	; 0x886 <__stack+0x27>
     85a:	50 95       	com	r21
     85c:	40 95       	com	r20
     85e:	30 95       	com	r19
     860:	21 95       	neg	r18
     862:	3f 4f       	sbci	r19, 0xFF	; 255
     864:	4f 4f       	sbci	r20, 0xFF	; 255
     866:	5f 4f       	sbci	r21, 0xFF	; 255
     868:	0e c0       	rjmp	.+28     	; 0x886 <__stack+0x27>
     86a:	20 e0       	ldi	r18, 0x00	; 0
     86c:	30 e0       	ldi	r19, 0x00	; 0
     86e:	40 e0       	ldi	r20, 0x00	; 0
     870:	50 e0       	ldi	r21, 0x00	; 0
     872:	09 c0       	rjmp	.+18     	; 0x886 <__stack+0x27>
     874:	2f ef       	ldi	r18, 0xFF	; 255
     876:	3f ef       	ldi	r19, 0xFF	; 255
     878:	4f ef       	ldi	r20, 0xFF	; 255
     87a:	5f e7       	ldi	r21, 0x7F	; 127
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	20 e0       	ldi	r18, 0x00	; 0
     880:	30 e0       	ldi	r19, 0x00	; 0
     882:	40 e0       	ldi	r20, 0x00	; 0
     884:	50 e8       	ldi	r21, 0x80	; 128
     886:	b9 01       	movw	r22, r18
     888:	ca 01       	movw	r24, r20
     88a:	2c 96       	adiw	r28, 0x0c	; 12
     88c:	e2 e0       	ldi	r30, 0x02	; 2
     88e:	0c 94 88 10 	jmp	0x2110	; 0x2110 <__epilogue_restores__+0x20>

00000892 <__floatunsisf>:
     892:	a8 e0       	ldi	r26, 0x08	; 8
     894:	b0 e0       	ldi	r27, 0x00	; 0
     896:	ef e4       	ldi	r30, 0x4F	; 79
     898:	f4 e0       	ldi	r31, 0x04	; 4
     89a:	0c 94 64 10 	jmp	0x20c8	; 0x20c8 <__prologue_saves__+0x10>
     89e:	7b 01       	movw	r14, r22
     8a0:	8c 01       	movw	r16, r24
     8a2:	61 15       	cp	r22, r1
     8a4:	71 05       	cpc	r23, r1
     8a6:	81 05       	cpc	r24, r1
     8a8:	91 05       	cpc	r25, r1
     8aa:	19 f4       	brne	.+6      	; 0x8b2 <__floatunsisf+0x20>
     8ac:	82 e0       	ldi	r24, 0x02	; 2
     8ae:	89 83       	std	Y+1, r24	; 0x01
     8b0:	60 c0       	rjmp	.+192    	; 0x972 <__floatunsisf+0xe0>
     8b2:	83 e0       	ldi	r24, 0x03	; 3
     8b4:	89 83       	std	Y+1, r24	; 0x01
     8b6:	8e e1       	ldi	r24, 0x1E	; 30
     8b8:	c8 2e       	mov	r12, r24
     8ba:	d1 2c       	mov	r13, r1
     8bc:	dc 82       	std	Y+4, r13	; 0x04
     8be:	cb 82       	std	Y+3, r12	; 0x03
     8c0:	ed 82       	std	Y+5, r14	; 0x05
     8c2:	fe 82       	std	Y+6, r15	; 0x06
     8c4:	0f 83       	std	Y+7, r16	; 0x07
     8c6:	18 87       	std	Y+8, r17	; 0x08
     8c8:	c8 01       	movw	r24, r16
     8ca:	b7 01       	movw	r22, r14
     8cc:	0e 94 c2 04 	call	0x984	; 0x984 <__clzsi2>
     8d0:	fc 01       	movw	r30, r24
     8d2:	31 97       	sbiw	r30, 0x01	; 1
     8d4:	f7 ff       	sbrs	r31, 7
     8d6:	3b c0       	rjmp	.+118    	; 0x94e <__floatunsisf+0xbc>
     8d8:	22 27       	eor	r18, r18
     8da:	33 27       	eor	r19, r19
     8dc:	2e 1b       	sub	r18, r30
     8de:	3f 0b       	sbc	r19, r31
     8e0:	57 01       	movw	r10, r14
     8e2:	68 01       	movw	r12, r16
     8e4:	02 2e       	mov	r0, r18
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__floatunsisf+0x5e>
     8e8:	d6 94       	lsr	r13
     8ea:	c7 94       	ror	r12
     8ec:	b7 94       	ror	r11
     8ee:	a7 94       	ror	r10
     8f0:	0a 94       	dec	r0
     8f2:	d2 f7       	brpl	.-12     	; 0x8e8 <__floatunsisf+0x56>
     8f4:	40 e0       	ldi	r20, 0x00	; 0
     8f6:	50 e0       	ldi	r21, 0x00	; 0
     8f8:	60 e0       	ldi	r22, 0x00	; 0
     8fa:	70 e0       	ldi	r23, 0x00	; 0
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	a0 e0       	ldi	r26, 0x00	; 0
     902:	b0 e0       	ldi	r27, 0x00	; 0
     904:	04 c0       	rjmp	.+8      	; 0x90e <__floatunsisf+0x7c>
     906:	88 0f       	add	r24, r24
     908:	99 1f       	adc	r25, r25
     90a:	aa 1f       	adc	r26, r26
     90c:	bb 1f       	adc	r27, r27
     90e:	2a 95       	dec	r18
     910:	d2 f7       	brpl	.-12     	; 0x906 <__floatunsisf+0x74>
     912:	01 97       	sbiw	r24, 0x01	; 1
     914:	a1 09       	sbc	r26, r1
     916:	b1 09       	sbc	r27, r1
     918:	8e 21       	and	r24, r14
     91a:	9f 21       	and	r25, r15
     91c:	a0 23       	and	r26, r16
     91e:	b1 23       	and	r27, r17
     920:	00 97       	sbiw	r24, 0x00	; 0
     922:	a1 05       	cpc	r26, r1
     924:	b1 05       	cpc	r27, r1
     926:	21 f0       	breq	.+8      	; 0x930 <__floatunsisf+0x9e>
     928:	41 e0       	ldi	r20, 0x01	; 1
     92a:	50 e0       	ldi	r21, 0x00	; 0
     92c:	60 e0       	ldi	r22, 0x00	; 0
     92e:	70 e0       	ldi	r23, 0x00	; 0
     930:	4a 29       	or	r20, r10
     932:	5b 29       	or	r21, r11
     934:	6c 29       	or	r22, r12
     936:	7d 29       	or	r23, r13
     938:	4d 83       	std	Y+5, r20	; 0x05
     93a:	5e 83       	std	Y+6, r21	; 0x06
     93c:	6f 83       	std	Y+7, r22	; 0x07
     93e:	78 87       	std	Y+8, r23	; 0x08
     940:	8e e1       	ldi	r24, 0x1E	; 30
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	8e 1b       	sub	r24, r30
     946:	9f 0b       	sbc	r25, r31
     948:	9c 83       	std	Y+4, r25	; 0x04
     94a:	8b 83       	std	Y+3, r24	; 0x03
     94c:	12 c0       	rjmp	.+36     	; 0x972 <__floatunsisf+0xe0>
     94e:	30 97       	sbiw	r30, 0x00	; 0
     950:	81 f0       	breq	.+32     	; 0x972 <__floatunsisf+0xe0>
     952:	0e 2e       	mov	r0, r30
     954:	04 c0       	rjmp	.+8      	; 0x95e <__floatunsisf+0xcc>
     956:	ee 0c       	add	r14, r14
     958:	ff 1c       	adc	r15, r15
     95a:	00 1f       	adc	r16, r16
     95c:	11 1f       	adc	r17, r17
     95e:	0a 94       	dec	r0
     960:	d2 f7       	brpl	.-12     	; 0x956 <__floatunsisf+0xc4>
     962:	ed 82       	std	Y+5, r14	; 0x05
     964:	fe 82       	std	Y+6, r15	; 0x06
     966:	0f 83       	std	Y+7, r16	; 0x07
     968:	18 87       	std	Y+8, r17	; 0x08
     96a:	ce 1a       	sub	r12, r30
     96c:	df 0a       	sbc	r13, r31
     96e:	dc 82       	std	Y+4, r13	; 0x04
     970:	cb 82       	std	Y+3, r12	; 0x03
     972:	1a 82       	std	Y+2, r1	; 0x02
     974:	ce 01       	movw	r24, r28
     976:	01 96       	adiw	r24, 0x01	; 1
     978:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     97c:	28 96       	adiw	r28, 0x08	; 8
     97e:	ea e0       	ldi	r30, 0x0A	; 10
     980:	0c 94 80 10 	jmp	0x2100	; 0x2100 <__epilogue_restores__+0x10>

00000984 <__clzsi2>:
     984:	ef 92       	push	r14
     986:	ff 92       	push	r15
     988:	0f 93       	push	r16
     98a:	1f 93       	push	r17
     98c:	7b 01       	movw	r14, r22
     98e:	8c 01       	movw	r16, r24
     990:	80 e0       	ldi	r24, 0x00	; 0
     992:	e8 16       	cp	r14, r24
     994:	80 e0       	ldi	r24, 0x00	; 0
     996:	f8 06       	cpc	r15, r24
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	08 07       	cpc	r16, r24
     99c:	80 e0       	ldi	r24, 0x00	; 0
     99e:	18 07       	cpc	r17, r24
     9a0:	88 f4       	brcc	.+34     	; 0x9c4 <__clzsi2+0x40>
     9a2:	8f ef       	ldi	r24, 0xFF	; 255
     9a4:	e8 16       	cp	r14, r24
     9a6:	f1 04       	cpc	r15, r1
     9a8:	01 05       	cpc	r16, r1
     9aa:	11 05       	cpc	r17, r1
     9ac:	31 f0       	breq	.+12     	; 0x9ba <__clzsi2+0x36>
     9ae:	28 f0       	brcs	.+10     	; 0x9ba <__clzsi2+0x36>
     9b0:	88 e0       	ldi	r24, 0x08	; 8
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	a0 e0       	ldi	r26, 0x00	; 0
     9b6:	b0 e0       	ldi	r27, 0x00	; 0
     9b8:	17 c0       	rjmp	.+46     	; 0x9e8 <__clzsi2+0x64>
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	a0 e0       	ldi	r26, 0x00	; 0
     9c0:	b0 e0       	ldi	r27, 0x00	; 0
     9c2:	12 c0       	rjmp	.+36     	; 0x9e8 <__clzsi2+0x64>
     9c4:	80 e0       	ldi	r24, 0x00	; 0
     9c6:	e8 16       	cp	r14, r24
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	f8 06       	cpc	r15, r24
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	08 07       	cpc	r16, r24
     9d0:	81 e0       	ldi	r24, 0x01	; 1
     9d2:	18 07       	cpc	r17, r24
     9d4:	28 f0       	brcs	.+10     	; 0x9e0 <__clzsi2+0x5c>
     9d6:	88 e1       	ldi	r24, 0x18	; 24
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	a0 e0       	ldi	r26, 0x00	; 0
     9dc:	b0 e0       	ldi	r27, 0x00	; 0
     9de:	04 c0       	rjmp	.+8      	; 0x9e8 <__clzsi2+0x64>
     9e0:	80 e1       	ldi	r24, 0x10	; 16
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	a0 e0       	ldi	r26, 0x00	; 0
     9e6:	b0 e0       	ldi	r27, 0x00	; 0
     9e8:	20 e2       	ldi	r18, 0x20	; 32
     9ea:	30 e0       	ldi	r19, 0x00	; 0
     9ec:	40 e0       	ldi	r20, 0x00	; 0
     9ee:	50 e0       	ldi	r21, 0x00	; 0
     9f0:	28 1b       	sub	r18, r24
     9f2:	39 0b       	sbc	r19, r25
     9f4:	4a 0b       	sbc	r20, r26
     9f6:	5b 0b       	sbc	r21, r27
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__clzsi2+0x7e>
     9fa:	16 95       	lsr	r17
     9fc:	07 95       	ror	r16
     9fe:	f7 94       	ror	r15
     a00:	e7 94       	ror	r14
     a02:	8a 95       	dec	r24
     a04:	d2 f7       	brpl	.-12     	; 0x9fa <__clzsi2+0x76>
     a06:	f7 01       	movw	r30, r14
     a08:	e8 59       	subi	r30, 0x98	; 152
     a0a:	ff 4f       	sbci	r31, 0xFF	; 255
     a0c:	80 81       	ld	r24, Z
     a0e:	28 1b       	sub	r18, r24
     a10:	31 09       	sbc	r19, r1
     a12:	41 09       	sbc	r20, r1
     a14:	51 09       	sbc	r21, r1
     a16:	c9 01       	movw	r24, r18
     a18:	1f 91       	pop	r17
     a1a:	0f 91       	pop	r16
     a1c:	ff 90       	pop	r15
     a1e:	ef 90       	pop	r14
     a20:	08 95       	ret

00000a22 <__pack_f>:
     a22:	df 92       	push	r13
     a24:	ef 92       	push	r14
     a26:	ff 92       	push	r15
     a28:	0f 93       	push	r16
     a2a:	1f 93       	push	r17
     a2c:	fc 01       	movw	r30, r24
     a2e:	e4 80       	ldd	r14, Z+4	; 0x04
     a30:	f5 80       	ldd	r15, Z+5	; 0x05
     a32:	06 81       	ldd	r16, Z+6	; 0x06
     a34:	17 81       	ldd	r17, Z+7	; 0x07
     a36:	d1 80       	ldd	r13, Z+1	; 0x01
     a38:	80 81       	ld	r24, Z
     a3a:	82 30       	cpi	r24, 0x02	; 2
     a3c:	48 f4       	brcc	.+18     	; 0xa50 <__pack_f+0x2e>
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	a0 e1       	ldi	r26, 0x10	; 16
     a44:	b0 e0       	ldi	r27, 0x00	; 0
     a46:	e8 2a       	or	r14, r24
     a48:	f9 2a       	or	r15, r25
     a4a:	0a 2b       	or	r16, r26
     a4c:	1b 2b       	or	r17, r27
     a4e:	a5 c0       	rjmp	.+330    	; 0xb9a <__pack_f+0x178>
     a50:	84 30       	cpi	r24, 0x04	; 4
     a52:	09 f4       	brne	.+2      	; 0xa56 <__pack_f+0x34>
     a54:	9f c0       	rjmp	.+318    	; 0xb94 <__pack_f+0x172>
     a56:	82 30       	cpi	r24, 0x02	; 2
     a58:	21 f4       	brne	.+8      	; 0xa62 <__pack_f+0x40>
     a5a:	ee 24       	eor	r14, r14
     a5c:	ff 24       	eor	r15, r15
     a5e:	87 01       	movw	r16, r14
     a60:	05 c0       	rjmp	.+10     	; 0xa6c <__pack_f+0x4a>
     a62:	e1 14       	cp	r14, r1
     a64:	f1 04       	cpc	r15, r1
     a66:	01 05       	cpc	r16, r1
     a68:	11 05       	cpc	r17, r1
     a6a:	19 f4       	brne	.+6      	; 0xa72 <__pack_f+0x50>
     a6c:	e0 e0       	ldi	r30, 0x00	; 0
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	96 c0       	rjmp	.+300    	; 0xb9e <__pack_f+0x17c>
     a72:	62 81       	ldd	r22, Z+2	; 0x02
     a74:	73 81       	ldd	r23, Z+3	; 0x03
     a76:	9f ef       	ldi	r25, 0xFF	; 255
     a78:	62 38       	cpi	r22, 0x82	; 130
     a7a:	79 07       	cpc	r23, r25
     a7c:	0c f0       	brlt	.+2      	; 0xa80 <__pack_f+0x5e>
     a7e:	5b c0       	rjmp	.+182    	; 0xb36 <__pack_f+0x114>
     a80:	22 e8       	ldi	r18, 0x82	; 130
     a82:	3f ef       	ldi	r19, 0xFF	; 255
     a84:	26 1b       	sub	r18, r22
     a86:	37 0b       	sbc	r19, r23
     a88:	2a 31       	cpi	r18, 0x1A	; 26
     a8a:	31 05       	cpc	r19, r1
     a8c:	2c f0       	brlt	.+10     	; 0xa98 <__pack_f+0x76>
     a8e:	20 e0       	ldi	r18, 0x00	; 0
     a90:	30 e0       	ldi	r19, 0x00	; 0
     a92:	40 e0       	ldi	r20, 0x00	; 0
     a94:	50 e0       	ldi	r21, 0x00	; 0
     a96:	2a c0       	rjmp	.+84     	; 0xaec <__pack_f+0xca>
     a98:	b8 01       	movw	r22, r16
     a9a:	a7 01       	movw	r20, r14
     a9c:	02 2e       	mov	r0, r18
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__pack_f+0x86>
     aa0:	76 95       	lsr	r23
     aa2:	67 95       	ror	r22
     aa4:	57 95       	ror	r21
     aa6:	47 95       	ror	r20
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__pack_f+0x7e>
     aac:	81 e0       	ldi	r24, 0x01	; 1
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	a0 e0       	ldi	r26, 0x00	; 0
     ab2:	b0 e0       	ldi	r27, 0x00	; 0
     ab4:	04 c0       	rjmp	.+8      	; 0xabe <__pack_f+0x9c>
     ab6:	88 0f       	add	r24, r24
     ab8:	99 1f       	adc	r25, r25
     aba:	aa 1f       	adc	r26, r26
     abc:	bb 1f       	adc	r27, r27
     abe:	2a 95       	dec	r18
     ac0:	d2 f7       	brpl	.-12     	; 0xab6 <__pack_f+0x94>
     ac2:	01 97       	sbiw	r24, 0x01	; 1
     ac4:	a1 09       	sbc	r26, r1
     ac6:	b1 09       	sbc	r27, r1
     ac8:	8e 21       	and	r24, r14
     aca:	9f 21       	and	r25, r15
     acc:	a0 23       	and	r26, r16
     ace:	b1 23       	and	r27, r17
     ad0:	00 97       	sbiw	r24, 0x00	; 0
     ad2:	a1 05       	cpc	r26, r1
     ad4:	b1 05       	cpc	r27, r1
     ad6:	21 f0       	breq	.+8      	; 0xae0 <__pack_f+0xbe>
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	9a 01       	movw	r18, r20
     ae2:	ab 01       	movw	r20, r22
     ae4:	28 2b       	or	r18, r24
     ae6:	39 2b       	or	r19, r25
     ae8:	4a 2b       	or	r20, r26
     aea:	5b 2b       	or	r21, r27
     aec:	da 01       	movw	r26, r20
     aee:	c9 01       	movw	r24, r18
     af0:	8f 77       	andi	r24, 0x7F	; 127
     af2:	90 70       	andi	r25, 0x00	; 0
     af4:	a0 70       	andi	r26, 0x00	; 0
     af6:	b0 70       	andi	r27, 0x00	; 0
     af8:	80 34       	cpi	r24, 0x40	; 64
     afa:	91 05       	cpc	r25, r1
     afc:	a1 05       	cpc	r26, r1
     afe:	b1 05       	cpc	r27, r1
     b00:	39 f4       	brne	.+14     	; 0xb10 <__pack_f+0xee>
     b02:	27 ff       	sbrs	r18, 7
     b04:	09 c0       	rjmp	.+18     	; 0xb18 <__pack_f+0xf6>
     b06:	20 5c       	subi	r18, 0xC0	; 192
     b08:	3f 4f       	sbci	r19, 0xFF	; 255
     b0a:	4f 4f       	sbci	r20, 0xFF	; 255
     b0c:	5f 4f       	sbci	r21, 0xFF	; 255
     b0e:	04 c0       	rjmp	.+8      	; 0xb18 <__pack_f+0xf6>
     b10:	21 5c       	subi	r18, 0xC1	; 193
     b12:	3f 4f       	sbci	r19, 0xFF	; 255
     b14:	4f 4f       	sbci	r20, 0xFF	; 255
     b16:	5f 4f       	sbci	r21, 0xFF	; 255
     b18:	e0 e0       	ldi	r30, 0x00	; 0
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	20 30       	cpi	r18, 0x00	; 0
     b1e:	a0 e0       	ldi	r26, 0x00	; 0
     b20:	3a 07       	cpc	r19, r26
     b22:	a0 e0       	ldi	r26, 0x00	; 0
     b24:	4a 07       	cpc	r20, r26
     b26:	a0 e4       	ldi	r26, 0x40	; 64
     b28:	5a 07       	cpc	r21, r26
     b2a:	10 f0       	brcs	.+4      	; 0xb30 <__pack_f+0x10e>
     b2c:	e1 e0       	ldi	r30, 0x01	; 1
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	79 01       	movw	r14, r18
     b32:	8a 01       	movw	r16, r20
     b34:	27 c0       	rjmp	.+78     	; 0xb84 <__pack_f+0x162>
     b36:	60 38       	cpi	r22, 0x80	; 128
     b38:	71 05       	cpc	r23, r1
     b3a:	64 f5       	brge	.+88     	; 0xb94 <__pack_f+0x172>
     b3c:	fb 01       	movw	r30, r22
     b3e:	e1 58       	subi	r30, 0x81	; 129
     b40:	ff 4f       	sbci	r31, 0xFF	; 255
     b42:	d8 01       	movw	r26, r16
     b44:	c7 01       	movw	r24, r14
     b46:	8f 77       	andi	r24, 0x7F	; 127
     b48:	90 70       	andi	r25, 0x00	; 0
     b4a:	a0 70       	andi	r26, 0x00	; 0
     b4c:	b0 70       	andi	r27, 0x00	; 0
     b4e:	80 34       	cpi	r24, 0x40	; 64
     b50:	91 05       	cpc	r25, r1
     b52:	a1 05       	cpc	r26, r1
     b54:	b1 05       	cpc	r27, r1
     b56:	39 f4       	brne	.+14     	; 0xb66 <__pack_f+0x144>
     b58:	e7 fe       	sbrs	r14, 7
     b5a:	0d c0       	rjmp	.+26     	; 0xb76 <__pack_f+0x154>
     b5c:	80 e4       	ldi	r24, 0x40	; 64
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	04 c0       	rjmp	.+8      	; 0xb6e <__pack_f+0x14c>
     b66:	8f e3       	ldi	r24, 0x3F	; 63
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	a0 e0       	ldi	r26, 0x00	; 0
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e8 0e       	add	r14, r24
     b70:	f9 1e       	adc	r15, r25
     b72:	0a 1f       	adc	r16, r26
     b74:	1b 1f       	adc	r17, r27
     b76:	17 ff       	sbrs	r17, 7
     b78:	05 c0       	rjmp	.+10     	; 0xb84 <__pack_f+0x162>
     b7a:	16 95       	lsr	r17
     b7c:	07 95       	ror	r16
     b7e:	f7 94       	ror	r15
     b80:	e7 94       	ror	r14
     b82:	31 96       	adiw	r30, 0x01	; 1
     b84:	87 e0       	ldi	r24, 0x07	; 7
     b86:	16 95       	lsr	r17
     b88:	07 95       	ror	r16
     b8a:	f7 94       	ror	r15
     b8c:	e7 94       	ror	r14
     b8e:	8a 95       	dec	r24
     b90:	d1 f7       	brne	.-12     	; 0xb86 <__pack_f+0x164>
     b92:	05 c0       	rjmp	.+10     	; 0xb9e <__pack_f+0x17c>
     b94:	ee 24       	eor	r14, r14
     b96:	ff 24       	eor	r15, r15
     b98:	87 01       	movw	r16, r14
     b9a:	ef ef       	ldi	r30, 0xFF	; 255
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	6e 2f       	mov	r22, r30
     ba0:	67 95       	ror	r22
     ba2:	66 27       	eor	r22, r22
     ba4:	67 95       	ror	r22
     ba6:	90 2f       	mov	r25, r16
     ba8:	9f 77       	andi	r25, 0x7F	; 127
     baa:	d7 94       	ror	r13
     bac:	dd 24       	eor	r13, r13
     bae:	d7 94       	ror	r13
     bb0:	8e 2f       	mov	r24, r30
     bb2:	86 95       	lsr	r24
     bb4:	49 2f       	mov	r20, r25
     bb6:	46 2b       	or	r20, r22
     bb8:	58 2f       	mov	r21, r24
     bba:	5d 29       	or	r21, r13
     bbc:	b7 01       	movw	r22, r14
     bbe:	ca 01       	movw	r24, r20
     bc0:	1f 91       	pop	r17
     bc2:	0f 91       	pop	r16
     bc4:	ff 90       	pop	r15
     bc6:	ef 90       	pop	r14
     bc8:	df 90       	pop	r13
     bca:	08 95       	ret

00000bcc <__unpack_f>:
     bcc:	fc 01       	movw	r30, r24
     bce:	db 01       	movw	r26, r22
     bd0:	40 81       	ld	r20, Z
     bd2:	51 81       	ldd	r21, Z+1	; 0x01
     bd4:	22 81       	ldd	r18, Z+2	; 0x02
     bd6:	62 2f       	mov	r22, r18
     bd8:	6f 77       	andi	r22, 0x7F	; 127
     bda:	70 e0       	ldi	r23, 0x00	; 0
     bdc:	22 1f       	adc	r18, r18
     bde:	22 27       	eor	r18, r18
     be0:	22 1f       	adc	r18, r18
     be2:	93 81       	ldd	r25, Z+3	; 0x03
     be4:	89 2f       	mov	r24, r25
     be6:	88 0f       	add	r24, r24
     be8:	82 2b       	or	r24, r18
     bea:	28 2f       	mov	r18, r24
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	99 1f       	adc	r25, r25
     bf0:	99 27       	eor	r25, r25
     bf2:	99 1f       	adc	r25, r25
     bf4:	11 96       	adiw	r26, 0x01	; 1
     bf6:	9c 93       	st	X, r25
     bf8:	11 97       	sbiw	r26, 0x01	; 1
     bfa:	21 15       	cp	r18, r1
     bfc:	31 05       	cpc	r19, r1
     bfe:	a9 f5       	brne	.+106    	; 0xc6a <__unpack_f+0x9e>
     c00:	41 15       	cp	r20, r1
     c02:	51 05       	cpc	r21, r1
     c04:	61 05       	cpc	r22, r1
     c06:	71 05       	cpc	r23, r1
     c08:	11 f4       	brne	.+4      	; 0xc0e <__unpack_f+0x42>
     c0a:	82 e0       	ldi	r24, 0x02	; 2
     c0c:	37 c0       	rjmp	.+110    	; 0xc7c <__unpack_f+0xb0>
     c0e:	82 e8       	ldi	r24, 0x82	; 130
     c10:	9f ef       	ldi	r25, 0xFF	; 255
     c12:	13 96       	adiw	r26, 0x03	; 3
     c14:	9c 93       	st	X, r25
     c16:	8e 93       	st	-X, r24
     c18:	12 97       	sbiw	r26, 0x02	; 2
     c1a:	9a 01       	movw	r18, r20
     c1c:	ab 01       	movw	r20, r22
     c1e:	67 e0       	ldi	r22, 0x07	; 7
     c20:	22 0f       	add	r18, r18
     c22:	33 1f       	adc	r19, r19
     c24:	44 1f       	adc	r20, r20
     c26:	55 1f       	adc	r21, r21
     c28:	6a 95       	dec	r22
     c2a:	d1 f7       	brne	.-12     	; 0xc20 <__unpack_f+0x54>
     c2c:	83 e0       	ldi	r24, 0x03	; 3
     c2e:	8c 93       	st	X, r24
     c30:	0d c0       	rjmp	.+26     	; 0xc4c <__unpack_f+0x80>
     c32:	22 0f       	add	r18, r18
     c34:	33 1f       	adc	r19, r19
     c36:	44 1f       	adc	r20, r20
     c38:	55 1f       	adc	r21, r21
     c3a:	12 96       	adiw	r26, 0x02	; 2
     c3c:	8d 91       	ld	r24, X+
     c3e:	9c 91       	ld	r25, X
     c40:	13 97       	sbiw	r26, 0x03	; 3
     c42:	01 97       	sbiw	r24, 0x01	; 1
     c44:	13 96       	adiw	r26, 0x03	; 3
     c46:	9c 93       	st	X, r25
     c48:	8e 93       	st	-X, r24
     c4a:	12 97       	sbiw	r26, 0x02	; 2
     c4c:	20 30       	cpi	r18, 0x00	; 0
     c4e:	80 e0       	ldi	r24, 0x00	; 0
     c50:	38 07       	cpc	r19, r24
     c52:	80 e0       	ldi	r24, 0x00	; 0
     c54:	48 07       	cpc	r20, r24
     c56:	80 e4       	ldi	r24, 0x40	; 64
     c58:	58 07       	cpc	r21, r24
     c5a:	58 f3       	brcs	.-42     	; 0xc32 <__unpack_f+0x66>
     c5c:	14 96       	adiw	r26, 0x04	; 4
     c5e:	2d 93       	st	X+, r18
     c60:	3d 93       	st	X+, r19
     c62:	4d 93       	st	X+, r20
     c64:	5c 93       	st	X, r21
     c66:	17 97       	sbiw	r26, 0x07	; 7
     c68:	08 95       	ret
     c6a:	2f 3f       	cpi	r18, 0xFF	; 255
     c6c:	31 05       	cpc	r19, r1
     c6e:	79 f4       	brne	.+30     	; 0xc8e <__unpack_f+0xc2>
     c70:	41 15       	cp	r20, r1
     c72:	51 05       	cpc	r21, r1
     c74:	61 05       	cpc	r22, r1
     c76:	71 05       	cpc	r23, r1
     c78:	19 f4       	brne	.+6      	; 0xc80 <__unpack_f+0xb4>
     c7a:	84 e0       	ldi	r24, 0x04	; 4
     c7c:	8c 93       	st	X, r24
     c7e:	08 95       	ret
     c80:	64 ff       	sbrs	r22, 4
     c82:	03 c0       	rjmp	.+6      	; 0xc8a <__unpack_f+0xbe>
     c84:	81 e0       	ldi	r24, 0x01	; 1
     c86:	8c 93       	st	X, r24
     c88:	12 c0       	rjmp	.+36     	; 0xcae <__unpack_f+0xe2>
     c8a:	1c 92       	st	X, r1
     c8c:	10 c0       	rjmp	.+32     	; 0xcae <__unpack_f+0xe2>
     c8e:	2f 57       	subi	r18, 0x7F	; 127
     c90:	30 40       	sbci	r19, 0x00	; 0
     c92:	13 96       	adiw	r26, 0x03	; 3
     c94:	3c 93       	st	X, r19
     c96:	2e 93       	st	-X, r18
     c98:	12 97       	sbiw	r26, 0x02	; 2
     c9a:	83 e0       	ldi	r24, 0x03	; 3
     c9c:	8c 93       	st	X, r24
     c9e:	87 e0       	ldi	r24, 0x07	; 7
     ca0:	44 0f       	add	r20, r20
     ca2:	55 1f       	adc	r21, r21
     ca4:	66 1f       	adc	r22, r22
     ca6:	77 1f       	adc	r23, r23
     ca8:	8a 95       	dec	r24
     caa:	d1 f7       	brne	.-12     	; 0xca0 <__unpack_f+0xd4>
     cac:	70 64       	ori	r23, 0x40	; 64
     cae:	14 96       	adiw	r26, 0x04	; 4
     cb0:	4d 93       	st	X+, r20
     cb2:	5d 93       	st	X+, r21
     cb4:	6d 93       	st	X+, r22
     cb6:	7c 93       	st	X, r23
     cb8:	17 97       	sbiw	r26, 0x07	; 7
     cba:	08 95       	ret

00000cbc <__fpcmp_parts_f>:
     cbc:	1f 93       	push	r17
     cbe:	dc 01       	movw	r26, r24
     cc0:	fb 01       	movw	r30, r22
     cc2:	9c 91       	ld	r25, X
     cc4:	92 30       	cpi	r25, 0x02	; 2
     cc6:	08 f4       	brcc	.+2      	; 0xcca <__fpcmp_parts_f+0xe>
     cc8:	47 c0       	rjmp	.+142    	; 0xd58 <__fpcmp_parts_f+0x9c>
     cca:	80 81       	ld	r24, Z
     ccc:	82 30       	cpi	r24, 0x02	; 2
     cce:	08 f4       	brcc	.+2      	; 0xcd2 <__fpcmp_parts_f+0x16>
     cd0:	43 c0       	rjmp	.+134    	; 0xd58 <__fpcmp_parts_f+0x9c>
     cd2:	94 30       	cpi	r25, 0x04	; 4
     cd4:	51 f4       	brne	.+20     	; 0xcea <__fpcmp_parts_f+0x2e>
     cd6:	11 96       	adiw	r26, 0x01	; 1
     cd8:	1c 91       	ld	r17, X
     cda:	84 30       	cpi	r24, 0x04	; 4
     cdc:	99 f5       	brne	.+102    	; 0xd44 <__fpcmp_parts_f+0x88>
     cde:	81 81       	ldd	r24, Z+1	; 0x01
     ce0:	68 2f       	mov	r22, r24
     ce2:	70 e0       	ldi	r23, 0x00	; 0
     ce4:	61 1b       	sub	r22, r17
     ce6:	71 09       	sbc	r23, r1
     ce8:	3f c0       	rjmp	.+126    	; 0xd68 <__fpcmp_parts_f+0xac>
     cea:	84 30       	cpi	r24, 0x04	; 4
     cec:	21 f0       	breq	.+8      	; 0xcf6 <__fpcmp_parts_f+0x3a>
     cee:	92 30       	cpi	r25, 0x02	; 2
     cf0:	31 f4       	brne	.+12     	; 0xcfe <__fpcmp_parts_f+0x42>
     cf2:	82 30       	cpi	r24, 0x02	; 2
     cf4:	b9 f1       	breq	.+110    	; 0xd64 <__fpcmp_parts_f+0xa8>
     cf6:	81 81       	ldd	r24, Z+1	; 0x01
     cf8:	88 23       	and	r24, r24
     cfa:	89 f1       	breq	.+98     	; 0xd5e <__fpcmp_parts_f+0xa2>
     cfc:	2d c0       	rjmp	.+90     	; 0xd58 <__fpcmp_parts_f+0x9c>
     cfe:	11 96       	adiw	r26, 0x01	; 1
     d00:	1c 91       	ld	r17, X
     d02:	11 97       	sbiw	r26, 0x01	; 1
     d04:	82 30       	cpi	r24, 0x02	; 2
     d06:	f1 f0       	breq	.+60     	; 0xd44 <__fpcmp_parts_f+0x88>
     d08:	81 81       	ldd	r24, Z+1	; 0x01
     d0a:	18 17       	cp	r17, r24
     d0c:	d9 f4       	brne	.+54     	; 0xd44 <__fpcmp_parts_f+0x88>
     d0e:	12 96       	adiw	r26, 0x02	; 2
     d10:	2d 91       	ld	r18, X+
     d12:	3c 91       	ld	r19, X
     d14:	13 97       	sbiw	r26, 0x03	; 3
     d16:	82 81       	ldd	r24, Z+2	; 0x02
     d18:	93 81       	ldd	r25, Z+3	; 0x03
     d1a:	82 17       	cp	r24, r18
     d1c:	93 07       	cpc	r25, r19
     d1e:	94 f0       	brlt	.+36     	; 0xd44 <__fpcmp_parts_f+0x88>
     d20:	28 17       	cp	r18, r24
     d22:	39 07       	cpc	r19, r25
     d24:	bc f0       	brlt	.+46     	; 0xd54 <__fpcmp_parts_f+0x98>
     d26:	14 96       	adiw	r26, 0x04	; 4
     d28:	8d 91       	ld	r24, X+
     d2a:	9d 91       	ld	r25, X+
     d2c:	0d 90       	ld	r0, X+
     d2e:	bc 91       	ld	r27, X
     d30:	a0 2d       	mov	r26, r0
     d32:	24 81       	ldd	r18, Z+4	; 0x04
     d34:	35 81       	ldd	r19, Z+5	; 0x05
     d36:	46 81       	ldd	r20, Z+6	; 0x06
     d38:	57 81       	ldd	r21, Z+7	; 0x07
     d3a:	28 17       	cp	r18, r24
     d3c:	39 07       	cpc	r19, r25
     d3e:	4a 07       	cpc	r20, r26
     d40:	5b 07       	cpc	r21, r27
     d42:	18 f4       	brcc	.+6      	; 0xd4a <__fpcmp_parts_f+0x8e>
     d44:	11 23       	and	r17, r17
     d46:	41 f0       	breq	.+16     	; 0xd58 <__fpcmp_parts_f+0x9c>
     d48:	0a c0       	rjmp	.+20     	; 0xd5e <__fpcmp_parts_f+0xa2>
     d4a:	82 17       	cp	r24, r18
     d4c:	93 07       	cpc	r25, r19
     d4e:	a4 07       	cpc	r26, r20
     d50:	b5 07       	cpc	r27, r21
     d52:	40 f4       	brcc	.+16     	; 0xd64 <__fpcmp_parts_f+0xa8>
     d54:	11 23       	and	r17, r17
     d56:	19 f0       	breq	.+6      	; 0xd5e <__fpcmp_parts_f+0xa2>
     d58:	61 e0       	ldi	r22, 0x01	; 1
     d5a:	70 e0       	ldi	r23, 0x00	; 0
     d5c:	05 c0       	rjmp	.+10     	; 0xd68 <__fpcmp_parts_f+0xac>
     d5e:	6f ef       	ldi	r22, 0xFF	; 255
     d60:	7f ef       	ldi	r23, 0xFF	; 255
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <__fpcmp_parts_f+0xac>
     d64:	60 e0       	ldi	r22, 0x00	; 0
     d66:	70 e0       	ldi	r23, 0x00	; 0
     d68:	cb 01       	movw	r24, r22
     d6a:	1f 91       	pop	r17
     d6c:	08 95       	ret

00000d6e <WDT_ON>:
 * Return value: None
 * Description: Enables the Watchdog Timer (WDT) by setting the WDE bit and
 *              configuring the timeout period based on the timeOut parameter.
 *******************************************************************************/
void WDT_ON(uint8 timeOut)
{
     d6e:	df 93       	push	r29
     d70:	cf 93       	push	r28
     d72:	0f 92       	push	r0
     d74:	cd b7       	in	r28, 0x3d	; 61
     d76:	de b7       	in	r29, 0x3e	; 62
     d78:	89 83       	std	Y+1, r24	; 0x01
	/* Enable WDT with the specified timeout period */
	WDTCR |= (1 << WDE);
     d7a:	a1 e4       	ldi	r26, 0x41	; 65
     d7c:	b0 e0       	ldi	r27, 0x00	; 0
     d7e:	e1 e4       	ldi	r30, 0x41	; 65
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	88 60       	ori	r24, 0x08	; 8
     d86:	8c 93       	st	X, r24


    /* Set the timeout period */
	WDTCR = (WDTCR & 0xF8) | (timeOut & 0x07);
     d88:	a1 e4       	ldi	r26, 0x41	; 65
     d8a:	b0 e0       	ldi	r27, 0x00	; 0
     d8c:	e1 e4       	ldi	r30, 0x41	; 65
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	80 81       	ld	r24, Z
     d92:	98 2f       	mov	r25, r24
     d94:	98 7f       	andi	r25, 0xF8	; 248
     d96:	89 81       	ldd	r24, Y+1	; 0x01
     d98:	87 70       	andi	r24, 0x07	; 7
     d9a:	89 2b       	or	r24, r25
     d9c:	8c 93       	st	X, r24
}
     d9e:	0f 90       	pop	r0
     da0:	cf 91       	pop	r28
     da2:	df 91       	pop	r29
     da4:	08 95       	ret

00000da6 <WDT_OFF>:
 * Return value: None
 * Description: Disables the Watchdog Timer (WDT) by following the correct
 *              sequence to prevent accidental disabling.
 *******************************************************************************/
void WDT_OFF(void)
{
     da6:	df 93       	push	r29
     da8:	cf 93       	push	r28
     daa:	cd b7       	in	r28, 0x3d	; 61
     dac:	de b7       	in	r29, 0x3e	; 62
	/* Write logical one to WDTOE and WDE to start the timed sequence */
	/* Within four clock cycles, clear the WDE bit to disable the WDT */
	WDTCR = (1 << WDTOE) | (1 << WDE);
     dae:	e1 e4       	ldi	r30, 0x41	; 65
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	88 e1       	ldi	r24, 0x18	; 24
     db4:	80 83       	st	Z, r24
	WDTCR = 0x00;
     db6:	e1 e4       	ldi	r30, 0x41	; 65
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	10 82       	st	Z, r1
}
     dbc:	cf 91       	pop	r28
     dbe:	df 91       	pop	r29
     dc0:	08 95       	ret

00000dc2 <ADC_init>:
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void ADC_init(void)
{
     dc2:	df 93       	push	r29
     dc4:	cf 93       	push	r28
     dc6:	cd b7       	in	r28, 0x3d	; 61
     dc8:	de b7       	in	r29, 0x3e	; 62
	/* ADMUX Register Bits Description:
	 * REFS1:0 = 00 to choose to connect external reference voltage by input this voltage through AREF pin
	 * ADLAR   = 0 right adjusted
	 * MUX4:0  = 00000 to choose channel 0 as initialization
	 */
	ADMUX = 0;
     dca:	e7 e2       	ldi	r30, 0x27	; 39
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	10 82       	st	Z, r1
	 * ADEN    = 1 Enable ADC
	 * ADIE    = 0 Disable ADC Interrupt
	 * ADATE   = 0 Disable Auto Trigger
	 * ADPS2:0 = 011 to choose ADC_Clock = F_CPU/8 = 1Mhz/8 = 125Khz --> ADC must operate in range 50-200Khz
	 */
	ADCSRA = (1<<ADEN) | (1<<ADPS1) | (1<<ADPS0);
     dd0:	e6 e2       	ldi	r30, 0x26	; 38
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	83 e8       	ldi	r24, 0x83	; 131
     dd6:	80 83       	st	Z, r24
}
     dd8:	cf 91       	pop	r28
     dda:	df 91       	pop	r29
     ddc:	08 95       	ret

00000dde <ADC_readChannel>:

uint16 ADC_readChannel(uint8 channel_num)
{
     dde:	df 93       	push	r29
     de0:	cf 93       	push	r28
     de2:	0f 92       	push	r0
     de4:	cd b7       	in	r28, 0x3d	; 61
     de6:	de b7       	in	r29, 0x3e	; 62
     de8:	89 83       	std	Y+1, r24	; 0x01
	channel_num &= 0x07; /* Input channel number must be from 0 --> 7 */
     dea:	89 81       	ldd	r24, Y+1	; 0x01
     dec:	87 70       	andi	r24, 0x07	; 7
     dee:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0xE0; /* Clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
     df0:	a7 e2       	ldi	r26, 0x27	; 39
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	e7 e2       	ldi	r30, 0x27	; 39
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	80 7e       	andi	r24, 0xE0	; 224
     dfc:	8c 93       	st	X, r24
	ADMUX = ADMUX | channel_num; /* Choose the correct channel by setting the channel number in MUX4:0 bits */
     dfe:	a7 e2       	ldi	r26, 0x27	; 39
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	e7 e2       	ldi	r30, 0x27	; 39
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	90 81       	ld	r25, Z
     e08:	89 81       	ldd	r24, Y+1	; 0x01
     e0a:	89 2b       	or	r24, r25
     e0c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC); /* Start conversion write '1' to ADSC */
     e0e:	a6 e2       	ldi	r26, 0x26	; 38
     e10:	b0 e0       	ldi	r27, 0x00	; 0
     e12:	e6 e2       	ldi	r30, 0x26	; 38
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	80 64       	ori	r24, 0x40	; 64
     e1a:	8c 93       	st	X, r24
	while(BIT_IS_CLEAR(ADCSRA,ADIF)); /* Wait for conversion to complete, ADIF becomes '1' */
     e1c:	e6 e2       	ldi	r30, 0x26	; 38
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	88 2f       	mov	r24, r24
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	80 71       	andi	r24, 0x10	; 16
     e28:	90 70       	andi	r25, 0x00	; 0
     e2a:	00 97       	sbiw	r24, 0x00	; 0
     e2c:	b9 f3       	breq	.-18     	; 0xe1c <ADC_readChannel+0x3e>
	SET_BIT(ADCSRA,ADIF); /* Clear ADIF by write '1' to it :) */
     e2e:	a6 e2       	ldi	r26, 0x26	; 38
     e30:	b0 e0       	ldi	r27, 0x00	; 0
     e32:	e6 e2       	ldi	r30, 0x26	; 38
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	80 81       	ld	r24, Z
     e38:	80 61       	ori	r24, 0x10	; 16
     e3a:	8c 93       	st	X, r24
	return ADC; /* Read the digital value from the data register */
     e3c:	e4 e2       	ldi	r30, 0x24	; 36
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	80 81       	ld	r24, Z
     e42:	91 81       	ldd	r25, Z+1	; 0x01
}
     e44:	0f 90       	pop	r0
     e46:	cf 91       	pop	r28
     e48:	df 91       	pop	r29
     e4a:	08 95       	ret

00000e4c <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     e4c:	df 93       	push	r29
     e4e:	cf 93       	push	r28
     e50:	00 d0       	rcall	.+0      	; 0xe52 <GPIO_setupPinDirection+0x6>
     e52:	00 d0       	rcall	.+0      	; 0xe54 <GPIO_setupPinDirection+0x8>
     e54:	0f 92       	push	r0
     e56:	cd b7       	in	r28, 0x3d	; 61
     e58:	de b7       	in	r29, 0x3e	; 62
     e5a:	89 83       	std	Y+1, r24	; 0x01
     e5c:	6a 83       	std	Y+2, r22	; 0x02
     e5e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     e60:	8a 81       	ldd	r24, Y+2	; 0x02
     e62:	88 30       	cpi	r24, 0x08	; 8
     e64:	08 f0       	brcs	.+2      	; 0xe68 <GPIO_setupPinDirection+0x1c>
     e66:	d5 c0       	rjmp	.+426    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
     e68:	89 81       	ldd	r24, Y+1	; 0x01
     e6a:	84 30       	cpi	r24, 0x04	; 4
     e6c:	08 f0       	brcs	.+2      	; 0xe70 <GPIO_setupPinDirection+0x24>
     e6e:	d1 c0       	rjmp	.+418    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
     e70:	89 81       	ldd	r24, Y+1	; 0x01
     e72:	28 2f       	mov	r18, r24
     e74:	30 e0       	ldi	r19, 0x00	; 0
     e76:	3d 83       	std	Y+5, r19	; 0x05
     e78:	2c 83       	std	Y+4, r18	; 0x04
     e7a:	8c 81       	ldd	r24, Y+4	; 0x04
     e7c:	9d 81       	ldd	r25, Y+5	; 0x05
     e7e:	81 30       	cpi	r24, 0x01	; 1
     e80:	91 05       	cpc	r25, r1
     e82:	09 f4       	brne	.+2      	; 0xe86 <GPIO_setupPinDirection+0x3a>
     e84:	43 c0       	rjmp	.+134    	; 0xf0c <GPIO_setupPinDirection+0xc0>
     e86:	2c 81       	ldd	r18, Y+4	; 0x04
     e88:	3d 81       	ldd	r19, Y+5	; 0x05
     e8a:	22 30       	cpi	r18, 0x02	; 2
     e8c:	31 05       	cpc	r19, r1
     e8e:	2c f4       	brge	.+10     	; 0xe9a <GPIO_setupPinDirection+0x4e>
     e90:	8c 81       	ldd	r24, Y+4	; 0x04
     e92:	9d 81       	ldd	r25, Y+5	; 0x05
     e94:	00 97       	sbiw	r24, 0x00	; 0
     e96:	71 f0       	breq	.+28     	; 0xeb4 <GPIO_setupPinDirection+0x68>
     e98:	bc c0       	rjmp	.+376    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
     e9a:	2c 81       	ldd	r18, Y+4	; 0x04
     e9c:	3d 81       	ldd	r19, Y+5	; 0x05
     e9e:	22 30       	cpi	r18, 0x02	; 2
     ea0:	31 05       	cpc	r19, r1
     ea2:	09 f4       	brne	.+2      	; 0xea6 <GPIO_setupPinDirection+0x5a>
     ea4:	5f c0       	rjmp	.+190    	; 0xf64 <GPIO_setupPinDirection+0x118>
     ea6:	8c 81       	ldd	r24, Y+4	; 0x04
     ea8:	9d 81       	ldd	r25, Y+5	; 0x05
     eaa:	83 30       	cpi	r24, 0x03	; 3
     eac:	91 05       	cpc	r25, r1
     eae:	09 f4       	brne	.+2      	; 0xeb2 <GPIO_setupPinDirection+0x66>
     eb0:	85 c0       	rjmp	.+266    	; 0xfbc <GPIO_setupPinDirection+0x170>
     eb2:	af c0       	rjmp	.+350    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
     eb4:	8b 81       	ldd	r24, Y+3	; 0x03
     eb6:	81 30       	cpi	r24, 0x01	; 1
     eb8:	a1 f4       	brne	.+40     	; 0xee2 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
     eba:	aa e3       	ldi	r26, 0x3A	; 58
     ebc:	b0 e0       	ldi	r27, 0x00	; 0
     ebe:	ea e3       	ldi	r30, 0x3A	; 58
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	48 2f       	mov	r20, r24
     ec6:	8a 81       	ldd	r24, Y+2	; 0x02
     ec8:	28 2f       	mov	r18, r24
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	90 e0       	ldi	r25, 0x00	; 0
     ed0:	02 2e       	mov	r0, r18
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <GPIO_setupPinDirection+0x8c>
     ed4:	88 0f       	add	r24, r24
     ed6:	99 1f       	adc	r25, r25
     ed8:	0a 94       	dec	r0
     eda:	e2 f7       	brpl	.-8      	; 0xed4 <GPIO_setupPinDirection+0x88>
     edc:	84 2b       	or	r24, r20
     ede:	8c 93       	st	X, r24
     ee0:	98 c0       	rjmp	.+304    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
     ee2:	aa e3       	ldi	r26, 0x3A	; 58
     ee4:	b0 e0       	ldi	r27, 0x00	; 0
     ee6:	ea e3       	ldi	r30, 0x3A	; 58
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	48 2f       	mov	r20, r24
     eee:	8a 81       	ldd	r24, Y+2	; 0x02
     ef0:	28 2f       	mov	r18, r24
     ef2:	30 e0       	ldi	r19, 0x00	; 0
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	02 2e       	mov	r0, r18
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <GPIO_setupPinDirection+0xb4>
     efc:	88 0f       	add	r24, r24
     efe:	99 1f       	adc	r25, r25
     f00:	0a 94       	dec	r0
     f02:	e2 f7       	brpl	.-8      	; 0xefc <GPIO_setupPinDirection+0xb0>
     f04:	80 95       	com	r24
     f06:	84 23       	and	r24, r20
     f08:	8c 93       	st	X, r24
     f0a:	83 c0       	rjmp	.+262    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
     f0c:	8b 81       	ldd	r24, Y+3	; 0x03
     f0e:	81 30       	cpi	r24, 0x01	; 1
     f10:	a1 f4       	brne	.+40     	; 0xf3a <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
     f12:	a7 e3       	ldi	r26, 0x37	; 55
     f14:	b0 e0       	ldi	r27, 0x00	; 0
     f16:	e7 e3       	ldi	r30, 0x37	; 55
     f18:	f0 e0       	ldi	r31, 0x00	; 0
     f1a:	80 81       	ld	r24, Z
     f1c:	48 2f       	mov	r20, r24
     f1e:	8a 81       	ldd	r24, Y+2	; 0x02
     f20:	28 2f       	mov	r18, r24
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	81 e0       	ldi	r24, 0x01	; 1
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	02 2e       	mov	r0, r18
     f2a:	02 c0       	rjmp	.+4      	; 0xf30 <GPIO_setupPinDirection+0xe4>
     f2c:	88 0f       	add	r24, r24
     f2e:	99 1f       	adc	r25, r25
     f30:	0a 94       	dec	r0
     f32:	e2 f7       	brpl	.-8      	; 0xf2c <GPIO_setupPinDirection+0xe0>
     f34:	84 2b       	or	r24, r20
     f36:	8c 93       	st	X, r24
     f38:	6c c0       	rjmp	.+216    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
     f3a:	a7 e3       	ldi	r26, 0x37	; 55
     f3c:	b0 e0       	ldi	r27, 0x00	; 0
     f3e:	e7 e3       	ldi	r30, 0x37	; 55
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	80 81       	ld	r24, Z
     f44:	48 2f       	mov	r20, r24
     f46:	8a 81       	ldd	r24, Y+2	; 0x02
     f48:	28 2f       	mov	r18, r24
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	02 2e       	mov	r0, r18
     f52:	02 c0       	rjmp	.+4      	; 0xf58 <GPIO_setupPinDirection+0x10c>
     f54:	88 0f       	add	r24, r24
     f56:	99 1f       	adc	r25, r25
     f58:	0a 94       	dec	r0
     f5a:	e2 f7       	brpl	.-8      	; 0xf54 <GPIO_setupPinDirection+0x108>
     f5c:	80 95       	com	r24
     f5e:	84 23       	and	r24, r20
     f60:	8c 93       	st	X, r24
     f62:	57 c0       	rjmp	.+174    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
     f64:	8b 81       	ldd	r24, Y+3	; 0x03
     f66:	81 30       	cpi	r24, 0x01	; 1
     f68:	a1 f4       	brne	.+40     	; 0xf92 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
     f6a:	a4 e3       	ldi	r26, 0x34	; 52
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e4 e3       	ldi	r30, 0x34	; 52
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	48 2f       	mov	r20, r24
     f76:	8a 81       	ldd	r24, Y+2	; 0x02
     f78:	28 2f       	mov	r18, r24
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	02 2e       	mov	r0, r18
     f82:	02 c0       	rjmp	.+4      	; 0xf88 <GPIO_setupPinDirection+0x13c>
     f84:	88 0f       	add	r24, r24
     f86:	99 1f       	adc	r25, r25
     f88:	0a 94       	dec	r0
     f8a:	e2 f7       	brpl	.-8      	; 0xf84 <GPIO_setupPinDirection+0x138>
     f8c:	84 2b       	or	r24, r20
     f8e:	8c 93       	st	X, r24
     f90:	40 c0       	rjmp	.+128    	; 0x1012 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
     f92:	a4 e3       	ldi	r26, 0x34	; 52
     f94:	b0 e0       	ldi	r27, 0x00	; 0
     f96:	e4 e3       	ldi	r30, 0x34	; 52
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	80 81       	ld	r24, Z
     f9c:	48 2f       	mov	r20, r24
     f9e:	8a 81       	ldd	r24, Y+2	; 0x02
     fa0:	28 2f       	mov	r18, r24
     fa2:	30 e0       	ldi	r19, 0x00	; 0
     fa4:	81 e0       	ldi	r24, 0x01	; 1
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	02 2e       	mov	r0, r18
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <GPIO_setupPinDirection+0x164>
     fac:	88 0f       	add	r24, r24
     fae:	99 1f       	adc	r25, r25
     fb0:	0a 94       	dec	r0
     fb2:	e2 f7       	brpl	.-8      	; 0xfac <GPIO_setupPinDirection+0x160>
     fb4:	80 95       	com	r24
     fb6:	84 23       	and	r24, r20
     fb8:	8c 93       	st	X, r24
     fba:	2b c0       	rjmp	.+86     	; 0x1012 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
     fbc:	8b 81       	ldd	r24, Y+3	; 0x03
     fbe:	81 30       	cpi	r24, 0x01	; 1
     fc0:	a1 f4       	brne	.+40     	; 0xfea <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
     fc2:	a1 e3       	ldi	r26, 0x31	; 49
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	e1 e3       	ldi	r30, 0x31	; 49
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	48 2f       	mov	r20, r24
     fce:	8a 81       	ldd	r24, Y+2	; 0x02
     fd0:	28 2f       	mov	r18, r24
     fd2:	30 e0       	ldi	r19, 0x00	; 0
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	02 2e       	mov	r0, r18
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <GPIO_setupPinDirection+0x194>
     fdc:	88 0f       	add	r24, r24
     fde:	99 1f       	adc	r25, r25
     fe0:	0a 94       	dec	r0
     fe2:	e2 f7       	brpl	.-8      	; 0xfdc <GPIO_setupPinDirection+0x190>
     fe4:	84 2b       	or	r24, r20
     fe6:	8c 93       	st	X, r24
     fe8:	14 c0       	rjmp	.+40     	; 0x1012 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
     fea:	a1 e3       	ldi	r26, 0x31	; 49
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	e1 e3       	ldi	r30, 0x31	; 49
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	48 2f       	mov	r20, r24
     ff6:	8a 81       	ldd	r24, Y+2	; 0x02
     ff8:	28 2f       	mov	r18, r24
     ffa:	30 e0       	ldi	r19, 0x00	; 0
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	90 e0       	ldi	r25, 0x00	; 0
    1000:	02 2e       	mov	r0, r18
    1002:	02 c0       	rjmp	.+4      	; 0x1008 <GPIO_setupPinDirection+0x1bc>
    1004:	88 0f       	add	r24, r24
    1006:	99 1f       	adc	r25, r25
    1008:	0a 94       	dec	r0
    100a:	e2 f7       	brpl	.-8      	; 0x1004 <GPIO_setupPinDirection+0x1b8>
    100c:	80 95       	com	r24
    100e:	84 23       	and	r24, r20
    1010:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
    1016:	0f 90       	pop	r0
    1018:	0f 90       	pop	r0
    101a:	0f 90       	pop	r0
    101c:	cf 91       	pop	r28
    101e:	df 91       	pop	r29
    1020:	08 95       	ret

00001022 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1022:	df 93       	push	r29
    1024:	cf 93       	push	r28
    1026:	00 d0       	rcall	.+0      	; 0x1028 <GPIO_writePin+0x6>
    1028:	00 d0       	rcall	.+0      	; 0x102a <GPIO_writePin+0x8>
    102a:	0f 92       	push	r0
    102c:	cd b7       	in	r28, 0x3d	; 61
    102e:	de b7       	in	r29, 0x3e	; 62
    1030:	89 83       	std	Y+1, r24	; 0x01
    1032:	6a 83       	std	Y+2, r22	; 0x02
    1034:	4b 83       	std	Y+3, r20	; 0x03
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1036:	8a 81       	ldd	r24, Y+2	; 0x02
    1038:	88 30       	cpi	r24, 0x08	; 8
    103a:	08 f0       	brcs	.+2      	; 0x103e <GPIO_writePin+0x1c>
    103c:	d5 c0       	rjmp	.+426    	; 0x11e8 <GPIO_writePin+0x1c6>
    103e:	89 81       	ldd	r24, Y+1	; 0x01
    1040:	84 30       	cpi	r24, 0x04	; 4
    1042:	08 f0       	brcs	.+2      	; 0x1046 <GPIO_writePin+0x24>
    1044:	d1 c0       	rjmp	.+418    	; 0x11e8 <GPIO_writePin+0x1c6>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    1046:	89 81       	ldd	r24, Y+1	; 0x01
    1048:	28 2f       	mov	r18, r24
    104a:	30 e0       	ldi	r19, 0x00	; 0
    104c:	3d 83       	std	Y+5, r19	; 0x05
    104e:	2c 83       	std	Y+4, r18	; 0x04
    1050:	8c 81       	ldd	r24, Y+4	; 0x04
    1052:	9d 81       	ldd	r25, Y+5	; 0x05
    1054:	81 30       	cpi	r24, 0x01	; 1
    1056:	91 05       	cpc	r25, r1
    1058:	09 f4       	brne	.+2      	; 0x105c <GPIO_writePin+0x3a>
    105a:	43 c0       	rjmp	.+134    	; 0x10e2 <GPIO_writePin+0xc0>
    105c:	2c 81       	ldd	r18, Y+4	; 0x04
    105e:	3d 81       	ldd	r19, Y+5	; 0x05
    1060:	22 30       	cpi	r18, 0x02	; 2
    1062:	31 05       	cpc	r19, r1
    1064:	2c f4       	brge	.+10     	; 0x1070 <GPIO_writePin+0x4e>
    1066:	8c 81       	ldd	r24, Y+4	; 0x04
    1068:	9d 81       	ldd	r25, Y+5	; 0x05
    106a:	00 97       	sbiw	r24, 0x00	; 0
    106c:	71 f0       	breq	.+28     	; 0x108a <GPIO_writePin+0x68>
    106e:	bc c0       	rjmp	.+376    	; 0x11e8 <GPIO_writePin+0x1c6>
    1070:	2c 81       	ldd	r18, Y+4	; 0x04
    1072:	3d 81       	ldd	r19, Y+5	; 0x05
    1074:	22 30       	cpi	r18, 0x02	; 2
    1076:	31 05       	cpc	r19, r1
    1078:	09 f4       	brne	.+2      	; 0x107c <GPIO_writePin+0x5a>
    107a:	5f c0       	rjmp	.+190    	; 0x113a <GPIO_writePin+0x118>
    107c:	8c 81       	ldd	r24, Y+4	; 0x04
    107e:	9d 81       	ldd	r25, Y+5	; 0x05
    1080:	83 30       	cpi	r24, 0x03	; 3
    1082:	91 05       	cpc	r25, r1
    1084:	09 f4       	brne	.+2      	; 0x1088 <GPIO_writePin+0x66>
    1086:	85 c0       	rjmp	.+266    	; 0x1192 <GPIO_writePin+0x170>
    1088:	af c0       	rjmp	.+350    	; 0x11e8 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == 0)
    108a:	8b 81       	ldd	r24, Y+3	; 0x03
    108c:	88 23       	and	r24, r24
    108e:	a9 f4       	brne	.+42     	; 0x10ba <GPIO_writePin+0x98>
			{
				CLEAR_BIT(PORTA,pin_num);
    1090:	ab e3       	ldi	r26, 0x3B	; 59
    1092:	b0 e0       	ldi	r27, 0x00	; 0
    1094:	eb e3       	ldi	r30, 0x3B	; 59
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	48 2f       	mov	r20, r24
    109c:	8a 81       	ldd	r24, Y+2	; 0x02
    109e:	28 2f       	mov	r18, r24
    10a0:	30 e0       	ldi	r19, 0x00	; 0
    10a2:	81 e0       	ldi	r24, 0x01	; 1
    10a4:	90 e0       	ldi	r25, 0x00	; 0
    10a6:	02 2e       	mov	r0, r18
    10a8:	02 c0       	rjmp	.+4      	; 0x10ae <GPIO_writePin+0x8c>
    10aa:	88 0f       	add	r24, r24
    10ac:	99 1f       	adc	r25, r25
    10ae:	0a 94       	dec	r0
    10b0:	e2 f7       	brpl	.-8      	; 0x10aa <GPIO_writePin+0x88>
    10b2:	80 95       	com	r24
    10b4:	84 23       	and	r24, r20
    10b6:	8c 93       	st	X, r24
    10b8:	97 c0       	rjmp	.+302    	; 0x11e8 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTA,pin_num);
    10ba:	ab e3       	ldi	r26, 0x3B	; 59
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	eb e3       	ldi	r30, 0x3B	; 59
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	48 2f       	mov	r20, r24
    10c6:	8a 81       	ldd	r24, Y+2	; 0x02
    10c8:	28 2f       	mov	r18, r24
    10ca:	30 e0       	ldi	r19, 0x00	; 0
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	02 2e       	mov	r0, r18
    10d2:	02 c0       	rjmp	.+4      	; 0x10d8 <GPIO_writePin+0xb6>
    10d4:	88 0f       	add	r24, r24
    10d6:	99 1f       	adc	r25, r25
    10d8:	0a 94       	dec	r0
    10da:	e2 f7       	brpl	.-8      	; 0x10d4 <GPIO_writePin+0xb2>
    10dc:	84 2b       	or	r24, r20
    10de:	8c 93       	st	X, r24
    10e0:	83 c0       	rjmp	.+262    	; 0x11e8 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == 0)
    10e2:	8b 81       	ldd	r24, Y+3	; 0x03
    10e4:	88 23       	and	r24, r24
    10e6:	a9 f4       	brne	.+42     	; 0x1112 <GPIO_writePin+0xf0>
			{
				CLEAR_BIT(PORTB,pin_num);
    10e8:	a8 e3       	ldi	r26, 0x38	; 56
    10ea:	b0 e0       	ldi	r27, 0x00	; 0
    10ec:	e8 e3       	ldi	r30, 0x38	; 56
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	48 2f       	mov	r20, r24
    10f4:	8a 81       	ldd	r24, Y+2	; 0x02
    10f6:	28 2f       	mov	r18, r24
    10f8:	30 e0       	ldi	r19, 0x00	; 0
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	02 2e       	mov	r0, r18
    1100:	02 c0       	rjmp	.+4      	; 0x1106 <GPIO_writePin+0xe4>
    1102:	88 0f       	add	r24, r24
    1104:	99 1f       	adc	r25, r25
    1106:	0a 94       	dec	r0
    1108:	e2 f7       	brpl	.-8      	; 0x1102 <GPIO_writePin+0xe0>
    110a:	80 95       	com	r24
    110c:	84 23       	and	r24, r20
    110e:	8c 93       	st	X, r24
    1110:	6b c0       	rjmp	.+214    	; 0x11e8 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTB,pin_num);
    1112:	a8 e3       	ldi	r26, 0x38	; 56
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	e8 e3       	ldi	r30, 0x38	; 56
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	48 2f       	mov	r20, r24
    111e:	8a 81       	ldd	r24, Y+2	; 0x02
    1120:	28 2f       	mov	r18, r24
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	02 2e       	mov	r0, r18
    112a:	02 c0       	rjmp	.+4      	; 0x1130 <GPIO_writePin+0x10e>
    112c:	88 0f       	add	r24, r24
    112e:	99 1f       	adc	r25, r25
    1130:	0a 94       	dec	r0
    1132:	e2 f7       	brpl	.-8      	; 0x112c <GPIO_writePin+0x10a>
    1134:	84 2b       	or	r24, r20
    1136:	8c 93       	st	X, r24
    1138:	57 c0       	rjmp	.+174    	; 0x11e8 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == 0)
    113a:	8b 81       	ldd	r24, Y+3	; 0x03
    113c:	88 23       	and	r24, r24
    113e:	a9 f4       	brne	.+42     	; 0x116a <GPIO_writePin+0x148>
			{
				CLEAR_BIT(PORTC,pin_num);
    1140:	a5 e3       	ldi	r26, 0x35	; 53
    1142:	b0 e0       	ldi	r27, 0x00	; 0
    1144:	e5 e3       	ldi	r30, 0x35	; 53
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	48 2f       	mov	r20, r24
    114c:	8a 81       	ldd	r24, Y+2	; 0x02
    114e:	28 2f       	mov	r18, r24
    1150:	30 e0       	ldi	r19, 0x00	; 0
    1152:	81 e0       	ldi	r24, 0x01	; 1
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	02 2e       	mov	r0, r18
    1158:	02 c0       	rjmp	.+4      	; 0x115e <GPIO_writePin+0x13c>
    115a:	88 0f       	add	r24, r24
    115c:	99 1f       	adc	r25, r25
    115e:	0a 94       	dec	r0
    1160:	e2 f7       	brpl	.-8      	; 0x115a <GPIO_writePin+0x138>
    1162:	80 95       	com	r24
    1164:	84 23       	and	r24, r20
    1166:	8c 93       	st	X, r24
    1168:	3f c0       	rjmp	.+126    	; 0x11e8 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTC,pin_num);
    116a:	a5 e3       	ldi	r26, 0x35	; 53
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	e5 e3       	ldi	r30, 0x35	; 53
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	48 2f       	mov	r20, r24
    1176:	8a 81       	ldd	r24, Y+2	; 0x02
    1178:	28 2f       	mov	r18, r24
    117a:	30 e0       	ldi	r19, 0x00	; 0
    117c:	81 e0       	ldi	r24, 0x01	; 1
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	02 2e       	mov	r0, r18
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <GPIO_writePin+0x166>
    1184:	88 0f       	add	r24, r24
    1186:	99 1f       	adc	r25, r25
    1188:	0a 94       	dec	r0
    118a:	e2 f7       	brpl	.-8      	; 0x1184 <GPIO_writePin+0x162>
    118c:	84 2b       	or	r24, r20
    118e:	8c 93       	st	X, r24
    1190:	2b c0       	rjmp	.+86     	; 0x11e8 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == 0)
    1192:	8b 81       	ldd	r24, Y+3	; 0x03
    1194:	88 23       	and	r24, r24
    1196:	a9 f4       	brne	.+42     	; 0x11c2 <GPIO_writePin+0x1a0>
			{
				CLEAR_BIT(PORTD,pin_num);
    1198:	a2 e3       	ldi	r26, 0x32	; 50
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e2 e3       	ldi	r30, 0x32	; 50
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	48 2f       	mov	r20, r24
    11a4:	8a 81       	ldd	r24, Y+2	; 0x02
    11a6:	28 2f       	mov	r18, r24
    11a8:	30 e0       	ldi	r19, 0x00	; 0
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	02 2e       	mov	r0, r18
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <GPIO_writePin+0x194>
    11b2:	88 0f       	add	r24, r24
    11b4:	99 1f       	adc	r25, r25
    11b6:	0a 94       	dec	r0
    11b8:	e2 f7       	brpl	.-8      	; 0x11b2 <GPIO_writePin+0x190>
    11ba:	80 95       	com	r24
    11bc:	84 23       	and	r24, r20
    11be:	8c 93       	st	X, r24
    11c0:	13 c0       	rjmp	.+38     	; 0x11e8 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTD,pin_num);
    11c2:	a2 e3       	ldi	r26, 0x32	; 50
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e2 e3       	ldi	r30, 0x32	; 50
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	48 2f       	mov	r20, r24
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	28 2f       	mov	r18, r24
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	81 e0       	ldi	r24, 0x01	; 1
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	02 2e       	mov	r0, r18
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <GPIO_writePin+0x1be>
    11dc:	88 0f       	add	r24, r24
    11de:	99 1f       	adc	r25, r25
    11e0:	0a 94       	dec	r0
    11e2:	e2 f7       	brpl	.-8      	; 0x11dc <GPIO_writePin+0x1ba>
    11e4:	84 2b       	or	r24, r20
    11e6:	8c 93       	st	X, r24

		}

	}

}
    11e8:	0f 90       	pop	r0
    11ea:	0f 90       	pop	r0
    11ec:	0f 90       	pop	r0
    11ee:	0f 90       	pop	r0
    11f0:	0f 90       	pop	r0
    11f2:	cf 91       	pop	r28
    11f4:	df 91       	pop	r29
    11f6:	08 95       	ret

000011f8 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    11f8:	df 93       	push	r29
    11fa:	cf 93       	push	r28
    11fc:	00 d0       	rcall	.+0      	; 0x11fe <GPIO_readPin+0x6>
    11fe:	00 d0       	rcall	.+0      	; 0x1200 <GPIO_readPin+0x8>
    1200:	0f 92       	push	r0
    1202:	cd b7       	in	r28, 0x3d	; 61
    1204:	de b7       	in	r29, 0x3e	; 62
    1206:	89 83       	std	Y+1, r24	; 0x01
    1208:	6a 83       	std	Y+2, r22	; 0x02
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    120a:	8a 81       	ldd	r24, Y+2	; 0x02
    120c:	88 30       	cpi	r24, 0x08	; 8
    120e:	18 f4       	brcc	.+6      	; 0x1216 <GPIO_readPin+0x1e>
    1210:	89 81       	ldd	r24, Y+1	; 0x01
    1212:	84 30       	cpi	r24, 0x04	; 4
    1214:	10 f0       	brcs	.+4      	; 0x121a <GPIO_readPin+0x22>
	{
		return LOGIC_LOW;
    1216:	1d 82       	std	Y+5, r1	; 0x05
    1218:	82 c0       	rjmp	.+260    	; 0x131e <GPIO_readPin+0x126>
	}
	else
	{
		switch (port_num)
    121a:	89 81       	ldd	r24, Y+1	; 0x01
    121c:	28 2f       	mov	r18, r24
    121e:	30 e0       	ldi	r19, 0x00	; 0
    1220:	3c 83       	std	Y+4, r19	; 0x04
    1222:	2b 83       	std	Y+3, r18	; 0x03
    1224:	4b 81       	ldd	r20, Y+3	; 0x03
    1226:	5c 81       	ldd	r21, Y+4	; 0x04
    1228:	41 30       	cpi	r20, 0x01	; 1
    122a:	51 05       	cpc	r21, r1
    122c:	79 f1       	breq	.+94     	; 0x128c <GPIO_readPin+0x94>
    122e:	8b 81       	ldd	r24, Y+3	; 0x03
    1230:	9c 81       	ldd	r25, Y+4	; 0x04
    1232:	82 30       	cpi	r24, 0x02	; 2
    1234:	91 05       	cpc	r25, r1
    1236:	34 f4       	brge	.+12     	; 0x1244 <GPIO_readPin+0x4c>
    1238:	2b 81       	ldd	r18, Y+3	; 0x03
    123a:	3c 81       	ldd	r19, Y+4	; 0x04
    123c:	21 15       	cp	r18, r1
    123e:	31 05       	cpc	r19, r1
    1240:	69 f0       	breq	.+26     	; 0x125c <GPIO_readPin+0x64>
    1242:	6c c0       	rjmp	.+216    	; 0x131c <GPIO_readPin+0x124>
    1244:	4b 81       	ldd	r20, Y+3	; 0x03
    1246:	5c 81       	ldd	r21, Y+4	; 0x04
    1248:	42 30       	cpi	r20, 0x02	; 2
    124a:	51 05       	cpc	r21, r1
    124c:	b9 f1       	breq	.+110    	; 0x12bc <GPIO_readPin+0xc4>
    124e:	8b 81       	ldd	r24, Y+3	; 0x03
    1250:	9c 81       	ldd	r25, Y+4	; 0x04
    1252:	83 30       	cpi	r24, 0x03	; 3
    1254:	91 05       	cpc	r25, r1
    1256:	09 f4       	brne	.+2      	; 0x125a <GPIO_readPin+0x62>
    1258:	49 c0       	rjmp	.+146    	; 0x12ec <GPIO_readPin+0xf4>
    125a:	60 c0       	rjmp	.+192    	; 0x131c <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    125c:	e9 e3       	ldi	r30, 0x39	; 57
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	80 81       	ld	r24, Z
    1262:	28 2f       	mov	r18, r24
    1264:	30 e0       	ldi	r19, 0x00	; 0
    1266:	8a 81       	ldd	r24, Y+2	; 0x02
    1268:	88 2f       	mov	r24, r24
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	a9 01       	movw	r20, r18
    126e:	02 c0       	rjmp	.+4      	; 0x1274 <GPIO_readPin+0x7c>
    1270:	55 95       	asr	r21
    1272:	47 95       	ror	r20
    1274:	8a 95       	dec	r24
    1276:	e2 f7       	brpl	.-8      	; 0x1270 <GPIO_readPin+0x78>
    1278:	ca 01       	movw	r24, r20
    127a:	81 70       	andi	r24, 0x01	; 1
    127c:	90 70       	andi	r25, 0x00	; 0
    127e:	88 23       	and	r24, r24
    1280:	19 f0       	breq	.+6      	; 0x1288 <GPIO_readPin+0x90>
			{
				return LOGIC_HIGH;
    1282:	51 e0       	ldi	r21, 0x01	; 1
    1284:	5d 83       	std	Y+5, r21	; 0x05
    1286:	4b c0       	rjmp	.+150    	; 0x131e <GPIO_readPin+0x126>
			}
			else
			{
				return LOGIC_LOW;
    1288:	1d 82       	std	Y+5, r1	; 0x05
    128a:	49 c0       	rjmp	.+146    	; 0x131e <GPIO_readPin+0x126>
			}

		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    128c:	e6 e3       	ldi	r30, 0x36	; 54
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	28 2f       	mov	r18, r24
    1294:	30 e0       	ldi	r19, 0x00	; 0
    1296:	8a 81       	ldd	r24, Y+2	; 0x02
    1298:	88 2f       	mov	r24, r24
    129a:	90 e0       	ldi	r25, 0x00	; 0
    129c:	a9 01       	movw	r20, r18
    129e:	02 c0       	rjmp	.+4      	; 0x12a4 <GPIO_readPin+0xac>
    12a0:	55 95       	asr	r21
    12a2:	47 95       	ror	r20
    12a4:	8a 95       	dec	r24
    12a6:	e2 f7       	brpl	.-8      	; 0x12a0 <GPIO_readPin+0xa8>
    12a8:	ca 01       	movw	r24, r20
    12aa:	81 70       	andi	r24, 0x01	; 1
    12ac:	90 70       	andi	r25, 0x00	; 0
    12ae:	88 23       	and	r24, r24
    12b0:	19 f0       	breq	.+6      	; 0x12b8 <GPIO_readPin+0xc0>
			{
				return LOGIC_HIGH;
    12b2:	51 e0       	ldi	r21, 0x01	; 1
    12b4:	5d 83       	std	Y+5, r21	; 0x05
    12b6:	33 c0       	rjmp	.+102    	; 0x131e <GPIO_readPin+0x126>
			}
			else
			{
				return LOGIC_LOW;
    12b8:	1d 82       	std	Y+5, r1	; 0x05
    12ba:	31 c0       	rjmp	.+98     	; 0x131e <GPIO_readPin+0x126>
			}

		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    12bc:	e3 e3       	ldi	r30, 0x33	; 51
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	8a 81       	ldd	r24, Y+2	; 0x02
    12c8:	88 2f       	mov	r24, r24
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	a9 01       	movw	r20, r18
    12ce:	02 c0       	rjmp	.+4      	; 0x12d4 <GPIO_readPin+0xdc>
    12d0:	55 95       	asr	r21
    12d2:	47 95       	ror	r20
    12d4:	8a 95       	dec	r24
    12d6:	e2 f7       	brpl	.-8      	; 0x12d0 <GPIO_readPin+0xd8>
    12d8:	ca 01       	movw	r24, r20
    12da:	81 70       	andi	r24, 0x01	; 1
    12dc:	90 70       	andi	r25, 0x00	; 0
    12de:	88 23       	and	r24, r24
    12e0:	19 f0       	breq	.+6      	; 0x12e8 <GPIO_readPin+0xf0>
			{
				return LOGIC_HIGH;
    12e2:	51 e0       	ldi	r21, 0x01	; 1
    12e4:	5d 83       	std	Y+5, r21	; 0x05
    12e6:	1b c0       	rjmp	.+54     	; 0x131e <GPIO_readPin+0x126>
			}
			else
			{
				return LOGIC_LOW;
    12e8:	1d 82       	std	Y+5, r1	; 0x05
    12ea:	19 c0       	rjmp	.+50     	; 0x131e <GPIO_readPin+0x126>
			}

		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    12ec:	e0 e3       	ldi	r30, 0x30	; 48
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	80 81       	ld	r24, Z
    12f2:	28 2f       	mov	r18, r24
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	8a 81       	ldd	r24, Y+2	; 0x02
    12f8:	88 2f       	mov	r24, r24
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	a9 01       	movw	r20, r18
    12fe:	02 c0       	rjmp	.+4      	; 0x1304 <GPIO_readPin+0x10c>
    1300:	55 95       	asr	r21
    1302:	47 95       	ror	r20
    1304:	8a 95       	dec	r24
    1306:	e2 f7       	brpl	.-8      	; 0x1300 <GPIO_readPin+0x108>
    1308:	ca 01       	movw	r24, r20
    130a:	81 70       	andi	r24, 0x01	; 1
    130c:	90 70       	andi	r25, 0x00	; 0
    130e:	88 23       	and	r24, r24
    1310:	19 f0       	breq	.+6      	; 0x1318 <GPIO_readPin+0x120>
			{
				return LOGIC_HIGH;
    1312:	51 e0       	ldi	r21, 0x01	; 1
    1314:	5d 83       	std	Y+5, r21	; 0x05
    1316:	03 c0       	rjmp	.+6      	; 0x131e <GPIO_readPin+0x126>
			}
			else
			{
				return LOGIC_LOW;
    1318:	1d 82       	std	Y+5, r1	; 0x05
    131a:	01 c0       	rjmp	.+2      	; 0x131e <GPIO_readPin+0x126>
			}

		default:
			return LOGIC_LOW;
    131c:	1d 82       	std	Y+5, r1	; 0x05
    131e:	8d 81       	ldd	r24, Y+5	; 0x05

		}
	}

}
    1320:	0f 90       	pop	r0
    1322:	0f 90       	pop	r0
    1324:	0f 90       	pop	r0
    1326:	0f 90       	pop	r0
    1328:	0f 90       	pop	r0
    132a:	cf 91       	pop	r28
    132c:	df 91       	pop	r29
    132e:	08 95       	ret

00001330 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1330:	df 93       	push	r29
    1332:	cf 93       	push	r28
    1334:	00 d0       	rcall	.+0      	; 0x1336 <GPIO_setupPortDirection+0x6>
    1336:	00 d0       	rcall	.+0      	; 0x1338 <GPIO_setupPortDirection+0x8>
    1338:	cd b7       	in	r28, 0x3d	; 61
    133a:	de b7       	in	r29, 0x3e	; 62
    133c:	89 83       	std	Y+1, r24	; 0x01
    133e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1340:	89 81       	ldd	r24, Y+1	; 0x01
    1342:	84 30       	cpi	r24, 0x04	; 4
    1344:	90 f5       	brcc	.+100    	; 0x13aa <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1346:	89 81       	ldd	r24, Y+1	; 0x01
    1348:	28 2f       	mov	r18, r24
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	3c 83       	std	Y+4, r19	; 0x04
    134e:	2b 83       	std	Y+3, r18	; 0x03
    1350:	8b 81       	ldd	r24, Y+3	; 0x03
    1352:	9c 81       	ldd	r25, Y+4	; 0x04
    1354:	81 30       	cpi	r24, 0x01	; 1
    1356:	91 05       	cpc	r25, r1
    1358:	d1 f0       	breq	.+52     	; 0x138e <GPIO_setupPortDirection+0x5e>
    135a:	2b 81       	ldd	r18, Y+3	; 0x03
    135c:	3c 81       	ldd	r19, Y+4	; 0x04
    135e:	22 30       	cpi	r18, 0x02	; 2
    1360:	31 05       	cpc	r19, r1
    1362:	2c f4       	brge	.+10     	; 0x136e <GPIO_setupPortDirection+0x3e>
    1364:	8b 81       	ldd	r24, Y+3	; 0x03
    1366:	9c 81       	ldd	r25, Y+4	; 0x04
    1368:	00 97       	sbiw	r24, 0x00	; 0
    136a:	61 f0       	breq	.+24     	; 0x1384 <GPIO_setupPortDirection+0x54>
    136c:	1e c0       	rjmp	.+60     	; 0x13aa <GPIO_setupPortDirection+0x7a>
    136e:	2b 81       	ldd	r18, Y+3	; 0x03
    1370:	3c 81       	ldd	r19, Y+4	; 0x04
    1372:	22 30       	cpi	r18, 0x02	; 2
    1374:	31 05       	cpc	r19, r1
    1376:	81 f0       	breq	.+32     	; 0x1398 <GPIO_setupPortDirection+0x68>
    1378:	8b 81       	ldd	r24, Y+3	; 0x03
    137a:	9c 81       	ldd	r25, Y+4	; 0x04
    137c:	83 30       	cpi	r24, 0x03	; 3
    137e:	91 05       	cpc	r25, r1
    1380:	81 f0       	breq	.+32     	; 0x13a2 <GPIO_setupPortDirection+0x72>
    1382:	13 c0       	rjmp	.+38     	; 0x13aa <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1384:	ea e3       	ldi	r30, 0x3A	; 58
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	8a 81       	ldd	r24, Y+2	; 0x02
    138a:	80 83       	st	Z, r24
    138c:	0e c0       	rjmp	.+28     	; 0x13aa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    138e:	e7 e3       	ldi	r30, 0x37	; 55
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	8a 81       	ldd	r24, Y+2	; 0x02
    1394:	80 83       	st	Z, r24
    1396:	09 c0       	rjmp	.+18     	; 0x13aa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1398:	e4 e3       	ldi	r30, 0x34	; 52
    139a:	f0 e0       	ldi	r31, 0x00	; 0
    139c:	8a 81       	ldd	r24, Y+2	; 0x02
    139e:	80 83       	st	Z, r24
    13a0:	04 c0       	rjmp	.+8      	; 0x13aa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    13a2:	e1 e3       	ldi	r30, 0x31	; 49
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	8a 81       	ldd	r24, Y+2	; 0x02
    13a8:	80 83       	st	Z, r24
			break;
		}
	}
}
    13aa:	0f 90       	pop	r0
    13ac:	0f 90       	pop	r0
    13ae:	0f 90       	pop	r0
    13b0:	0f 90       	pop	r0
    13b2:	cf 91       	pop	r28
    13b4:	df 91       	pop	r29
    13b6:	08 95       	ret

000013b8 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    13b8:	df 93       	push	r29
    13ba:	cf 93       	push	r28
    13bc:	00 d0       	rcall	.+0      	; 0x13be <GPIO_writePort+0x6>
    13be:	00 d0       	rcall	.+0      	; 0x13c0 <GPIO_writePort+0x8>
    13c0:	cd b7       	in	r28, 0x3d	; 61
    13c2:	de b7       	in	r29, 0x3e	; 62
    13c4:	89 83       	std	Y+1, r24	; 0x01
    13c6:	6a 83       	std	Y+2, r22	; 0x02
	if(port_num >= NUM_OF_PORTS)
    13c8:	89 81       	ldd	r24, Y+1	; 0x01
    13ca:	84 30       	cpi	r24, 0x04	; 4
    13cc:	90 f5       	brcc	.+100    	; 0x1432 <GPIO_writePort+0x7a>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    13ce:	89 81       	ldd	r24, Y+1	; 0x01
    13d0:	28 2f       	mov	r18, r24
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	3c 83       	std	Y+4, r19	; 0x04
    13d6:	2b 83       	std	Y+3, r18	; 0x03
    13d8:	8b 81       	ldd	r24, Y+3	; 0x03
    13da:	9c 81       	ldd	r25, Y+4	; 0x04
    13dc:	81 30       	cpi	r24, 0x01	; 1
    13de:	91 05       	cpc	r25, r1
    13e0:	d1 f0       	breq	.+52     	; 0x1416 <GPIO_writePort+0x5e>
    13e2:	2b 81       	ldd	r18, Y+3	; 0x03
    13e4:	3c 81       	ldd	r19, Y+4	; 0x04
    13e6:	22 30       	cpi	r18, 0x02	; 2
    13e8:	31 05       	cpc	r19, r1
    13ea:	2c f4       	brge	.+10     	; 0x13f6 <GPIO_writePort+0x3e>
    13ec:	8b 81       	ldd	r24, Y+3	; 0x03
    13ee:	9c 81       	ldd	r25, Y+4	; 0x04
    13f0:	00 97       	sbiw	r24, 0x00	; 0
    13f2:	61 f0       	breq	.+24     	; 0x140c <GPIO_writePort+0x54>
    13f4:	1e c0       	rjmp	.+60     	; 0x1432 <GPIO_writePort+0x7a>
    13f6:	2b 81       	ldd	r18, Y+3	; 0x03
    13f8:	3c 81       	ldd	r19, Y+4	; 0x04
    13fa:	22 30       	cpi	r18, 0x02	; 2
    13fc:	31 05       	cpc	r19, r1
    13fe:	81 f0       	breq	.+32     	; 0x1420 <GPIO_writePort+0x68>
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	9c 81       	ldd	r25, Y+4	; 0x04
    1404:	83 30       	cpi	r24, 0x03	; 3
    1406:	91 05       	cpc	r25, r1
    1408:	81 f0       	breq	.+32     	; 0x142a <GPIO_writePort+0x72>
    140a:	13 c0       	rjmp	.+38     	; 0x1432 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    140c:	eb e3       	ldi	r30, 0x3B	; 59
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	8a 81       	ldd	r24, Y+2	; 0x02
    1412:	80 83       	st	Z, r24
    1414:	0e c0       	rjmp	.+28     	; 0x1432 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1416:	e8 e3       	ldi	r30, 0x38	; 56
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	8a 81       	ldd	r24, Y+2	; 0x02
    141c:	80 83       	st	Z, r24
    141e:	09 c0       	rjmp	.+18     	; 0x1432 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1420:	e5 e3       	ldi	r30, 0x35	; 53
    1422:	f0 e0       	ldi	r31, 0x00	; 0
    1424:	8a 81       	ldd	r24, Y+2	; 0x02
    1426:	80 83       	st	Z, r24
    1428:	04 c0       	rjmp	.+8      	; 0x1432 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    142a:	e2 e3       	ldi	r30, 0x32	; 50
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	8a 81       	ldd	r24, Y+2	; 0x02
    1430:	80 83       	st	Z, r24
			break;
		}

	}

}
    1432:	0f 90       	pop	r0
    1434:	0f 90       	pop	r0
    1436:	0f 90       	pop	r0
    1438:	0f 90       	pop	r0
    143a:	cf 91       	pop	r28
    143c:	df 91       	pop	r29
    143e:	08 95       	ret

00001440 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1440:	df 93       	push	r29
    1442:	cf 93       	push	r28
    1444:	00 d0       	rcall	.+0      	; 0x1446 <GPIO_readPort+0x6>
    1446:	00 d0       	rcall	.+0      	; 0x1448 <GPIO_readPort+0x8>
    1448:	cd b7       	in	r28, 0x3d	; 61
    144a:	de b7       	in	r29, 0x3e	; 62
    144c:	89 83       	std	Y+1, r24	; 0x01
	if(port_num >= NUM_OF_PORTS)
    144e:	89 81       	ldd	r24, Y+1	; 0x01
    1450:	84 30       	cpi	r24, 0x04	; 4
    1452:	10 f0       	brcs	.+4      	; 0x1458 <GPIO_readPort+0x18>
	{
		return 0;
    1454:	1c 82       	std	Y+4, r1	; 0x04
    1456:	34 c0       	rjmp	.+104    	; 0x14c0 <GPIO_readPort+0x80>
	}
	else
	{
		switch(port_num)
    1458:	89 81       	ldd	r24, Y+1	; 0x01
    145a:	28 2f       	mov	r18, r24
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	3b 83       	std	Y+3, r19	; 0x03
    1460:	2a 83       	std	Y+2, r18	; 0x02
    1462:	8a 81       	ldd	r24, Y+2	; 0x02
    1464:	9b 81       	ldd	r25, Y+3	; 0x03
    1466:	81 30       	cpi	r24, 0x01	; 1
    1468:	91 05       	cpc	r25, r1
    146a:	d1 f0       	breq	.+52     	; 0x14a0 <GPIO_readPort+0x60>
    146c:	2a 81       	ldd	r18, Y+2	; 0x02
    146e:	3b 81       	ldd	r19, Y+3	; 0x03
    1470:	22 30       	cpi	r18, 0x02	; 2
    1472:	31 05       	cpc	r19, r1
    1474:	2c f4       	brge	.+10     	; 0x1480 <GPIO_readPort+0x40>
    1476:	8a 81       	ldd	r24, Y+2	; 0x02
    1478:	9b 81       	ldd	r25, Y+3	; 0x03
    147a:	00 97       	sbiw	r24, 0x00	; 0
    147c:	61 f0       	breq	.+24     	; 0x1496 <GPIO_readPort+0x56>
    147e:	1f c0       	rjmp	.+62     	; 0x14be <GPIO_readPort+0x7e>
    1480:	2a 81       	ldd	r18, Y+2	; 0x02
    1482:	3b 81       	ldd	r19, Y+3	; 0x03
    1484:	22 30       	cpi	r18, 0x02	; 2
    1486:	31 05       	cpc	r19, r1
    1488:	81 f0       	breq	.+32     	; 0x14aa <GPIO_readPort+0x6a>
    148a:	8a 81       	ldd	r24, Y+2	; 0x02
    148c:	9b 81       	ldd	r25, Y+3	; 0x03
    148e:	83 30       	cpi	r24, 0x03	; 3
    1490:	91 05       	cpc	r25, r1
    1492:	81 f0       	breq	.+32     	; 0x14b4 <GPIO_readPort+0x74>
    1494:	14 c0       	rjmp	.+40     	; 0x14be <GPIO_readPort+0x7e>
		{
		case PORTA_ID:
			return PINA;
    1496:	e9 e3       	ldi	r30, 0x39	; 57
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	90 81       	ld	r25, Z
    149c:	9c 83       	std	Y+4, r25	; 0x04
    149e:	10 c0       	rjmp	.+32     	; 0x14c0 <GPIO_readPort+0x80>
		case PORTB_ID:
			return PINB;
    14a0:	e6 e3       	ldi	r30, 0x36	; 54
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	20 81       	ld	r18, Z
    14a6:	2c 83       	std	Y+4, r18	; 0x04
    14a8:	0b c0       	rjmp	.+22     	; 0x14c0 <GPIO_readPort+0x80>
		case PORTC_ID:
			return PINC;
    14aa:	e3 e3       	ldi	r30, 0x33	; 51
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	30 81       	ld	r19, Z
    14b0:	3c 83       	std	Y+4, r19	; 0x04
    14b2:	06 c0       	rjmp	.+12     	; 0x14c0 <GPIO_readPort+0x80>
		case PORTD_ID:
			return PIND;
    14b4:	e0 e3       	ldi	r30, 0x30	; 48
    14b6:	f0 e0       	ldi	r31, 0x00	; 0
    14b8:	80 81       	ld	r24, Z
    14ba:	8c 83       	std	Y+4, r24	; 0x04
    14bc:	01 c0       	rjmp	.+2      	; 0x14c0 <GPIO_readPort+0x80>
		default:
			return 0;
    14be:	1c 82       	std	Y+4, r1	; 0x04
    14c0:	8c 81       	ldd	r24, Y+4	; 0x04
		}
	}

}
    14c2:	0f 90       	pop	r0
    14c4:	0f 90       	pop	r0
    14c6:	0f 90       	pop	r0
    14c8:	0f 90       	pop	r0
    14ca:	cf 91       	pop	r28
    14cc:	df 91       	pop	r29
    14ce:	08 95       	ret

000014d0 <INTERNAL_EEPROM_writeByte>:
 *              sets the address and data registers, and then triggers the EEPROM write operation.
 *
 *              Assembly instructions are used here to directly manipulate specific registers
 *              to trigger the EEPROM write operation, ensuring precise control over the number of clocks.
 *******************************************************************************/
void INTERNAL_EEPROM_writeByte(uint16 Address, uint8 Data) {
    14d0:	df 93       	push	r29
    14d2:	cf 93       	push	r28
    14d4:	00 d0       	rcall	.+0      	; 0x14d6 <INTERNAL_EEPROM_writeByte+0x6>
    14d6:	0f 92       	push	r0
    14d8:	cd b7       	in	r28, 0x3d	; 61
    14da:	de b7       	in	r29, 0x3e	; 62
    14dc:	9a 83       	std	Y+2, r25	; 0x02
    14de:	89 83       	std	Y+1, r24	; 0x01
    14e0:	6b 83       	std	Y+3, r22	; 0x03
	/* Wait for the completion of any previous write operation */
	while(EECR & (1<<EEWE));
    14e2:	ec e3       	ldi	r30, 0x3C	; 60
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	88 2f       	mov	r24, r24
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	82 70       	andi	r24, 0x02	; 2
    14ee:	90 70       	andi	r25, 0x00	; 0
    14f0:	00 97       	sbiw	r24, 0x00	; 0
    14f2:	b9 f7       	brne	.-18     	; 0x14e2 <INTERNAL_EEPROM_writeByte+0x12>

	/* Set up the address registers */
	EEARL = Address;
    14f4:	ee e3       	ldi	r30, 0x3E	; 62
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	89 81       	ldd	r24, Y+1	; 0x01
    14fa:	80 83       	st	Z, r24
	EEARH = (Address >> 8);
    14fc:	ef e3       	ldi	r30, 0x3F	; 63
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	89 81       	ldd	r24, Y+1	; 0x01
    1502:	9a 81       	ldd	r25, Y+2	; 0x02
    1504:	89 2f       	mov	r24, r25
    1506:	99 27       	eor	r25, r25
    1508:	80 83       	st	Z, r24

	/* Load the data into the data register */
	EEDR = Data;
    150a:	ed e3       	ldi	r30, 0x3D	; 61
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	8b 81       	ldd	r24, Y+3	; 0x03
    1510:	80 83       	st	Z, r24

	/* Start the EEPROM write by setting the EEMWE bit using assembly instruction */
	asm("SBI 0x1C,2");
    1512:	e2 9a       	sbi	0x1c, 2	; 28

	 /* Trigger the write operation by setting the EEWE bit using assembly instruction */
	asm("SBI 0x1C,1");
    1514:	e1 9a       	sbi	0x1c, 1	; 28

}
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	cf 91       	pop	r28
    151e:	df 91       	pop	r29
    1520:	08 95       	ret

00001522 <INTERNAL_EEPROM_readByte>:
 * Description: Reads a single byte of data from a specified address in the internal EEPROM.
 *              The function waits until the EEPROM and the Self-Programming Mode (SPM) are
 *              ready for a new operation, sets the address registers, and triggers the
 *              EEPROM read operation.
 *******************************************************************************/
uint8 INTERNAL_EEPROM_readByte(uint16 Address) {
    1522:	df 93       	push	r29
    1524:	cf 93       	push	r28
    1526:	00 d0       	rcall	.+0      	; 0x1528 <INTERNAL_EEPROM_readByte+0x6>
    1528:	cd b7       	in	r28, 0x3d	; 61
    152a:	de b7       	in	r29, 0x3e	; 62
    152c:	9a 83       	std	Y+2, r25	; 0x02
    152e:	89 83       	std	Y+1, r24	; 0x01
	/* Wait for the completion of any previous write operation */
	while(EECR & (1<<EEWE));
    1530:	ec e3       	ldi	r30, 0x3C	; 60
    1532:	f0 e0       	ldi	r31, 0x00	; 0
    1534:	80 81       	ld	r24, Z
    1536:	88 2f       	mov	r24, r24
    1538:	90 e0       	ldi	r25, 0x00	; 0
    153a:	82 70       	andi	r24, 0x02	; 2
    153c:	90 70       	andi	r25, 0x00	; 0
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	b9 f7       	brne	.-18     	; 0x1530 <INTERNAL_EEPROM_readByte+0xe>

	/* Wait until the Self-Programming Mode (SPM) is ready */
	while(SPMCR & (1<<SPMEN));
    1542:	e7 e5       	ldi	r30, 0x57	; 87
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	80 81       	ld	r24, Z
    1548:	88 2f       	mov	r24, r24
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	81 70       	andi	r24, 0x01	; 1
    154e:	90 70       	andi	r25, 0x00	; 0
    1550:	88 23       	and	r24, r24
    1552:	b9 f7       	brne	.-18     	; 0x1542 <INTERNAL_EEPROM_readByte+0x20>

	/* Set up the address registers */
	EEARL = Address;
    1554:	ee e3       	ldi	r30, 0x3E	; 62
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	89 81       	ldd	r24, Y+1	; 0x01
    155a:	80 83       	st	Z, r24
	EEARH = (Address >> 8);
    155c:	ef e3       	ldi	r30, 0x3F	; 63
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	89 81       	ldd	r24, Y+1	; 0x01
    1562:	9a 81       	ldd	r25, Y+2	; 0x02
    1564:	89 2f       	mov	r24, r25
    1566:	99 27       	eor	r25, r25
    1568:	80 83       	st	Z, r24

	/* Start the EEPROM read by setting the EERE bit */
	SET_BIT(EECR,EERE);
    156a:	ac e3       	ldi	r26, 0x3C	; 60
    156c:	b0 e0       	ldi	r27, 0x00	; 0
    156e:	ec e3       	ldi	r30, 0x3C	; 60
    1570:	f0 e0       	ldi	r31, 0x00	; 0
    1572:	80 81       	ld	r24, Z
    1574:	81 60       	ori	r24, 0x01	; 1
    1576:	8c 93       	st	X, r24

	 /* Return the data from the data register */
	return EEDR;
    1578:	ed e3       	ldi	r30, 0x3D	; 61
    157a:	f0 e0       	ldi	r31, 0x00	; 0
    157c:	80 81       	ld	r24, Z
}
    157e:	0f 90       	pop	r0
    1580:	0f 90       	pop	r0
    1582:	cf 91       	pop	r28
    1584:	df 91       	pop	r29
    1586:	08 95       	ret

00001588 <PWM_Timer0_Start>:
 * Duty Cycle can be changed by updating the value
 * in The Compare Register
 */

void PWM_Timer0_Start(uint8 duty_cycle)
{
    1588:	0f 93       	push	r16
    158a:	1f 93       	push	r17
    158c:	df 93       	push	r29
    158e:	cf 93       	push	r28
    1590:	00 d0       	rcall	.+0      	; 0x1592 <PWM_Timer0_Start+0xa>
    1592:	00 d0       	rcall	.+0      	; 0x1594 <PWM_Timer0_Start+0xc>
    1594:	0f 92       	push	r0
    1596:	cd b7       	in	r28, 0x3d	; 61
    1598:	de b7       	in	r29, 0x3e	; 62
    159a:	8d 83       	std	Y+5, r24	; 0x05
	float32 duty_cycle_percent = (float32)duty_cycle / 100;
    159c:	8d 81       	ldd	r24, Y+5	; 0x05
    159e:	88 2f       	mov	r24, r24
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	a0 e0       	ldi	r26, 0x00	; 0
    15a4:	b0 e0       	ldi	r27, 0x00	; 0
    15a6:	bc 01       	movw	r22, r24
    15a8:	cd 01       	movw	r24, r26
    15aa:	0e 94 49 04 	call	0x892	; 0x892 <__floatunsisf>
    15ae:	dc 01       	movw	r26, r24
    15b0:	cb 01       	movw	r24, r22
    15b2:	bc 01       	movw	r22, r24
    15b4:	cd 01       	movw	r24, r26
    15b6:	20 e0       	ldi	r18, 0x00	; 0
    15b8:	30 e0       	ldi	r19, 0x00	; 0
    15ba:	48 ec       	ldi	r20, 0xC8	; 200
    15bc:	52 e4       	ldi	r21, 0x42	; 66
    15be:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    15c2:	dc 01       	movw	r26, r24
    15c4:	cb 01       	movw	r24, r22
    15c6:	89 83       	std	Y+1, r24	; 0x01
    15c8:	9a 83       	std	Y+2, r25	; 0x02
    15ca:	ab 83       	std	Y+3, r26	; 0x03
    15cc:	bc 83       	std	Y+4, r27	; 0x04

	TCNT0 = 0; //Set Timer Initial value
    15ce:	e2 e5       	ldi	r30, 0x52	; 82
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	10 82       	st	Z, r1

	OCR0  =  duty_cycle_percent * 255; // Set Compare Value
    15d4:	0c e5       	ldi	r16, 0x5C	; 92
    15d6:	10 e0       	ldi	r17, 0x00	; 0
    15d8:	69 81       	ldd	r22, Y+1	; 0x01
    15da:	7a 81       	ldd	r23, Y+2	; 0x02
    15dc:	8b 81       	ldd	r24, Y+3	; 0x03
    15de:	9c 81       	ldd	r25, Y+4	; 0x04
    15e0:	20 e0       	ldi	r18, 0x00	; 0
    15e2:	30 e0       	ldi	r19, 0x00	; 0
    15e4:	4f e7       	ldi	r20, 0x7F	; 127
    15e6:	53 e4       	ldi	r21, 0x43	; 67
    15e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15ec:	dc 01       	movw	r26, r24
    15ee:	cb 01       	movw	r24, r22
    15f0:	bc 01       	movw	r22, r24
    15f2:	cd 01       	movw	r24, r26
    15f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15f8:	dc 01       	movw	r26, r24
    15fa:	cb 01       	movw	r24, r22
    15fc:	f8 01       	movw	r30, r16
    15fe:	80 83       	st	Z, r24

	GPIO_setupPinDirection(PORTB_ID,PIN3_ID,PIN_OUTPUT); //set PB3/OC0 as output pin --> pin where the PWM signal is generated from MC.
    1600:	81 e0       	ldi	r24, 0x01	; 1
    1602:	63 e0       	ldi	r22, 0x03	; 3
    1604:	41 e0       	ldi	r20, 0x01	; 1
    1606:	0e 94 26 07 	call	0xe4c	; 0xe4c <GPIO_setupPinDirection>
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    160a:	e3 e5       	ldi	r30, 0x53	; 83
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	8a e6       	ldi	r24, 0x6A	; 106
    1610:	80 83       	st	Z, r24
}
    1612:	0f 90       	pop	r0
    1614:	0f 90       	pop	r0
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	cf 91       	pop	r28
    161e:	df 91       	pop	r29
    1620:	1f 91       	pop	r17
    1622:	0f 91       	pop	r16
    1624:	08 95       	ret

00001626 <__vector_9>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_OVF_vect)
{
    1626:	1f 92       	push	r1
    1628:	0f 92       	push	r0
    162a:	0f b6       	in	r0, 0x3f	; 63
    162c:	0f 92       	push	r0
    162e:	11 24       	eor	r1, r1
    1630:	2f 93       	push	r18
    1632:	3f 93       	push	r19
    1634:	4f 93       	push	r20
    1636:	5f 93       	push	r21
    1638:	6f 93       	push	r22
    163a:	7f 93       	push	r23
    163c:	8f 93       	push	r24
    163e:	9f 93       	push	r25
    1640:	af 93       	push	r26
    1642:	bf 93       	push	r27
    1644:	ef 93       	push	r30
    1646:	ff 93       	push	r31
    1648:	df 93       	push	r29
    164a:	cf 93       	push	r28
    164c:	cd b7       	in	r28, 0x3d	; 61
    164e:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1650:	80 91 68 01 	lds	r24, 0x0168
    1654:	90 91 69 01 	lds	r25, 0x0169
    1658:	00 97       	sbiw	r24, 0x00	; 0
    165a:	29 f0       	breq	.+10     	; 0x1666 <__vector_9+0x40>
	{
		/* Call the Callback function in the application after overflow */
		(*g_callBackPtr)(); /* Another method to call the function using pointer to function: g_callBackPtr(); */
    165c:	e0 91 68 01 	lds	r30, 0x0168
    1660:	f0 91 69 01 	lds	r31, 0x0169
    1664:	09 95       	icall
	}
}
    1666:	cf 91       	pop	r28
    1668:	df 91       	pop	r29
    166a:	ff 91       	pop	r31
    166c:	ef 91       	pop	r30
    166e:	bf 91       	pop	r27
    1670:	af 91       	pop	r26
    1672:	9f 91       	pop	r25
    1674:	8f 91       	pop	r24
    1676:	7f 91       	pop	r23
    1678:	6f 91       	pop	r22
    167a:	5f 91       	pop	r21
    167c:	4f 91       	pop	r20
    167e:	3f 91       	pop	r19
    1680:	2f 91       	pop	r18
    1682:	0f 90       	pop	r0
    1684:	0f be       	out	0x3f, r0	; 63
    1686:	0f 90       	pop	r0
    1688:	1f 90       	pop	r1
    168a:	18 95       	reti

0000168c <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    168c:	1f 92       	push	r1
    168e:	0f 92       	push	r0
    1690:	0f b6       	in	r0, 0x3f	; 63
    1692:	0f 92       	push	r0
    1694:	11 24       	eor	r1, r1
    1696:	2f 93       	push	r18
    1698:	3f 93       	push	r19
    169a:	4f 93       	push	r20
    169c:	5f 93       	push	r21
    169e:	6f 93       	push	r22
    16a0:	7f 93       	push	r23
    16a2:	8f 93       	push	r24
    16a4:	9f 93       	push	r25
    16a6:	af 93       	push	r26
    16a8:	bf 93       	push	r27
    16aa:	ef 93       	push	r30
    16ac:	ff 93       	push	r31
    16ae:	df 93       	push	r29
    16b0:	cf 93       	push	r28
    16b2:	cd b7       	in	r28, 0x3d	; 61
    16b4:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    16b6:	80 91 68 01 	lds	r24, 0x0168
    16ba:	90 91 69 01 	lds	r25, 0x0169
    16be:	00 97       	sbiw	r24, 0x00	; 0
    16c0:	29 f0       	breq	.+10     	; 0x16cc <__vector_7+0x40>
	{
		/* Call the Callback function in the application after reaching the compare value */
		(*g_callBackPtr)(); /* Another method to call the function using pointer to function: g_callBackPtr(); */
    16c2:	e0 91 68 01 	lds	r30, 0x0168
    16c6:	f0 91 69 01 	lds	r31, 0x0169
    16ca:	09 95       	icall
	}
}
    16cc:	cf 91       	pop	r28
    16ce:	df 91       	pop	r29
    16d0:	ff 91       	pop	r31
    16d2:	ef 91       	pop	r30
    16d4:	bf 91       	pop	r27
    16d6:	af 91       	pop	r26
    16d8:	9f 91       	pop	r25
    16da:	8f 91       	pop	r24
    16dc:	7f 91       	pop	r23
    16de:	6f 91       	pop	r22
    16e0:	5f 91       	pop	r21
    16e2:	4f 91       	pop	r20
    16e4:	3f 91       	pop	r19
    16e6:	2f 91       	pop	r18
    16e8:	0f 90       	pop	r0
    16ea:	0f be       	out	0x3f, r0	; 63
    16ec:	0f 90       	pop	r0
    16ee:	1f 90       	pop	r1
    16f0:	18 95       	reti

000016f2 <Timer1_init>:
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void Timer1_init(const Timer1_ConfigType * Config_Ptr)
{
    16f2:	df 93       	push	r29
    16f4:	cf 93       	push	r28
    16f6:	00 d0       	rcall	.+0      	; 0x16f8 <Timer1_init+0x6>
    16f8:	cd b7       	in	r28, 0x3d	; 61
    16fa:	de b7       	in	r29, 0x3e	; 62
    16fc:	9a 83       	std	Y+2, r25	; 0x02
    16fe:	89 83       	std	Y+1, r24	; 0x01
	/* Null pointer check */
	if (Config_Ptr == NULL_PTR)
    1700:	89 81       	ldd	r24, Y+1	; 0x01
    1702:	9a 81       	ldd	r25, Y+2	; 0x02
    1704:	00 97       	sbiw	r24, 0x00	; 0
    1706:	d9 f1       	breq	.+118    	; 0x177e <Timer1_init+0x8c>
	{
		return;
	}

	/* Configure Timer1 Control Registers */
	TCCR1A = (1<<FOC1A);
    1708:	ef e4       	ldi	r30, 0x4F	; 79
    170a:	f0 e0       	ldi	r31, 0x00	; 0
    170c:	88 e0       	ldi	r24, 0x08	; 8
    170e:	80 83       	st	Z, r24
	TCCR1B = (Config_Ptr->mode << WGM12);
    1710:	ae e4       	ldi	r26, 0x4E	; 78
    1712:	b0 e0       	ldi	r27, 0x00	; 0
    1714:	e9 81       	ldd	r30, Y+1	; 0x01
    1716:	fa 81       	ldd	r31, Y+2	; 0x02
    1718:	85 81       	ldd	r24, Z+5	; 0x05
    171a:	88 0f       	add	r24, r24
    171c:	88 0f       	add	r24, r24
    171e:	88 0f       	add	r24, r24
    1720:	8c 93       	st	X, r24
	TCCR1B |= (Config_Ptr->prescaler);
    1722:	ae e4       	ldi	r26, 0x4E	; 78
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	ee e4       	ldi	r30, 0x4E	; 78
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	90 81       	ld	r25, Z
    172c:	e9 81       	ldd	r30, Y+1	; 0x01
    172e:	fa 81       	ldd	r31, Y+2	; 0x02
    1730:	84 81       	ldd	r24, Z+4	; 0x04
    1732:	89 2b       	or	r24, r25
    1734:	8c 93       	st	X, r24

	/* Set Timer1 initial value */
	TCNT1 = Config_Ptr->initial_value;
    1736:	ac e4       	ldi	r26, 0x4C	; 76
    1738:	b0 e0       	ldi	r27, 0x00	; 0
    173a:	e9 81       	ldd	r30, Y+1	; 0x01
    173c:	fa 81       	ldd	r31, Y+2	; 0x02
    173e:	80 81       	ld	r24, Z
    1740:	91 81       	ldd	r25, Z+1	; 0x01
    1742:	11 96       	adiw	r26, 0x01	; 1
    1744:	9c 93       	st	X, r25
    1746:	8e 93       	st	-X, r24

	if (Config_Ptr->mode == COMPARE_MODE)
    1748:	e9 81       	ldd	r30, Y+1	; 0x01
    174a:	fa 81       	ldd	r31, Y+2	; 0x02
    174c:	85 81       	ldd	r24, Z+5	; 0x05
    174e:	81 30       	cpi	r24, 0x01	; 1
    1750:	71 f4       	brne	.+28     	; 0x176e <Timer1_init+0x7c>
	{
		/* Set compare value */
		OCR1A = Config_Ptr->compare_value;
    1752:	aa e4       	ldi	r26, 0x4A	; 74
    1754:	b0 e0       	ldi	r27, 0x00	; 0
    1756:	e9 81       	ldd	r30, Y+1	; 0x01
    1758:	fa 81       	ldd	r31, Y+2	; 0x02
    175a:	82 81       	ldd	r24, Z+2	; 0x02
    175c:	93 81       	ldd	r25, Z+3	; 0x03
    175e:	11 96       	adiw	r26, 0x01	; 1
    1760:	9c 93       	st	X, r25
    1762:	8e 93       	st	-X, r24

		/* Enable Compare Match Interrupt */
		TIMSK = (1<<OCIE1A);
    1764:	e9 e5       	ldi	r30, 0x59	; 89
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	80 e1       	ldi	r24, 0x10	; 16
    176a:	80 83       	st	Z, r24
    176c:	04 c0       	rjmp	.+8      	; 0x1776 <Timer1_init+0x84>
	}
	else
	{
		/* Enable Overflow Interrupt */
		TIMSK = (1<<TOIE1);
    176e:	e9 e5       	ldi	r30, 0x59	; 89
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	84 e0       	ldi	r24, 0x04	; 4
    1774:	80 83       	st	Z, r24
	}

	/* Clear any pending interrupts */
	TIFR = (1<<OCF1A) | (1<<TOV1);
    1776:	e8 e5       	ldi	r30, 0x58	; 88
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	84 e1       	ldi	r24, 0x14	; 20
    177c:	80 83       	st	Z, r24
}
    177e:	0f 90       	pop	r0
    1780:	0f 90       	pop	r0
    1782:	cf 91       	pop	r28
    1784:	df 91       	pop	r29
    1786:	08 95       	ret

00001788 <Timer1_deInit>:

void Timer1_deInit(void)
{
    1788:	df 93       	push	r29
    178a:	cf 93       	push	r28
    178c:	cd b7       	in	r28, 0x3d	; 61
    178e:	de b7       	in	r29, 0x3e	; 62
	/* Disable Timer1 and clear all its registers */
	TCCR1A = 0;
    1790:	ef e4       	ldi	r30, 0x4F	; 79
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	10 82       	st	Z, r1
	TCCR1B = 0;
    1796:	ee e4       	ldi	r30, 0x4E	; 78
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	10 82       	st	Z, r1
	TCNT1 = 0;
    179c:	ec e4       	ldi	r30, 0x4C	; 76
    179e:	f0 e0       	ldi	r31, 0x00	; 0
    17a0:	11 82       	std	Z+1, r1	; 0x01
    17a2:	10 82       	st	Z, r1
	OCR1A = 0;
    17a4:	ea e4       	ldi	r30, 0x4A	; 74
    17a6:	f0 e0       	ldi	r31, 0x00	; 0
    17a8:	11 82       	std	Z+1, r1	; 0x01
    17aa:	10 82       	st	Z, r1

	/* Disable Timer1 Interrupts */
	TIMSK = 0;
    17ac:	e9 e5       	ldi	r30, 0x59	; 89
    17ae:	f0 e0       	ldi	r31, 0x00	; 0
    17b0:	10 82       	st	Z, r1
}
    17b2:	cf 91       	pop	r28
    17b4:	df 91       	pop	r29
    17b6:	08 95       	ret

000017b8 <Timer1_setCallBack>:

void Timer1_setCallBack(void(*a_ptr)(void))
{
    17b8:	df 93       	push	r29
    17ba:	cf 93       	push	r28
    17bc:	00 d0       	rcall	.+0      	; 0x17be <Timer1_setCallBack+0x6>
    17be:	cd b7       	in	r28, 0x3d	; 61
    17c0:	de b7       	in	r29, 0x3e	; 62
    17c2:	9a 83       	std	Y+2, r25	; 0x02
    17c4:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Callback function in a global variable */
	g_callBackPtr = a_ptr;
    17c6:	89 81       	ldd	r24, Y+1	; 0x01
    17c8:	9a 81       	ldd	r25, Y+2	; 0x02
    17ca:	90 93 69 01 	sts	0x0169, r25
    17ce:	80 93 68 01 	sts	0x0168, r24
}
    17d2:	0f 90       	pop	r0
    17d4:	0f 90       	pop	r0
    17d6:	cf 91       	pop	r28
    17d8:	df 91       	pop	r29
    17da:	08 95       	ret

000017dc <TWI_init>:
#include "twi.h"
#include "..\common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    17dc:	df 93       	push	r29
    17de:	cf 93       	push	r28
    17e0:	00 d0       	rcall	.+0      	; 0x17e2 <TWI_init+0x6>
    17e2:	cd b7       	in	r28, 0x3d	; 61
    17e4:	de b7       	in	r29, 0x3e	; 62
    17e6:	9a 83       	std	Y+2, r25	; 0x02
    17e8:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = Config_Ptr->bit_rate;
    17ea:	a0 e2       	ldi	r26, 0x20	; 32
    17ec:	b0 e0       	ldi	r27, 0x00	; 0
    17ee:	e9 81       	ldd	r30, Y+1	; 0x01
    17f0:	fa 81       	ldd	r31, Y+2	; 0x02
    17f2:	81 81       	ldd	r24, Z+1	; 0x01
    17f4:	8c 93       	st	X, r24
	TWSR = 0x00;
    17f6:	e1 e2       	ldi	r30, 0x21	; 33
    17f8:	f0 e0       	ldi	r31, 0x00	; 0
    17fa:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = (Config_Ptr->address<<1); // my address = 0x01 :)
    17fc:	a2 e2       	ldi	r26, 0x22	; 34
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	e9 81       	ldd	r30, Y+1	; 0x01
    1802:	fa 81       	ldd	r31, Y+2	; 0x02
    1804:	80 81       	ld	r24, Z
    1806:	88 0f       	add	r24, r24
    1808:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    180a:	e6 e5       	ldi	r30, 0x56	; 86
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	84 e0       	ldi	r24, 0x04	; 4
    1810:	80 83       	st	Z, r24
}
    1812:	0f 90       	pop	r0
    1814:	0f 90       	pop	r0
    1816:	cf 91       	pop	r28
    1818:	df 91       	pop	r29
    181a:	08 95       	ret

0000181c <TWI_start>:

void TWI_start(void)
{
    181c:	df 93       	push	r29
    181e:	cf 93       	push	r28
    1820:	cd b7       	in	r28, 0x3d	; 61
    1822:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1824:	e6 e5       	ldi	r30, 0x56	; 86
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	84 ea       	ldi	r24, 0xA4	; 164
    182a:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    182c:	e6 e5       	ldi	r30, 0x56	; 86
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	80 81       	ld	r24, Z
    1832:	88 23       	and	r24, r24
    1834:	dc f7       	brge	.-10     	; 0x182c <TWI_start+0x10>
}
    1836:	cf 91       	pop	r28
    1838:	df 91       	pop	r29
    183a:	08 95       	ret

0000183c <TWI_stop>:

void TWI_stop(void)
{
    183c:	df 93       	push	r29
    183e:	cf 93       	push	r28
    1840:	cd b7       	in	r28, 0x3d	; 61
    1842:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1844:	e6 e5       	ldi	r30, 0x56	; 86
    1846:	f0 e0       	ldi	r31, 0x00	; 0
    1848:	84 e9       	ldi	r24, 0x94	; 148
    184a:	80 83       	st	Z, r24
}
    184c:	cf 91       	pop	r28
    184e:	df 91       	pop	r29
    1850:	08 95       	ret

00001852 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1852:	df 93       	push	r29
    1854:	cf 93       	push	r28
    1856:	0f 92       	push	r0
    1858:	cd b7       	in	r28, 0x3d	; 61
    185a:	de b7       	in	r29, 0x3e	; 62
    185c:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    185e:	e3 e2       	ldi	r30, 0x23	; 35
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	89 81       	ldd	r24, Y+1	; 0x01
    1864:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1866:	e6 e5       	ldi	r30, 0x56	; 86
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	84 e8       	ldi	r24, 0x84	; 132
    186c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    186e:	e6 e5       	ldi	r30, 0x56	; 86
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	80 81       	ld	r24, Z
    1874:	88 23       	and	r24, r24
    1876:	dc f7       	brge	.-10     	; 0x186e <TWI_writeByte+0x1c>
}
    1878:	0f 90       	pop	r0
    187a:	cf 91       	pop	r28
    187c:	df 91       	pop	r29
    187e:	08 95       	ret

00001880 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1880:	df 93       	push	r29
    1882:	cf 93       	push	r28
    1884:	cd b7       	in	r28, 0x3d	; 61
    1886:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1888:	e6 e5       	ldi	r30, 0x56	; 86
    188a:	f0 e0       	ldi	r31, 0x00	; 0
    188c:	84 ec       	ldi	r24, 0xC4	; 196
    188e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1890:	e6 e5       	ldi	r30, 0x56	; 86
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	88 23       	and	r24, r24
    1898:	dc f7       	brge	.-10     	; 0x1890 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    189a:	e3 e2       	ldi	r30, 0x23	; 35
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
}
    18a0:	cf 91       	pop	r28
    18a2:	df 91       	pop	r29
    18a4:	08 95       	ret

000018a6 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    18a6:	df 93       	push	r29
    18a8:	cf 93       	push	r28
    18aa:	cd b7       	in	r28, 0x3d	; 61
    18ac:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    18ae:	e6 e5       	ldi	r30, 0x56	; 86
    18b0:	f0 e0       	ldi	r31, 0x00	; 0
    18b2:	84 e8       	ldi	r24, 0x84	; 132
    18b4:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    18b6:	e6 e5       	ldi	r30, 0x56	; 86
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	88 23       	and	r24, r24
    18be:	dc f7       	brge	.-10     	; 0x18b6 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    18c0:	e3 e2       	ldi	r30, 0x23	; 35
    18c2:	f0 e0       	ldi	r31, 0x00	; 0
    18c4:	80 81       	ld	r24, Z
}
    18c6:	cf 91       	pop	r28
    18c8:	df 91       	pop	r29
    18ca:	08 95       	ret

000018cc <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    18cc:	df 93       	push	r29
    18ce:	cf 93       	push	r28
    18d0:	0f 92       	push	r0
    18d2:	cd b7       	in	r28, 0x3d	; 61
    18d4:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    18d6:	e1 e2       	ldi	r30, 0x21	; 33
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	88 7f       	andi	r24, 0xF8	; 248
    18de:	89 83       	std	Y+1, r24	; 0x01
    return status;
    18e0:	89 81       	ldd	r24, Y+1	; 0x01
}
    18e2:	0f 90       	pop	r0
    18e4:	cf 91       	pop	r28
    18e6:	df 91       	pop	r29
    18e8:	08 95       	ret

000018ea <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    18ea:	df 93       	push	r29
    18ec:	cf 93       	push	r28
    18ee:	00 d0       	rcall	.+0      	; 0x18f0 <UART_init+0x6>
    18f0:	00 d0       	rcall	.+0      	; 0x18f2 <UART_init+0x8>
    18f2:	cd b7       	in	r28, 0x3d	; 61
    18f4:	de b7       	in	r29, 0x3e	; 62
    18f6:	9c 83       	std	Y+4, r25	; 0x04
    18f8:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    18fa:	1a 82       	std	Y+2, r1	; 0x02
    18fc:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    18fe:	eb e2       	ldi	r30, 0x2B	; 43
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	82 e0       	ldi	r24, 0x02	; 2
    1904:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1906:	ea e2       	ldi	r30, 0x2A	; 42
    1908:	f0 e0       	ldi	r31, 0x00	; 0
    190a:	88 e1       	ldi	r24, 0x18	; 24
    190c:	80 83       	st	Z, r24
	UCSRB |= ((Config_Ptr->bit_data >> 2)<<UCSZ2);
    190e:	aa e2       	ldi	r26, 0x2A	; 42
    1910:	b0 e0       	ldi	r27, 0x00	; 0
    1912:	ea e2       	ldi	r30, 0x2A	; 42
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	80 81       	ld	r24, Z
    1918:	28 2f       	mov	r18, r24
    191a:	eb 81       	ldd	r30, Y+3	; 0x03
    191c:	fc 81       	ldd	r31, Y+4	; 0x04
    191e:	80 81       	ld	r24, Z
    1920:	86 95       	lsr	r24
    1922:	86 95       	lsr	r24
    1924:	88 2f       	mov	r24, r24
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	88 0f       	add	r24, r24
    192a:	99 1f       	adc	r25, r25
    192c:	88 0f       	add	r24, r24
    192e:	99 1f       	adc	r25, r25
    1930:	82 2b       	or	r24, r18
    1932:	8c 93       	st	X, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) | ((Config_Ptr->bit_data & 0x03)<<1) | ((Config_Ptr->stop_bit)<<USBS);
    1934:	a0 e4       	ldi	r26, 0x40	; 64
    1936:	b0 e0       	ldi	r27, 0x00	; 0
    1938:	eb 81       	ldd	r30, Y+3	; 0x03
    193a:	fc 81       	ldd	r31, Y+4	; 0x04
    193c:	80 81       	ld	r24, Z
    193e:	88 2f       	mov	r24, r24
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	83 70       	andi	r24, 0x03	; 3
    1944:	90 70       	andi	r25, 0x00	; 0
    1946:	88 0f       	add	r24, r24
    1948:	99 1f       	adc	r25, r25
    194a:	28 2f       	mov	r18, r24
    194c:	20 68       	ori	r18, 0x80	; 128
    194e:	eb 81       	ldd	r30, Y+3	; 0x03
    1950:	fc 81       	ldd	r31, Y+4	; 0x04
    1952:	82 81       	ldd	r24, Z+2	; 0x02
    1954:	88 2f       	mov	r24, r24
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	88 0f       	add	r24, r24
    195a:	99 1f       	adc	r25, r25
    195c:	88 0f       	add	r24, r24
    195e:	99 1f       	adc	r25, r25
    1960:	88 0f       	add	r24, r24
    1962:	99 1f       	adc	r25, r25
    1964:	82 2b       	or	r24, r18
    1966:	8c 93       	st	X, r24
	UCSRC |= (Config_Ptr->parity<<4);
    1968:	a0 e4       	ldi	r26, 0x40	; 64
    196a:	b0 e0       	ldi	r27, 0x00	; 0
    196c:	e0 e4       	ldi	r30, 0x40	; 64
    196e:	f0 e0       	ldi	r31, 0x00	; 0
    1970:	80 81       	ld	r24, Z
    1972:	28 2f       	mov	r18, r24
    1974:	eb 81       	ldd	r30, Y+3	; 0x03
    1976:	fc 81       	ldd	r31, Y+4	; 0x04
    1978:	81 81       	ldd	r24, Z+1	; 0x01
    197a:	88 2f       	mov	r24, r24
    197c:	90 e0       	ldi	r25, 0x00	; 0
    197e:	82 95       	swap	r24
    1980:	92 95       	swap	r25
    1982:	90 7f       	andi	r25, 0xF0	; 240
    1984:	98 27       	eor	r25, r24
    1986:	80 7f       	andi	r24, 0xF0	; 240
    1988:	98 27       	eor	r25, r24
    198a:	82 2b       	or	r24, r18
    198c:	8c 93       	st	X, r24
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    198e:	eb 81       	ldd	r30, Y+3	; 0x03
    1990:	fc 81       	ldd	r31, Y+4	; 0x04
    1992:	83 81       	ldd	r24, Z+3	; 0x03
    1994:	94 81       	ldd	r25, Z+4	; 0x04
    1996:	a5 81       	ldd	r26, Z+5	; 0x05
    1998:	b6 81       	ldd	r27, Z+6	; 0x06
    199a:	88 0f       	add	r24, r24
    199c:	99 1f       	adc	r25, r25
    199e:	aa 1f       	adc	r26, r26
    19a0:	bb 1f       	adc	r27, r27
    19a2:	88 0f       	add	r24, r24
    19a4:	99 1f       	adc	r25, r25
    19a6:	aa 1f       	adc	r26, r26
    19a8:	bb 1f       	adc	r27, r27
    19aa:	88 0f       	add	r24, r24
    19ac:	99 1f       	adc	r25, r25
    19ae:	aa 1f       	adc	r26, r26
    19b0:	bb 1f       	adc	r27, r27
    19b2:	9c 01       	movw	r18, r24
    19b4:	ad 01       	movw	r20, r26
    19b6:	80 e4       	ldi	r24, 0x40	; 64
    19b8:	92 e4       	ldi	r25, 0x42	; 66
    19ba:	af e0       	ldi	r26, 0x0F	; 15
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	bc 01       	movw	r22, r24
    19c0:	cd 01       	movw	r24, r26
    19c2:	0e 94 26 10 	call	0x204c	; 0x204c <__udivmodsi4>
    19c6:	da 01       	movw	r26, r20
    19c8:	c9 01       	movw	r24, r18
    19ca:	01 97       	sbiw	r24, 0x01	; 1
    19cc:	9a 83       	std	Y+2, r25	; 0x02
    19ce:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    19d0:	e0 e4       	ldi	r30, 0x40	; 64
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	9a 81       	ldd	r25, Y+2	; 0x02
    19d8:	89 2f       	mov	r24, r25
    19da:	99 27       	eor	r25, r25
    19dc:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    19de:	e9 e2       	ldi	r30, 0x29	; 41
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	89 81       	ldd	r24, Y+1	; 0x01
    19e4:	80 83       	st	Z, r24
}
    19e6:	0f 90       	pop	r0
    19e8:	0f 90       	pop	r0
    19ea:	0f 90       	pop	r0
    19ec:	0f 90       	pop	r0
    19ee:	cf 91       	pop	r28
    19f0:	df 91       	pop	r29
    19f2:	08 95       	ret

000019f4 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    19f4:	df 93       	push	r29
    19f6:	cf 93       	push	r28
    19f8:	0f 92       	push	r0
    19fa:	cd b7       	in	r28, 0x3d	; 61
    19fc:	de b7       	in	r29, 0x3e	; 62
    19fe:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1a00:	eb e2       	ldi	r30, 0x2B	; 43
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	80 81       	ld	r24, Z
    1a06:	88 2f       	mov	r24, r24
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	80 72       	andi	r24, 0x20	; 32
    1a0c:	90 70       	andi	r25, 0x00	; 0
    1a0e:	00 97       	sbiw	r24, 0x00	; 0
    1a10:	b9 f3       	breq	.-18     	; 0x1a00 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    1a12:	ec e2       	ldi	r30, 0x2C	; 44
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	89 81       	ldd	r24, Y+1	; 0x01
    1a18:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    1a1a:	0f 90       	pop	r0
    1a1c:	cf 91       	pop	r28
    1a1e:	df 91       	pop	r29
    1a20:	08 95       	ret

00001a22 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    1a22:	df 93       	push	r29
    1a24:	cf 93       	push	r28
    1a26:	cd b7       	in	r28, 0x3d	; 61
    1a28:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1a2a:	eb e2       	ldi	r30, 0x2B	; 43
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	80 81       	ld	r24, Z
    1a30:	88 23       	and	r24, r24
    1a32:	dc f7       	brge	.-10     	; 0x1a2a <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    1a34:	ec e2       	ldi	r30, 0x2C	; 44
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
}
    1a3a:	cf 91       	pop	r28
    1a3c:	df 91       	pop	r29
    1a3e:	08 95       	ret

00001a40 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1a40:	df 93       	push	r29
    1a42:	cf 93       	push	r28
    1a44:	00 d0       	rcall	.+0      	; 0x1a46 <UART_sendString+0x6>
    1a46:	0f 92       	push	r0
    1a48:	cd b7       	in	r28, 0x3d	; 61
    1a4a:	de b7       	in	r29, 0x3e	; 62
    1a4c:	9b 83       	std	Y+3, r25	; 0x03
    1a4e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1a50:	19 82       	std	Y+1, r1	; 0x01
    1a52:	0e c0       	rjmp	.+28     	; 0x1a70 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    1a54:	89 81       	ldd	r24, Y+1	; 0x01
    1a56:	28 2f       	mov	r18, r24
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a5e:	fc 01       	movw	r30, r24
    1a60:	e2 0f       	add	r30, r18
    1a62:	f3 1f       	adc	r31, r19
    1a64:	80 81       	ld	r24, Z
    1a66:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <UART_sendByte>
		i++;
    1a6a:	89 81       	ldd	r24, Y+1	; 0x01
    1a6c:	8f 5f       	subi	r24, 0xFF	; 255
    1a6e:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    1a70:	89 81       	ldd	r24, Y+1	; 0x01
    1a72:	28 2f       	mov	r18, r24
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	8a 81       	ldd	r24, Y+2	; 0x02
    1a78:	9b 81       	ldd	r25, Y+3	; 0x03
    1a7a:	fc 01       	movw	r30, r24
    1a7c:	e2 0f       	add	r30, r18
    1a7e:	f3 1f       	adc	r31, r19
    1a80:	80 81       	ld	r24, Z
    1a82:	88 23       	and	r24, r24
    1a84:	39 f7       	brne	.-50     	; 0x1a54 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    1a86:	0f 90       	pop	r0
    1a88:	0f 90       	pop	r0
    1a8a:	0f 90       	pop	r0
    1a8c:	cf 91       	pop	r28
    1a8e:	df 91       	pop	r29
    1a90:	08 95       	ret

00001a92 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    1a92:	0f 93       	push	r16
    1a94:	1f 93       	push	r17
    1a96:	df 93       	push	r29
    1a98:	cf 93       	push	r28
    1a9a:	00 d0       	rcall	.+0      	; 0x1a9c <UART_receiveString+0xa>
    1a9c:	0f 92       	push	r0
    1a9e:	cd b7       	in	r28, 0x3d	; 61
    1aa0:	de b7       	in	r29, 0x3e	; 62
    1aa2:	9b 83       	std	Y+3, r25	; 0x03
    1aa4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1aa6:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	28 2f       	mov	r18, r24
    1aac:	30 e0       	ldi	r19, 0x00	; 0
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ab2:	8c 01       	movw	r16, r24
    1ab4:	02 0f       	add	r16, r18
    1ab6:	13 1f       	adc	r17, r19
    1ab8:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <UART_recieveByte>
    1abc:	f8 01       	movw	r30, r16
    1abe:	80 83       	st	Z, r24
    1ac0:	0f c0       	rjmp	.+30     	; 0x1ae0 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    1ac2:	89 81       	ldd	r24, Y+1	; 0x01
    1ac4:	8f 5f       	subi	r24, 0xFF	; 255
    1ac6:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    1ac8:	89 81       	ldd	r24, Y+1	; 0x01
    1aca:	28 2f       	mov	r18, r24
    1acc:	30 e0       	ldi	r19, 0x00	; 0
    1ace:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ad2:	8c 01       	movw	r16, r24
    1ad4:	02 0f       	add	r16, r18
    1ad6:	13 1f       	adc	r17, r19
    1ad8:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <UART_recieveByte>
    1adc:	f8 01       	movw	r30, r16
    1ade:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    1ae0:	89 81       	ldd	r24, Y+1	; 0x01
    1ae2:	28 2f       	mov	r18, r24
    1ae4:	30 e0       	ldi	r19, 0x00	; 0
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	9b 81       	ldd	r25, Y+3	; 0x03
    1aea:	fc 01       	movw	r30, r24
    1aec:	e2 0f       	add	r30, r18
    1aee:	f3 1f       	adc	r31, r19
    1af0:	80 81       	ld	r24, Z
    1af2:	83 32       	cpi	r24, 0x23	; 35
    1af4:	31 f7       	brne	.-52     	; 0x1ac2 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    1af6:	89 81       	ldd	r24, Y+1	; 0x01
    1af8:	28 2f       	mov	r18, r24
    1afa:	30 e0       	ldi	r19, 0x00	; 0
    1afc:	8a 81       	ldd	r24, Y+2	; 0x02
    1afe:	9b 81       	ldd	r25, Y+3	; 0x03
    1b00:	fc 01       	movw	r30, r24
    1b02:	e2 0f       	add	r30, r18
    1b04:	f3 1f       	adc	r31, r19
    1b06:	10 82       	st	Z, r1
}
    1b08:	0f 90       	pop	r0
    1b0a:	0f 90       	pop	r0
    1b0c:	0f 90       	pop	r0
    1b0e:	cf 91       	pop	r28
    1b10:	df 91       	pop	r29
    1b12:	1f 91       	pop	r17
    1b14:	0f 91       	pop	r16
    1b16:	08 95       	ret

00001b18 <BUTTON_init>:
 * Return value: None
 * Description: Initializes the specified button's pin as an input pin.
 *              The configuration is based on the provided Button_ConfigType structure,
 *              which includes the port number and pin number.
 *******************************************************************************/
void BUTTON_init(const Button_ConfigType* Config_Ptr) {
    1b18:	df 93       	push	r29
    1b1a:	cf 93       	push	r28
    1b1c:	00 d0       	rcall	.+0      	; 0x1b1e <BUTTON_init+0x6>
    1b1e:	cd b7       	in	r28, 0x3d	; 61
    1b20:	de b7       	in	r29, 0x3e	; 62
    1b22:	9a 83       	std	Y+2, r25	; 0x02
    1b24:	89 83       	std	Y+1, r24	; 0x01
	/* Set up the pin as an input pin using the provided configuration */
	GPIO_setupPinDirection(Config_Ptr->portNum, Config_Ptr->pinNum, PIN_INPUT);
    1b26:	e9 81       	ldd	r30, Y+1	; 0x01
    1b28:	fa 81       	ldd	r31, Y+2	; 0x02
    1b2a:	81 81       	ldd	r24, Z+1	; 0x01
    1b2c:	e9 81       	ldd	r30, Y+1	; 0x01
    1b2e:	fa 81       	ldd	r31, Y+2	; 0x02
    1b30:	90 81       	ld	r25, Z
    1b32:	69 2f       	mov	r22, r25
    1b34:	40 e0       	ldi	r20, 0x00	; 0
    1b36:	0e 94 26 07 	call	0xe4c	; 0xe4c <GPIO_setupPinDirection>

}
    1b3a:	0f 90       	pop	r0
    1b3c:	0f 90       	pop	r0
    1b3e:	cf 91       	pop	r28
    1b40:	df 91       	pop	r29
    1b42:	08 95       	ret

00001b44 <BUTTON_getStates>:
 * Parameters (out): uint8 - The state of the button (0 if not pressed, 1 if pressed)
 * Return value: uint8 - The current state of the button
 * Description: Reads the current logic level of the button pin to determine
 *              if the button is pressed (logic high) or not pressed (logic low).
 *******************************************************************************/
uint8 BUTTON_getStates(uint8 PortNum, uint8 PinNum) {
    1b44:	df 93       	push	r29
    1b46:	cf 93       	push	r28
    1b48:	00 d0       	rcall	.+0      	; 0x1b4a <BUTTON_getStates+0x6>
    1b4a:	0f 92       	push	r0
    1b4c:	cd b7       	in	r28, 0x3d	; 61
    1b4e:	de b7       	in	r29, 0x3e	; 62
    1b50:	8a 83       	std	Y+2, r24	; 0x02
    1b52:	6b 83       	std	Y+3, r22	; 0x03
	/* Read and return the state of the button (pressed or not pressed) */
	uint8 state = GPIO_readPin(PortNum, PinNum);
    1b54:	8a 81       	ldd	r24, Y+2	; 0x02
    1b56:	6b 81       	ldd	r22, Y+3	; 0x03
    1b58:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <GPIO_readPin>
    1b5c:	89 83       	std	Y+1, r24	; 0x01
	return state;
    1b5e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b60:	0f 90       	pop	r0
    1b62:	0f 90       	pop	r0
    1b64:	0f 90       	pop	r0
    1b66:	cf 91       	pop	r28
    1b68:	df 91       	pop	r29
    1b6a:	08 95       	ret

00001b6c <DcMotor_Init>:
 * 	 The Function responsible for setup the direction for the two motor pins through the GPIO driver.
 * 	 Stop at the DC-Motor at the beginning through the GPIO driver.
 * Inputs: None
 * Return: None
 */
void DcMotor_Init(void){
    1b6c:	df 93       	push	r29
    1b6e:	cf 93       	push	r28
    1b70:	cd b7       	in	r28, 0x3d	; 61
    1b72:	de b7       	in	r29, 0x3e	; 62

	GPIO_setupPinDirection(DC_MOTOR_INPUT_1_PORT,DC_MOTOR_INPUT_1_PIN,PIN_OUTPUT);
    1b74:	81 e0       	ldi	r24, 0x01	; 1
    1b76:	61 e0       	ldi	r22, 0x01	; 1
    1b78:	41 e0       	ldi	r20, 0x01	; 1
    1b7a:	0e 94 26 07 	call	0xe4c	; 0xe4c <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_INPUT_2_PORT,DC_MOTOR_INPUT_2_PIN,PIN_OUTPUT);
    1b7e:	81 e0       	ldi	r24, 0x01	; 1
    1b80:	62 e0       	ldi	r22, 0x02	; 2
    1b82:	41 e0       	ldi	r20, 0x01	; 1
    1b84:	0e 94 26 07 	call	0xe4c	; 0xe4c <GPIO_setupPinDirection>
	GPIO_writePin(DC_MOTOR_INPUT_1_PORT,DC_MOTOR_INPUT_1_PIN,LOGIC_LOW);
    1b88:	81 e0       	ldi	r24, 0x01	; 1
    1b8a:	61 e0       	ldi	r22, 0x01	; 1
    1b8c:	40 e0       	ldi	r20, 0x00	; 0
    1b8e:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_INPUT_2_PORT,DC_MOTOR_INPUT_2_PIN,LOGIC_LOW);
    1b92:	81 e0       	ldi	r24, 0x01	; 1
    1b94:	62 e0       	ldi	r22, 0x02	; 2
    1b96:	40 e0       	ldi	r20, 0x00	; 0
    1b98:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
}
    1b9c:	cf 91       	pop	r28
    1b9e:	df 91       	pop	r29
    1ba0:	08 95       	ret

00001ba2 <DcMotor_Rotate>:
 * Inputs:
 *	 state: The required DC Motor state, it should be CW or A-CW or stop. DcMotor_State data type should be declared as enum or uint8.
 *	 speed: decimal value for the required motor speed, it should be from 0  100. For example, if the input is 50, The motor should rotate with 50% of its maximum speed.
 Return: None
*/
void DcMotor_Rotate(DcMotor_State state,uint8 speed){
    1ba2:	df 93       	push	r29
    1ba4:	cf 93       	push	r28
    1ba6:	00 d0       	rcall	.+0      	; 0x1ba8 <DcMotor_Rotate+0x6>
    1ba8:	00 d0       	rcall	.+0      	; 0x1baa <DcMotor_Rotate+0x8>
    1baa:	cd b7       	in	r28, 0x3d	; 61
    1bac:	de b7       	in	r29, 0x3e	; 62
    1bae:	89 83       	std	Y+1, r24	; 0x01
    1bb0:	6a 83       	std	Y+2, r22	; 0x02
	switch(state)
    1bb2:	89 81       	ldd	r24, Y+1	; 0x01
    1bb4:	28 2f       	mov	r18, r24
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	3c 83       	std	Y+4, r19	; 0x04
    1bba:	2b 83       	std	Y+3, r18	; 0x03
    1bbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bbe:	9c 81       	ldd	r25, Y+4	; 0x04
    1bc0:	81 30       	cpi	r24, 0x01	; 1
    1bc2:	91 05       	cpc	r25, r1
    1bc4:	b9 f0       	breq	.+46     	; 0x1bf4 <DcMotor_Rotate+0x52>
    1bc6:	2b 81       	ldd	r18, Y+3	; 0x03
    1bc8:	3c 81       	ldd	r19, Y+4	; 0x04
    1bca:	22 30       	cpi	r18, 0x02	; 2
    1bcc:	31 05       	cpc	r19, r1
    1bce:	01 f1       	breq	.+64     	; 0x1c10 <DcMotor_Rotate+0x6e>
    1bd0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bd2:	9c 81       	ldd	r25, Y+4	; 0x04
    1bd4:	00 97       	sbiw	r24, 0x00	; 0
    1bd6:	49 f5       	brne	.+82     	; 0x1c2a <DcMotor_Rotate+0x88>
	{
	case STOP:
		PWM_Timer0_Start(speed);
    1bd8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bda:	0e 94 c4 0a 	call	0x1588	; 0x1588 <PWM_Timer0_Start>
		GPIO_writePin(DC_MOTOR_INPUT_1_PORT,DC_MOTOR_INPUT_1_PIN,LOGIC_LOW);
    1bde:	81 e0       	ldi	r24, 0x01	; 1
    1be0:	61 e0       	ldi	r22, 0x01	; 1
    1be2:	40 e0       	ldi	r20, 0x00	; 0
    1be4:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_INPUT_2_PORT,DC_MOTOR_INPUT_2_PIN,LOGIC_LOW);
    1be8:	81 e0       	ldi	r24, 0x01	; 1
    1bea:	62 e0       	ldi	r22, 0x02	; 2
    1bec:	40 e0       	ldi	r20, 0x00	; 0
    1bee:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
    1bf2:	1b c0       	rjmp	.+54     	; 0x1c2a <DcMotor_Rotate+0x88>
		break;
	case CLOCKWISE:
		PWM_Timer0_Start(speed);
    1bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf6:	0e 94 c4 0a 	call	0x1588	; 0x1588 <PWM_Timer0_Start>
		GPIO_writePin(DC_MOTOR_INPUT_1_PORT,DC_MOTOR_INPUT_1_PIN,LOGIC_LOW);
    1bfa:	81 e0       	ldi	r24, 0x01	; 1
    1bfc:	61 e0       	ldi	r22, 0x01	; 1
    1bfe:	40 e0       	ldi	r20, 0x00	; 0
    1c00:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_INPUT_2_PORT,DC_MOTOR_INPUT_2_PIN,LOGIC_HIGH);
    1c04:	81 e0       	ldi	r24, 0x01	; 1
    1c06:	62 e0       	ldi	r22, 0x02	; 2
    1c08:	41 e0       	ldi	r20, 0x01	; 1
    1c0a:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
    1c0e:	0d c0       	rjmp	.+26     	; 0x1c2a <DcMotor_Rotate+0x88>
		break;
	case ANTI_CLOCKWISE:
		PWM_Timer0_Start(speed);
    1c10:	8a 81       	ldd	r24, Y+2	; 0x02
    1c12:	0e 94 c4 0a 	call	0x1588	; 0x1588 <PWM_Timer0_Start>
		GPIO_writePin(DC_MOTOR_INPUT_1_PORT,DC_MOTOR_INPUT_1_PIN,LOGIC_HIGH);
    1c16:	81 e0       	ldi	r24, 0x01	; 1
    1c18:	61 e0       	ldi	r22, 0x01	; 1
    1c1a:	41 e0       	ldi	r20, 0x01	; 1
    1c1c:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_INPUT_2_PORT,DC_MOTOR_INPUT_2_PIN,LOGIC_HIGH);
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	62 e0       	ldi	r22, 0x02	; 2
    1c24:	41 e0       	ldi	r20, 0x01	; 1
    1c26:	0e 94 11 08 	call	0x1022	; 0x1022 <GPIO_writePin>
		break;
	}

}
    1c2a:	0f 90       	pop	r0
    1c2c:	0f 90       	pop	r0
    1c2e:	0f 90       	pop	r0
    1c30:	0f 90       	pop	r0
    1c32:	cf 91       	pop	r28
    1c34:	df 91       	pop	r29
    1c36:	08 95       	ret

00001c38 <LM35_getTemperature>:
/*
 * Description :
 * Function responsible for calculate the temperature from the ADC digital value.
 */
uint8 LM35_getTemperature(void)
{
    1c38:	df 93       	push	r29
    1c3a:	cf 93       	push	r28
    1c3c:	00 d0       	rcall	.+0      	; 0x1c3e <LM35_getTemperature+0x6>
    1c3e:	0f 92       	push	r0
    1c40:	cd b7       	in	r28, 0x3d	; 61
    1c42:	de b7       	in	r29, 0x3e	; 62
	uint8 temp_value = 0;
    1c44:	1b 82       	std	Y+3, r1	; 0x03

	uint16 adc_value = 0;
    1c46:	1a 82       	std	Y+2, r1	; 0x02
    1c48:	19 82       	std	Y+1, r1	; 0x01

	/* Read ADC channel where the temperature sensor is connected */
	adc_value = ADC_readChannel(SENSOR_CHANNEL_ID);
    1c4a:	80 e0       	ldi	r24, 0x00	; 0
    1c4c:	0e 94 ef 06 	call	0xdde	; 0xdde <ADC_readChannel>
    1c50:	9a 83       	std	Y+2, r25	; 0x02
    1c52:	89 83       	std	Y+1, r24	; 0x01

	/* Calculate the temperature from the ADC value*/
	temp_value = (uint8)(((uint32)adc_value*SENSOR_MAX_TEMPERATURE*ADC_REF_VOLT_VALUE)/(ADC_MAXIMUM_VALUE*SENSOR_MAX_VOLT_VALUE));
    1c54:	89 81       	ldd	r24, Y+1	; 0x01
    1c56:	9a 81       	ldd	r25, Y+2	; 0x02
    1c58:	cc 01       	movw	r24, r24
    1c5a:	a0 e0       	ldi	r26, 0x00	; 0
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	2e ee       	ldi	r18, 0xEE	; 238
    1c60:	32 e0       	ldi	r19, 0x02	; 2
    1c62:	40 e0       	ldi	r20, 0x00	; 0
    1c64:	50 e0       	ldi	r21, 0x00	; 0
    1c66:	bc 01       	movw	r22, r24
    1c68:	cd 01       	movw	r24, r26
    1c6a:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <__mulsi3>
    1c6e:	dc 01       	movw	r26, r24
    1c70:	cb 01       	movw	r24, r22
    1c72:	bc 01       	movw	r22, r24
    1c74:	cd 01       	movw	r24, r26
    1c76:	0e 94 49 04 	call	0x892	; 0x892 <__floatunsisf>
    1c7a:	dc 01       	movw	r26, r24
    1c7c:	cb 01       	movw	r24, r22
    1c7e:	bc 01       	movw	r22, r24
    1c80:	cd 01       	movw	r24, r26
    1c82:	20 e0       	ldi	r18, 0x00	; 0
    1c84:	30 ed       	ldi	r19, 0xD0	; 208
    1c86:	4f eb       	ldi	r20, 0xBF	; 191
    1c88:	54 e4       	ldi	r21, 0x44	; 68
    1c8a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c8e:	dc 01       	movw	r26, r24
    1c90:	cb 01       	movw	r24, r22
    1c92:	bc 01       	movw	r22, r24
    1c94:	cd 01       	movw	r24, r26
    1c96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c9a:	dc 01       	movw	r26, r24
    1c9c:	cb 01       	movw	r24, r22
    1c9e:	8b 83       	std	Y+3, r24	; 0x03

	return temp_value;
    1ca0:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1ca2:	0f 90       	pop	r0
    1ca4:	0f 90       	pop	r0
    1ca6:	0f 90       	pop	r0
    1ca8:	cf 91       	pop	r28
    1caa:	df 91       	pop	r29
    1cac:	08 95       	ret

00001cae <__vector_1>:
 * Parameters (out): None
 * Return value: None
 * Description: Interrupt Service Routine for INT0. Sends shutdown code via UART
 *              if the temperature is in the shutdown range.
 *******************************************************************************/
ISR(INT0_vect) {
    1cae:	1f 92       	push	r1
    1cb0:	0f 92       	push	r0
    1cb2:	0f b6       	in	r0, 0x3f	; 63
    1cb4:	0f 92       	push	r0
    1cb6:	11 24       	eor	r1, r1
    1cb8:	2f 93       	push	r18
    1cba:	3f 93       	push	r19
    1cbc:	4f 93       	push	r20
    1cbe:	5f 93       	push	r21
    1cc0:	6f 93       	push	r22
    1cc2:	7f 93       	push	r23
    1cc4:	8f 93       	push	r24
    1cc6:	9f 93       	push	r25
    1cc8:	af 93       	push	r26
    1cca:	bf 93       	push	r27
    1ccc:	ef 93       	push	r30
    1cce:	ff 93       	push	r31
    1cd0:	df 93       	push	r29
    1cd2:	cf 93       	push	r28
    1cd4:	cd b7       	in	r28, 0x3d	; 61
    1cd6:	de b7       	in	r29, 0x3e	; 62
	if (temperature >= 40 && temperature <= 50) {
    1cd8:	80 91 6d 01 	lds	r24, 0x016D
    1cdc:	88 32       	cpi	r24, 0x28	; 40
    1cde:	38 f0       	brcs	.+14     	; 0x1cee <__vector_1+0x40>
    1ce0:	80 91 6d 01 	lds	r24, 0x016D
    1ce4:	83 33       	cpi	r24, 0x33	; 51
    1ce6:	18 f4       	brcc	.+6      	; 0x1cee <__vector_1+0x40>
		UART_sendByte(SHUTDOWN_CODE);
    1ce8:	8f ef       	ldi	r24, 0xFF	; 255
    1cea:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <UART_sendByte>
	}
}
    1cee:	cf 91       	pop	r28
    1cf0:	df 91       	pop	r29
    1cf2:	ff 91       	pop	r31
    1cf4:	ef 91       	pop	r30
    1cf6:	bf 91       	pop	r27
    1cf8:	af 91       	pop	r26
    1cfa:	9f 91       	pop	r25
    1cfc:	8f 91       	pop	r24
    1cfe:	7f 91       	pop	r23
    1d00:	6f 91       	pop	r22
    1d02:	5f 91       	pop	r21
    1d04:	4f 91       	pop	r20
    1d06:	3f 91       	pop	r19
    1d08:	2f 91       	pop	r18
    1d0a:	0f 90       	pop	r0
    1d0c:	0f be       	out	0x3f, r0	; 63
    1d0e:	0f 90       	pop	r0
    1d10:	1f 90       	pop	r1
    1d12:	18 95       	reti

00001d14 <emergencyTick>:
 * Parameters (inout): None
 * Parameters (out): None
 * Return value: None
 * Description: Increments the emergency timer if the system is in emergency state.
 *******************************************************************************/
void emergencyTick(void) {
    1d14:	df 93       	push	r29
    1d16:	cf 93       	push	r28
    1d18:	cd b7       	in	r28, 0x3d	; 61
    1d1a:	de b7       	in	r29, 0x3e	; 62
	if (state == EMERGENCY_STATE) {
    1d1c:	80 91 6b 01 	lds	r24, 0x016B
    1d20:	81 30       	cpi	r24, 0x01	; 1
    1d22:	31 f4       	brne	.+12     	; 0x1d30 <emergencyTick+0x1c>
		emergencyTIME++;
    1d24:	80 91 6a 01 	lds	r24, 0x016A
    1d28:	8f 5f       	subi	r24, 0xFF	; 255
    1d2a:	80 93 6a 01 	sts	0x016A, r24
    1d2e:	02 c0       	rjmp	.+4      	; 0x1d34 <emergencyTick+0x20>
	}
	else
	{
		emergencyTIME = 0;
    1d30:	10 92 6a 01 	sts	0x016A, r1
	}
}
    1d34:	cf 91       	pop	r28
    1d36:	df 91       	pop	r29
    1d38:	08 95       	ret

00001d3a <mapToPercentage>:
 * Parameters (inout): None
 * Parameters (out): None
 * Return value: int - Mapped value as a percentage (0-100)
 * Description: Maps a given value to a percentage based on the specified range.
 *******************************************************************************/
int mapToPercentage(int value, int min1, int max1) {
    1d3a:	df 93       	push	r29
    1d3c:	cf 93       	push	r28
    1d3e:	cd b7       	in	r28, 0x3d	; 61
    1d40:	de b7       	in	r29, 0x3e	; 62
    1d42:	28 97       	sbiw	r28, 0x08	; 8
    1d44:	0f b6       	in	r0, 0x3f	; 63
    1d46:	f8 94       	cli
    1d48:	de bf       	out	0x3e, r29	; 62
    1d4a:	0f be       	out	0x3f, r0	; 63
    1d4c:	cd bf       	out	0x3d, r28	; 61
    1d4e:	9c 83       	std	Y+4, r25	; 0x04
    1d50:	8b 83       	std	Y+3, r24	; 0x03
    1d52:	7e 83       	std	Y+6, r23	; 0x06
    1d54:	6d 83       	std	Y+5, r22	; 0x05
    1d56:	58 87       	std	Y+8, r21	; 0x08
    1d58:	4f 83       	std	Y+7, r20	; 0x07

	if (value < min1) value = min1;
    1d5a:	2b 81       	ldd	r18, Y+3	; 0x03
    1d5c:	3c 81       	ldd	r19, Y+4	; 0x04
    1d5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d60:	9e 81       	ldd	r25, Y+6	; 0x06
    1d62:	28 17       	cp	r18, r24
    1d64:	39 07       	cpc	r19, r25
    1d66:	24 f4       	brge	.+8      	; 0x1d70 <mapToPercentage+0x36>
    1d68:	8d 81       	ldd	r24, Y+5	; 0x05
    1d6a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d6c:	9c 83       	std	Y+4, r25	; 0x04
    1d6e:	8b 83       	std	Y+3, r24	; 0x03
	if (value > max1) value = max1;
    1d70:	2b 81       	ldd	r18, Y+3	; 0x03
    1d72:	3c 81       	ldd	r19, Y+4	; 0x04
    1d74:	8f 81       	ldd	r24, Y+7	; 0x07
    1d76:	98 85       	ldd	r25, Y+8	; 0x08
    1d78:	82 17       	cp	r24, r18
    1d7a:	93 07       	cpc	r25, r19
    1d7c:	24 f4       	brge	.+8      	; 0x1d86 <mapToPercentage+0x4c>
    1d7e:	8f 81       	ldd	r24, Y+7	; 0x07
    1d80:	98 85       	ldd	r25, Y+8	; 0x08
    1d82:	9c 83       	std	Y+4, r25	; 0x04
    1d84:	8b 83       	std	Y+3, r24	; 0x03

	int percentage = ((value - min1) * 100) / (max1 - min1);
    1d86:	2b 81       	ldd	r18, Y+3	; 0x03
    1d88:	3c 81       	ldd	r19, Y+4	; 0x04
    1d8a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d8c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d8e:	28 1b       	sub	r18, r24
    1d90:	39 0b       	sbc	r19, r25
    1d92:	84 e6       	ldi	r24, 0x64	; 100
    1d94:	90 e0       	ldi	r25, 0x00	; 0
    1d96:	28 9f       	mul	r18, r24
    1d98:	a0 01       	movw	r20, r0
    1d9a:	29 9f       	mul	r18, r25
    1d9c:	50 0d       	add	r21, r0
    1d9e:	38 9f       	mul	r19, r24
    1da0:	50 0d       	add	r21, r0
    1da2:	11 24       	eor	r1, r1
    1da4:	2f 81       	ldd	r18, Y+7	; 0x07
    1da6:	38 85       	ldd	r19, Y+8	; 0x08
    1da8:	8d 81       	ldd	r24, Y+5	; 0x05
    1daa:	9e 81       	ldd	r25, Y+6	; 0x06
    1dac:	28 1b       	sub	r18, r24
    1dae:	39 0b       	sbc	r19, r25
    1db0:	ca 01       	movw	r24, r20
    1db2:	b9 01       	movw	r22, r18
    1db4:	0e 94 13 10 	call	0x2026	; 0x2026 <__divmodhi4>
    1db8:	cb 01       	movw	r24, r22
    1dba:	9a 83       	std	Y+2, r25	; 0x02
    1dbc:	89 83       	std	Y+1, r24	; 0x01

	return percentage;
    1dbe:	89 81       	ldd	r24, Y+1	; 0x01
    1dc0:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1dc2:	28 96       	adiw	r28, 0x08	; 8
    1dc4:	0f b6       	in	r0, 0x3f	; 63
    1dc6:	f8 94       	cli
    1dc8:	de bf       	out	0x3e, r29	; 62
    1dca:	0f be       	out	0x3f, r0	; 63
    1dcc:	cd bf       	out	0x3d, r28	; 61
    1dce:	cf 91       	pop	r28
    1dd0:	df 91       	pop	r29
    1dd2:	08 95       	ret

00001dd4 <main>:
 * Parameters (out): None
 * Return value: int - Returns 0 upon completion (unused in embedded systems)
 * Description: Main function for MCU1 application. Handles temperature monitoring,
 *              motor control, and state transitions based on system inputs.
 *******************************************************************************/
int main(void) {
    1dd4:	df 93       	push	r29
    1dd6:	cf 93       	push	r28
    1dd8:	cd b7       	in	r28, 0x3d	; 61
    1dda:	de b7       	in	r29, 0x3e	; 62
    1ddc:	61 97       	sbiw	r28, 0x11	; 17
    1dde:	0f b6       	in	r0, 0x3f	; 63
    1de0:	f8 94       	cli
    1de2:	de bf       	out	0x3e, r29	; 62
    1de4:	0f be       	out	0x3f, r0	; 63
    1de6:	cd bf       	out	0x3d, r28	; 61
	SREG |= (1<<7);  /* Enable global interrupts */
    1de8:	af e5       	ldi	r26, 0x5F	; 95
    1dea:	b0 e0       	ldi	r27, 0x00	; 0
    1dec:	ef e5       	ldi	r30, 0x5F	; 95
    1dee:	f0 e0       	ldi	r31, 0x00	; 0
    1df0:	80 81       	ld	r24, Z
    1df2:	80 68       	ori	r24, 0x80	; 128
    1df4:	8c 93       	st	X, r24
	DcMotor_Init();  /* Initialize the DC motor */
    1df6:	0e 94 b6 0d 	call	0x1b6c	; 0x1b6c <DcMotor_Init>
	ADC_init();      /* Initialize ADC */
    1dfa:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <ADC_init>

	/* UART configuration and initialization */
	UART_ConfigType uart_config;
	uart_config.baud_rate = 9600;
    1dfe:	80 e8       	ldi	r24, 0x80	; 128
    1e00:	95 e2       	ldi	r25, 0x25	; 37
    1e02:	a0 e0       	ldi	r26, 0x00	; 0
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	8c 83       	std	Y+4, r24	; 0x04
    1e08:	9d 83       	std	Y+5, r25	; 0x05
    1e0a:	ae 83       	std	Y+6, r26	; 0x06
    1e0c:	bf 83       	std	Y+7, r27	; 0x07
	uart_config.bit_data = BITS_8;
    1e0e:	83 e0       	ldi	r24, 0x03	; 3
    1e10:	89 83       	std	Y+1, r24	; 0x01
	uart_config.parity = NO_PARITY;
    1e12:	1a 82       	std	Y+2, r1	; 0x02
	uart_config.stop_bit = STOP_BIT_1;
    1e14:	1b 82       	std	Y+3, r1	; 0x03
	UART_init(&uart_config);
    1e16:	ce 01       	movw	r24, r28
    1e18:	01 96       	adiw	r24, 0x01	; 1
    1e1a:	0e 94 75 0c 	call	0x18ea	; 0x18ea <UART_init>

	/* Button configuration and initialization */
	Button_ConfigType button_config;
	button_config.pinNum = INT0_PIN_NUM;
    1e1e:	82 e0       	ldi	r24, 0x02	; 2
    1e20:	88 87       	std	Y+8, r24	; 0x08
	button_config.portNum = INT0_PORT_NUM;
    1e22:	83 e0       	ldi	r24, 0x03	; 3
    1e24:	89 87       	std	Y+9, r24	; 0x09
	BUTTON_init(&button_config);
    1e26:	ce 01       	movw	r24, r28
    1e28:	08 96       	adiw	r24, 0x08	; 8
    1e2a:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <BUTTON_init>
	MCUCR |= (1<<ISC01); /* Set interrupt on falling edge */
    1e2e:	a5 e5       	ldi	r26, 0x55	; 85
    1e30:	b0 e0       	ldi	r27, 0x00	; 0
    1e32:	e5 e5       	ldi	r30, 0x55	; 85
    1e34:	f0 e0       	ldi	r31, 0x00	; 0
    1e36:	80 81       	ld	r24, Z
    1e38:	82 60       	ori	r24, 0x02	; 2
    1e3a:	8c 93       	st	X, r24
	GICR |= (1<<INT0);   /* Enable INT0 interrupt */
    1e3c:	ab e5       	ldi	r26, 0x5B	; 91
    1e3e:	b0 e0       	ldi	r27, 0x00	; 0
    1e40:	eb e5       	ldi	r30, 0x5B	; 91
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	80 81       	ld	r24, Z
    1e46:	80 64       	ori	r24, 0x40	; 64
    1e48:	8c 93       	st	X, r24
	SET_BIT(PORTD, PIN2_ID); /* Enable pull-up resistor on INT0 pin */
    1e4a:	a2 e3       	ldi	r26, 0x32	; 50
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	e2 e3       	ldi	r30, 0x32	; 50
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	80 81       	ld	r24, Z
    1e54:	84 60       	ori	r24, 0x04	; 4
    1e56:	8c 93       	st	X, r24

	/* Timer1 configuration and initialization */
	Timer1_ConfigType timer_config;
	timer_config.initial_value = 0;
    1e58:	1b 86       	std	Y+11, r1	; 0x0b
    1e5a:	1a 86       	std	Y+10, r1	; 0x0a
	timer_config.mode = COMPARE_MODE;
    1e5c:	81 e0       	ldi	r24, 0x01	; 1
    1e5e:	8f 87       	std	Y+15, r24	; 0x0f
	timer_config.prescaler = PRESCALER_1024;
    1e60:	85 e0       	ldi	r24, 0x05	; 5
    1e62:	8e 87       	std	Y+14, r24	; 0x0e
	timer_config.compare_value = 488;
    1e64:	88 ee       	ldi	r24, 0xE8	; 232
    1e66:	91 e0       	ldi	r25, 0x01	; 1
    1e68:	9d 87       	std	Y+13, r25	; 0x0d
    1e6a:	8c 87       	std	Y+12, r24	; 0x0c
	Timer1_init(&timer_config);
    1e6c:	ce 01       	movw	r24, r28
    1e6e:	0a 96       	adiw	r24, 0x0a	; 10
    1e70:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <Timer1_init>
	Timer1_setCallBack(emergencyTick); /* Set callback function for Timer1 */
    1e74:	8a e8       	ldi	r24, 0x8A	; 138
    1e76:	9e e0       	ldi	r25, 0x0E	; 14
    1e78:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <Timer1_setCallBack>

	INTERNAL_EEPROM_writeByte(0x00, NORMAL_STATE); /* Initialize state in EEPROM */
    1e7c:	80 e0       	ldi	r24, 0x00	; 0
    1e7e:	90 e0       	ldi	r25, 0x00	; 0
    1e80:	60 e0       	ldi	r22, 0x00	; 0
    1e82:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <INTERNAL_EEPROM_writeByte>

	while(1)
	{
		state = INTERNAL_EEPROM_readByte(0x00); /* Read the current state from EEPROM */
    1e86:	80 e0       	ldi	r24, 0x00	; 0
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	0e 94 91 0a 	call	0x1522	; 0x1522 <INTERNAL_EEPROM_readByte>
    1e8e:	80 93 6b 01 	sts	0x016B, r24

		temperature = LM35_getTemperature(); /* Read temperature from the sensor */
    1e92:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <LM35_getTemperature>
    1e96:	80 93 6d 01 	sts	0x016D, r24
		UART_sendByte(temperature); /* Send temperature value via UART */
    1e9a:	80 91 6d 01 	lds	r24, 0x016D
    1e9e:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <UART_sendByte>

		/* State machine handling different system states */
		switch (state) {
    1ea2:	80 91 6b 01 	lds	r24, 0x016B
    1ea6:	28 2f       	mov	r18, r24
    1ea8:	30 e0       	ldi	r19, 0x00	; 0
    1eaa:	39 8b       	std	Y+17, r19	; 0x11
    1eac:	28 8b       	std	Y+16, r18	; 0x10
    1eae:	88 89       	ldd	r24, Y+16	; 0x10
    1eb0:	99 89       	ldd	r25, Y+17	; 0x11
    1eb2:	81 30       	cpi	r24, 0x01	; 1
    1eb4:	91 05       	cpc	r25, r1
    1eb6:	09 f4       	brne	.+2      	; 0x1eba <main+0xe6>
    1eb8:	5b c0       	rjmp	.+182    	; 0x1f70 <main+0x19c>
    1eba:	28 89       	ldd	r18, Y+16	; 0x10
    1ebc:	39 89       	ldd	r19, Y+17	; 0x11
    1ebe:	22 30       	cpi	r18, 0x02	; 2
    1ec0:	31 05       	cpc	r19, r1
    1ec2:	09 f4       	brne	.+2      	; 0x1ec6 <main+0xf2>
    1ec4:	75 c0       	rjmp	.+234    	; 0x1fb0 <main+0x1dc>
    1ec6:	88 89       	ldd	r24, Y+16	; 0x10
    1ec8:	99 89       	ldd	r25, Y+17	; 0x11
    1eca:	00 97       	sbiw	r24, 0x00	; 0
    1ecc:	09 f0       	breq	.+2      	; 0x1ed0 <main+0xfc>
    1ece:	79 c0       	rjmp	.+242    	; 0x1fc2 <main+0x1ee>

		case NORMAL_STATE:
			if (temperature <= 20)
    1ed0:	80 91 6d 01 	lds	r24, 0x016D
    1ed4:	85 31       	cpi	r24, 0x15	; 21
    1ed6:	60 f4       	brcc	.+24     	; 0x1ef0 <main+0x11c>
			{
				INTERNAL_EEPROM_writeByte(0x00, NORMAL_STATE);
    1ed8:	80 e0       	ldi	r24, 0x00	; 0
    1eda:	90 e0       	ldi	r25, 0x00	; 0
    1edc:	60 e0       	ldi	r22, 0x00	; 0
    1ede:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <INTERNAL_EEPROM_writeByte>
				DcMotor_Rotate(STOP,0);
    1ee2:	80 e0       	ldi	r24, 0x00	; 0
    1ee4:	60 e0       	ldi	r22, 0x00	; 0
    1ee6:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <DcMotor_Rotate>
				state = NORMAL_STATE;
    1eea:	10 92 6b 01 	sts	0x016B, r1
    1eee:	69 c0       	rjmp	.+210    	; 0x1fc2 <main+0x1ee>
			}
			else if (temperature >= 20 && temperature < 40) {
    1ef0:	80 91 6d 01 	lds	r24, 0x016D
    1ef4:	84 31       	cpi	r24, 0x14	; 20
    1ef6:	d8 f0       	brcs	.+54     	; 0x1f2e <main+0x15a>
    1ef8:	80 91 6d 01 	lds	r24, 0x016D
    1efc:	88 32       	cpi	r24, 0x28	; 40
    1efe:	b8 f4       	brcc	.+46     	; 0x1f2e <main+0x15a>
				INTERNAL_EEPROM_writeByte(0x00, NORMAL_STATE);
    1f00:	80 e0       	ldi	r24, 0x00	; 0
    1f02:	90 e0       	ldi	r25, 0x00	; 0
    1f04:	60 e0       	ldi	r22, 0x00	; 0
    1f06:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <INTERNAL_EEPROM_writeByte>
				DcMotor_Rotate(CLOCKWISE, mapToPercentage(temperature, 20, 40));
    1f0a:	80 91 6d 01 	lds	r24, 0x016D
    1f0e:	88 2f       	mov	r24, r24
    1f10:	90 e0       	ldi	r25, 0x00	; 0
    1f12:	64 e1       	ldi	r22, 0x14	; 20
    1f14:	70 e0       	ldi	r23, 0x00	; 0
    1f16:	48 e2       	ldi	r20, 0x28	; 40
    1f18:	50 e0       	ldi	r21, 0x00	; 0
    1f1a:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <mapToPercentage>
    1f1e:	98 2f       	mov	r25, r24
    1f20:	81 e0       	ldi	r24, 0x01	; 1
    1f22:	69 2f       	mov	r22, r25
    1f24:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <DcMotor_Rotate>
				state = NORMAL_STATE;
    1f28:	10 92 6b 01 	sts	0x016B, r1
    1f2c:	4a c0       	rjmp	.+148    	; 0x1fc2 <main+0x1ee>
			}
			else if (temperature >= 40 && temperature <= 50) {
    1f2e:	80 91 6d 01 	lds	r24, 0x016D
    1f32:	88 32       	cpi	r24, 0x28	; 40
    1f34:	80 f0       	brcs	.+32     	; 0x1f56 <main+0x182>
    1f36:	80 91 6d 01 	lds	r24, 0x016D
    1f3a:	83 33       	cpi	r24, 0x33	; 51
    1f3c:	60 f4       	brcc	.+24     	; 0x1f56 <main+0x182>
				INTERNAL_EEPROM_writeByte(0x00, NORMAL_STATE);
    1f3e:	80 e0       	ldi	r24, 0x00	; 0
    1f40:	90 e0       	ldi	r25, 0x00	; 0
    1f42:	60 e0       	ldi	r22, 0x00	; 0
    1f44:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <INTERNAL_EEPROM_writeByte>
				DcMotor_Rotate(CLOCKWISE, 100);
    1f48:	81 e0       	ldi	r24, 0x01	; 1
    1f4a:	64 e6       	ldi	r22, 0x64	; 100
    1f4c:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <DcMotor_Rotate>
				state = NORMAL_STATE;
    1f50:	10 92 6b 01 	sts	0x016B, r1
    1f54:	36 c0       	rjmp	.+108    	; 0x1fc2 <main+0x1ee>
			}
			else if (temperature > 50) {
    1f56:	80 91 6d 01 	lds	r24, 0x016D
    1f5a:	83 33       	cpi	r24, 0x33	; 51
    1f5c:	90 f1       	brcs	.+100    	; 0x1fc2 <main+0x1ee>
				state = EMERGENCY_STATE;
    1f5e:	81 e0       	ldi	r24, 0x01	; 1
    1f60:	80 93 6b 01 	sts	0x016B, r24
				INTERNAL_EEPROM_writeByte(0x00, EMERGENCY_STATE);
    1f64:	80 e0       	ldi	r24, 0x00	; 0
    1f66:	90 e0       	ldi	r25, 0x00	; 0
    1f68:	61 e0       	ldi	r22, 0x01	; 1
    1f6a:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <INTERNAL_EEPROM_writeByte>
    1f6e:	29 c0       	rjmp	.+82     	; 0x1fc2 <main+0x1ee>
			}
			break;

		case EMERGENCY_STATE:
			if (emergencyTIME >= 14) {
    1f70:	80 91 6a 01 	lds	r24, 0x016A
    1f74:	8e 30       	cpi	r24, 0x0E	; 14
    1f76:	60 f0       	brcs	.+24     	; 0x1f90 <main+0x1bc>
				state = ABNORMAL_STATE;
    1f78:	82 e0       	ldi	r24, 0x02	; 2
    1f7a:	80 93 6b 01 	sts	0x016B, r24
				INTERNAL_EEPROM_writeByte(0x00, ABNORMAL_STATE);
    1f7e:	80 e0       	ldi	r24, 0x00	; 0
    1f80:	90 e0       	ldi	r25, 0x00	; 0
    1f82:	62 e0       	ldi	r22, 0x02	; 2
    1f84:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <INTERNAL_EEPROM_writeByte>
				UART_sendByte(ABNORMAL_CODE);
    1f88:	8e ef       	ldi	r24, 0xFE	; 254
    1f8a:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <UART_sendByte>
    1f8e:	19 c0       	rjmp	.+50     	; 0x1fc2 <main+0x1ee>
				break;
			} else if (temperature < 50) {
    1f90:	80 91 6d 01 	lds	r24, 0x016D
    1f94:	82 33       	cpi	r24, 0x32	; 50
    1f96:	38 f4       	brcc	.+14     	; 0x1fa6 <main+0x1d2>
				state = NORMAL_STATE;
    1f98:	10 92 6b 01 	sts	0x016B, r1
				INTERNAL_EEPROM_writeByte(0x00, NORMAL_STATE);
    1f9c:	80 e0       	ldi	r24, 0x00	; 0
    1f9e:	90 e0       	ldi	r25, 0x00	; 0
    1fa0:	60 e0       	ldi	r22, 0x00	; 0
    1fa2:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <INTERNAL_EEPROM_writeByte>
			}
			DcMotor_Rotate(CLOCKWISE, 100);
    1fa6:	81 e0       	ldi	r24, 0x01	; 1
    1fa8:	64 e6       	ldi	r22, 0x64	; 100
    1faa:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <DcMotor_Rotate>
    1fae:	09 c0       	rjmp	.+18     	; 0x1fc2 <main+0x1ee>
			break;

		case ABNORMAL_STATE:
			emergencyTIME = 0;
    1fb0:	10 92 6a 01 	sts	0x016A, r1
			DcMotor_Rotate(CLOCKWISE, 100);
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	64 e6       	ldi	r22, 0x64	; 100
    1fb8:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <DcMotor_Rotate>
			WDT_ON(TIME_OUT_16MS); /* Enable Watchdog Timer */
    1fbc:	80 e0       	ldi	r24, 0x00	; 0
    1fbe:	0e 94 b7 06 	call	0xd6e	; 0xd6e <WDT_ON>
		default:
			break;
		}

		/* Handling button press for shutdown */
		if (buttonPressed) {
    1fc2:	80 91 6c 01 	lds	r24, 0x016C
    1fc6:	88 23       	and	r24, r24
    1fc8:	09 f4       	brne	.+2      	; 0x1fcc <main+0x1f8>
    1fca:	5d cf       	rjmp	.-326    	; 0x1e86 <main+0xb2>
			if (temperature >= 40 && temperature <= 50) {
    1fcc:	80 91 6d 01 	lds	r24, 0x016D
    1fd0:	88 32       	cpi	r24, 0x28	; 40
    1fd2:	38 f0       	brcs	.+14     	; 0x1fe2 <main+0x20e>
    1fd4:	80 91 6d 01 	lds	r24, 0x016D
    1fd8:	83 33       	cpi	r24, 0x33	; 51
    1fda:	18 f4       	brcc	.+6      	; 0x1fe2 <main+0x20e>
				UART_sendByte(SHUTDOWN_CODE);
    1fdc:	8f ef       	ldi	r24, 0xFF	; 255
    1fde:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <UART_sendByte>
			}
			buttonPressed = 0; /* Reset button press flag */
    1fe2:	10 92 6c 01 	sts	0x016C, r1
    1fe6:	4f cf       	rjmp	.-354    	; 0x1e86 <main+0xb2>

00001fe8 <__mulsi3>:
    1fe8:	62 9f       	mul	r22, r18
    1fea:	d0 01       	movw	r26, r0
    1fec:	73 9f       	mul	r23, r19
    1fee:	f0 01       	movw	r30, r0
    1ff0:	82 9f       	mul	r24, r18
    1ff2:	e0 0d       	add	r30, r0
    1ff4:	f1 1d       	adc	r31, r1
    1ff6:	64 9f       	mul	r22, r20
    1ff8:	e0 0d       	add	r30, r0
    1ffa:	f1 1d       	adc	r31, r1
    1ffc:	92 9f       	mul	r25, r18
    1ffe:	f0 0d       	add	r31, r0
    2000:	83 9f       	mul	r24, r19
    2002:	f0 0d       	add	r31, r0
    2004:	74 9f       	mul	r23, r20
    2006:	f0 0d       	add	r31, r0
    2008:	65 9f       	mul	r22, r21
    200a:	f0 0d       	add	r31, r0
    200c:	99 27       	eor	r25, r25
    200e:	72 9f       	mul	r23, r18
    2010:	b0 0d       	add	r27, r0
    2012:	e1 1d       	adc	r30, r1
    2014:	f9 1f       	adc	r31, r25
    2016:	63 9f       	mul	r22, r19
    2018:	b0 0d       	add	r27, r0
    201a:	e1 1d       	adc	r30, r1
    201c:	f9 1f       	adc	r31, r25
    201e:	bd 01       	movw	r22, r26
    2020:	cf 01       	movw	r24, r30
    2022:	11 24       	eor	r1, r1
    2024:	08 95       	ret

00002026 <__divmodhi4>:
    2026:	97 fb       	bst	r25, 7
    2028:	09 2e       	mov	r0, r25
    202a:	07 26       	eor	r0, r23
    202c:	0a d0       	rcall	.+20     	; 0x2042 <__divmodhi4_neg1>
    202e:	77 fd       	sbrc	r23, 7
    2030:	04 d0       	rcall	.+8      	; 0x203a <__divmodhi4_neg2>
    2032:	2e d0       	rcall	.+92     	; 0x2090 <__udivmodhi4>
    2034:	06 d0       	rcall	.+12     	; 0x2042 <__divmodhi4_neg1>
    2036:	00 20       	and	r0, r0
    2038:	1a f4       	brpl	.+6      	; 0x2040 <__divmodhi4_exit>

0000203a <__divmodhi4_neg2>:
    203a:	70 95       	com	r23
    203c:	61 95       	neg	r22
    203e:	7f 4f       	sbci	r23, 0xFF	; 255

00002040 <__divmodhi4_exit>:
    2040:	08 95       	ret

00002042 <__divmodhi4_neg1>:
    2042:	f6 f7       	brtc	.-4      	; 0x2040 <__divmodhi4_exit>
    2044:	90 95       	com	r25
    2046:	81 95       	neg	r24
    2048:	9f 4f       	sbci	r25, 0xFF	; 255
    204a:	08 95       	ret

0000204c <__udivmodsi4>:
    204c:	a1 e2       	ldi	r26, 0x21	; 33
    204e:	1a 2e       	mov	r1, r26
    2050:	aa 1b       	sub	r26, r26
    2052:	bb 1b       	sub	r27, r27
    2054:	fd 01       	movw	r30, r26
    2056:	0d c0       	rjmp	.+26     	; 0x2072 <__udivmodsi4_ep>

00002058 <__udivmodsi4_loop>:
    2058:	aa 1f       	adc	r26, r26
    205a:	bb 1f       	adc	r27, r27
    205c:	ee 1f       	adc	r30, r30
    205e:	ff 1f       	adc	r31, r31
    2060:	a2 17       	cp	r26, r18
    2062:	b3 07       	cpc	r27, r19
    2064:	e4 07       	cpc	r30, r20
    2066:	f5 07       	cpc	r31, r21
    2068:	20 f0       	brcs	.+8      	; 0x2072 <__udivmodsi4_ep>
    206a:	a2 1b       	sub	r26, r18
    206c:	b3 0b       	sbc	r27, r19
    206e:	e4 0b       	sbc	r30, r20
    2070:	f5 0b       	sbc	r31, r21

00002072 <__udivmodsi4_ep>:
    2072:	66 1f       	adc	r22, r22
    2074:	77 1f       	adc	r23, r23
    2076:	88 1f       	adc	r24, r24
    2078:	99 1f       	adc	r25, r25
    207a:	1a 94       	dec	r1
    207c:	69 f7       	brne	.-38     	; 0x2058 <__udivmodsi4_loop>
    207e:	60 95       	com	r22
    2080:	70 95       	com	r23
    2082:	80 95       	com	r24
    2084:	90 95       	com	r25
    2086:	9b 01       	movw	r18, r22
    2088:	ac 01       	movw	r20, r24
    208a:	bd 01       	movw	r22, r26
    208c:	cf 01       	movw	r24, r30
    208e:	08 95       	ret

00002090 <__udivmodhi4>:
    2090:	aa 1b       	sub	r26, r26
    2092:	bb 1b       	sub	r27, r27
    2094:	51 e1       	ldi	r21, 0x11	; 17
    2096:	07 c0       	rjmp	.+14     	; 0x20a6 <__udivmodhi4_ep>

00002098 <__udivmodhi4_loop>:
    2098:	aa 1f       	adc	r26, r26
    209a:	bb 1f       	adc	r27, r27
    209c:	a6 17       	cp	r26, r22
    209e:	b7 07       	cpc	r27, r23
    20a0:	10 f0       	brcs	.+4      	; 0x20a6 <__udivmodhi4_ep>
    20a2:	a6 1b       	sub	r26, r22
    20a4:	b7 0b       	sbc	r27, r23

000020a6 <__udivmodhi4_ep>:
    20a6:	88 1f       	adc	r24, r24
    20a8:	99 1f       	adc	r25, r25
    20aa:	5a 95       	dec	r21
    20ac:	a9 f7       	brne	.-22     	; 0x2098 <__udivmodhi4_loop>
    20ae:	80 95       	com	r24
    20b0:	90 95       	com	r25
    20b2:	bc 01       	movw	r22, r24
    20b4:	cd 01       	movw	r24, r26
    20b6:	08 95       	ret

000020b8 <__prologue_saves__>:
    20b8:	2f 92       	push	r2
    20ba:	3f 92       	push	r3
    20bc:	4f 92       	push	r4
    20be:	5f 92       	push	r5
    20c0:	6f 92       	push	r6
    20c2:	7f 92       	push	r7
    20c4:	8f 92       	push	r8
    20c6:	9f 92       	push	r9
    20c8:	af 92       	push	r10
    20ca:	bf 92       	push	r11
    20cc:	cf 92       	push	r12
    20ce:	df 92       	push	r13
    20d0:	ef 92       	push	r14
    20d2:	ff 92       	push	r15
    20d4:	0f 93       	push	r16
    20d6:	1f 93       	push	r17
    20d8:	cf 93       	push	r28
    20da:	df 93       	push	r29
    20dc:	cd b7       	in	r28, 0x3d	; 61
    20de:	de b7       	in	r29, 0x3e	; 62
    20e0:	ca 1b       	sub	r28, r26
    20e2:	db 0b       	sbc	r29, r27
    20e4:	0f b6       	in	r0, 0x3f	; 63
    20e6:	f8 94       	cli
    20e8:	de bf       	out	0x3e, r29	; 62
    20ea:	0f be       	out	0x3f, r0	; 63
    20ec:	cd bf       	out	0x3d, r28	; 61
    20ee:	09 94       	ijmp

000020f0 <__epilogue_restores__>:
    20f0:	2a 88       	ldd	r2, Y+18	; 0x12
    20f2:	39 88       	ldd	r3, Y+17	; 0x11
    20f4:	48 88       	ldd	r4, Y+16	; 0x10
    20f6:	5f 84       	ldd	r5, Y+15	; 0x0f
    20f8:	6e 84       	ldd	r6, Y+14	; 0x0e
    20fa:	7d 84       	ldd	r7, Y+13	; 0x0d
    20fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    20fe:	9b 84       	ldd	r9, Y+11	; 0x0b
    2100:	aa 84       	ldd	r10, Y+10	; 0x0a
    2102:	b9 84       	ldd	r11, Y+9	; 0x09
    2104:	c8 84       	ldd	r12, Y+8	; 0x08
    2106:	df 80       	ldd	r13, Y+7	; 0x07
    2108:	ee 80       	ldd	r14, Y+6	; 0x06
    210a:	fd 80       	ldd	r15, Y+5	; 0x05
    210c:	0c 81       	ldd	r16, Y+4	; 0x04
    210e:	1b 81       	ldd	r17, Y+3	; 0x03
    2110:	aa 81       	ldd	r26, Y+2	; 0x02
    2112:	b9 81       	ldd	r27, Y+1	; 0x01
    2114:	ce 0f       	add	r28, r30
    2116:	d1 1d       	adc	r29, r1
    2118:	0f b6       	in	r0, 0x3f	; 63
    211a:	f8 94       	cli
    211c:	de bf       	out	0x3e, r29	; 62
    211e:	0f be       	out	0x3f, r0	; 63
    2120:	cd bf       	out	0x3d, r28	; 61
    2122:	ed 01       	movw	r28, r26
    2124:	08 95       	ret

00002126 <_exit>:
    2126:	f8 94       	cli

00002128 <__stop_program>:
    2128:	ff cf       	rjmp	.-2      	; 0x2128 <__stop_program>
