Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 14 15:27:48 2023
| Host         : DESKTOP-3VIT6KG running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 my_blob/genblk1[3].label_bram/BRAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_blob/y_sum_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.868ns  (logic 1.836ns (16.894%)  route 9.032ns (83.106%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 11.853 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=1521, estimated)     1.612    -0.977    my_blob/genblk1[3].label_bram/clk_pixel
    RAMB18_X0Y17         RAMB18E1                                     r  my_blob/genblk1[3].label_bram/BRAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -0.095 r  my_blob/genblk1[3].label_bram/BRAM_reg/DOBDO[0]
                         net (fo=125, estimated)      1.891     1.796    my_blob/genblk1[1].label_bram/pixel_total[1][0]_i_4_0[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.152     1.948 f  my_blob/genblk1[1].label_bram/pixel_total[1][0]_i_10/O
                         net (fo=1, estimated)        0.687     2.635    my_blob/genblk1[1].label_bram/pixel_total[1][0]_i_10_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.326     2.961 f  my_blob/genblk1[1].label_bram/pixel_total[1][0]_i_4/O
                         net (fo=86, estimated)       2.217     5.178    my_blob/genblk1[1].label_bram/BRAM_reg_0
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.148     5.326 f  my_blob/genblk1[1].label_bram/next_label_available[0]_i_2/O
                         net (fo=29, estimated)       2.114     7.440    my_blob/genblk1[1].label_bram/next_label_available[0]_i_2_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.328     7.768 r  my_blob/genblk1[1].label_bram/pixel_total[1][19]_i_1/O
                         net (fo=58, estimated)       2.123     9.891    my_blob/genblk1[1].label_bram_n_291
    SLICE_X37Y5          FDRE                                         r  my_blob/y_sum_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=1521, estimated)     1.448    11.853    my_blob/clk_pixel
    SLICE_X37Y5          FDRE                                         r  my_blob/y_sum_reg[1][10]/C
                         clock pessimism              0.481    12.333    
                         clock uncertainty           -0.168    12.165    
    SLICE_X37Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.960    my_blob/y_sum_reg[1][10]
  -------------------------------------------------------------------
                         required time                         11.960    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  2.069    




