/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [35:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [21:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [29:0] celloutsig_0_7z;
  reg [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_7z[26] ? celloutsig_0_1z : celloutsig_0_5z;
  assign celloutsig_0_26z = ~(in_data[48] & celloutsig_0_9z);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_2z : in_data[50]);
  assign celloutsig_0_39z = ~((celloutsig_0_27z | celloutsig_0_18z) & celloutsig_0_15z[6]);
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_8z) & celloutsig_1_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[4] | celloutsig_0_0z[2]) & in_data[26]);
  assign celloutsig_0_13z = ~((celloutsig_0_10z[1] | in_data[9]) & celloutsig_0_3z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z ^ celloutsig_1_3z);
  assign celloutsig_1_14z = { in_data[144:142], celloutsig_1_6z, celloutsig_1_7z } / { 1'h1, celloutsig_1_1z[7:1], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_7z[8:6], celloutsig_0_1z } === celloutsig_0_7z[13:10];
  assign celloutsig_1_3z = { in_data[164:162], celloutsig_1_0z } >= { in_data[131:130], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_5z } >= { celloutsig_1_4z[8:5], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_28z = { in_data[38:34], celloutsig_0_22z, celloutsig_0_4z } >= { in_data[6:1], celloutsig_0_26z };
  assign celloutsig_0_44z = { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_39z, celloutsig_0_39z } || celloutsig_0_7z[23:19];
  assign celloutsig_0_4z = { celloutsig_0_0z[3:1], celloutsig_0_3z, celloutsig_0_2z } || in_data[69:65];
  assign celloutsig_0_5z = { in_data[93:86], celloutsig_0_1z, celloutsig_0_2z } || { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_12z = celloutsig_1_4z[6:0] || celloutsig_1_6z;
  assign celloutsig_0_22z = celloutsig_0_0z[3:1] || celloutsig_0_0z[3:1];
  assign celloutsig_0_27z = { celloutsig_0_25z[12:10], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_22z } || { celloutsig_0_14z[16:13], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[172:144] < in_data[187:159];
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_12z } < { in_data[159], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[71:59], celloutsig_0_1z, celloutsig_0_1z } < in_data[29:15];
  assign celloutsig_1_1z = { in_data[141:132], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[104:97], celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_4z = { celloutsig_1_1z[10:3], celloutsig_1_3z } * { celloutsig_1_1z[11:6], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_25z = celloutsig_0_7z[28:7] * { celloutsig_0_8z[5:1], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_7z[29:1] = celloutsig_0_0z[1] ? { celloutsig_0_6z[6:3], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z[4:2], 1'h1, celloutsig_0_0z[0] } : { in_data[47:32], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z[4:2], 1'h0, celloutsig_0_0z[0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_2z = { celloutsig_1_1z[6:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== celloutsig_1_1z[4:0];
  assign celloutsig_1_16z = celloutsig_1_4z[4:1] !== { celloutsig_1_14z[4], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_45z = & celloutsig_0_14z[10:6];
  assign celloutsig_0_16z = & { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_19z = | { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_24z = | { celloutsig_0_15z[29:28], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_5z = in_data[174] & celloutsig_1_2z;
  assign celloutsig_1_8z = celloutsig_1_0z & celloutsig_1_6z[2];
  assign celloutsig_1_18z = { celloutsig_1_4z[3], celloutsig_1_8z, celloutsig_1_8z } >> celloutsig_1_14z[6:4];
  assign celloutsig_0_6z = { in_data[72:68], celloutsig_0_5z, celloutsig_0_1z } >> { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[15:11] << in_data[91:87];
  assign celloutsig_1_6z = { celloutsig_1_4z[8:3], celloutsig_1_5z } << { celloutsig_1_4z[8:7], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_7z[24:1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z } << { in_data[81:67], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_10z[2:0], celloutsig_0_2z } << { celloutsig_0_7z[27:25], celloutsig_0_12z };
  assign celloutsig_0_10z = in_data[66:62] <<< { celloutsig_0_8z[4:1], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_4z[0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z } ~^ { celloutsig_1_6z[4:2], celloutsig_1_9z };
  assign celloutsig_0_14z = celloutsig_0_8z[19:2] ~^ { celloutsig_0_8z[16:6], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_7z = ~((in_data[146] & celloutsig_1_1z[2]) | in_data[96]);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[20] & celloutsig_0_8z[10]) | celloutsig_0_0z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_6z[0] & celloutsig_0_4z) | celloutsig_0_15z[32]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_8z = { in_data[22:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z[0] = celloutsig_0_3z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
