# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/8a44/srcs/axi4_to_fifo.sv" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_axi4_to_fifo_0_0/sim/SIMD_top_axi4_to_fifo_0_0.sv" \

verilog xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_fifo_generator_0_0/sim/SIMD_top_fifo_generator_0_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_fifo_generator_1_0/sim/SIMD_top_fifo_generator_1_0.v" \

sv xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/f741/srcs/fifo_to_axi4.sv" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_fifo_to_axi4_0_0/sim/SIMD_top_fifo_to_axi4_0_0.sv" \

verilog xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/718d/srcs/rtl/add_read.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/718d/srcs/rtl/add_write.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/718d/srcs/rtl/data_read_write.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/718d/srcs/rtl/data_resp.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/718d/srcs/rtl/mem_slave_top_module.v" \

sv xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/718d/srcs/rtl/memory_module_virtual_memory.sv" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/718d/srcs/rtl/mem_slave_top_wrapper.sv" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_mem_slave_top_wrapper_0_0/sim/SIMD_top_mem_slave_top_wrapper_0_0.sv" \

verilog xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/5182/srcs/uhd_sdi_vidgen/multigenHD.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/5182/srcs/uhd_sdi_vidgen/multigenHD_horz.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/5182/srcs/uhd_sdi_vidgen/multigenHD_output.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/5182/srcs/uhd_sdi_vidgen/multigenHD_vert.v" \

sv xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/5182/srcs/video_generator.sv" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_video_generator_0_0/sim/SIMD_top_video_generator_0_0.sv" \

verilog xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ded8/srcs/uhd_sdi_vidgen/multigenHD.v" \

sv xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ded8/srcs/video_monitor.sv" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_video_monitor_0_0/sim/SIMD_top_video_monitor_0_0.sv" \

verilog xil_defaultlib  --include "../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ipshared/ec67/hdl" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_util_vector_logic_0_2/sim/SIMD_top_util_vector_logic_0_2.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_util_vector_logic_1_2/sim/SIMD_top_util_vector_logic_1_2.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_util_vector_logic_0_1/sim/SIMD_top_util_vector_logic_0_1.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_util_vector_logic_1_1/sim/SIMD_top_util_vector_logic_1_1.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_xlconcat_0_0/sim/SIMD_top_xlconcat_0_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_xlconstant_0_1/sim/SIMD_top_xlconstant_0_1.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_xlconstant_0_0/sim/SIMD_top_xlconstant_0_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_xlconstant_1_0/sim/SIMD_top_xlconstant_1_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_util_vector_logic_0_0/sim/SIMD_top_util_vector_logic_0_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_util_vector_logic_1_0/sim/SIMD_top_util_vector_logic_1_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_xlslice_0_0/sim/SIMD_top_xlslice_0_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_xlslice_1_0/sim/SIMD_top_xlslice_1_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/ip/SIMD_top_xbar_0/sim/SIMD_top_xbar_0.v" \
"../../../../SIMD_top.srcs/sources_1/bd/SIMD_top/sim/SIMD_top.v" \
"../../../../SIMD_top.srcs/sources_1/imports/hdl/SIMD_top_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
