--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_main.twx brainwars_main.ncd -o
brainwars_main.twr brainwars_main.pcf -ucf brainwars_main.ucf

Design file:              brainwars_main.ncd
Physical constraint file: brainwars_main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |   10.330(R)|      SLOW  |   -3.102(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |    9.180(R)|      SLOW  |   -2.443(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         8.731(R)|      SLOW  |         4.723(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         8.182(R)|      SLOW  |         4.430(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |        11.338(R)|      SLOW  |         6.400(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |        11.278(R)|      SLOW  |         6.358(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |        10.817(R)|      SLOW  |         6.061(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |        10.703(R)|      SLOW  |         5.995(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |        10.666(R)|      SLOW  |         5.993(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |        10.522(R)|      SLOW  |         5.906(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |        11.362(R)|      SLOW  |         6.350(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |        11.124(R)|      SLOW  |         6.192(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |        10.018(R)|      SLOW  |         5.496(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |         9.599(R)|      SLOW  |         5.253(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         6.754(R)|      SLOW  |         3.472(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         8.280(R)|      SLOW  |         3.719(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         6.962(R)|      SLOW  |         3.578(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.969|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |   10.259|
rst_n          |rst_n_out      |   10.032|
rst_n_in       |LCD_rst        |    9.109|
---------------+---------------+---------+


Analysis completed Thu Jun 18 00:59:56 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 294 MB



