/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_44z;
  wire [12:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_65z;
  reg [4:0] celloutsig_0_68z;
  wire [5:0] celloutsig_0_69z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_13z;
  reg [7:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z[8:3] % { 1'h1, in_data[34:30] };
  assign celloutsig_0_45z = { celloutsig_0_42z[1:0], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_12z } % { 1'h1, celloutsig_0_27z[6:2], celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_1z[10:1] % { 1'h1, celloutsig_0_2z[9:1] };
  assign celloutsig_0_6z = { celloutsig_0_2z[12:2], celloutsig_0_4z } % { 1'h1, in_data[83:68] };
  assign celloutsig_1_1z = in_data[133:119] % { 1'h1, in_data[138:125] };
  assign celloutsig_1_3z = { celloutsig_1_1z[7:6], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[0], celloutsig_1_2z[2:1], in_data[96] };
  assign celloutsig_1_6z = { in_data[191:182], celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[136:122] };
  assign celloutsig_1_10z = celloutsig_1_1z % { 1'h1, celloutsig_1_6z[14:2], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_3z } % { 1'h1, celloutsig_1_6z[13:9] };
  assign celloutsig_1_17z = { celloutsig_1_6z[12], celloutsig_1_4z } % { 1'h1, celloutsig_1_13z[2:0] };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[7:1], celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_4z % { 1'h1, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_2z = { celloutsig_0_1z[11:2], celloutsig_0_0z } % { 1'h1, in_data[21:7] };
  assign celloutsig_0_33z = { celloutsig_0_14z[6:2], celloutsig_0_11z } % { 1'h1, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[157] & in_data[112];
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_2z[2];
  assign celloutsig_0_8z = celloutsig_0_3z[4] & celloutsig_0_4z[5];
  assign celloutsig_1_19z = celloutsig_1_15z[7] & celloutsig_1_10z[4];
  assign celloutsig_0_11z = celloutsig_0_1z[9] & celloutsig_0_4z[0];
  assign celloutsig_0_12z = in_data[18] & celloutsig_0_9z;
  assign celloutsig_0_13z = celloutsig_0_2z[13] & celloutsig_0_5z[8];
  assign celloutsig_0_21z = in_data[18] & celloutsig_0_1z[2];
  assign celloutsig_0_22z = celloutsig_0_18z[1] & celloutsig_0_2z[7];
  assign celloutsig_0_23z = celloutsig_0_10z[2] & celloutsig_0_3z[1];
  assign celloutsig_0_32z = celloutsig_0_1z[11] & celloutsig_0_14z[8];
  assign celloutsig_0_9z = | celloutsig_0_4z[2:0];
  assign celloutsig_0_19z = | { celloutsig_0_15z[5:4], celloutsig_0_4z[2:0] };
  assign celloutsig_0_24z = | { celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_4z[2:0], celloutsig_0_0z[5:1] };
  assign celloutsig_0_26z = | celloutsig_0_2z[6:0];
  assign celloutsig_0_35z = { celloutsig_0_17z[2:1], celloutsig_0_32z, celloutsig_0_25z } ^ celloutsig_0_6z[14:6];
  assign celloutsig_0_44z = { celloutsig_0_2z[12:1], celloutsig_0_8z } ^ celloutsig_0_6z[15:3];
  assign celloutsig_0_4z = celloutsig_0_2z[13:8] ^ in_data[68:63];
  assign celloutsig_0_69z = { celloutsig_0_19z, celloutsig_0_65z } ^ celloutsig_0_35z[8:3];
  assign celloutsig_1_2z = { celloutsig_1_1z[12], celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_1z[8:6];
  assign celloutsig_1_4z = celloutsig_1_3z[4:2] ^ celloutsig_1_1z[14:12];
  assign celloutsig_1_18z = { celloutsig_1_13z[4:1], celloutsig_1_17z } ^ { celloutsig_1_1z[7:2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_6z[8:5] ^ celloutsig_0_5z[5:2];
  assign celloutsig_0_1z = in_data[62:50] ^ { in_data[6:0], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_14z[5:0], celloutsig_0_11z } ^ { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_14z[4:1] ^ celloutsig_0_6z[9:6];
  assign celloutsig_0_25z = celloutsig_0_14z[7:2] ^ celloutsig_0_0z;
  assign celloutsig_0_27z = { celloutsig_0_5z[7:1], celloutsig_0_24z, celloutsig_0_12z } ^ { celloutsig_0_14z[3:2], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[55:50];
  always_latch
    if (!clkin_data[64]) celloutsig_0_42z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_42z = celloutsig_0_33z;
  always_latch
    if (!clkin_data[96]) celloutsig_0_65z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_65z = celloutsig_0_45z[12:8];
  always_latch
    if (clkin_data[64]) celloutsig_0_68z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_68z = celloutsig_0_44z[4:0];
  always_latch
    if (clkin_data[160]) celloutsig_1_15z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_2z };
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
