\doxysection{dram\+\_\+cache.\+cc}
\label{dram__cache_8cc_source}\index{common/core/memory\_subsystem/dram/dram\_cache.cc@{common/core/memory\_subsystem/dram/dram\_cache.cc}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{preprocessor}{\#include\ "{}dram\_cache.h"{}}}
\DoxyCodeLine{00002\ \textcolor{preprocessor}{\#include\ "{}simulator.h"{}}}
\DoxyCodeLine{00003\ \textcolor{preprocessor}{\#include\ "{}config.hpp"{}}}
\DoxyCodeLine{00004\ \textcolor{preprocessor}{\#include\ "{}cache.h"{}}}
\DoxyCodeLine{00005\ \textcolor{preprocessor}{\#include\ "{}stats.h"{}}}
\DoxyCodeLine{00006\ \textcolor{preprocessor}{\#include\ "{}memory\_manager\_base.h"{}}}
\DoxyCodeLine{00007\ \textcolor{preprocessor}{\#include\ "{}pr\_l1\_cache\_block\_info.h"{}}}
\DoxyCodeLine{00008\ \textcolor{preprocessor}{\#include\ "{}queue\_model.h"{}}}
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#include\ "{}shmem\_perf.h"{}}}
\DoxyCodeLine{00010\ \textcolor{preprocessor}{\#include\ "{}prefetcher.h"{}}}
\DoxyCodeLine{00011\ }
\DoxyCodeLine{00012\ DramCache::DramCache(MemoryManagerBase*\ memory\_manager,\ ShmemPerfModel*\ shmem\_perf\_model,\ AddressHomeLookup*\ home\_lookup,\ UInt32\ cache\_block\_size,\ DramCntlrInterface\ *dram\_cntlr)}
\DoxyCodeLine{00013\ \ \ \ :\ DramCntlrInterface(memory\_manager,\ shmem\_perf\_model,\ cache\_block\_size)}
\DoxyCodeLine{00014\ \ \ \ ,\ m\_core\_id(memory\_manager-\/>getCore()-\/>getId())}
\DoxyCodeLine{00015\ \ \ \ ,\ m\_cache\_block\_size(cache\_block\_size)}
\DoxyCodeLine{00016\ \ \ \ ,\ m\_data\_access\_time(SubsecondTime::NS(Sim()-\/>getCfg()-\/>getIntArray(\textcolor{stringliteral}{"{}perf\_model/dram/cache/data\_access\_time"{}},\ m\_core\_id)))}
\DoxyCodeLine{00017\ \ \ \ ,\ m\_tags\_access\_time(SubsecondTime::NS(Sim()-\/>getCfg()-\/>getIntArray(\textcolor{stringliteral}{"{}perf\_model/dram/cache/tags\_access\_time"{}},\ m\_core\_id)))}
\DoxyCodeLine{00018\ \ \ \ ,\ m\_data\_array\_bandwidth(8\ *\ Sim()-\/>getCfg()-\/>getFloat(\textcolor{stringliteral}{"{}perf\_model/dram/cache/bandwidth"{}}))}
\DoxyCodeLine{00019\ \ \ \ ,\ m\_home\_lookup(home\_lookup)}
\DoxyCodeLine{00020\ \ \ \ ,\ m\_dram\_cntlr(dram\_cntlr)}
\DoxyCodeLine{00021\ \ \ \ ,\ m\_queue\_model(NULL)}
\DoxyCodeLine{00022\ \ \ \ ,\ m\_prefetcher(NULL)}
\DoxyCodeLine{00023\ \ \ \ ,\ m\_prefetch\_mshr(\textcolor{stringliteral}{"{}dram-\/cache.prefetch-\/mshr"{}},\ m\_core\_id,\ 16)}
\DoxyCodeLine{00024\ \ \ \ ,\ m\_reads(0)}
\DoxyCodeLine{00025\ \ \ \ ,\ m\_writes(0)}
\DoxyCodeLine{00026\ \ \ \ ,\ m\_read\_misses(0)}
\DoxyCodeLine{00027\ \ \ \ ,\ m\_write\_misses(0)}
\DoxyCodeLine{00028\ \ \ \ ,\ m\_hits\_prefetch(0)}
\DoxyCodeLine{00029\ \ \ \ ,\ m\_prefetches(0)}
\DoxyCodeLine{00030\ \ \ \ ,\ m\_prefetch\_mshr\_delay(SubsecondTime::Zero())}
\DoxyCodeLine{00031\ \{}
\DoxyCodeLine{00032\ \ \ \ UInt32\ cache\_size\ =\ Sim()-\/>getCfg()-\/>getIntArray(\textcolor{stringliteral}{"{}perf\_model/dram/cache/cache\_size"{}},\ m\_core\_id);}
\DoxyCodeLine{00033\ \ \ \ UInt32\ associativity\ =\ Sim()-\/>getCfg()-\/>getIntArray(\textcolor{stringliteral}{"{}perf\_model/dram/cache/associativity"{}},\ m\_core\_id);}
\DoxyCodeLine{00034\ \ \ \ UInt32\ num\_sets\ =\ k\_KILO\ *\ cache\_size\ /\ (associativity\ *\ m\_cache\_block\_size);}
\DoxyCodeLine{00035\ \ \ \ LOG\_ASSERT\_ERROR(k\_KILO\ *\ cache\_size\ ==\ num\_sets\ *\ associativity\ *\ m\_cache\_block\_size,\ \textcolor{stringliteral}{"{}Invalid\ cache\ configuration:\ size(\%d\ Kb)\ !=\ sets(\%d)\ *\ associativity(\%d)\ *\ block\_size(\%d)"{}},\ cache\_size,\ num\_sets,\ associativity,\ m\_cache\_block\_size);}
\DoxyCodeLine{00036\ }
\DoxyCodeLine{00037\ \ \ \ m\_cache\ =\ \textcolor{keyword}{new}\ Cache(\textcolor{stringliteral}{"{}dram-\/cache"{}},}
\DoxyCodeLine{00038\ \ \ \ \ \ \ \textcolor{stringliteral}{"{}perf\_model/dram/cache"{}},}
\DoxyCodeLine{00039\ \ \ \ \ \ \ m\_core\_id,}
\DoxyCodeLine{00040\ \ \ \ \ \ \ num\_sets,}
\DoxyCodeLine{00041\ \ \ \ \ \ \ associativity,}
\DoxyCodeLine{00042\ \ \ \ \ \ \ m\_cache\_block\_size,}
\DoxyCodeLine{00043\ \ \ \ \ \ \ Sim()-\/>getCfg()-\/>getStringArray(\textcolor{stringliteral}{"{}perf\_model/dram/cache/replacement\_policy"{}},\ m\_core\_id),}
\DoxyCodeLine{00044\ \ \ \ \ \ \ CacheBase::PR\_L1\_CACHE,}
\DoxyCodeLine{00045\ \ \ \ \ \ \ CacheBase::parseAddressHash(Sim()-\/>getCfg()-\/>getStringArray(\textcolor{stringliteral}{"{}perf\_model/dram/cache/address\_hash"{}},\ m\_core\_id)),}
\DoxyCodeLine{00046\ \ \ \ \ \ \ NULL,\ \textcolor{comment}{/*\ FaultinjectionManager\ */}}
\DoxyCodeLine{00047\ \ \ \ \ \ \ home\_lookup}
\DoxyCodeLine{00048\ \ \ \ );}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ \ \ \ \textcolor{keywordflow}{if}\ (Sim()-\/>getCfg()-\/>getBool(\textcolor{stringliteral}{"{}perf\_model/dram/cache/queue\_model/enabled"{}}))}
\DoxyCodeLine{00051\ \ \ \ \{}
\DoxyCodeLine{00052\ \ \ \ \ \ \ String\ queue\_model\_type\ =\ Sim()-\/>getCfg()-\/>getString(\textcolor{stringliteral}{"{}perf\_model/dram/queue\_model/type"{}});}
\DoxyCodeLine{00053\ \ \ \ \ \ \ m\_queue\_model\ =\ QueueModel::create(\textcolor{stringliteral}{"{}dram-\/cache-\/queue"{}},\ m\_core\_id,\ queue\_model\_type,\ m\_data\_array\_bandwidth.getRoundedLatency(8\ *\ m\_cache\_block\_size));\ \textcolor{comment}{//\ bytes\ to\ bits}}
\DoxyCodeLine{00054\ \ \ \ \}}
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ \ \ \ m\_prefetcher\ =\ Prefetcher::createPrefetcher(Sim()-\/>getCfg()-\/>getString(\textcolor{stringliteral}{"{}perf\_model/dram/cache/prefetcher"{}}),\ \textcolor{stringliteral}{"{}dram/cache"{}},\ m\_core\_id,\ 1);}
\DoxyCodeLine{00057\ \ \ \ m\_prefetch\_on\_prefetch\_hit\ =\ Sim()-\/>getCfg()-\/>getBool(\textcolor{stringliteral}{"{}perf\_model/dram/cache/prefetcher/prefetch\_on\_prefetch\_hit"{}});}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00059\ \ \ \ registerStatsMetric(\textcolor{stringliteral}{"{}dram-\/cache"{}},\ m\_core\_id,\ \textcolor{stringliteral}{"{}reads"{}},\ \&m\_reads);}
\DoxyCodeLine{00060\ \ \ \ registerStatsMetric(\textcolor{stringliteral}{"{}dram-\/cache"{}},\ m\_core\_id,\ \textcolor{stringliteral}{"{}writes"{}},\ \&m\_writes);}
\DoxyCodeLine{00061\ \ \ \ registerStatsMetric(\textcolor{stringliteral}{"{}dram-\/cache"{}},\ m\_core\_id,\ \textcolor{stringliteral}{"{}read-\/misses"{}},\ \&m\_read\_misses);}
\DoxyCodeLine{00062\ \ \ \ registerStatsMetric(\textcolor{stringliteral}{"{}dram-\/cache"{}},\ m\_core\_id,\ \textcolor{stringliteral}{"{}write-\/misses"{}},\ \&m\_write\_misses);}
\DoxyCodeLine{00063\ \ \ \ registerStatsMetric(\textcolor{stringliteral}{"{}dram-\/cache"{}},\ m\_core\_id,\ \textcolor{stringliteral}{"{}hits-\/prefetch"{}},\ \&m\_hits\_prefetch);}
\DoxyCodeLine{00064\ \ \ \ registerStatsMetric(\textcolor{stringliteral}{"{}dram-\/cache"{}},\ m\_core\_id,\ \textcolor{stringliteral}{"{}prefetches"{}},\ \&m\_prefetches);}
\DoxyCodeLine{00065\ \ \ \ registerStatsMetric(\textcolor{stringliteral}{"{}dram-\/cache"{}},\ m\_core\_id,\ \textcolor{stringliteral}{"{}prefetch-\/mshr-\/delay"{}},\ \&m\_prefetch\_mshr\_delay);}
\DoxyCodeLine{00066\ \}}
\DoxyCodeLine{00067\ }
\DoxyCodeLine{00068\ DramCache::\string~DramCache()}
\DoxyCodeLine{00069\ \{}
\DoxyCodeLine{00070\ \ \ \ \textcolor{keyword}{delete}\ m\_cache;}
\DoxyCodeLine{00071\ \ \ \ \textcolor{keywordflow}{if}\ (m\_queue\_model)}
\DoxyCodeLine{00072\ \ \ \ \ \ \ \textcolor{keyword}{delete}\ m\_queue\_model;}
\DoxyCodeLine{00073\ \}}
\DoxyCodeLine{00074\ }
\DoxyCodeLine{00075\ boost::tuple<SubsecondTime,\ HitWhere::where\_t>}
\DoxyCodeLine{00076\ DramCache::getDataFromDram(IntPtr\ address,\ core\_id\_t\ requester,\ Byte*\ data\_buf,\ SubsecondTime\ now,\ ShmemPerf\ *perf,\textcolor{keywordtype}{bool}\ is\_matadata)}
\DoxyCodeLine{00077\ \{}
\DoxyCodeLine{00078\ \ \ \ std::pair<bool,\ SubsecondTime>\ res\ =\ doAccess(Cache::LOAD,\ address,\ requester,\ data\_buf,\ now,\ perf);}
\DoxyCodeLine{00079\ }
\DoxyCodeLine{00080\ \ \ \ \textcolor{keywordflow}{if}\ (!res.first)}
\DoxyCodeLine{00081\ \ \ \ \ \ \ ++m\_read\_misses;}
\DoxyCodeLine{00082\ \ \ \ ++m\_reads;}
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ \ \ \ \textcolor{keywordflow}{return}\ boost::tuple<SubsecondTime,\ HitWhere::where\_t>(res.second,\ res.first\ ?\ HitWhere::DRAM\_CACHE\ :\ HitWhere::DRAM);}
\DoxyCodeLine{00085\ \}}
\DoxyCodeLine{00086\ }
\DoxyCodeLine{00087\ boost::tuple<SubsecondTime,\ HitWhere::where\_t>}
\DoxyCodeLine{00088\ DramCache::putDataToDram(IntPtr\ address,\ core\_id\_t\ requester,\ Byte*\ data\_buf,\ SubsecondTime\ now,\textcolor{keywordtype}{bool}\ is\_matadata)}
\DoxyCodeLine{00089\ \{}
\DoxyCodeLine{00090\ \ \ \ std::pair<bool,\ SubsecondTime>\ res\ =\ doAccess(Cache::STORE,\ address,\ requester,\ data\_buf,\ now,\ NULL);}
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \ \ \ \textcolor{keywordflow}{if}\ (!res.first)}
\DoxyCodeLine{00093\ \ \ \ \ \ \ ++m\_write\_misses;}
\DoxyCodeLine{00094\ \ \ \ ++m\_writes;}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00096\ \ \ \ \textcolor{keywordflow}{return}\ boost::tuple<SubsecondTime,\ HitWhere::where\_t>(res.second,\ res.first\ ?\ HitWhere::DRAM\_CACHE\ :\ HitWhere::DRAM);}
\DoxyCodeLine{00097\ \}}
\DoxyCodeLine{00098\ }
\DoxyCodeLine{00099\ std::pair<bool,\ SubsecondTime>}
\DoxyCodeLine{00100\ DramCache::doAccess(Cache::access\_t\ access,\ IntPtr\ address,\ core\_id\_t\ requester,\ Byte*\ data\_buf,\ SubsecondTime\ now,\ ShmemPerf\ *perf)}
\DoxyCodeLine{00101\ \{}
\DoxyCodeLine{00102\ \ \ \ PrL1CacheBlockInfo*\ block\_info\ =\ (PrL1CacheBlockInfo*)m\_cache-\/>peekSingleLine(address);}
\DoxyCodeLine{00103\ \ \ \ SubsecondTime\ latency\ =\ m\_tags\_access\_time;}
\DoxyCodeLine{00104\ \ \ \ perf-\/>updateTime(now);}
\DoxyCodeLine{00105\ \ \ \ perf-\/>updateTime(now\ +\ latency,\ ShmemPerf::DRAM\_CACHE\_TAGS);}
\DoxyCodeLine{00106\ \ \ \ \textcolor{keywordtype}{bool}\ cache\_hit\ =\ \textcolor{keyword}{false},\ prefetch\_hit\ =\ \textcolor{keyword}{false};}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00108\ \ \ \ \textcolor{keywordflow}{if}\ (block\_info)}
\DoxyCodeLine{00109\ \ \ \ \{}
\DoxyCodeLine{00110\ \ \ \ \ \ \ cache\_hit\ =\ \textcolor{keyword}{true};}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (block\_info-\/>hasOption(CacheBlockInfo::PREFETCH))}
\DoxyCodeLine{00113\ \ \ \ \ \ \ \{}
\DoxyCodeLine{00114\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ This\ line\ was\ fetched\ by\ the\ prefetcher\ and\ has\ proven\ useful}}
\DoxyCodeLine{00115\ \ \ \ \ \ \ \ \ \ m\_hits\_prefetch++;}
\DoxyCodeLine{00116\ \ \ \ \ \ \ \ \ \ prefetch\_hit\ =\ \textcolor{keyword}{true};}
\DoxyCodeLine{00117\ \ \ \ \ \ \ \ \ \ block\_info-\/>clearOption(CacheBlockInfo::PREFETCH);}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ If\ prefetch\ is\ still\ in\ progress:\ delay}}
\DoxyCodeLine{00120\ \ \ \ \ \ \ \ \ \ SubsecondTime\ t\_completed\ =\ m\_prefetch\_mshr.getTagCompletionTime(address);}
\DoxyCodeLine{00121\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (t\_completed\ !=\ SubsecondTime::MaxTime()\ \&\&\ t\_completed\ >\ now\ +\ latency)}
\DoxyCodeLine{00122\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{00123\ \ \ \ \ \ \ \ \ \ \ \ \ m\_prefetch\_mshr\_delay\ +=\ t\_completed\ -\/\ (now\ +\ latency);}
\DoxyCodeLine{00124\ \ \ \ \ \ \ \ \ \ \ \ \ latency\ =\ t\_completed\ -\/\ now;}
\DoxyCodeLine{00125\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{00126\ \ \ \ \ \ \ \}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ \ \ \ \ \ \ m\_cache-\/>accessSingleLine(address,\ access,\ data\_buf,\ m\_cache\_block\_size,\ now\ +\ latency,\ \textcolor{keyword}{true});}
\DoxyCodeLine{00129\ }
\DoxyCodeLine{00130\ \ \ \ \ \ \ latency\ +=\ accessDataArray(access,\ requester,\ now\ +\ latency,\ perf);}
\DoxyCodeLine{00131\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (access\ ==\ Cache::STORE)}
\DoxyCodeLine{00132\ \ \ \ \ \ \ \ \ \ block\_info-\/>setCState(CacheState::MODIFIED);}
\DoxyCodeLine{00133\ \ \ \ \}}
\DoxyCodeLine{00134\ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{00135\ \ \ \ \{}
\DoxyCodeLine{00136\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (access\ ==\ Cache::LOAD)}
\DoxyCodeLine{00137\ \ \ \ \ \ \ \{}
\DoxyCodeLine{00138\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ For\ LOADs,\ get\ data\ from\ DRAM}}
\DoxyCodeLine{00139\ \ \ \ \ \ \ \ \ \ SubsecondTime\ dram\_latency;}
\DoxyCodeLine{00140\ \ \ \ \ \ \ \ \ \ HitWhere::where\_t\ hit\_where;}
\DoxyCodeLine{00141\ \ \ \ \ \ \ \ \ \ boost::tie(dram\_latency,\ hit\_where)\ =\ m\_dram\_cntlr-\/>getDataFromDram(address,\ requester,\ data\_buf,\ now\ +\ latency,\ perf,\textcolor{keyword}{false});}
\DoxyCodeLine{00142\ \ \ \ \ \ \ \ \ \ latency\ +=\ dram\_latency;}
\DoxyCodeLine{00143\ \ \ \ \ \ \ \}}
\DoxyCodeLine{00144\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ For\ STOREs,\ we\ only\ do\ complete\ cache\ lines\ so\ we\ don't\ need\ to\ read\ from\ DRAM}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00146\ \ \ \ \ \ \ insertLine(access,\ address,\ requester,\ data\_buf,\ now\ +\ latency);}
\DoxyCodeLine{00147\ \ \ \ \}}
\DoxyCodeLine{00148\ }
\DoxyCodeLine{00149\ \ \ \ \textcolor{keywordflow}{if}\ (m\_prefetcher)}
\DoxyCodeLine{00150\ \ \ \ \ \ \ callPrefetcher(address,\ cache\_hit,\ prefetch\_hit,\ now\ +\ latency);}
\DoxyCodeLine{00151\ }
\DoxyCodeLine{00152\ \ \ \ \textcolor{keywordflow}{return}\ std::pair<bool,\ SubsecondTime>(block\_info\ ?\ \textcolor{keyword}{true}\ :\ \textcolor{keyword}{false},\ latency);}
\DoxyCodeLine{00153\ \}}
\DoxyCodeLine{00154\ }
\DoxyCodeLine{00155\ \textcolor{keywordtype}{void}}
\DoxyCodeLine{00156\ DramCache::insertLine(Cache::access\_t\ access,\ IntPtr\ address,\ core\_id\_t\ requester,\ Byte*\ data\_buf,\ SubsecondTime\ now)}
\DoxyCodeLine{00157\ \{}
\DoxyCodeLine{00158\ \ \ \ \textcolor{keywordtype}{bool}\ eviction;}
\DoxyCodeLine{00159\ \ \ \ IntPtr\ evict\_address;}
\DoxyCodeLine{00160\ \ \ \ PrL1CacheBlockInfo\ evict\_block\_info;}
\DoxyCodeLine{00161\ \ \ \ Byte\ evict\_buf[m\_cache\_block\_size];}
\DoxyCodeLine{00162\ }
\DoxyCodeLine{00163\ \ \ \ m\_cache-\/>insertSingleLine(address,\ data\_buf,}
\DoxyCodeLine{00164\ \ \ \ \ \ \ \&eviction,\ \&evict\_address,\ \&evict\_block\_info,\ evict\_buf,}
\DoxyCodeLine{00165\ \ \ \ \ \ \ now);}
\DoxyCodeLine{00166\ \ \ \ m\_cache-\/>peekSingleLine(address)-\/>setCState(access\ ==\ Cache::STORE\ ?\ CacheState::MODIFIED\ :\ CacheState::SHARED);}
\DoxyCodeLine{00167\ }
\DoxyCodeLine{00168\ \ \ \ \textcolor{comment}{//\ Write\ to\ data\ array\ off-\/line,\ so\ don't\ affect\ return\ latency}}
\DoxyCodeLine{00169\ \ \ \ accessDataArray(Cache::STORE,\ requester,\ now,\ NULL);}
\DoxyCodeLine{00170\ }
\DoxyCodeLine{00171\ \ \ \ \textcolor{comment}{//\ Writeback\ to\ DRAM\ done\ off-\/line,\ so\ don't\ affect\ return\ latency}}
\DoxyCodeLine{00172\ \ \ \ \textcolor{keywordflow}{if}\ (eviction\ \&\&\ evict\_block\_info.getCState()\ ==\ CacheState::MODIFIED)}
\DoxyCodeLine{00173\ \ \ \ \{}
\DoxyCodeLine{00174\ \ \ \ \ \ \ m\_dram\_cntlr-\/>putDataToDram(evict\_address,\ requester,\ data\_buf,\ now,\textcolor{keyword}{false});}
\DoxyCodeLine{00175\ \ \ \ \}}
\DoxyCodeLine{00176\ \}}
\DoxyCodeLine{00177\ }
\DoxyCodeLine{00178\ SubsecondTime}
\DoxyCodeLine{00179\ DramCache::accessDataArray(Cache::access\_t\ access,\ core\_id\_t\ requester,\ SubsecondTime\ t\_start,\ ShmemPerf\ *perf)}
\DoxyCodeLine{00180\ \{}
\DoxyCodeLine{00181\ \ \ \ SubsecondTime\ processing\_time\ =\ m\_data\_array\_bandwidth.getRoundedLatency(8\ *\ m\_cache\_block\_size);\ \textcolor{comment}{//\ bytes\ to\ bits}}
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00183\ \ \ \ \textcolor{comment}{//\ Compute\ Queue\ Delay}}
\DoxyCodeLine{00184\ \ \ \ SubsecondTime\ queue\_delay;}
\DoxyCodeLine{00185\ \ \ \ \textcolor{keywordflow}{if}\ (m\_queue\_model)}
\DoxyCodeLine{00186\ \ \ \ \{}
\DoxyCodeLine{00187\ \ \ \ \ \ \ queue\_delay\ =\ m\_queue\_model-\/>computeQueueDelay(t\_start,\ processing\_time,\ requester);}
\DoxyCodeLine{00188\ \ \ \ \}}
\DoxyCodeLine{00189\ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{00190\ \ \ \ \{}
\DoxyCodeLine{00191\ \ \ \ \ \ \ queue\_delay\ =\ SubsecondTime::Zero();}
\DoxyCodeLine{00192\ \ \ \ \}}
\DoxyCodeLine{00193\ }
\DoxyCodeLine{00194\ \ \ \ perf-\/>updateTime(t\_start);}
\DoxyCodeLine{00195\ \ \ \ perf-\/>updateTime(t\_start\ +\ queue\_delay,\ ShmemPerf::DRAM\_CACHE\_QUEUE);}
\DoxyCodeLine{00196\ \ \ \ perf-\/>updateTime(t\_start\ +\ queue\_delay\ +\ processing\_time,\ ShmemPerf::DRAM\_CACHE\_BUS);}
\DoxyCodeLine{00197\ \ \ \ perf-\/>updateTime(t\_start\ +\ queue\_delay\ +\ processing\_time\ +\ m\_data\_access\_time,\ ShmemPerf::DRAM\_CACHE\_DATA);}
\DoxyCodeLine{00198\ }
\DoxyCodeLine{00199\ \ \ \ \textcolor{keywordflow}{return}\ queue\_delay\ +\ processing\_time\ +\ m\_data\_access\_time;}
\DoxyCodeLine{00200\ \}}
\DoxyCodeLine{00201\ }
\DoxyCodeLine{00202\ \textcolor{keywordtype}{void}}
\DoxyCodeLine{00203\ DramCache::callPrefetcher(IntPtr\ train\_address,\ \textcolor{keywordtype}{bool}\ cache\_hit,\ \textcolor{keywordtype}{bool}\ prefetch\_hit,\ SubsecondTime\ t\_issue)}
\DoxyCodeLine{00204\ \{}
\DoxyCodeLine{00205\ \ \ \ \textcolor{comment}{//\ Always\ train\ the\ prefetcher}}
\DoxyCodeLine{00206\ \ \ \ std::vector<IntPtr>\ prefetchList\ =\ m\_prefetcher-\/>getNextAddress(train\_address,\ INVALID\_CORE\_ID,Core::INVALID\_MEM\_OP,\ cache\_hit,\ prefetch\_hit,\ 0xdeadbeef);}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00208\ \ \ \ \textcolor{comment}{//\ Only\ do\ prefetches\ on\ misses,\ or\ on\ hits\ to\ lines\ previously\ brought\ in\ by\ the\ prefetcher\ (if\ enabled)}}
\DoxyCodeLine{00209\ \ \ \ \textcolor{keywordflow}{if}\ (!cache\_hit\ ||\ (m\_prefetch\_on\_prefetch\_hit\ \&\&\ prefetch\_hit))}
\DoxyCodeLine{00210\ \ \ \ \{}
\DoxyCodeLine{00211\ \ \ \ \ \ \ \textcolor{keywordflow}{for}(std::vector<IntPtr>::iterator\ it\ =\ prefetchList.begin();\ it\ !=\ prefetchList.end();\ ++it)}
\DoxyCodeLine{00212\ \ \ \ \ \ \ \{}
\DoxyCodeLine{00213\ \ \ \ \ \ \ \ \ \ IntPtr\ prefetch\_address\ =\ *it;}
\DoxyCodeLine{00214\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (!m\_cache-\/>peekSingleLine(prefetch\_address))}
\DoxyCodeLine{00215\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{00216\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Get\ data\ from\ DRAM}}
\DoxyCodeLine{00217\ \ \ \ \ \ \ \ \ \ \ \ \ SubsecondTime\ dram\_latency;}
\DoxyCodeLine{00218\ \ \ \ \ \ \ \ \ \ \ \ \ HitWhere::where\_t\ hit\_where;}
\DoxyCodeLine{00219\ \ \ \ \ \ \ \ \ \ \ \ \ Byte\ data\_buf[m\_cache\_block\_size];}
\DoxyCodeLine{00220\ \ \ \ \ \ \ \ \ \ \ \ \ boost::tie(dram\_latency,\ hit\_where)\ =\ m\_dram\_cntlr-\/>getDataFromDram(prefetch\_address,\ m\_core\_id,\ data\_buf,\ t\_issue,\ NULL,\textcolor{keyword}{false});}
\DoxyCodeLine{00221\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Insert\ into\ data\ array}}
\DoxyCodeLine{00222\ \ \ \ \ \ \ \ \ \ \ \ \ insertLine(Cache::LOAD,\ prefetch\_address,\ m\_core\_id,\ data\_buf,\ t\_issue\ +\ dram\_latency);}
\DoxyCodeLine{00223\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ prefetched\ bit}}
\DoxyCodeLine{00224\ \ \ \ \ \ \ \ \ \ \ \ \ PrL1CacheBlockInfo*\ block\_info\ =\ (PrL1CacheBlockInfo*)m\_cache-\/>peekSingleLine(prefetch\_address);}
\DoxyCodeLine{00225\ \ \ \ \ \ \ \ \ \ \ \ \ block\_info-\/>setOption(CacheBlockInfo::PREFETCH);}
\DoxyCodeLine{00226\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Update\ completion\ time}}
\DoxyCodeLine{00227\ \ \ \ \ \ \ \ \ \ \ \ \ m\_prefetch\_mshr.getCompletionTime(t\_issue,\ dram\_latency,\ prefetch\_address);}
\DoxyCodeLine{00228\ }
\DoxyCodeLine{00229\ \ \ \ \ \ \ \ \ \ \ \ \ ++m\_prefetches;}
\DoxyCodeLine{00230\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{00231\ \ \ \ \ \ \ \}}
\DoxyCodeLine{00232\ \ \ \ \}}
\DoxyCodeLine{00233\ \}}

\end{DoxyCode}
