## project for F24 Nader 189

Developed by Bryan Liu and Lara Smarandoiu for Prof. Nader's ECE M116C honors seminar at UCLA in fall 2024. 

RISC-V 3-issue out-of-order pipelined design supporting a small set of 32-bit R-type, I-type, and Memory instructions written in SystemVerilog. 

