module johnson_counter (clock,reset, out);

input clock, reset;
output [3:0] out;

reg [3:0] q;

always @(posedge clock )
begin 
  if (reset)
   q = 4'd0;
   else 
		begin

        q[3] <= (~q[0]);
		q[2] <=   q[3];
		q[1] <=   q[2];
		q[0] <=   q[1];
		
		end 
end	 

assign out = q;

endmodule
