#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21c11a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21c1330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x21ced10 .functor NOT 1, L_0x21fae60, C4<0>, C4<0>, C4<0>;
L_0x21fabc0 .functor XOR 1, L_0x21faa60, L_0x21fab20, C4<0>, C4<0>;
L_0x21fad50 .functor XOR 1, L_0x21fabc0, L_0x21fac80, C4<0>, C4<0>;
v0x21f6020_0 .net *"_ivl_10", 0 0, L_0x21fac80;  1 drivers
v0x21f6120_0 .net *"_ivl_12", 0 0, L_0x21fad50;  1 drivers
v0x21f6200_0 .net *"_ivl_2", 0 0, L_0x21f7fd0;  1 drivers
v0x21f62c0_0 .net *"_ivl_4", 0 0, L_0x21faa60;  1 drivers
v0x21f63a0_0 .net *"_ivl_6", 0 0, L_0x21fab20;  1 drivers
v0x21f64d0_0 .net *"_ivl_8", 0 0, L_0x21fabc0;  1 drivers
v0x21f65b0_0 .net "a", 0 0, v0x21f2620_0;  1 drivers
v0x21f6650_0 .net "b", 0 0, v0x21f26c0_0;  1 drivers
v0x21f66f0_0 .net "c", 0 0, v0x21f2760_0;  1 drivers
v0x21f6790_0 .var "clk", 0 0;
v0x21f6830_0 .net "d", 0 0, v0x21f28a0_0;  1 drivers
v0x21f68d0_0 .net "q_dut", 0 0, L_0x21fa900;  1 drivers
v0x21f6970_0 .net "q_ref", 0 0, L_0x21f7010;  1 drivers
v0x21f6a10_0 .var/2u "stats1", 159 0;
v0x21f6ab0_0 .var/2u "strobe", 0 0;
v0x21f6b50_0 .net "tb_match", 0 0, L_0x21fae60;  1 drivers
v0x21f6c10_0 .net "tb_mismatch", 0 0, L_0x21ced10;  1 drivers
v0x21f6cd0_0 .net "wavedrom_enable", 0 0, v0x21f2990_0;  1 drivers
v0x21f6d70_0 .net "wavedrom_title", 511 0, v0x21f2a30_0;  1 drivers
L_0x21f7fd0 .concat [ 1 0 0 0], L_0x21f7010;
L_0x21faa60 .concat [ 1 0 0 0], L_0x21f7010;
L_0x21fab20 .concat [ 1 0 0 0], L_0x21fa900;
L_0x21fac80 .concat [ 1 0 0 0], L_0x21f7010;
L_0x21fae60 .cmp/eeq 1, L_0x21f7fd0, L_0x21fad50;
S_0x21c14c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x21c1330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21acea0 .functor NOT 1, v0x21f2620_0, C4<0>, C4<0>, C4<0>;
L_0x21c1c20 .functor XOR 1, L_0x21acea0, v0x21f26c0_0, C4<0>, C4<0>;
L_0x21ced80 .functor XOR 1, L_0x21c1c20, v0x21f2760_0, C4<0>, C4<0>;
L_0x21f7010 .functor XOR 1, L_0x21ced80, v0x21f28a0_0, C4<0>, C4<0>;
v0x21cef80_0 .net *"_ivl_0", 0 0, L_0x21acea0;  1 drivers
v0x21cf020_0 .net *"_ivl_2", 0 0, L_0x21c1c20;  1 drivers
v0x21acff0_0 .net *"_ivl_4", 0 0, L_0x21ced80;  1 drivers
v0x21ad090_0 .net "a", 0 0, v0x21f2620_0;  alias, 1 drivers
v0x21f19e0_0 .net "b", 0 0, v0x21f26c0_0;  alias, 1 drivers
v0x21f1af0_0 .net "c", 0 0, v0x21f2760_0;  alias, 1 drivers
v0x21f1bb0_0 .net "d", 0 0, v0x21f28a0_0;  alias, 1 drivers
v0x21f1c70_0 .net "q", 0 0, L_0x21f7010;  alias, 1 drivers
S_0x21f1dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x21c1330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21f2620_0 .var "a", 0 0;
v0x21f26c0_0 .var "b", 0 0;
v0x21f2760_0 .var "c", 0 0;
v0x21f2800_0 .net "clk", 0 0, v0x21f6790_0;  1 drivers
v0x21f28a0_0 .var "d", 0 0;
v0x21f2990_0 .var "wavedrom_enable", 0 0;
v0x21f2a30_0 .var "wavedrom_title", 511 0;
E_0x21bc100/0 .event negedge, v0x21f2800_0;
E_0x21bc100/1 .event posedge, v0x21f2800_0;
E_0x21bc100 .event/or E_0x21bc100/0, E_0x21bc100/1;
E_0x21bc350 .event posedge, v0x21f2800_0;
E_0x21a59f0 .event negedge, v0x21f2800_0;
S_0x21f2120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21f1dd0;
 .timescale -12 -12;
v0x21f2320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21f2420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21f1dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21f2b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x21c1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21f7140 .functor NOT 1, v0x21f2620_0, C4<0>, C4<0>, C4<0>;
L_0x21f71b0 .functor NOT 1, v0x21f26c0_0, C4<0>, C4<0>, C4<0>;
L_0x21f7240 .functor AND 1, L_0x21f7140, L_0x21f71b0, C4<1>, C4<1>;
L_0x21f7300 .functor NOT 1, v0x21f2760_0, C4<0>, C4<0>, C4<0>;
L_0x21f73a0 .functor AND 1, L_0x21f7240, L_0x21f7300, C4<1>, C4<1>;
L_0x21f74b0 .functor NOT 1, v0x21f28a0_0, C4<0>, C4<0>, C4<0>;
L_0x21f7560 .functor AND 1, L_0x21f73a0, L_0x21f74b0, C4<1>, C4<1>;
L_0x21f7670 .functor NOT 1, v0x21f2620_0, C4<0>, C4<0>, C4<0>;
L_0x21f7730 .functor NOT 1, v0x21f26c0_0, C4<0>, C4<0>, C4<0>;
L_0x21f77a0 .functor AND 1, L_0x21f7670, L_0x21f7730, C4<1>, C4<1>;
L_0x21f7910 .functor AND 1, L_0x21f77a0, v0x21f2760_0, C4<1>, C4<1>;
L_0x21f7980 .functor AND 1, L_0x21f7910, v0x21f28a0_0, C4<1>, C4<1>;
L_0x21f7ab0 .functor OR 1, L_0x21f7560, L_0x21f7980, C4<0>, C4<0>;
L_0x21f7bc0 .functor NOT 1, v0x21f2620_0, C4<0>, C4<0>, C4<0>;
L_0x21f7a40 .functor AND 1, L_0x21f7bc0, v0x21f26c0_0, C4<1>, C4<1>;
L_0x21f7d00 .functor NOT 1, v0x21f2760_0, C4<0>, C4<0>, C4<0>;
L_0x21f7e00 .functor AND 1, L_0x21f7a40, L_0x21f7d00, C4<1>, C4<1>;
L_0x21f7f10 .functor AND 1, L_0x21f7e00, v0x21f28a0_0, C4<1>, C4<1>;
L_0x21f8070 .functor OR 1, L_0x21f7ab0, L_0x21f7f10, C4<0>, C4<0>;
L_0x21f8180 .functor NOT 1, v0x21f2620_0, C4<0>, C4<0>, C4<0>;
L_0x21f83b0 .functor AND 1, L_0x21f8180, v0x21f26c0_0, C4<1>, C4<1>;
L_0x21f8580 .functor AND 1, L_0x21f83b0, v0x21f2760_0, C4<1>, C4<1>;
L_0x21f8810 .functor NOT 1, v0x21f28a0_0, C4<0>, C4<0>, C4<0>;
L_0x21f8990 .functor AND 1, L_0x21f8580, L_0x21f8810, C4<1>, C4<1>;
L_0x21f8b70 .functor OR 1, L_0x21f8070, L_0x21f8990, C4<0>, C4<0>;
L_0x21f8c80 .functor NOT 1, v0x21f26c0_0, C4<0>, C4<0>, C4<0>;
L_0x21f8dd0 .functor AND 1, v0x21f2620_0, L_0x21f8c80, C4<1>, C4<1>;
L_0x21f8e90 .functor NOT 1, v0x21f2760_0, C4<0>, C4<0>, C4<0>;
L_0x21f8ff0 .functor AND 1, L_0x21f8dd0, L_0x21f8e90, C4<1>, C4<1>;
L_0x21f9100 .functor AND 1, L_0x21f8ff0, v0x21f28a0_0, C4<1>, C4<1>;
L_0x21f92c0 .functor OR 1, L_0x21f8b70, L_0x21f9100, C4<0>, C4<0>;
L_0x21f93d0 .functor NOT 1, v0x21f26c0_0, C4<0>, C4<0>, C4<0>;
L_0x21f9550 .functor AND 1, v0x21f2620_0, L_0x21f93d0, C4<1>, C4<1>;
L_0x21f9610 .functor AND 1, L_0x21f9550, v0x21f2760_0, C4<1>, C4<1>;
L_0x21f97f0 .functor NOT 1, v0x21f28a0_0, C4<0>, C4<0>, C4<0>;
L_0x21f9860 .functor AND 1, L_0x21f9610, L_0x21f97f0, C4<1>, C4<1>;
L_0x21f9aa0 .functor OR 1, L_0x21f92c0, L_0x21f9860, C4<0>, C4<0>;
L_0x21f9bb0 .functor AND 1, v0x21f2620_0, v0x21f26c0_0, C4<1>, C4<1>;
L_0x21f9d60 .functor NOT 1, v0x21f2760_0, C4<0>, C4<0>, C4<0>;
L_0x21f9dd0 .functor AND 1, L_0x21f9bb0, L_0x21f9d60, C4<1>, C4<1>;
L_0x21fa030 .functor NOT 1, v0x21f28a0_0, C4<0>, C4<0>, C4<0>;
L_0x21fa0a0 .functor AND 1, L_0x21f9dd0, L_0x21fa030, C4<1>, C4<1>;
L_0x21fa310 .functor OR 1, L_0x21f9aa0, L_0x21fa0a0, C4<0>, C4<0>;
L_0x21fa420 .functor AND 1, v0x21f2620_0, v0x21f26c0_0, C4<1>, C4<1>;
L_0x21fa600 .functor AND 1, L_0x21fa420, v0x21f2760_0, C4<1>, C4<1>;
L_0x21fa6c0 .functor AND 1, L_0x21fa600, v0x21f28a0_0, C4<1>, C4<1>;
L_0x21fa900 .functor OR 1, L_0x21fa310, L_0x21fa6c0, C4<0>, C4<0>;
v0x21f2e80_0 .net *"_ivl_0", 0 0, L_0x21f7140;  1 drivers
v0x21f2f60_0 .net *"_ivl_10", 0 0, L_0x21f74b0;  1 drivers
v0x21f3040_0 .net *"_ivl_12", 0 0, L_0x21f7560;  1 drivers
v0x21f3130_0 .net *"_ivl_14", 0 0, L_0x21f7670;  1 drivers
v0x21f3210_0 .net *"_ivl_16", 0 0, L_0x21f7730;  1 drivers
v0x21f3340_0 .net *"_ivl_18", 0 0, L_0x21f77a0;  1 drivers
v0x21f3420_0 .net *"_ivl_2", 0 0, L_0x21f71b0;  1 drivers
v0x21f3500_0 .net *"_ivl_20", 0 0, L_0x21f7910;  1 drivers
v0x21f35e0_0 .net *"_ivl_22", 0 0, L_0x21f7980;  1 drivers
v0x21f36c0_0 .net *"_ivl_24", 0 0, L_0x21f7ab0;  1 drivers
v0x21f37a0_0 .net *"_ivl_26", 0 0, L_0x21f7bc0;  1 drivers
v0x21f3880_0 .net *"_ivl_28", 0 0, L_0x21f7a40;  1 drivers
v0x21f3960_0 .net *"_ivl_30", 0 0, L_0x21f7d00;  1 drivers
v0x21f3a40_0 .net *"_ivl_32", 0 0, L_0x21f7e00;  1 drivers
v0x21f3b20_0 .net *"_ivl_34", 0 0, L_0x21f7f10;  1 drivers
v0x21f3c00_0 .net *"_ivl_36", 0 0, L_0x21f8070;  1 drivers
v0x21f3ce0_0 .net *"_ivl_38", 0 0, L_0x21f8180;  1 drivers
v0x21f3dc0_0 .net *"_ivl_4", 0 0, L_0x21f7240;  1 drivers
v0x21f3ea0_0 .net *"_ivl_40", 0 0, L_0x21f83b0;  1 drivers
v0x21f3f80_0 .net *"_ivl_42", 0 0, L_0x21f8580;  1 drivers
v0x21f4060_0 .net *"_ivl_44", 0 0, L_0x21f8810;  1 drivers
v0x21f4140_0 .net *"_ivl_46", 0 0, L_0x21f8990;  1 drivers
v0x21f4220_0 .net *"_ivl_48", 0 0, L_0x21f8b70;  1 drivers
v0x21f4300_0 .net *"_ivl_50", 0 0, L_0x21f8c80;  1 drivers
v0x21f43e0_0 .net *"_ivl_52", 0 0, L_0x21f8dd0;  1 drivers
v0x21f44c0_0 .net *"_ivl_54", 0 0, L_0x21f8e90;  1 drivers
v0x21f45a0_0 .net *"_ivl_56", 0 0, L_0x21f8ff0;  1 drivers
v0x21f4680_0 .net *"_ivl_58", 0 0, L_0x21f9100;  1 drivers
v0x21f4760_0 .net *"_ivl_6", 0 0, L_0x21f7300;  1 drivers
v0x21f4840_0 .net *"_ivl_60", 0 0, L_0x21f92c0;  1 drivers
v0x21f4920_0 .net *"_ivl_62", 0 0, L_0x21f93d0;  1 drivers
v0x21f4a00_0 .net *"_ivl_64", 0 0, L_0x21f9550;  1 drivers
v0x21f4ae0_0 .net *"_ivl_66", 0 0, L_0x21f9610;  1 drivers
v0x21f4dd0_0 .net *"_ivl_68", 0 0, L_0x21f97f0;  1 drivers
v0x21f4eb0_0 .net *"_ivl_70", 0 0, L_0x21f9860;  1 drivers
v0x21f4f90_0 .net *"_ivl_72", 0 0, L_0x21f9aa0;  1 drivers
v0x21f5070_0 .net *"_ivl_74", 0 0, L_0x21f9bb0;  1 drivers
v0x21f5150_0 .net *"_ivl_76", 0 0, L_0x21f9d60;  1 drivers
v0x21f5230_0 .net *"_ivl_78", 0 0, L_0x21f9dd0;  1 drivers
v0x21f5310_0 .net *"_ivl_8", 0 0, L_0x21f73a0;  1 drivers
v0x21f53f0_0 .net *"_ivl_80", 0 0, L_0x21fa030;  1 drivers
v0x21f54d0_0 .net *"_ivl_82", 0 0, L_0x21fa0a0;  1 drivers
v0x21f55b0_0 .net *"_ivl_84", 0 0, L_0x21fa310;  1 drivers
v0x21f5690_0 .net *"_ivl_86", 0 0, L_0x21fa420;  1 drivers
v0x21f5770_0 .net *"_ivl_88", 0 0, L_0x21fa600;  1 drivers
v0x21f5850_0 .net *"_ivl_90", 0 0, L_0x21fa6c0;  1 drivers
v0x21f5930_0 .net "a", 0 0, v0x21f2620_0;  alias, 1 drivers
v0x21f59d0_0 .net "b", 0 0, v0x21f26c0_0;  alias, 1 drivers
v0x21f5ac0_0 .net "c", 0 0, v0x21f2760_0;  alias, 1 drivers
v0x21f5bb0_0 .net "d", 0 0, v0x21f28a0_0;  alias, 1 drivers
v0x21f5ca0_0 .net "q", 0 0, L_0x21fa900;  alias, 1 drivers
S_0x21f5e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x21c1330;
 .timescale -12 -12;
E_0x21bbea0 .event anyedge, v0x21f6ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21f6ab0_0;
    %nor/r;
    %assign/vec4 v0x21f6ab0_0, 0;
    %wait E_0x21bbea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21f1dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21f28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f26c0_0, 0;
    %assign/vec4 v0x21f2620_0, 0;
    %wait E_0x21a59f0;
    %wait E_0x21bc350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21f28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f26c0_0, 0;
    %assign/vec4 v0x21f2620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21bc100;
    %load/vec4 v0x21f2620_0;
    %load/vec4 v0x21f26c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21f2760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21f28a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21f28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f26c0_0, 0;
    %assign/vec4 v0x21f2620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21f2420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21bc100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21f28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21f26c0_0, 0;
    %assign/vec4 v0x21f2620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x21c1330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f6790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f6ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x21c1330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21f6790_0;
    %inv;
    %store/vec4 v0x21f6790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x21c1330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21f2800_0, v0x21f6c10_0, v0x21f65b0_0, v0x21f6650_0, v0x21f66f0_0, v0x21f6830_0, v0x21f6970_0, v0x21f68d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x21c1330;
T_7 ;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x21c1330;
T_8 ;
    %wait E_0x21bc100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21f6a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f6a10_0, 4, 32;
    %load/vec4 v0x21f6b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f6a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21f6a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f6a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21f6970_0;
    %load/vec4 v0x21f6970_0;
    %load/vec4 v0x21f68d0_0;
    %xor;
    %load/vec4 v0x21f6970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f6a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21f6a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f6a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit2/iter0/response51/top_module.sv";
