{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561701415122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561701415122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 02:56:55 2019 " "Processing started: Fri Jun 28 02:56:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561701415122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561701415122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561701415122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561701415464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-archMemoria " "Found design unit 1: memoria-archMemoria" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415907 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/flipflopjk2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/flipflopjk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopJK2-flipFlopArch " "Found design unit 1: flipFlopJK2-flipFlopArch" {  } { { "../MEM/flipFlopJK2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/flipFlopJK2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415911 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopJK2 " "Found entity 1: flipFlopJK2" {  } { { "../MEM/flipFlopJK2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/flipFlopJK2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/celula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/celula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 celula-archCelula " "Found design unit 1: celula-archCelula" {  } { { "../MEM/celula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/celula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415916 ""} { "Info" "ISGN_ENTITY_NAME" "1 celula " "Found entity 1: celula" {  } { { "../MEM/celula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/celula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/regopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/regopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegOpcode-archRegOpcode " "Found design unit 1: RegOpcode-archRegOpcode" {  } { { "../opcode/RegOpcode.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/opcode/RegOpcode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415920 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegOpcode " "Found entity 1: RegOpcode" {  } { { "../opcode/RegOpcode.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/opcode/RegOpcode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/soma2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/soma2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma2-archsoma2 " "Found design unit 1: soma2-archsoma2" {  } { { "../archPCcomJK/soma2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/soma2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415926 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma2 " "Found entity 1: soma2" {  } { { "../archPCcomJK/soma2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/soma2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegPC-archRegPC " "Found design unit 1: RegPC-archRegPC" {  } { { "../archPCcomJK/RegPC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/RegPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415932 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegPC " "Found entity 1: RegPC" {  } { { "../archPCcomJK/RegPC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/RegPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/regrdm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/regrdm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegRDM-archRegRDM " "Found design unit 1: RegRDM-archRegRDM" {  } { { "../RDM/RegRDM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/RegRDM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415937 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegRDM " "Found entity 1: RegRDM" {  } { { "../RDM/RegRDM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/RegRDM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/multiplexador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/multiplexador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador2-archmultiplexador2 " "Found design unit 1: multiplexador2-archmultiplexador2" {  } { { "../RDM/multiplexador2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/multiplexador2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415942 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2 " "Found entity 1: multiplexador2" {  } { { "../RDM/multiplexador2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/multiplexador2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-archUla " "Found design unit 1: ula-archUla" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415948 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-archSomador " "Found design unit 1: somador-archSomador" {  } { { "../ULA/somador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415953 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../ULA/somador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-archSoma " "Found design unit 1: soma-archSoma" {  } { { "../ULA/soma.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/soma.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415957 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "../ULA/soma.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/soma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/rem/regrem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/rem/regrem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegREM-archRegREM " "Found design unit 1: RegREM-archRegREM" {  } { { "../REM/RegREM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/REM/RegREM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415962 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegREM " "Found entity 1: RegREM" {  } { { "../REM/RegREM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/REM/RegREM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/nz/regnz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/nz/regnz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegNZ-archRegNZ " "Found design unit 1: RegNZ-archRegNZ" {  } { { "../NZ/RegNZ.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/NZ/RegNZ.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415967 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegNZ " "Found entity 1: RegNZ" {  } { { "../NZ/RegNZ.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/NZ/RegNZ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/multiplexador/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/multiplexador/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-archMultiplexador " "Found design unit 1: multiplexador-archMultiplexador" {  } { { "../multiplexador/multiplexador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/multiplexador/multiplexador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415972 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "../multiplexador/multiplexador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/multiplexador/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/decodificador/decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/decodificador/decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-archdecodificador " "Found design unit 1: decodificador-archdecodificador" {  } { { "../decodificador/decodificador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/decodificador/decodificador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415976 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "../decodificador/decodificador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/decodificador/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/regac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/regac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegAC-archRegAC " "Found design unit 1: RegAC-archRegAC" {  } { { "../AC/RegAC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/RegAC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415980 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegAC " "Found entity 1: RegAC" {  } { { "../AC/RegAC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/RegAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopJK-flipFlopArch " "Found design unit 1: flipFlopJK-flipFlopArch" {  } { { "../AC/flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/flipFlopJK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415984 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopJK " "Found entity 1: flipFlopJK" {  } { { "../AC/flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/flipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEANDER " "Found entity 1: NEANDER" {  } { { "../opcode/NEANDER.bdf" "" { Schematic "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/opcode/NEANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561701415989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 0 0 " "Found 0 design units, including 0 entities, in source file unidadecontrole.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file udc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561701415996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria " "Elaborating entity \"memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561701416038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "celula celula:CEL00 " "Elaborating entity \"celula\" for hierarchy \"celula:CEL00\"" {  } { { "../MEM/memoria.vhd" "CEL00" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561701416068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopJK2 celula:CEL00\|flipFlopJK2:\\FOR01:0:cont1 " "Elaborating entity \"flipFlopJK2\" for hierarchy \"celula:CEL00\|flipFlopJK2:\\FOR01:0:cont1\"" {  } { { "../MEM/celula.vhd" "\\FOR01:0:cont1" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/celula.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561701416122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561701417691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561701417691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[4\] " "No output dependent on input pin \"rem_end\[4\]\"" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561701417891 "|memoria|rem_end[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[5\] " "No output dependent on input pin \"rem_end\[5\]\"" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561701417891 "|memoria|rem_end[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[6\] " "No output dependent on input pin \"rem_end\[6\]\"" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561701417891 "|memoria|rem_end[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[7\] " "No output dependent on input pin \"rem_end\[7\]\"" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561701417891 "|memoria|rem_end[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561701417891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561701417892 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561701417892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561701417892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561701417892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561701418089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 02:56:58 2019 " "Processing ended: Fri Jun 28 02:56:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561701418089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561701418089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561701418089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561701418089 ""}
