
Noyau_temps_reel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005784  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08005964  08005964  00006964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a28  08005a28  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005a28  08005a28  00006a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a30  08005a30  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a30  08005a30  00006a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005a34  08005a34  00006a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005a38  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000051c8  2000006c  08005aa4  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005234  08005aa4  00007234  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017432  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e7  00000000  00000000  0001e4ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001578  00000000  00000000  00021bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001097  00000000  00000000  00023130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000212ad  00000000  00000000  000241c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018bb1  00000000  00000000  00045474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d01bd  00000000  00000000  0005e025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012e1e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000609c  00000000  00000000  0012e228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001342c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800594c 	.word	0x0800594c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	0800594c 	.word	0x0800594c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005ec:	b5b0      	push	{r4, r5, r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005f2:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <MX_FREERTOS_Init+0x2c>)
 80005f4:	1d3c      	adds	r4, r7, #4
 80005f6:	461d      	mov	r5, r3
 80005f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fc:	682b      	ldr	r3, [r5, #0]
 80005fe:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f003 f866 	bl	80036d6 <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a03      	ldr	r2, [pc, #12]	@ (800061c <MX_FREERTOS_Init+0x30>)
 800060e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000610:	bf00      	nop
 8000612:	3718      	adds	r7, #24
 8000614:	46bd      	mov	sp, r7
 8000616:	bdb0      	pop	{r4, r5, r7, pc}
 8000618:	08005970 	.word	0x08005970
 800061c:	20000088 	.word	0x20000088

08000620 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f003 f87b 	bl	8003724 <osDelay>
 800062e:	e7fb      	b.n	8000628 <StartDefaultTask+0x8>

08000630 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08a      	sub	sp, #40	@ 0x28
 8000634:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000636:	f107 0314 	add.w	r3, r7, #20
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000646:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a2a      	ldr	r2, [pc, #168]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 800064c:	f043 0304 	orr.w	r3, r3, #4
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0304 	and.w	r3, r3, #4
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800065e:	4b25      	ldr	r3, [pc, #148]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a24      	ldr	r2, [pc, #144]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000664:	f043 0320 	orr.w	r3, r3, #32
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b22      	ldr	r3, [pc, #136]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0320 	and.w	r3, r3, #32
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000676:	4b1f      	ldr	r3, [pc, #124]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a1e      	ldr	r2, [pc, #120]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b1c      	ldr	r3, [pc, #112]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	60bb      	str	r3, [r7, #8]
 800068c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068e:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000692:	4a18      	ldr	r2, [pc, #96]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 8000694:	f043 0302 	orr.w	r3, r3, #2
 8000698:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069a:	4b16      	ldr	r3, [pc, #88]	@ (80006f4 <MX_GPIO_Init+0xc4>)
 800069c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069e:	f003 0302 	and.w	r3, r3, #2
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2120      	movs	r1, #32
 80006aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ae:	f000 fdcb 	bl	8001248 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	4619      	mov	r1, r3
 80006c8:	480b      	ldr	r0, [pc, #44]	@ (80006f8 <MX_GPIO_Init+0xc8>)
 80006ca:	f000 fc3b 	bl	8000f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006ce:	2320      	movs	r3, #32
 80006d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d2:	2301      	movs	r3, #1
 80006d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006da:	2300      	movs	r3, #0
 80006dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4619      	mov	r1, r3
 80006e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e8:	f000 fc2c 	bl	8000f44 <HAL_GPIO_Init>

}
 80006ec:	bf00      	nop
 80006ee:	3728      	adds	r7, #40	@ 0x28
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40021000 	.word	0x40021000
 80006f8:	48000800 	.word	0x48000800

080006fc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000704:	1d39      	adds	r1, r7, #4
 8000706:	f04f 33ff 	mov.w	r3, #4294967295
 800070a:	2201      	movs	r2, #1
 800070c:	4803      	ldr	r0, [pc, #12]	@ (800071c <__io_putchar+0x20>)
 800070e:	f002 f947 	bl	80029a0 <HAL_UART_Transmit>
	return ch;
 8000712:	687b      	ldr	r3, [r7, #4]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200000dc 	.word	0x200000dc

08000720 <task_led>:
void task_led(void * unused)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000728:	2120      	movs	r1, #32
 800072a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800072e:	f000 fda3 	bl	8001278 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000732:	2064      	movs	r0, #100	@ 0x64
 8000734:	f000 fb04 	bl	8000d40 <HAL_Delay>
		printf("hop, je change! \n\r");
 8000738:	4802      	ldr	r0, [pc, #8]	@ (8000744 <task_led+0x24>)
 800073a:	f004 fa3d 	bl	8004bb8 <iprintf>
	{
 800073e:	bf00      	nop
 8000740:	e7f2      	b.n	8000728 <task_led+0x8>
 8000742:	bf00      	nop
 8000744:	08005984 	.word	0x08005984

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074e:	f000 fac0 	bl	8000cd2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000752:	f000 f81f 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000756:	f7ff ff6b 	bl	8000630 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800075a:	f000 f9ef 	bl	8000b3c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("hello world\n\r");
 800075e:	480a      	ldr	r0, [pc, #40]	@ (8000788 <main+0x40>)
 8000760:	f004 fa2a 	bl	8004bb8 <iprintf>

    xTaskCreate( task_led,
 8000764:	2300      	movs	r3, #0
 8000766:	9301      	str	r3, [sp, #4]
 8000768:	2301      	movs	r3, #1
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2300      	movs	r3, #0
 800076e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000772:	4906      	ldr	r1, [pc, #24]	@ (800078c <main+0x44>)
 8000774:	4806      	ldr	r0, [pc, #24]	@ (8000790 <main+0x48>)
 8000776:	f003 f89d 	bl	80038b4 <xTaskCreate>
                            NULL
                          );
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800077a:	f7ff ff37 	bl	80005ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800077e:	f002 ffa3 	bl	80036c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000782:	bf00      	nop
 8000784:	e7fd      	b.n	8000782 <main+0x3a>
 8000786:	bf00      	nop
 8000788:	08005998 	.word	0x08005998
 800078c:	080059a8 	.word	0x080059a8
 8000790:	08000721 	.word	0x08000721

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b094      	sub	sp, #80	@ 0x50
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 0318 	add.w	r3, r7, #24
 800079e:	2238      	movs	r2, #56	@ 0x38
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f004 fa5d 	bl	8004c62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	605a      	str	r2, [r3, #4]
 80007b0:	609a      	str	r2, [r3, #8]
 80007b2:	60da      	str	r2, [r3, #12]
 80007b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80007b6:	2000      	movs	r0, #0
 80007b8:	f000 fd78 	bl	80012ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007bc:	2301      	movs	r3, #1
 80007be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007c4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c6:	2302      	movs	r3, #2
 80007c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ca:	2303      	movs	r3, #3
 80007cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80007ce:	2306      	movs	r3, #6
 80007d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007d2:	2355      	movs	r3, #85	@ 0x55
 80007d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007d6:	2302      	movs	r3, #2
 80007d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007da:	2302      	movs	r3, #2
 80007dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007de:	2302      	movs	r3, #2
 80007e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e2:	f107 0318 	add.w	r3, r7, #24
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 fe14 	bl	8001414 <HAL_RCC_OscConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80007f2:	f000 f82b 	bl	800084c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f6:	230f      	movs	r3, #15
 80007f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fa:	2303      	movs	r3, #3
 80007fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	2104      	movs	r1, #4
 800080e:	4618      	mov	r0, r3
 8000810:	f001 f912 	bl	8001a38 <HAL_RCC_ClockConfig>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800081a:	f000 f817 	bl	800084c <Error_Handler>
  }
}
 800081e:	bf00      	nop
 8000820:	3750      	adds	r7, #80	@ 0x50
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
	...

08000828 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a04      	ldr	r2, [pc, #16]	@ (8000848 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d101      	bne.n	800083e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800083a:	f000 fa63 	bl	8000d04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800083e:	bf00      	nop
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40012c00 	.word	0x40012c00

0800084c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000850:	b672      	cpsid	i
}
 8000852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000854:	bf00      	nop
 8000856:	e7fd      	b.n	8000854 <Error_Handler+0x8>

08000858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085e:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <HAL_MspInit+0x50>)
 8000860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000862:	4a11      	ldr	r2, [pc, #68]	@ (80008a8 <HAL_MspInit+0x50>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6613      	str	r3, [r2, #96]	@ 0x60
 800086a:	4b0f      	ldr	r3, [pc, #60]	@ (80008a8 <HAL_MspInit+0x50>)
 800086c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000876:	4b0c      	ldr	r3, [pc, #48]	@ (80008a8 <HAL_MspInit+0x50>)
 8000878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800087a:	4a0b      	ldr	r2, [pc, #44]	@ (80008a8 <HAL_MspInit+0x50>)
 800087c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000880:	6593      	str	r3, [r2, #88]	@ 0x58
 8000882:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <HAL_MspInit+0x50>)
 8000884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800088e:	2200      	movs	r2, #0
 8000890:	210f      	movs	r1, #15
 8000892:	f06f 0001 	mvn.w	r0, #1
 8000896:	f000 fb2d 	bl	8000ef4 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800089a:	f000 fdab 	bl	80013f4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40021000 	.word	0x40021000

080008ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b08c      	sub	sp, #48	@ 0x30
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000970 <HAL_InitTick+0xc4>)
 80008be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008c0:	4a2b      	ldr	r2, [pc, #172]	@ (8000970 <HAL_InitTick+0xc4>)
 80008c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80008c8:	4b29      	ldr	r3, [pc, #164]	@ (8000970 <HAL_InitTick+0xc4>)
 80008ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008d4:	f107 020c 	add.w	r2, r7, #12
 80008d8:	f107 0310 	add.w	r3, r7, #16
 80008dc:	4611      	mov	r1, r2
 80008de:	4618      	mov	r0, r3
 80008e0:	f001 fa80 	bl	8001de4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008e4:	f001 fa68 	bl	8001db8 <HAL_RCC_GetPCLK2Freq>
 80008e8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008ec:	4a21      	ldr	r2, [pc, #132]	@ (8000974 <HAL_InitTick+0xc8>)
 80008ee:	fba2 2303 	umull	r2, r3, r2, r3
 80008f2:	0c9b      	lsrs	r3, r3, #18
 80008f4:	3b01      	subs	r3, #1
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000978 <HAL_InitTick+0xcc>)
 80008fa:	4a20      	ldr	r2, [pc, #128]	@ (800097c <HAL_InitTick+0xd0>)
 80008fc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008fe:	4b1e      	ldr	r3, [pc, #120]	@ (8000978 <HAL_InitTick+0xcc>)
 8000900:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000904:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000906:	4a1c      	ldr	r2, [pc, #112]	@ (8000978 <HAL_InitTick+0xcc>)
 8000908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800090a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800090c:	4b1a      	ldr	r3, [pc, #104]	@ (8000978 <HAL_InitTick+0xcc>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000912:	4b19      	ldr	r3, [pc, #100]	@ (8000978 <HAL_InitTick+0xcc>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8000918:	4817      	ldr	r0, [pc, #92]	@ (8000978 <HAL_InitTick+0xcc>)
 800091a:	f001 fccb 	bl	80022b4 <HAL_TIM_Base_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000924:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000928:	2b00      	cmp	r3, #0
 800092a:	d11b      	bne.n	8000964 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800092c:	4812      	ldr	r0, [pc, #72]	@ (8000978 <HAL_InitTick+0xcc>)
 800092e:	f001 fd23 	bl	8002378 <HAL_TIM_Base_Start_IT>
 8000932:	4603      	mov	r3, r0
 8000934:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000938:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800093c:	2b00      	cmp	r3, #0
 800093e:	d111      	bne.n	8000964 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000940:	2019      	movs	r0, #25
 8000942:	f000 faf1 	bl	8000f28 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2b0f      	cmp	r3, #15
 800094a:	d808      	bhi.n	800095e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800094c:	2200      	movs	r2, #0
 800094e:	6879      	ldr	r1, [r7, #4]
 8000950:	2019      	movs	r0, #25
 8000952:	f000 facf 	bl	8000ef4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000956:	4a0a      	ldr	r2, [pc, #40]	@ (8000980 <HAL_InitTick+0xd4>)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6013      	str	r3, [r2, #0]
 800095c:	e002      	b.n	8000964 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800095e:	2301      	movs	r3, #1
 8000960:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000964:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000968:	4618      	mov	r0, r3
 800096a:	3730      	adds	r7, #48	@ 0x30
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40021000 	.word	0x40021000
 8000974:	431bde83 	.word	0x431bde83
 8000978:	2000008c 	.word	0x2000008c
 800097c:	40012c00 	.word	0x40012c00
 8000980:	20000004 	.word	0x20000004

08000984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000988:	bf00      	nop
 800098a:	e7fd      	b.n	8000988 <NMI_Handler+0x4>

0800098c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <HardFault_Handler+0x4>

08000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <MemManage_Handler+0x4>

0800099c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <BusFault_Handler+0x4>

080009a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <UsageFault_Handler+0x4>

080009ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
	...

080009bc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009c0:	4802      	ldr	r0, [pc, #8]	@ (80009cc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80009c2:	f001 fd43 	bl	800244c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	2000008c 	.word	0x2000008c

080009d0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]
 80009e0:	e00a      	b.n	80009f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009e2:	f3af 8000 	nop.w
 80009e6:	4601      	mov	r1, r0
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	60ba      	str	r2, [r7, #8]
 80009ee:	b2ca      	uxtb	r2, r1
 80009f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	3301      	adds	r3, #1
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	697a      	ldr	r2, [r7, #20]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	dbf0      	blt.n	80009e2 <_read+0x12>
  }

  return len;
 8000a00:	687b      	ldr	r3, [r7, #4]
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3718      	adds	r7, #24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b086      	sub	sp, #24
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
 8000a1a:	e009      	b.n	8000a30 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	1c5a      	adds	r2, r3, #1
 8000a20:	60ba      	str	r2, [r7, #8]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff fe69 	bl	80006fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	697a      	ldr	r2, [r7, #20]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbf1      	blt.n	8000a1c <_write+0x12>
  }
  return len;
 8000a38:	687b      	ldr	r3, [r7, #4]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <_close>:

int _close(int file)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b083      	sub	sp, #12
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	b083      	sub	sp, #12
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
 8000a62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a6a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <_isatty>:

int _isatty(int file)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	b083      	sub	sp, #12
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a82:	2301      	movs	r3, #1
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr

08000a90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3714      	adds	r7, #20
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
	...

08000aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab4:	4a14      	ldr	r2, [pc, #80]	@ (8000b08 <_sbrk+0x5c>)
 8000ab6:	4b15      	ldr	r3, [pc, #84]	@ (8000b0c <_sbrk+0x60>)
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac0:	4b13      	ldr	r3, [pc, #76]	@ (8000b10 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d102      	bne.n	8000ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	@ (8000b10 <_sbrk+0x64>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	@ (8000b14 <_sbrk+0x68>)
 8000acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ace:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <_sbrk+0x64>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d207      	bcs.n	8000aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000adc:	f004 f96e 	bl	8004dbc <__errno>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aea:	e009      	b.n	8000b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aec:	4b08      	ldr	r3, [pc, #32]	@ (8000b10 <_sbrk+0x64>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000af2:	4b07      	ldr	r3, [pc, #28]	@ (8000b10 <_sbrk+0x64>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	4a05      	ldr	r2, [pc, #20]	@ (8000b10 <_sbrk+0x64>)
 8000afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000afe:	68fb      	ldr	r3, [r7, #12]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20008000 	.word	0x20008000
 8000b0c:	00000400 	.word	0x00000400
 8000b10:	200000d8 	.word	0x200000d8
 8000b14:	20005238 	.word	0x20005238

08000b18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b1c:	4b06      	ldr	r3, [pc, #24]	@ (8000b38 <SystemInit+0x20>)
 8000b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b22:	4a05      	ldr	r2, [pc, #20]	@ (8000b38 <SystemInit+0x20>)
 8000b24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000b40:	4b21      	ldr	r3, [pc, #132]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b42:	4a22      	ldr	r2, [pc, #136]	@ (8000bcc <MX_LPUART1_UART_Init+0x90>)
 8000b44:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000b46:	4b20      	ldr	r3, [pc, #128]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b4c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000b54:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000b5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000b60:	4b19      	ldr	r3, [pc, #100]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b62:	220c      	movs	r2, #12
 8000b64:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b66:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6c:	4b16      	ldr	r3, [pc, #88]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b72:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b78:	4b13      	ldr	r3, [pc, #76]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000b7e:	4812      	ldr	r0, [pc, #72]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b80:	f001 febe 	bl	8002900 <HAL_UART_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b8a:	f7ff fe5f 	bl	800084c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b8e:	2100      	movs	r1, #0
 8000b90:	480d      	ldr	r0, [pc, #52]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000b92:	f002 fcb7 	bl	8003504 <HAL_UARTEx_SetTxFifoThreshold>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000b9c:	f7ff fe56 	bl	800084c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4809      	ldr	r0, [pc, #36]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000ba4:	f002 fcec 	bl	8003580 <HAL_UARTEx_SetRxFifoThreshold>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000bae:	f7ff fe4d 	bl	800084c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000bb2:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <MX_LPUART1_UART_Init+0x8c>)
 8000bb4:	f002 fc6d 	bl	8003492 <HAL_UARTEx_DisableFifoMode>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000bbe:	f7ff fe45 	bl	800084c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200000dc 	.word	0x200000dc
 8000bcc:	40008000 	.word	0x40008000

08000bd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b09a      	sub	sp, #104	@ 0x68
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000be8:	f107 0310 	add.w	r3, r7, #16
 8000bec:	2244      	movs	r2, #68	@ 0x44
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f004 f836 	bl	8004c62 <memset>
  if(uartHandle->Instance==LPUART1)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8000c78 <HAL_UART_MspInit+0xa8>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d136      	bne.n	8000c6e <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000c00:	2320      	movs	r3, #32
 8000c02:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000c04:	2300      	movs	r3, #0
 8000c06:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c08:	f107 0310 	add.w	r3, r7, #16
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f001 f961 	bl	8001ed4 <HAL_RCCEx_PeriphCLKConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c18:	f7ff fe18 	bl	800084c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c1c:	4b17      	ldr	r3, [pc, #92]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c20:	4a16      	ldr	r2, [pc, #88]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c22:	f043 0301 	orr.w	r3, r3, #1
 8000c26:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000c28:	4b14      	ldr	r3, [pc, #80]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c34:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c38:	4a10      	ldr	r2, [pc, #64]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c3a:	f043 0301 	orr.w	r3, r3, #1
 8000c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c40:	4b0e      	ldr	r3, [pc, #56]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000c4c:	230c      	movs	r3, #12
 8000c4e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c50:	2302      	movs	r3, #2
 8000c52:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000c5c:	230c      	movs	r3, #12
 8000c5e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c64:	4619      	mov	r1, r3
 8000c66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c6a:	f000 f96b 	bl	8000f44 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000c6e:	bf00      	nop
 8000c70:	3768      	adds	r7, #104	@ 0x68
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40008000 	.word	0x40008000
 8000c7c:	40021000 	.word	0x40021000

08000c80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c80:	480d      	ldr	r0, [pc, #52]	@ (8000cb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c82:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c84:	f7ff ff48 	bl	8000b18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c88:	480c      	ldr	r0, [pc, #48]	@ (8000cbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8a:	490d      	ldr	r1, [pc, #52]	@ (8000cc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc4 <LoopForever+0xe>)
  movs r3, #0
 8000c8e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c90:	e002      	b.n	8000c98 <LoopCopyDataInit>

08000c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c96:	3304      	adds	r3, #4

08000c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c9c:	d3f9      	bcc.n	8000c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8000ccc <LoopForever+0x16>)
  movs r3, #0
 8000ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca4:	e001      	b.n	8000caa <LoopFillZerobss>

08000ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca8:	3204      	adds	r2, #4

08000caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cac:	d3fb      	bcc.n	8000ca6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000cae:	f004 f88b 	bl	8004dc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cb2:	f7ff fd49 	bl	8000748 <main>

08000cb6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cb6:	e7fe      	b.n	8000cb6 <LoopForever>
  ldr   r0, =_estack
 8000cb8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000cc4:	08005a38 	.word	0x08005a38
  ldr r2, =_sbss
 8000cc8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ccc:	20005234 	.word	0x20005234

08000cd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC1_2_IRQHandler>

08000cd2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f000 f8fe 	bl	8000ede <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ce2:	200f      	movs	r0, #15
 8000ce4:	f7ff fde2 	bl	80008ac <HAL_InitTick>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d002      	beq.n	8000cf4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	71fb      	strb	r3, [r7, #7]
 8000cf2:	e001      	b.n	8000cf8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cf4:	f7ff fdb0 	bl	8000858 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cf8:	79fb      	ldrb	r3, [r7, #7]

}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b05      	ldr	r3, [pc, #20]	@ (8000d20 <HAL_IncTick+0x1c>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b05      	ldr	r3, [pc, #20]	@ (8000d24 <HAL_IncTick+0x20>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4413      	add	r3, r2
 8000d12:	4a03      	ldr	r2, [pc, #12]	@ (8000d20 <HAL_IncTick+0x1c>)
 8000d14:	6013      	str	r3, [r2, #0]
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	20000170 	.word	0x20000170
 8000d24:	20000008 	.word	0x20000008

08000d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d2c:	4b03      	ldr	r3, [pc, #12]	@ (8000d3c <HAL_GetTick+0x14>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	20000170 	.word	0x20000170

08000d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d48:	f7ff ffee 	bl	8000d28 <HAL_GetTick>
 8000d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d58:	d004      	beq.n	8000d64 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d5a:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <HAL_Delay+0x40>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	4413      	add	r3, r2
 8000d62:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d64:	bf00      	nop
 8000d66:	f7ff ffdf 	bl	8000d28 <HAL_GetTick>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	68fa      	ldr	r2, [r7, #12]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d8f7      	bhi.n	8000d66 <HAL_Delay+0x26>
  {
  }
}
 8000d76:	bf00      	nop
 8000d78:	bf00      	nop
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000008 	.word	0x20000008

08000d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f003 0307 	and.w	r3, r3, #7
 8000d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000da0:	4013      	ands	r3, r2
 8000da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000db6:	4a04      	ldr	r2, [pc, #16]	@ (8000dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	60d3      	str	r3, [r2, #12]
}
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd0:	4b04      	ldr	r3, [pc, #16]	@ (8000de4 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	0a1b      	lsrs	r3, r3, #8
 8000dd6:	f003 0307 	and.w	r3, r3, #7
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	db0b      	blt.n	8000e12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	f003 021f 	and.w	r2, r3, #31
 8000e00:	4907      	ldr	r1, [pc, #28]	@ (8000e20 <__NVIC_EnableIRQ+0x38>)
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	095b      	lsrs	r3, r3, #5
 8000e08:	2001      	movs	r0, #1
 8000e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e12:	bf00      	nop
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000e100 	.word	0xe000e100

08000e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	db0a      	blt.n	8000e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	490c      	ldr	r1, [pc, #48]	@ (8000e70 <__NVIC_SetPriority+0x4c>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	0112      	lsls	r2, r2, #4
 8000e44:	b2d2      	uxtb	r2, r2
 8000e46:	440b      	add	r3, r1
 8000e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e4c:	e00a      	b.n	8000e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4908      	ldr	r1, [pc, #32]	@ (8000e74 <__NVIC_SetPriority+0x50>)
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	f003 030f 	and.w	r3, r3, #15
 8000e5a:	3b04      	subs	r3, #4
 8000e5c:	0112      	lsls	r2, r2, #4
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	440b      	add	r3, r1
 8000e62:	761a      	strb	r2, [r3, #24]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000e100 	.word	0xe000e100
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b089      	sub	sp, #36	@ 0x24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f1c3 0307 	rsb	r3, r3, #7
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	bf28      	it	cs
 8000e96:	2304      	movcs	r3, #4
 8000e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	3304      	adds	r3, #4
 8000e9e:	2b06      	cmp	r3, #6
 8000ea0:	d902      	bls.n	8000ea8 <NVIC_EncodePriority+0x30>
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	3b03      	subs	r3, #3
 8000ea6:	e000      	b.n	8000eaa <NVIC_EncodePriority+0x32>
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eac:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43da      	mvns	r2, r3
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	401a      	ands	r2, r3
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eca:	43d9      	mvns	r1, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed0:	4313      	orrs	r3, r2
         );
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3724      	adds	r7, #36	@ 0x24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff ff4c 	bl	8000d84 <__NVIC_SetPriorityGrouping>
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
 8000f00:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f02:	f7ff ff63 	bl	8000dcc <__NVIC_GetPriorityGrouping>
 8000f06:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	68b9      	ldr	r1, [r7, #8]
 8000f0c:	6978      	ldr	r0, [r7, #20]
 8000f0e:	f7ff ffb3 	bl	8000e78 <NVIC_EncodePriority>
 8000f12:	4602      	mov	r2, r0
 8000f14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f18:	4611      	mov	r1, r2
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ff82 	bl	8000e24 <__NVIC_SetPriority>
}
 8000f20:	bf00      	nop
 8000f22:	3718      	adds	r7, #24
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff56 	bl	8000de8 <__NVIC_EnableIRQ>
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b087      	sub	sp, #28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f52:	e15a      	b.n	800120a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	2101      	movs	r1, #1
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f60:	4013      	ands	r3, r2
 8000f62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	f000 814c 	beq.w	8001204 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f003 0303 	and.w	r3, r3, #3
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d005      	beq.n	8000f84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d130      	bne.n	8000fe6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	2203      	movs	r2, #3
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	68da      	ldr	r2, [r3, #12]
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fba:	2201      	movs	r2, #1
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	091b      	lsrs	r3, r3, #4
 8000fd0:	f003 0201 	and.w	r2, r3, #1
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 0303 	and.w	r3, r3, #3
 8000fee:	2b03      	cmp	r3, #3
 8000ff0:	d017      	beq.n	8001022 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	68db      	ldr	r3, [r3, #12]
 8000ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	689a      	ldr	r2, [r3, #8]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 0303 	and.w	r3, r3, #3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d123      	bne.n	8001076 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	08da      	lsrs	r2, r3, #3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3208      	adds	r2, #8
 8001036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800103a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	220f      	movs	r2, #15
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	43db      	mvns	r3, r3
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	4013      	ands	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	691a      	ldr	r2, [r3, #16]
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	08da      	lsrs	r2, r3, #3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3208      	adds	r2, #8
 8001070:	6939      	ldr	r1, [r7, #16]
 8001072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	2203      	movs	r2, #3
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	4013      	ands	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	f003 0203 	and.w	r2, r3, #3
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f000 80a6 	beq.w	8001204 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b8:	4b5b      	ldr	r3, [pc, #364]	@ (8001228 <HAL_GPIO_Init+0x2e4>)
 80010ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010bc:	4a5a      	ldr	r2, [pc, #360]	@ (8001228 <HAL_GPIO_Init+0x2e4>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80010c4:	4b58      	ldr	r3, [pc, #352]	@ (8001228 <HAL_GPIO_Init+0x2e4>)
 80010c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	60bb      	str	r3, [r7, #8]
 80010ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010d0:	4a56      	ldr	r2, [pc, #344]	@ (800122c <HAL_GPIO_Init+0x2e8>)
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	089b      	lsrs	r3, r3, #2
 80010d6:	3302      	adds	r3, #2
 80010d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	f003 0303 	and.w	r3, r3, #3
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	220f      	movs	r2, #15
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	4013      	ands	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010fa:	d01f      	beq.n	800113c <HAL_GPIO_Init+0x1f8>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4a4c      	ldr	r2, [pc, #304]	@ (8001230 <HAL_GPIO_Init+0x2ec>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d019      	beq.n	8001138 <HAL_GPIO_Init+0x1f4>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a4b      	ldr	r2, [pc, #300]	@ (8001234 <HAL_GPIO_Init+0x2f0>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d013      	beq.n	8001134 <HAL_GPIO_Init+0x1f0>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a4a      	ldr	r2, [pc, #296]	@ (8001238 <HAL_GPIO_Init+0x2f4>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d00d      	beq.n	8001130 <HAL_GPIO_Init+0x1ec>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a49      	ldr	r2, [pc, #292]	@ (800123c <HAL_GPIO_Init+0x2f8>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d007      	beq.n	800112c <HAL_GPIO_Init+0x1e8>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a48      	ldr	r2, [pc, #288]	@ (8001240 <HAL_GPIO_Init+0x2fc>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d101      	bne.n	8001128 <HAL_GPIO_Init+0x1e4>
 8001124:	2305      	movs	r3, #5
 8001126:	e00a      	b.n	800113e <HAL_GPIO_Init+0x1fa>
 8001128:	2306      	movs	r3, #6
 800112a:	e008      	b.n	800113e <HAL_GPIO_Init+0x1fa>
 800112c:	2304      	movs	r3, #4
 800112e:	e006      	b.n	800113e <HAL_GPIO_Init+0x1fa>
 8001130:	2303      	movs	r3, #3
 8001132:	e004      	b.n	800113e <HAL_GPIO_Init+0x1fa>
 8001134:	2302      	movs	r3, #2
 8001136:	e002      	b.n	800113e <HAL_GPIO_Init+0x1fa>
 8001138:	2301      	movs	r3, #1
 800113a:	e000      	b.n	800113e <HAL_GPIO_Init+0x1fa>
 800113c:	2300      	movs	r3, #0
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	f002 0203 	and.w	r2, r2, #3
 8001144:	0092      	lsls	r2, r2, #2
 8001146:	4093      	lsls	r3, r2
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800114e:	4937      	ldr	r1, [pc, #220]	@ (800122c <HAL_GPIO_Init+0x2e8>)
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	3302      	adds	r3, #2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800115c:	4b39      	ldr	r3, [pc, #228]	@ (8001244 <HAL_GPIO_Init+0x300>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001180:	4a30      	ldr	r2, [pc, #192]	@ (8001244 <HAL_GPIO_Init+0x300>)
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001186:	4b2f      	ldr	r3, [pc, #188]	@ (8001244 <HAL_GPIO_Init+0x300>)
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011aa:	4a26      	ldr	r2, [pc, #152]	@ (8001244 <HAL_GPIO_Init+0x300>)
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80011b0:	4b24      	ldr	r3, [pc, #144]	@ (8001244 <HAL_GPIO_Init+0x300>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001244 <HAL_GPIO_Init+0x300>)
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80011da:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <HAL_GPIO_Init+0x300>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011fe:	4a11      	ldr	r2, [pc, #68]	@ (8001244 <HAL_GPIO_Init+0x300>)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	3301      	adds	r3, #1
 8001208:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	fa22 f303 	lsr.w	r3, r2, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	f47f ae9d 	bne.w	8000f54 <HAL_GPIO_Init+0x10>
  }
}
 800121a:	bf00      	nop
 800121c:	bf00      	nop
 800121e:	371c      	adds	r7, #28
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	40021000 	.word	0x40021000
 800122c:	40010000 	.word	0x40010000
 8001230:	48000400 	.word	0x48000400
 8001234:	48000800 	.word	0x48000800
 8001238:	48000c00 	.word	0x48000c00
 800123c:	48001000 	.word	0x48001000
 8001240:	48001400 	.word	0x48001400
 8001244:	40010400 	.word	0x40010400

08001248 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	807b      	strh	r3, [r7, #2]
 8001254:	4613      	mov	r3, r2
 8001256:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001258:	787b      	ldrb	r3, [r7, #1]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800125e:	887a      	ldrh	r2, [r7, #2]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001264:	e002      	b.n	800126c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001266:	887a      	ldrh	r2, [r7, #2]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	695b      	ldr	r3, [r3, #20]
 8001288:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800128a:	887a      	ldrh	r2, [r7, #2]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4013      	ands	r3, r2
 8001290:	041a      	lsls	r2, r3, #16
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	43d9      	mvns	r1, r3
 8001296:	887b      	ldrh	r3, [r7, #2]
 8001298:	400b      	ands	r3, r1
 800129a:	431a      	orrs	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	619a      	str	r2, [r3, #24]
}
 80012a0:	bf00      	nop
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d141      	bne.n	800133e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012ba:	4b4b      	ldr	r3, [pc, #300]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012c6:	d131      	bne.n	800132c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012c8:	4b47      	ldr	r3, [pc, #284]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012ce:	4a46      	ldr	r2, [pc, #280]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d8:	4b43      	ldr	r3, [pc, #268]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012e0:	4a41      	ldr	r2, [pc, #260]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80012e8:	4b40      	ldr	r3, [pc, #256]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2232      	movs	r2, #50	@ 0x32
 80012ee:	fb02 f303 	mul.w	r3, r2, r3
 80012f2:	4a3f      	ldr	r2, [pc, #252]	@ (80013f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80012f4:	fba2 2303 	umull	r2, r3, r2, r3
 80012f8:	0c9b      	lsrs	r3, r3, #18
 80012fa:	3301      	adds	r3, #1
 80012fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012fe:	e002      	b.n	8001306 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3b01      	subs	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001306:	4b38      	ldr	r3, [pc, #224]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800130e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001312:	d102      	bne.n	800131a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d1f2      	bne.n	8001300 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800131a:	4b33      	ldr	r3, [pc, #204]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800131c:	695b      	ldr	r3, [r3, #20]
 800131e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001322:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001326:	d158      	bne.n	80013da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e057      	b.n	80013dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800132c:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800132e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001332:	4a2d      	ldr	r2, [pc, #180]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001334:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001338:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800133c:	e04d      	b.n	80013da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001344:	d141      	bne.n	80013ca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001346:	4b28      	ldr	r3, [pc, #160]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800134e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001352:	d131      	bne.n	80013b8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001354:	4b24      	ldr	r3, [pc, #144]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800135a:	4a23      	ldr	r2, [pc, #140]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001360:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001364:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800136c:	4a1e      	ldr	r2, [pc, #120]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800136e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001372:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001374:	4b1d      	ldr	r3, [pc, #116]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2232      	movs	r2, #50	@ 0x32
 800137a:	fb02 f303 	mul.w	r3, r2, r3
 800137e:	4a1c      	ldr	r2, [pc, #112]	@ (80013f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001380:	fba2 2303 	umull	r2, r3, r2, r3
 8001384:	0c9b      	lsrs	r3, r3, #18
 8001386:	3301      	adds	r3, #1
 8001388:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800138a:	e002      	b.n	8001392 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	3b01      	subs	r3, #1
 8001390:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001394:	695b      	ldr	r3, [r3, #20]
 8001396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800139a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800139e:	d102      	bne.n	80013a6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f2      	bne.n	800138c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013b2:	d112      	bne.n	80013da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e011      	b.n	80013dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013b8:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80013c8:	e007      	b.n	80013da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013d2:	4a05      	ldr	r2, [pc, #20]	@ (80013e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013d8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80013da:	2300      	movs	r3, #0
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	40007000 	.word	0x40007000
 80013ec:	20000000 	.word	0x20000000
 80013f0:	431bde83 	.word	0x431bde83

080013f4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	4a04      	ldr	r2, [pc, #16]	@ (8001410 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001402:	6093      	str	r3, [r2, #8]
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40007000 	.word	0x40007000

08001414 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b088      	sub	sp, #32
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d101      	bne.n	8001426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e2fe      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	2b00      	cmp	r3, #0
 8001430:	d075      	beq.n	800151e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001432:	4b97      	ldr	r3, [pc, #604]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 030c 	and.w	r3, r3, #12
 800143a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800143c:	4b94      	ldr	r3, [pc, #592]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	f003 0303 	and.w	r3, r3, #3
 8001444:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	2b0c      	cmp	r3, #12
 800144a:	d102      	bne.n	8001452 <HAL_RCC_OscConfig+0x3e>
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	2b03      	cmp	r3, #3
 8001450:	d002      	beq.n	8001458 <HAL_RCC_OscConfig+0x44>
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	2b08      	cmp	r3, #8
 8001456:	d10b      	bne.n	8001470 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001458:	4b8d      	ldr	r3, [pc, #564]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d05b      	beq.n	800151c <HAL_RCC_OscConfig+0x108>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d157      	bne.n	800151c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e2d9      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001478:	d106      	bne.n	8001488 <HAL_RCC_OscConfig+0x74>
 800147a:	4b85      	ldr	r3, [pc, #532]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a84      	ldr	r2, [pc, #528]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	e01d      	b.n	80014c4 <HAL_RCC_OscConfig+0xb0>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001490:	d10c      	bne.n	80014ac <HAL_RCC_OscConfig+0x98>
 8001492:	4b7f      	ldr	r3, [pc, #508]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a7e      	ldr	r2, [pc, #504]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	4b7c      	ldr	r3, [pc, #496]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a7b      	ldr	r2, [pc, #492]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80014a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	e00b      	b.n	80014c4 <HAL_RCC_OscConfig+0xb0>
 80014ac:	4b78      	ldr	r3, [pc, #480]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a77      	ldr	r2, [pc, #476]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80014b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014b6:	6013      	str	r3, [r2, #0]
 80014b8:	4b75      	ldr	r3, [pc, #468]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a74      	ldr	r2, [pc, #464]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80014be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d013      	beq.n	80014f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014cc:	f7ff fc2c 	bl	8000d28 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d4:	f7ff fc28 	bl	8000d28 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b64      	cmp	r3, #100	@ 0x64
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e29e      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014e6:	4b6a      	ldr	r3, [pc, #424]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d0f0      	beq.n	80014d4 <HAL_RCC_OscConfig+0xc0>
 80014f2:	e014      	b.n	800151e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f4:	f7ff fc18 	bl	8000d28 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014fc:	f7ff fc14 	bl	8000d28 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b64      	cmp	r3, #100	@ 0x64
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e28a      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800150e:	4b60      	ldr	r3, [pc, #384]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1f0      	bne.n	80014fc <HAL_RCC_OscConfig+0xe8>
 800151a:	e000      	b.n	800151e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800151c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d075      	beq.n	8001616 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800152a:	4b59      	ldr	r3, [pc, #356]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 030c 	and.w	r3, r3, #12
 8001532:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001534:	4b56      	ldr	r3, [pc, #344]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	2b0c      	cmp	r3, #12
 8001542:	d102      	bne.n	800154a <HAL_RCC_OscConfig+0x136>
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b02      	cmp	r3, #2
 8001548:	d002      	beq.n	8001550 <HAL_RCC_OscConfig+0x13c>
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2b04      	cmp	r3, #4
 800154e:	d11f      	bne.n	8001590 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001550:	4b4f      	ldr	r3, [pc, #316]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <HAL_RCC_OscConfig+0x154>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e25d      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001568:	4b49      	ldr	r3, [pc, #292]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	061b      	lsls	r3, r3, #24
 8001576:	4946      	ldr	r1, [pc, #280]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001578:	4313      	orrs	r3, r2
 800157a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800157c:	4b45      	ldr	r3, [pc, #276]	@ (8001694 <HAL_RCC_OscConfig+0x280>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff f993 	bl	80008ac <HAL_InitTick>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d043      	beq.n	8001614 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e249      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d023      	beq.n	80015e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001598:	4b3d      	ldr	r3, [pc, #244]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a3c      	ldr	r2, [pc, #240]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800159e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a4:	f7ff fbc0 	bl	8000d28 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ac:	f7ff fbbc 	bl	8000d28 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e232      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015be:	4b34      	ldr	r3, [pc, #208]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d0f0      	beq.n	80015ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ca:	4b31      	ldr	r3, [pc, #196]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	691b      	ldr	r3, [r3, #16]
 80015d6:	061b      	lsls	r3, r3, #24
 80015d8:	492d      	ldr	r1, [pc, #180]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	604b      	str	r3, [r1, #4]
 80015de:	e01a      	b.n	8001616 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a2a      	ldr	r2, [pc, #168]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 80015e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ec:	f7ff fb9c 	bl	8000d28 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015f4:	f7ff fb98 	bl	8000d28 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e20e      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001606:	4b22      	ldr	r3, [pc, #136]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1f0      	bne.n	80015f4 <HAL_RCC_OscConfig+0x1e0>
 8001612:	e000      	b.n	8001616 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001614:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0308 	and.w	r3, r3, #8
 800161e:	2b00      	cmp	r3, #0
 8001620:	d041      	beq.n	80016a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	695b      	ldr	r3, [r3, #20]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d01c      	beq.n	8001664 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800162a:	4b19      	ldr	r3, [pc, #100]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800162c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001630:	4a17      	ldr	r2, [pc, #92]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001632:	f043 0301 	orr.w	r3, r3, #1
 8001636:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163a:	f7ff fb75 	bl	8000d28 <HAL_GetTick>
 800163e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001642:	f7ff fb71 	bl	8000d28 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e1e7      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001654:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001656:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0ef      	beq.n	8001642 <HAL_RCC_OscConfig+0x22e>
 8001662:	e020      	b.n	80016a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001664:	4b0a      	ldr	r3, [pc, #40]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 8001666:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800166a:	4a09      	ldr	r2, [pc, #36]	@ (8001690 <HAL_RCC_OscConfig+0x27c>)
 800166c:	f023 0301 	bic.w	r3, r3, #1
 8001670:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001674:	f7ff fb58 	bl	8000d28 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800167a:	e00d      	b.n	8001698 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800167c:	f7ff fb54 	bl	8000d28 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b02      	cmp	r3, #2
 8001688:	d906      	bls.n	8001698 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e1ca      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
 800168e:	bf00      	nop
 8001690:	40021000 	.word	0x40021000
 8001694:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001698:	4b8c      	ldr	r3, [pc, #560]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 800169a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1ea      	bne.n	800167c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0304 	and.w	r3, r3, #4
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f000 80a6 	beq.w	8001800 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016b4:	2300      	movs	r3, #0
 80016b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80016b8:	4b84      	ldr	r3, [pc, #528]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80016ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d101      	bne.n	80016c8 <HAL_RCC_OscConfig+0x2b4>
 80016c4:	2301      	movs	r3, #1
 80016c6:	e000      	b.n	80016ca <HAL_RCC_OscConfig+0x2b6>
 80016c8:	2300      	movs	r3, #0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00d      	beq.n	80016ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	4b7f      	ldr	r3, [pc, #508]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d2:	4a7e      	ldr	r2, [pc, #504]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016da:	4b7c      	ldr	r3, [pc, #496]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80016e6:	2301      	movs	r3, #1
 80016e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ea:	4b79      	ldr	r3, [pc, #484]	@ (80018d0 <HAL_RCC_OscConfig+0x4bc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d118      	bne.n	8001728 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016f6:	4b76      	ldr	r3, [pc, #472]	@ (80018d0 <HAL_RCC_OscConfig+0x4bc>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a75      	ldr	r2, [pc, #468]	@ (80018d0 <HAL_RCC_OscConfig+0x4bc>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001702:	f7ff fb11 	bl	8000d28 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170a:	f7ff fb0d 	bl	8000d28 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e183      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800171c:	4b6c      	ldr	r3, [pc, #432]	@ (80018d0 <HAL_RCC_OscConfig+0x4bc>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0f0      	beq.n	800170a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d108      	bne.n	8001742 <HAL_RCC_OscConfig+0x32e>
 8001730:	4b66      	ldr	r3, [pc, #408]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001736:	4a65      	ldr	r2, [pc, #404]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001740:	e024      	b.n	800178c <HAL_RCC_OscConfig+0x378>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2b05      	cmp	r3, #5
 8001748:	d110      	bne.n	800176c <HAL_RCC_OscConfig+0x358>
 800174a:	4b60      	ldr	r3, [pc, #384]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 800174c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001750:	4a5e      	ldr	r2, [pc, #376]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001752:	f043 0304 	orr.w	r3, r3, #4
 8001756:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800175a:	4b5c      	ldr	r3, [pc, #368]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 800175c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001760:	4a5a      	ldr	r2, [pc, #360]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800176a:	e00f      	b.n	800178c <HAL_RCC_OscConfig+0x378>
 800176c:	4b57      	ldr	r3, [pc, #348]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 800176e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001772:	4a56      	ldr	r2, [pc, #344]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001774:	f023 0301 	bic.w	r3, r3, #1
 8001778:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800177c:	4b53      	ldr	r3, [pc, #332]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 800177e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001782:	4a52      	ldr	r2, [pc, #328]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001784:	f023 0304 	bic.w	r3, r3, #4
 8001788:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d016      	beq.n	80017c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001794:	f7ff fac8 	bl	8000d28 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800179a:	e00a      	b.n	80017b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800179c:	f7ff fac4 	bl	8000d28 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e138      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017b2:	4b46      	ldr	r3, [pc, #280]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80017b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d0ed      	beq.n	800179c <HAL_RCC_OscConfig+0x388>
 80017c0:	e015      	b.n	80017ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c2:	f7ff fab1 	bl	8000d28 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017c8:	e00a      	b.n	80017e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ca:	f7ff faad 	bl	8000d28 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017d8:	4293      	cmp	r3, r2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e121      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017e0:	4b3a      	ldr	r3, [pc, #232]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80017e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1ed      	bne.n	80017ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ee:	7ffb      	ldrb	r3, [r7, #31]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d105      	bne.n	8001800 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f4:	4b35      	ldr	r3, [pc, #212]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80017f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f8:	4a34      	ldr	r2, [pc, #208]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80017fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017fe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0320 	and.w	r3, r3, #32
 8001808:	2b00      	cmp	r3, #0
 800180a:	d03c      	beq.n	8001886 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d01c      	beq.n	800184e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001814:	4b2d      	ldr	r3, [pc, #180]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001816:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800181a:	4a2c      	ldr	r2, [pc, #176]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001824:	f7ff fa80 	bl	8000d28 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800182c:	f7ff fa7c 	bl	8000d28 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e0f2      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800183e:	4b23      	ldr	r3, [pc, #140]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001840:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d0ef      	beq.n	800182c <HAL_RCC_OscConfig+0x418>
 800184c:	e01b      	b.n	8001886 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800184e:	4b1f      	ldr	r3, [pc, #124]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001850:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001854:	4a1d      	ldr	r2, [pc, #116]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001856:	f023 0301 	bic.w	r3, r3, #1
 800185a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800185e:	f7ff fa63 	bl	8000d28 <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001866:	f7ff fa5f 	bl	8000d28 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e0d5      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001878:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 800187a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1ef      	bne.n	8001866 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80c9 	beq.w	8001a22 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001890:	4b0e      	ldr	r3, [pc, #56]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f003 030c 	and.w	r3, r3, #12
 8001898:	2b0c      	cmp	r3, #12
 800189a:	f000 8083 	beq.w	80019a4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d15e      	bne.n	8001964 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018a6:	4b09      	ldr	r3, [pc, #36]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a08      	ldr	r2, [pc, #32]	@ (80018cc <HAL_RCC_OscConfig+0x4b8>)
 80018ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b2:	f7ff fa39 	bl	8000d28 <HAL_GetTick>
 80018b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018b8:	e00c      	b.n	80018d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ba:	f7ff fa35 	bl	8000d28 <HAL_GetTick>
 80018be:	4602      	mov	r2, r0
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d905      	bls.n	80018d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80018c8:	2303      	movs	r3, #3
 80018ca:	e0ab      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018d4:	4b55      	ldr	r3, [pc, #340]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1ec      	bne.n	80018ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018e0:	4b52      	ldr	r3, [pc, #328]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	4b52      	ldr	r3, [pc, #328]	@ (8001a30 <HAL_RCC_OscConfig+0x61c>)
 80018e6:	4013      	ands	r3, r2
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	6a11      	ldr	r1, [r2, #32]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018f0:	3a01      	subs	r2, #1
 80018f2:	0112      	lsls	r2, r2, #4
 80018f4:	4311      	orrs	r1, r2
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80018fa:	0212      	lsls	r2, r2, #8
 80018fc:	4311      	orrs	r1, r2
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001902:	0852      	lsrs	r2, r2, #1
 8001904:	3a01      	subs	r2, #1
 8001906:	0552      	lsls	r2, r2, #21
 8001908:	4311      	orrs	r1, r2
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800190e:	0852      	lsrs	r2, r2, #1
 8001910:	3a01      	subs	r2, #1
 8001912:	0652      	lsls	r2, r2, #25
 8001914:	4311      	orrs	r1, r2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800191a:	06d2      	lsls	r2, r2, #27
 800191c:	430a      	orrs	r2, r1
 800191e:	4943      	ldr	r1, [pc, #268]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 8001920:	4313      	orrs	r3, r2
 8001922:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001924:	4b41      	ldr	r3, [pc, #260]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a40      	ldr	r2, [pc, #256]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 800192a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800192e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001930:	4b3e      	ldr	r3, [pc, #248]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	4a3d      	ldr	r2, [pc, #244]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 8001936:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800193a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193c:	f7ff f9f4 	bl	8000d28 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001944:	f7ff f9f0 	bl	8000d28 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e066      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001956:	4b35      	ldr	r3, [pc, #212]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0f0      	beq.n	8001944 <HAL_RCC_OscConfig+0x530>
 8001962:	e05e      	b.n	8001a22 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001964:	4b31      	ldr	r3, [pc, #196]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a30      	ldr	r2, [pc, #192]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 800196a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800196e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001970:	f7ff f9da 	bl	8000d28 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001978:	f7ff f9d6 	bl	8000d28 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e04c      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800198a:	4b28      	ldr	r3, [pc, #160]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d1f0      	bne.n	8001978 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001996:	4b25      	ldr	r3, [pc, #148]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 8001998:	68da      	ldr	r2, [r3, #12]
 800199a:	4924      	ldr	r1, [pc, #144]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 800199c:	4b25      	ldr	r3, [pc, #148]	@ (8001a34 <HAL_RCC_OscConfig+0x620>)
 800199e:	4013      	ands	r3, r2
 80019a0:	60cb      	str	r3, [r1, #12]
 80019a2:	e03e      	b.n	8001a22 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d101      	bne.n	80019b0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e039      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80019b0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a2c <HAL_RCC_OscConfig+0x618>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	f003 0203 	and.w	r2, r3, #3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d12c      	bne.n	8001a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ce:	3b01      	subs	r3, #1
 80019d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d123      	bne.n	8001a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d11b      	bne.n	8001a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d113      	bne.n	8001a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a00:	085b      	lsrs	r3, r3, #1
 8001a02:	3b01      	subs	r3, #1
 8001a04:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d109      	bne.n	8001a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a14:	085b      	lsrs	r3, r3, #1
 8001a16:	3b01      	subs	r3, #1
 8001a18:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d001      	beq.n	8001a22 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e000      	b.n	8001a24 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3720      	adds	r7, #32
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	019f800c 	.word	0x019f800c
 8001a34:	feeefffc 	.word	0xfeeefffc

08001a38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d101      	bne.n	8001a50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e11e      	b.n	8001c8e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a50:	4b91      	ldr	r3, [pc, #580]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 030f 	and.w	r3, r3, #15
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d910      	bls.n	8001a80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a5e:	4b8e      	ldr	r3, [pc, #568]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f023 020f 	bic.w	r2, r3, #15
 8001a66:	498c      	ldr	r1, [pc, #560]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6e:	4b8a      	ldr	r3, [pc, #552]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 030f 	and.w	r3, r3, #15
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e106      	b.n	8001c8e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d073      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2b03      	cmp	r3, #3
 8001a92:	d129      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a94:	4b81      	ldr	r3, [pc, #516]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e0f4      	b.n	8001c8e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001aa4:	f000 f9d0 	bl	8001e48 <RCC_GetSysClockFreqFromPLLSource>
 8001aa8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	4a7c      	ldr	r2, [pc, #496]	@ (8001ca0 <HAL_RCC_ClockConfig+0x268>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d93f      	bls.n	8001b32 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001ab2:	4b7a      	ldr	r3, [pc, #488]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d009      	beq.n	8001ad2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d033      	beq.n	8001b32 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d12f      	bne.n	8001b32 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ad2:	4b72      	ldr	r3, [pc, #456]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ada:	4a70      	ldr	r2, [pc, #448]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ae0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001ae2:	2380      	movs	r3, #128	@ 0x80
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	e024      	b.n	8001b32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d107      	bne.n	8001b00 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001af0:	4b6a      	ldr	r3, [pc, #424]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d109      	bne.n	8001b10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e0c6      	b.n	8001c8e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b00:	4b66      	ldr	r3, [pc, #408]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d101      	bne.n	8001b10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e0be      	b.n	8001c8e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001b10:	f000 f8ce 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8001b14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	4a61      	ldr	r2, [pc, #388]	@ (8001ca0 <HAL_RCC_ClockConfig+0x268>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d909      	bls.n	8001b32 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b26:	4a5d      	ldr	r2, [pc, #372]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b2c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001b2e:	2380      	movs	r3, #128	@ 0x80
 8001b30:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b32:	4b5a      	ldr	r3, [pc, #360]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f023 0203 	bic.w	r2, r3, #3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	4957      	ldr	r1, [pc, #348]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b40:	4313      	orrs	r3, r2
 8001b42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b44:	f7ff f8f0 	bl	8000d28 <HAL_GetTick>
 8001b48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b4a:	e00a      	b.n	8001b62 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b4c:	f7ff f8ec 	bl	8000d28 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e095      	b.n	8001c8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b62:	4b4e      	ldr	r3, [pc, #312]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f003 020c 	and.w	r2, r3, #12
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d1eb      	bne.n	8001b4c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d023      	beq.n	8001bc8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0304 	and.w	r3, r3, #4
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d005      	beq.n	8001b98 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b8c:	4b43      	ldr	r3, [pc, #268]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	4a42      	ldr	r2, [pc, #264]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001b92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b96:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0308 	and.w	r3, r3, #8
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d007      	beq.n	8001bb4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001ba4:	4b3d      	ldr	r3, [pc, #244]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001bac:	4a3b      	ldr	r2, [pc, #236]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001bae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bb4:	4b39      	ldr	r3, [pc, #228]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	4936      	ldr	r1, [pc, #216]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	608b      	str	r3, [r1, #8]
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	2b80      	cmp	r3, #128	@ 0x80
 8001bcc:	d105      	bne.n	8001bda <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001bce:	4b33      	ldr	r3, [pc, #204]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	4a32      	ldr	r2, [pc, #200]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001bd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bd8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bda:	4b2f      	ldr	r3, [pc, #188]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d21d      	bcs.n	8001c24 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f023 020f 	bic.w	r2, r3, #15
 8001bf0:	4929      	ldr	r1, [pc, #164]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff f896 	bl	8000d28 <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfe:	e00a      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c00:	f7ff f892 	bl	8000d28 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e03b      	b.n	8001c8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <HAL_RCC_ClockConfig+0x260>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	683a      	ldr	r2, [r7, #0]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d1ed      	bne.n	8001c00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0304 	and.w	r3, r3, #4
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d008      	beq.n	8001c42 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c30:	4b1a      	ldr	r3, [pc, #104]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	4917      	ldr	r1, [pc, #92]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0308 	and.w	r3, r3, #8
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d009      	beq.n	8001c62 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c4e:	4b13      	ldr	r3, [pc, #76]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	490f      	ldr	r1, [pc, #60]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c62:	f000 f825 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8001c66:	4602      	mov	r2, r0
 8001c68:	4b0c      	ldr	r3, [pc, #48]	@ (8001c9c <HAL_RCC_ClockConfig+0x264>)
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	091b      	lsrs	r3, r3, #4
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	490c      	ldr	r1, [pc, #48]	@ (8001ca4 <HAL_RCC_ClockConfig+0x26c>)
 8001c74:	5ccb      	ldrb	r3, [r1, r3]
 8001c76:	f003 031f 	and.w	r3, r3, #31
 8001c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca8 <HAL_RCC_ClockConfig+0x270>)
 8001c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c82:	4b0a      	ldr	r3, [pc, #40]	@ (8001cac <HAL_RCC_ClockConfig+0x274>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fe10 	bl	80008ac <HAL_InitTick>
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40022000 	.word	0x40022000
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	04c4b400 	.word	0x04c4b400
 8001ca4:	080059b4 	.word	0x080059b4
 8001ca8:	20000000 	.word	0x20000000
 8001cac:	20000004 	.word	0x20000004

08001cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b087      	sub	sp, #28
 8001cb4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 030c 	and.w	r3, r3, #12
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	d102      	bne.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	e047      	b.n	8001d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001cc8:	4b27      	ldr	r3, [pc, #156]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 030c 	and.w	r3, r3, #12
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d102      	bne.n	8001cda <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cd4:	4b26      	ldr	r3, [pc, #152]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	e03e      	b.n	8001d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001cda:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f003 030c 	and.w	r3, r3, #12
 8001ce2:	2b0c      	cmp	r3, #12
 8001ce4:	d136      	bne.n	8001d54 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ce6:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f003 0303 	and.w	r3, r3, #3
 8001cee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	091b      	lsrs	r3, r3, #4
 8001cf6:	f003 030f 	and.w	r3, r3, #15
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	d10c      	bne.n	8001d1e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d04:	4a1a      	ldr	r2, [pc, #104]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0c:	4a16      	ldr	r2, [pc, #88]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d0e:	68d2      	ldr	r2, [r2, #12]
 8001d10:	0a12      	lsrs	r2, r2, #8
 8001d12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	617b      	str	r3, [r7, #20]
      break;
 8001d1c:	e00c      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d1e:	4a13      	ldr	r2, [pc, #76]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d26:	4a10      	ldr	r2, [pc, #64]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d28:	68d2      	ldr	r2, [r2, #12]
 8001d2a:	0a12      	lsrs	r2, r2, #8
 8001d2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d30:	fb02 f303 	mul.w	r3, r2, r3
 8001d34:	617b      	str	r3, [r7, #20]
      break;
 8001d36:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d38:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	0e5b      	lsrs	r3, r3, #25
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	3301      	adds	r3, #1
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	e001      	b.n	8001d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001d58:	693b      	ldr	r3, [r7, #16]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	371c      	adds	r7, #28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	00f42400 	.word	0x00f42400
 8001d70:	016e3600 	.word	0x016e3600

08001d74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d78:	4b03      	ldr	r3, [pc, #12]	@ (8001d88 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	20000000 	.word	0x20000000

08001d8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d90:	f7ff fff0 	bl	8001d74 <HAL_RCC_GetHCLKFreq>
 8001d94:	4602      	mov	r2, r0
 8001d96:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	0a1b      	lsrs	r3, r3, #8
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	4904      	ldr	r1, [pc, #16]	@ (8001db4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001da2:	5ccb      	ldrb	r3, [r1, r3]
 8001da4:	f003 031f 	and.w	r3, r3, #31
 8001da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40021000 	.word	0x40021000
 8001db4:	080059c4 	.word	0x080059c4

08001db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001dbc:	f7ff ffda 	bl	8001d74 <HAL_RCC_GetHCLKFreq>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	0adb      	lsrs	r3, r3, #11
 8001dc8:	f003 0307 	and.w	r3, r3, #7
 8001dcc:	4904      	ldr	r1, [pc, #16]	@ (8001de0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dce:	5ccb      	ldrb	r3, [r1, r3]
 8001dd0:	f003 031f 	and.w	r3, r3, #31
 8001dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	080059c4 	.word	0x080059c4

08001de4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	220f      	movs	r2, #15
 8001df2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001df4:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 0203 	and.w	r2, r3, #3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001e00:	4b0f      	ldr	r3, [pc, #60]	@ (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e18:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	08db      	lsrs	r3, r3, #3
 8001e1e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e26:	4b07      	ldr	r3, [pc, #28]	@ (8001e44 <HAL_RCC_GetClockConfig+0x60>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 020f 	and.w	r2, r3, #15
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	601a      	str	r2, [r3, #0]
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40022000 	.word	0x40022000

08001e48 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b087      	sub	sp, #28
 8001e4c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e58:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	091b      	lsrs	r3, r3, #4
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	3301      	adds	r3, #1
 8001e64:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	2b03      	cmp	r3, #3
 8001e6a:	d10c      	bne.n	8001e86 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e6c:	4a17      	ldr	r2, [pc, #92]	@ (8001ecc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e74:	4a14      	ldr	r2, [pc, #80]	@ (8001ec8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e76:	68d2      	ldr	r2, [r2, #12]
 8001e78:	0a12      	lsrs	r2, r2, #8
 8001e7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e7e:	fb02 f303 	mul.w	r3, r2, r3
 8001e82:	617b      	str	r3, [r7, #20]
    break;
 8001e84:	e00c      	b.n	8001ea0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e86:	4a12      	ldr	r2, [pc, #72]	@ (8001ed0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e90:	68d2      	ldr	r2, [r2, #12]
 8001e92:	0a12      	lsrs	r2, r2, #8
 8001e94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e98:	fb02 f303 	mul.w	r3, r2, r3
 8001e9c:	617b      	str	r3, [r7, #20]
    break;
 8001e9e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ea0:	4b09      	ldr	r3, [pc, #36]	@ (8001ec8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	0e5b      	lsrs	r3, r3, #25
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	3301      	adds	r3, #1
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001eba:	687b      	ldr	r3, [r7, #4]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	371c      	adds	r7, #28
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	016e3600 	.word	0x016e3600
 8001ed0:	00f42400 	.word	0x00f42400

08001ed4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001edc:	2300      	movs	r3, #0
 8001ede:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 8098 	beq.w	8002022 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ef6:	4b43      	ldr	r3, [pc, #268]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10d      	bne.n	8001f1e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f02:	4b40      	ldr	r3, [pc, #256]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f06:	4a3f      	ldr	r2, [pc, #252]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002008 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a39      	ldr	r2, [pc, #228]	@ (8002008 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f2a:	f7fe fefd 	bl	8000d28 <HAL_GetTick>
 8001f2e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f30:	e009      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f32:	f7fe fef9 	bl	8000d28 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d902      	bls.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	74fb      	strb	r3, [r7, #19]
        break;
 8001f44:	e005      	b.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f46:	4b30      	ldr	r3, [pc, #192]	@ (8002008 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d0ef      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001f52:	7cfb      	ldrb	r3, [r7, #19]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d159      	bne.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f58:	4b2a      	ldr	r3, [pc, #168]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f62:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d01e      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d019      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f74:	4b23      	ldr	r3, [pc, #140]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f7e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f80:	4b20      	ldr	r3, [pc, #128]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f86:	4a1f      	ldr	r2, [pc, #124]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f90:	4b1c      	ldr	r3, [pc, #112]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f96:	4a1b      	ldr	r2, [pc, #108]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fa0:	4a18      	ldr	r2, [pc, #96]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d016      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb2:	f7fe feb9 	bl	8000d28 <HAL_GetTick>
 8001fb6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fb8:	e00b      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fba:	f7fe feb5 	bl	8000d28 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d902      	bls.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	74fb      	strb	r3, [r7, #19]
            break;
 8001fd0:	e006      	b.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0ec      	beq.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001fe0:	7cfb      	ldrb	r3, [r7, #19]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d10b      	bne.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff4:	4903      	ldr	r1, [pc, #12]	@ (8002004 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001ffc:	e008      	b.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001ffe:	7cfb      	ldrb	r3, [r7, #19]
 8002000:	74bb      	strb	r3, [r7, #18]
 8002002:	e005      	b.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002004:	40021000 	.word	0x40021000
 8002008:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800200c:	7cfb      	ldrb	r3, [r7, #19]
 800200e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002010:	7c7b      	ldrb	r3, [r7, #17]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d105      	bne.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002016:	4ba6      	ldr	r3, [pc, #664]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201a:	4aa5      	ldr	r2, [pc, #660]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800201c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002020:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00a      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800202e:	4ba0      	ldr	r3, [pc, #640]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002034:	f023 0203 	bic.w	r2, r3, #3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	499c      	ldr	r1, [pc, #624]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800203e:	4313      	orrs	r3, r2
 8002040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00a      	beq.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002050:	4b97      	ldr	r3, [pc, #604]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002056:	f023 020c 	bic.w	r2, r3, #12
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	4994      	ldr	r1, [pc, #592]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002060:	4313      	orrs	r3, r2
 8002062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0304 	and.w	r3, r3, #4
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00a      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002072:	4b8f      	ldr	r3, [pc, #572]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002078:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	498b      	ldr	r1, [pc, #556]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002082:	4313      	orrs	r3, r2
 8002084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00a      	beq.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002094:	4b86      	ldr	r3, [pc, #536]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800209a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	4983      	ldr	r1, [pc, #524]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0320 	and.w	r3, r3, #32
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00a      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020b6:	4b7e      	ldr	r3, [pc, #504]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	695b      	ldr	r3, [r3, #20]
 80020c4:	497a      	ldr	r1, [pc, #488]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00a      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020d8:	4b75      	ldr	r3, [pc, #468]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020de:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	4972      	ldr	r1, [pc, #456]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00a      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80020fa:	4b6d      	ldr	r3, [pc, #436]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002100:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	4969      	ldr	r1, [pc, #420]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800210a:	4313      	orrs	r3, r2
 800210c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00a      	beq.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800211c:	4b64      	ldr	r3, [pc, #400]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800211e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002122:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	4961      	ldr	r1, [pc, #388]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800212c:	4313      	orrs	r3, r2
 800212e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00a      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800213e:	4b5c      	ldr	r3, [pc, #368]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002144:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214c:	4958      	ldr	r1, [pc, #352]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800214e:	4313      	orrs	r3, r2
 8002150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800215c:	2b00      	cmp	r3, #0
 800215e:	d015      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002160:	4b53      	ldr	r3, [pc, #332]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002166:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216e:	4950      	ldr	r1, [pc, #320]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002170:	4313      	orrs	r3, r2
 8002172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800217a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800217e:	d105      	bne.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002180:	4b4b      	ldr	r3, [pc, #300]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	4a4a      	ldr	r2, [pc, #296]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002186:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800218a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002194:	2b00      	cmp	r3, #0
 8002196:	d015      	beq.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002198:	4b45      	ldr	r3, [pc, #276]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800219a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800219e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a6:	4942      	ldr	r1, [pc, #264]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021b6:	d105      	bne.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021b8:	4b3d      	ldr	r3, [pc, #244]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	4a3c      	ldr	r2, [pc, #240]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021c2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d015      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80021d0:	4b37      	ldr	r3, [pc, #220]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4934      	ldr	r1, [pc, #208]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021ee:	d105      	bne.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021f0:	4b2f      	ldr	r3, [pc, #188]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	4a2e      	ldr	r2, [pc, #184]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d015      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002208:	4b29      	ldr	r3, [pc, #164]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800220e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002216:	4926      	ldr	r1, [pc, #152]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002218:	4313      	orrs	r3, r2
 800221a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002222:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002226:	d105      	bne.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002228:	4b21      	ldr	r3, [pc, #132]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	4a20      	ldr	r2, [pc, #128]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800222e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002232:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d015      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002240:	4b1b      	ldr	r3, [pc, #108]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002246:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800224e:	4918      	ldr	r1, [pc, #96]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002250:	4313      	orrs	r3, r2
 8002252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800225a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800225e:	d105      	bne.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002260:	4b13      	ldr	r3, [pc, #76]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	4a12      	ldr	r2, [pc, #72]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002266:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800226a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d015      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002278:	4b0d      	ldr	r3, [pc, #52]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800227a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800227e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002286:	490a      	ldr	r1, [pc, #40]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002288:	4313      	orrs	r3, r2
 800228a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002296:	d105      	bne.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002298:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800229e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80022a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40021000 	.word	0x40021000

080022b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e049      	b.n	800235a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d106      	bne.n	80022e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f841 	bl	8002362 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2202      	movs	r2, #2
 80022e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3304      	adds	r3, #4
 80022f0:	4619      	mov	r1, r3
 80022f2:	4610      	mov	r0, r2
 80022f4:	f000 fa22 	bl	800273c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002362:	b480      	push	{r7}
 8002364:	b083      	sub	sp, #12
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800236a:	bf00      	nop
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b01      	cmp	r3, #1
 800238a:	d001      	beq.n	8002390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e04a      	b.n	8002426 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2202      	movs	r2, #2
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 0201 	orr.w	r2, r2, #1
 80023a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a21      	ldr	r2, [pc, #132]	@ (8002434 <HAL_TIM_Base_Start_IT+0xbc>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d018      	beq.n	80023e4 <HAL_TIM_Base_Start_IT+0x6c>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ba:	d013      	beq.n	80023e4 <HAL_TIM_Base_Start_IT+0x6c>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002438 <HAL_TIM_Base_Start_IT+0xc0>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00e      	beq.n	80023e4 <HAL_TIM_Base_Start_IT+0x6c>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a1c      	ldr	r2, [pc, #112]	@ (800243c <HAL_TIM_Base_Start_IT+0xc4>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d009      	beq.n	80023e4 <HAL_TIM_Base_Start_IT+0x6c>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002440 <HAL_TIM_Base_Start_IT+0xc8>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d004      	beq.n	80023e4 <HAL_TIM_Base_Start_IT+0x6c>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a19      	ldr	r2, [pc, #100]	@ (8002444 <HAL_TIM_Base_Start_IT+0xcc>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d115      	bne.n	8002410 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <HAL_TIM_Base_Start_IT+0xd0>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2b06      	cmp	r3, #6
 80023f4:	d015      	beq.n	8002422 <HAL_TIM_Base_Start_IT+0xaa>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023fc:	d011      	beq.n	8002422 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 0201 	orr.w	r2, r2, #1
 800240c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800240e:	e008      	b.n	8002422 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0201 	orr.w	r2, r2, #1
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	e000      	b.n	8002424 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002422:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	40012c00 	.word	0x40012c00
 8002438:	40000400 	.word	0x40000400
 800243c:	40000800 	.word	0x40000800
 8002440:	40013400 	.word	0x40013400
 8002444:	40014000 	.word	0x40014000
 8002448:	00010007 	.word	0x00010007

0800244c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d020      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01b      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0202 	mvn.w	r2, #2
 8002480:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	f003 0303 	and.w	r3, r3, #3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f931 	bl	80026fe <HAL_TIM_IC_CaptureCallback>
 800249c:	e005      	b.n	80024aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f923 	bl	80026ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f934 	bl	8002712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f003 0304 	and.w	r3, r3, #4
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d020      	beq.n	80024fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d01b      	beq.n	80024fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0204 	mvn.w	r2, #4
 80024cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2202      	movs	r2, #2
 80024d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f90b 	bl	80026fe <HAL_TIM_IC_CaptureCallback>
 80024e8:	e005      	b.n	80024f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f8fd 	bl	80026ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f90e 	bl	8002712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	2b00      	cmp	r3, #0
 8002504:	d020      	beq.n	8002548 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f003 0308 	and.w	r3, r3, #8
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01b      	beq.n	8002548 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0208 	mvn.w	r2, #8
 8002518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2204      	movs	r2, #4
 800251e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f8e5 	bl	80026fe <HAL_TIM_IC_CaptureCallback>
 8002534:	e005      	b.n	8002542 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f8d7 	bl	80026ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 f8e8 	bl	8002712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f003 0310 	and.w	r3, r3, #16
 800254e:	2b00      	cmp	r3, #0
 8002550:	d020      	beq.n	8002594 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	2b00      	cmp	r3, #0
 800255a:	d01b      	beq.n	8002594 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f06f 0210 	mvn.w	r2, #16
 8002564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2208      	movs	r2, #8
 800256a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f8bf 	bl	80026fe <HAL_TIM_IC_CaptureCallback>
 8002580:	e005      	b.n	800258e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f8b1 	bl	80026ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f8c2 	bl	8002712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00c      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d007      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f06f 0201 	mvn.w	r2, #1
 80025b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7fe f938 	bl	8000828 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d104      	bne.n	80025cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00c      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d007      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80025de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 f951 	bl	8002888 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00c      	beq.n	800260a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d007      	beq.n	800260a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002602:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 f949 	bl	800289c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00c      	beq.n	800262e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800261a:	2b00      	cmp	r3, #0
 800261c:	d007      	beq.n	800262e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f87c 	bl	8002726 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00c      	beq.n	8002652 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 0320 	and.w	r3, r3, #32
 800263e:	2b00      	cmp	r3, #0
 8002640:	d007      	beq.n	8002652 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f06f 0220 	mvn.w	r2, #32
 800264a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f000 f911 	bl	8002874 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00c      	beq.n	8002676 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d007      	beq.n	8002676 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800266e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f000 f91d 	bl	80028b0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00c      	beq.n	800269a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d007      	beq.n	800269a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 f915 	bl	80028c4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00c      	beq.n	80026be <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d007      	beq.n	80026be <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80026b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f000 f90d 	bl	80028d8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00c      	beq.n	80026e2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d007      	beq.n	80026e2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80026da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f000 f905 	bl	80028ec <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026e2:	bf00      	nop
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a42      	ldr	r2, [pc, #264]	@ (8002858 <TIM_Base_SetConfig+0x11c>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d00f      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800275a:	d00b      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a3f      	ldr	r2, [pc, #252]	@ (800285c <TIM_Base_SetConfig+0x120>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d007      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a3e      	ldr	r2, [pc, #248]	@ (8002860 <TIM_Base_SetConfig+0x124>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d003      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a3d      	ldr	r2, [pc, #244]	@ (8002864 <TIM_Base_SetConfig+0x128>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d108      	bne.n	8002786 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800277a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	4313      	orrs	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a33      	ldr	r2, [pc, #204]	@ (8002858 <TIM_Base_SetConfig+0x11c>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d01b      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002794:	d017      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a30      	ldr	r2, [pc, #192]	@ (800285c <TIM_Base_SetConfig+0x120>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d013      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a2f      	ldr	r2, [pc, #188]	@ (8002860 <TIM_Base_SetConfig+0x124>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d00f      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002864 <TIM_Base_SetConfig+0x128>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d00b      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002868 <TIM_Base_SetConfig+0x12c>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d007      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a2c      	ldr	r2, [pc, #176]	@ (800286c <TIM_Base_SetConfig+0x130>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d003      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002870 <TIM_Base_SetConfig+0x134>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d108      	bne.n	80027d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a16      	ldr	r2, [pc, #88]	@ (8002858 <TIM_Base_SetConfig+0x11c>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d00f      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a17      	ldr	r2, [pc, #92]	@ (8002864 <TIM_Base_SetConfig+0x128>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d00b      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a16      	ldr	r2, [pc, #88]	@ (8002868 <TIM_Base_SetConfig+0x12c>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d007      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a15      	ldr	r2, [pc, #84]	@ (800286c <TIM_Base_SetConfig+0x130>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d003      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a14      	ldr	r2, [pc, #80]	@ (8002870 <TIM_Base_SetConfig+0x134>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d103      	bne.n	800282c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b01      	cmp	r3, #1
 800283c:	d105      	bne.n	800284a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f023 0201 	bic.w	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	611a      	str	r2, [r3, #16]
  }
}
 800284a:	bf00      	nop
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40012c00 	.word	0x40012c00
 800285c:	40000400 	.word	0x40000400
 8002860:	40000800 	.word	0x40000800
 8002864:	40013400 	.word	0x40013400
 8002868:	40014000 	.word	0x40014000
 800286c:	40014400 	.word	0x40014400
 8002870:	40014800 	.word	0x40014800

08002874 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e042      	b.n	8002998 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002918:	2b00      	cmp	r3, #0
 800291a:	d106      	bne.n	800292a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f7fe f953 	bl	8000bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2224      	movs	r2, #36	@ 0x24
 800292e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 0201 	bic.w	r2, r2, #1
 8002940:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 fb82 	bl	8003054 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 f8b3 	bl	8002abc <UART_SetConfig>
 8002956:	4603      	mov	r3, r0
 8002958:	2b01      	cmp	r3, #1
 800295a:	d101      	bne.n	8002960 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e01b      	b.n	8002998 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800296e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800297e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0201 	orr.w	r2, r2, #1
 800298e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f000 fc01 	bl	8003198 <UART_CheckIdleState>
 8002996:	4603      	mov	r3, r0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	@ 0x28
 80029a4:	af02      	add	r7, sp, #8
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	603b      	str	r3, [r7, #0]
 80029ac:	4613      	mov	r3, r2
 80029ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b6:	2b20      	cmp	r3, #32
 80029b8:	d17b      	bne.n	8002ab2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <HAL_UART_Transmit+0x26>
 80029c0:	88fb      	ldrh	r3, [r7, #6]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e074      	b.n	8002ab4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2221      	movs	r2, #33	@ 0x21
 80029d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029da:	f7fe f9a5 	bl	8000d28 <HAL_GetTick>
 80029de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	88fa      	ldrh	r2, [r7, #6]
 80029e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	88fa      	ldrh	r2, [r7, #6]
 80029ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029f8:	d108      	bne.n	8002a0c <HAL_UART_Transmit+0x6c>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d104      	bne.n	8002a0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	e003      	b.n	8002a14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a10:	2300      	movs	r3, #0
 8002a12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a14:	e030      	b.n	8002a78 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2180      	movs	r1, #128	@ 0x80
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f000 fc63 	bl	80032ec <UART_WaitOnFlagUntilTimeout>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e03d      	b.n	8002ab4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10b      	bne.n	8002a56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	881b      	ldrh	r3, [r3, #0]
 8002a42:	461a      	mov	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a4c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	3302      	adds	r3, #2
 8002a52:	61bb      	str	r3, [r7, #24]
 8002a54:	e007      	b.n	8002a66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	781a      	ldrb	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	3301      	adds	r3, #1
 8002a64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1c8      	bne.n	8002a16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2140      	movs	r1, #64	@ 0x40
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 fc2c 	bl	80032ec <UART_WaitOnFlagUntilTimeout>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d005      	beq.n	8002aa6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e006      	b.n	8002ab4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2220      	movs	r2, #32
 8002aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	e000      	b.n	8002ab4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002ab2:	2302      	movs	r3, #2
  }
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3720      	adds	r7, #32
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002abc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ac0:	b08c      	sub	sp, #48	@ 0x30
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	431a      	orrs	r2, r3
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	4bab      	ldr	r3, [pc, #684]	@ (8002d98 <UART_SetConfig+0x2dc>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002af4:	430b      	orrs	r3, r1
 8002af6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4aa0      	ldr	r2, [pc, #640]	@ (8002d9c <UART_SetConfig+0x2e0>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d004      	beq.n	8002b28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b24:	4313      	orrs	r3, r2
 8002b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002b32:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b46:	f023 010f 	bic.w	r1, r3, #15
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a91      	ldr	r2, [pc, #580]	@ (8002da0 <UART_SetConfig+0x2e4>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d125      	bne.n	8002bac <UART_SetConfig+0xf0>
 8002b60:	4b90      	ldr	r3, [pc, #576]	@ (8002da4 <UART_SetConfig+0x2e8>)
 8002b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b66:	f003 0303 	and.w	r3, r3, #3
 8002b6a:	2b03      	cmp	r3, #3
 8002b6c:	d81a      	bhi.n	8002ba4 <UART_SetConfig+0xe8>
 8002b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b74 <UART_SetConfig+0xb8>)
 8002b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b74:	08002b85 	.word	0x08002b85
 8002b78:	08002b95 	.word	0x08002b95
 8002b7c:	08002b8d 	.word	0x08002b8d
 8002b80:	08002b9d 	.word	0x08002b9d
 8002b84:	2301      	movs	r3, #1
 8002b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b8a:	e0d6      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b92:	e0d2      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002b94:	2304      	movs	r3, #4
 8002b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b9a:	e0ce      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002b9c:	2308      	movs	r3, #8
 8002b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ba2:	e0ca      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002ba4:	2310      	movs	r3, #16
 8002ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002baa:	e0c6      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a7d      	ldr	r2, [pc, #500]	@ (8002da8 <UART_SetConfig+0x2ec>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d138      	bne.n	8002c28 <UART_SetConfig+0x16c>
 8002bb6:	4b7b      	ldr	r3, [pc, #492]	@ (8002da4 <UART_SetConfig+0x2e8>)
 8002bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bbc:	f003 030c 	and.w	r3, r3, #12
 8002bc0:	2b0c      	cmp	r3, #12
 8002bc2:	d82d      	bhi.n	8002c20 <UART_SetConfig+0x164>
 8002bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8002bcc <UART_SetConfig+0x110>)
 8002bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bca:	bf00      	nop
 8002bcc:	08002c01 	.word	0x08002c01
 8002bd0:	08002c21 	.word	0x08002c21
 8002bd4:	08002c21 	.word	0x08002c21
 8002bd8:	08002c21 	.word	0x08002c21
 8002bdc:	08002c11 	.word	0x08002c11
 8002be0:	08002c21 	.word	0x08002c21
 8002be4:	08002c21 	.word	0x08002c21
 8002be8:	08002c21 	.word	0x08002c21
 8002bec:	08002c09 	.word	0x08002c09
 8002bf0:	08002c21 	.word	0x08002c21
 8002bf4:	08002c21 	.word	0x08002c21
 8002bf8:	08002c21 	.word	0x08002c21
 8002bfc:	08002c19 	.word	0x08002c19
 8002c00:	2300      	movs	r3, #0
 8002c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c06:	e098      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c08:	2302      	movs	r3, #2
 8002c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c0e:	e094      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c10:	2304      	movs	r3, #4
 8002c12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c16:	e090      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c18:	2308      	movs	r3, #8
 8002c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c1e:	e08c      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c20:	2310      	movs	r3, #16
 8002c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c26:	e088      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a5f      	ldr	r2, [pc, #380]	@ (8002dac <UART_SetConfig+0x2f0>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d125      	bne.n	8002c7e <UART_SetConfig+0x1c2>
 8002c32:	4b5c      	ldr	r3, [pc, #368]	@ (8002da4 <UART_SetConfig+0x2e8>)
 8002c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c38:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002c3c:	2b30      	cmp	r3, #48	@ 0x30
 8002c3e:	d016      	beq.n	8002c6e <UART_SetConfig+0x1b2>
 8002c40:	2b30      	cmp	r3, #48	@ 0x30
 8002c42:	d818      	bhi.n	8002c76 <UART_SetConfig+0x1ba>
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	d00a      	beq.n	8002c5e <UART_SetConfig+0x1a2>
 8002c48:	2b20      	cmp	r3, #32
 8002c4a:	d814      	bhi.n	8002c76 <UART_SetConfig+0x1ba>
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d002      	beq.n	8002c56 <UART_SetConfig+0x19a>
 8002c50:	2b10      	cmp	r3, #16
 8002c52:	d008      	beq.n	8002c66 <UART_SetConfig+0x1aa>
 8002c54:	e00f      	b.n	8002c76 <UART_SetConfig+0x1ba>
 8002c56:	2300      	movs	r3, #0
 8002c58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c5c:	e06d      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c64:	e069      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c66:	2304      	movs	r3, #4
 8002c68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c6c:	e065      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c6e:	2308      	movs	r3, #8
 8002c70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c74:	e061      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c76:	2310      	movs	r3, #16
 8002c78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c7c:	e05d      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a4b      	ldr	r2, [pc, #300]	@ (8002db0 <UART_SetConfig+0x2f4>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d125      	bne.n	8002cd4 <UART_SetConfig+0x218>
 8002c88:	4b46      	ldr	r3, [pc, #280]	@ (8002da4 <UART_SetConfig+0x2e8>)
 8002c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002c92:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c94:	d016      	beq.n	8002cc4 <UART_SetConfig+0x208>
 8002c96:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c98:	d818      	bhi.n	8002ccc <UART_SetConfig+0x210>
 8002c9a:	2b80      	cmp	r3, #128	@ 0x80
 8002c9c:	d00a      	beq.n	8002cb4 <UART_SetConfig+0x1f8>
 8002c9e:	2b80      	cmp	r3, #128	@ 0x80
 8002ca0:	d814      	bhi.n	8002ccc <UART_SetConfig+0x210>
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d002      	beq.n	8002cac <UART_SetConfig+0x1f0>
 8002ca6:	2b40      	cmp	r3, #64	@ 0x40
 8002ca8:	d008      	beq.n	8002cbc <UART_SetConfig+0x200>
 8002caa:	e00f      	b.n	8002ccc <UART_SetConfig+0x210>
 8002cac:	2300      	movs	r3, #0
 8002cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cb2:	e042      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cba:	e03e      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cc2:	e03a      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cca:	e036      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002ccc:	2310      	movs	r3, #16
 8002cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cd2:	e032      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a30      	ldr	r2, [pc, #192]	@ (8002d9c <UART_SetConfig+0x2e0>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d12a      	bne.n	8002d34 <UART_SetConfig+0x278>
 8002cde:	4b31      	ldr	r3, [pc, #196]	@ (8002da4 <UART_SetConfig+0x2e8>)
 8002ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ce4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ce8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002cec:	d01a      	beq.n	8002d24 <UART_SetConfig+0x268>
 8002cee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002cf2:	d81b      	bhi.n	8002d2c <UART_SetConfig+0x270>
 8002cf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cf8:	d00c      	beq.n	8002d14 <UART_SetConfig+0x258>
 8002cfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cfe:	d815      	bhi.n	8002d2c <UART_SetConfig+0x270>
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d003      	beq.n	8002d0c <UART_SetConfig+0x250>
 8002d04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d08:	d008      	beq.n	8002d1c <UART_SetConfig+0x260>
 8002d0a:	e00f      	b.n	8002d2c <UART_SetConfig+0x270>
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d12:	e012      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002d14:	2302      	movs	r3, #2
 8002d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d1a:	e00e      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002d1c:	2304      	movs	r3, #4
 8002d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d22:	e00a      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002d24:	2308      	movs	r3, #8
 8002d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d2a:	e006      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002d2c:	2310      	movs	r3, #16
 8002d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d32:	e002      	b.n	8002d3a <UART_SetConfig+0x27e>
 8002d34:	2310      	movs	r3, #16
 8002d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a17      	ldr	r2, [pc, #92]	@ (8002d9c <UART_SetConfig+0x2e0>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	f040 80a8 	bne.w	8002e96 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d46:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d834      	bhi.n	8002db8 <UART_SetConfig+0x2fc>
 8002d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d54 <UART_SetConfig+0x298>)
 8002d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d54:	08002d79 	.word	0x08002d79
 8002d58:	08002db9 	.word	0x08002db9
 8002d5c:	08002d81 	.word	0x08002d81
 8002d60:	08002db9 	.word	0x08002db9
 8002d64:	08002d87 	.word	0x08002d87
 8002d68:	08002db9 	.word	0x08002db9
 8002d6c:	08002db9 	.word	0x08002db9
 8002d70:	08002db9 	.word	0x08002db9
 8002d74:	08002d8f 	.word	0x08002d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d78:	f7ff f808 	bl	8001d8c <HAL_RCC_GetPCLK1Freq>
 8002d7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d7e:	e021      	b.n	8002dc4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d80:	4b0c      	ldr	r3, [pc, #48]	@ (8002db4 <UART_SetConfig+0x2f8>)
 8002d82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d84:	e01e      	b.n	8002dc4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d86:	f7fe ff93 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8002d8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d8c:	e01a      	b.n	8002dc4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d94:	e016      	b.n	8002dc4 <UART_SetConfig+0x308>
 8002d96:	bf00      	nop
 8002d98:	cfff69f3 	.word	0xcfff69f3
 8002d9c:	40008000 	.word	0x40008000
 8002da0:	40013800 	.word	0x40013800
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40004400 	.word	0x40004400
 8002dac:	40004800 	.word	0x40004800
 8002db0:	40004c00 	.word	0x40004c00
 8002db4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002dc2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 812a 	beq.w	8003020 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	4a9e      	ldr	r2, [pc, #632]	@ (800304c <UART_SetConfig+0x590>)
 8002dd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4413      	add	r3, r2
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d305      	bcc.n	8002dfc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d903      	bls.n	8002e04 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002e02:	e10d      	b.n	8003020 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e06:	2200      	movs	r2, #0
 8002e08:	60bb      	str	r3, [r7, #8]
 8002e0a:	60fa      	str	r2, [r7, #12]
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e10:	4a8e      	ldr	r2, [pc, #568]	@ (800304c <UART_SetConfig+0x590>)
 8002e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	2200      	movs	r2, #0
 8002e1a:	603b      	str	r3, [r7, #0]
 8002e1c:	607a      	str	r2, [r7, #4]
 8002e1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e26:	f7fd fa4b 	bl	80002c0 <__aeabi_uldivmod>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4610      	mov	r0, r2
 8002e30:	4619      	mov	r1, r3
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	f04f 0300 	mov.w	r3, #0
 8002e3a:	020b      	lsls	r3, r1, #8
 8002e3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002e40:	0202      	lsls	r2, r0, #8
 8002e42:	6979      	ldr	r1, [r7, #20]
 8002e44:	6849      	ldr	r1, [r1, #4]
 8002e46:	0849      	lsrs	r1, r1, #1
 8002e48:	2000      	movs	r0, #0
 8002e4a:	460c      	mov	r4, r1
 8002e4c:	4605      	mov	r5, r0
 8002e4e:	eb12 0804 	adds.w	r8, r2, r4
 8002e52:	eb43 0905 	adc.w	r9, r3, r5
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	469a      	mov	sl, r3
 8002e5e:	4693      	mov	fp, r2
 8002e60:	4652      	mov	r2, sl
 8002e62:	465b      	mov	r3, fp
 8002e64:	4640      	mov	r0, r8
 8002e66:	4649      	mov	r1, r9
 8002e68:	f7fd fa2a 	bl	80002c0 <__aeabi_uldivmod>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	460b      	mov	r3, r1
 8002e70:	4613      	mov	r3, r2
 8002e72:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e74:	6a3b      	ldr	r3, [r7, #32]
 8002e76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e7a:	d308      	bcc.n	8002e8e <UART_SetConfig+0x3d2>
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e82:	d204      	bcs.n	8002e8e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6a3a      	ldr	r2, [r7, #32]
 8002e8a:	60da      	str	r2, [r3, #12]
 8002e8c:	e0c8      	b.n	8003020 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002e94:	e0c4      	b.n	8003020 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e9e:	d167      	bne.n	8002f70 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002ea0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d828      	bhi.n	8002efa <UART_SetConfig+0x43e>
 8002ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8002eb0 <UART_SetConfig+0x3f4>)
 8002eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eae:	bf00      	nop
 8002eb0:	08002ed5 	.word	0x08002ed5
 8002eb4:	08002edd 	.word	0x08002edd
 8002eb8:	08002ee5 	.word	0x08002ee5
 8002ebc:	08002efb 	.word	0x08002efb
 8002ec0:	08002eeb 	.word	0x08002eeb
 8002ec4:	08002efb 	.word	0x08002efb
 8002ec8:	08002efb 	.word	0x08002efb
 8002ecc:	08002efb 	.word	0x08002efb
 8002ed0:	08002ef3 	.word	0x08002ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ed4:	f7fe ff5a 	bl	8001d8c <HAL_RCC_GetPCLK1Freq>
 8002ed8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002eda:	e014      	b.n	8002f06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002edc:	f7fe ff6c 	bl	8001db8 <HAL_RCC_GetPCLK2Freq>
 8002ee0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ee2:	e010      	b.n	8002f06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ee4:	4b5a      	ldr	r3, [pc, #360]	@ (8003050 <UART_SetConfig+0x594>)
 8002ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ee8:	e00d      	b.n	8002f06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eea:	f7fe fee1 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8002eee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ef0:	e009      	b.n	8002f06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ef6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ef8:	e005      	b.n	8002f06 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002f04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 8089 	beq.w	8003020 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	4a4e      	ldr	r2, [pc, #312]	@ (800304c <UART_SetConfig+0x590>)
 8002f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f20:	005a      	lsls	r2, r3, #1
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	085b      	lsrs	r3, r3, #1
 8002f28:	441a      	add	r2, r3
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	2b0f      	cmp	r3, #15
 8002f38:	d916      	bls.n	8002f68 <UART_SetConfig+0x4ac>
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f40:	d212      	bcs.n	8002f68 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	f023 030f 	bic.w	r3, r3, #15
 8002f4a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	085b      	lsrs	r3, r3, #1
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	8bfb      	ldrh	r3, [r7, #30]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	8bfa      	ldrh	r2, [r7, #30]
 8002f64:	60da      	str	r2, [r3, #12]
 8002f66:	e05b      	b.n	8003020 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002f6e:	e057      	b.n	8003020 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d828      	bhi.n	8002fca <UART_SetConfig+0x50e>
 8002f78:	a201      	add	r2, pc, #4	@ (adr r2, 8002f80 <UART_SetConfig+0x4c4>)
 8002f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7e:	bf00      	nop
 8002f80:	08002fa5 	.word	0x08002fa5
 8002f84:	08002fad 	.word	0x08002fad
 8002f88:	08002fb5 	.word	0x08002fb5
 8002f8c:	08002fcb 	.word	0x08002fcb
 8002f90:	08002fbb 	.word	0x08002fbb
 8002f94:	08002fcb 	.word	0x08002fcb
 8002f98:	08002fcb 	.word	0x08002fcb
 8002f9c:	08002fcb 	.word	0x08002fcb
 8002fa0:	08002fc3 	.word	0x08002fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fa4:	f7fe fef2 	bl	8001d8c <HAL_RCC_GetPCLK1Freq>
 8002fa8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002faa:	e014      	b.n	8002fd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fac:	f7fe ff04 	bl	8001db8 <HAL_RCC_GetPCLK2Freq>
 8002fb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002fb2:	e010      	b.n	8002fd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fb4:	4b26      	ldr	r3, [pc, #152]	@ (8003050 <UART_SetConfig+0x594>)
 8002fb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002fb8:	e00d      	b.n	8002fd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fba:	f7fe fe79 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8002fbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002fc0:	e009      	b.n	8002fd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002fc8:	e005      	b.n	8002fd6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002fd4:	bf00      	nop
    }

    if (pclk != 0U)
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d021      	beq.n	8003020 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe0:	4a1a      	ldr	r2, [pc, #104]	@ (800304c <UART_SetConfig+0x590>)
 8002fe2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fea:	fbb3 f2f2 	udiv	r2, r3, r2
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	085b      	lsrs	r3, r3, #1
 8002ff4:	441a      	add	r2, r3
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	2b0f      	cmp	r3, #15
 8003004:	d909      	bls.n	800301a <UART_SetConfig+0x55e>
 8003006:	6a3b      	ldr	r3, [r7, #32]
 8003008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800300c:	d205      	bcs.n	800301a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800300e:	6a3b      	ldr	r3, [r7, #32]
 8003010:	b29a      	uxth	r2, r3
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	60da      	str	r2, [r3, #12]
 8003018:	e002      	b.n	8003020 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	2201      	movs	r2, #1
 8003024:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	2201      	movs	r2, #1
 800302c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2200      	movs	r2, #0
 8003034:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2200      	movs	r2, #0
 800303a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800303c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003040:	4618      	mov	r0, r3
 8003042:	3730      	adds	r7, #48	@ 0x30
 8003044:	46bd      	mov	sp, r7
 8003046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800304a:	bf00      	nop
 800304c:	080059cc 	.word	0x080059cc
 8003050:	00f42400 	.word	0x00f42400

08003054 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00a      	beq.n	800307e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	430a      	orrs	r2, r1
 800307c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00a      	beq.n	80030a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	430a      	orrs	r2, r1
 800309e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00a      	beq.n	80030c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00a      	beq.n	80030e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e8:	f003 0310 	and.w	r3, r3, #16
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00a      	beq.n	8003106 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800310a:	f003 0320 	and.w	r3, r3, #32
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00a      	beq.n	8003128 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003130:	2b00      	cmp	r3, #0
 8003132:	d01a      	beq.n	800316a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003152:	d10a      	bne.n	800316a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00a      	beq.n	800318c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	430a      	orrs	r2, r1
 800318a:	605a      	str	r2, [r3, #4]
  }
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b098      	sub	sp, #96	@ 0x60
 800319c:	af02      	add	r7, sp, #8
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031a8:	f7fd fdbe 	bl	8000d28 <HAL_GetTick>
 80031ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0308 	and.w	r3, r3, #8
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	d12f      	bne.n	800321c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031c4:	2200      	movs	r2, #0
 80031c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 f88e 	bl	80032ec <UART_WaitOnFlagUntilTimeout>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d022      	beq.n	800321c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031de:	e853 3f00 	ldrex	r3, [r3]
 80031e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80031e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	461a      	mov	r2, r3
 80031f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80031f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80031fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80031fc:	e841 2300 	strex	r3, r2, [r1]
 8003200:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1e6      	bne.n	80031d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2220      	movs	r2, #32
 800320c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e063      	b.n	80032e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b04      	cmp	r3, #4
 8003228:	d149      	bne.n	80032be <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800322a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003232:	2200      	movs	r2, #0
 8003234:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 f857 	bl	80032ec <UART_WaitOnFlagUntilTimeout>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d03c      	beq.n	80032be <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	e853 3f00 	ldrex	r3, [r3]
 8003250:	623b      	str	r3, [r7, #32]
   return(result);
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003258:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003262:	633b      	str	r3, [r7, #48]	@ 0x30
 8003264:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003266:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800326a:	e841 2300 	strex	r3, r2, [r1]
 800326e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1e6      	bne.n	8003244 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	3308      	adds	r3, #8
 800327c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	e853 3f00 	ldrex	r3, [r3]
 8003284:	60fb      	str	r3, [r7, #12]
   return(result);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f023 0301 	bic.w	r3, r3, #1
 800328c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	3308      	adds	r3, #8
 8003294:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003296:	61fa      	str	r2, [r7, #28]
 8003298:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329a:	69b9      	ldr	r1, [r7, #24]
 800329c:	69fa      	ldr	r2, [r7, #28]
 800329e:	e841 2300 	strex	r3, r2, [r1]
 80032a2:	617b      	str	r3, [r7, #20]
   return(result);
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1e5      	bne.n	8003276 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e012      	b.n	80032e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2220      	movs	r2, #32
 80032c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3758      	adds	r7, #88	@ 0x58
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	603b      	str	r3, [r7, #0]
 80032f8:	4613      	mov	r3, r2
 80032fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032fc:	e04f      	b.n	800339e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003304:	d04b      	beq.n	800339e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003306:	f7fd fd0f 	bl	8000d28 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	429a      	cmp	r2, r3
 8003314:	d302      	bcc.n	800331c <UART_WaitOnFlagUntilTimeout+0x30>
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e04e      	b.n	80033be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	2b00      	cmp	r3, #0
 800332c:	d037      	beq.n	800339e <UART_WaitOnFlagUntilTimeout+0xb2>
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	2b80      	cmp	r3, #128	@ 0x80
 8003332:	d034      	beq.n	800339e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	2b40      	cmp	r3, #64	@ 0x40
 8003338:	d031      	beq.n	800339e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	69db      	ldr	r3, [r3, #28]
 8003340:	f003 0308 	and.w	r3, r3, #8
 8003344:	2b08      	cmp	r3, #8
 8003346:	d110      	bne.n	800336a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2208      	movs	r2, #8
 800334e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 f838 	bl	80033c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2208      	movs	r2, #8
 800335a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e029      	b.n	80033be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003374:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003378:	d111      	bne.n	800339e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003382:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 f81e 	bl	80033c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2220      	movs	r2, #32
 800338e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e00f      	b.n	80033be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	69da      	ldr	r2, [r3, #28]
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	4013      	ands	r3, r2
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	bf0c      	ite	eq
 80033ae:	2301      	moveq	r3, #1
 80033b0:	2300      	movne	r3, #0
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d0a0      	beq.n	80032fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b095      	sub	sp, #84	@ 0x54
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d6:	e853 3f00 	ldrex	r3, [r3]
 80033da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	461a      	mov	r2, r3
 80033ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80033ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033f4:	e841 2300 	strex	r3, r2, [r1]
 80033f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1e6      	bne.n	80033ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	3308      	adds	r3, #8
 8003406:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	e853 3f00 	ldrex	r3, [r3]
 800340e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003416:	f023 0301 	bic.w	r3, r3, #1
 800341a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	3308      	adds	r3, #8
 8003422:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003424:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003426:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003428:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800342a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800342c:	e841 2300 	strex	r3, r2, [r1]
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e3      	bne.n	8003400 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800343c:	2b01      	cmp	r3, #1
 800343e:	d118      	bne.n	8003472 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	e853 3f00 	ldrex	r3, [r3]
 800344c:	60bb      	str	r3, [r7, #8]
   return(result);
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	f023 0310 	bic.w	r3, r3, #16
 8003454:	647b      	str	r3, [r7, #68]	@ 0x44
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	461a      	mov	r2, r3
 800345c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800345e:	61bb      	str	r3, [r7, #24]
 8003460:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003462:	6979      	ldr	r1, [r7, #20]
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	e841 2300 	strex	r3, r2, [r1]
 800346a:	613b      	str	r3, [r7, #16]
   return(result);
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1e6      	bne.n	8003440 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003486:	bf00      	nop
 8003488:	3754      	adds	r7, #84	@ 0x54
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003492:	b480      	push	{r7}
 8003494:	b085      	sub	sp, #20
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_UARTEx_DisableFifoMode+0x16>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e027      	b.n	80034f8 <HAL_UARTEx_DisableFifoMode+0x66>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2224      	movs	r2, #36	@ 0x24
 80034b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0201 	bic.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80034d6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003514:	2b01      	cmp	r3, #1
 8003516:	d101      	bne.n	800351c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003518:	2302      	movs	r3, #2
 800351a:	e02d      	b.n	8003578 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2224      	movs	r2, #36	@ 0x24
 8003528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0201 	bic.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 f84f 	bl	80035fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2220      	movs	r2, #32
 800356a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003594:	2302      	movs	r3, #2
 8003596:	e02d      	b.n	80035f4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2224      	movs	r2, #36	@ 0x24
 80035a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0201 	bic.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f811 	bl	80035fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003608:	2b00      	cmp	r3, #0
 800360a:	d108      	bne.n	800361e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800361c:	e031      	b.n	8003682 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800361e:	2308      	movs	r3, #8
 8003620:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003622:	2308      	movs	r3, #8
 8003624:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	0e5b      	lsrs	r3, r3, #25
 800362e:	b2db      	uxtb	r3, r3
 8003630:	f003 0307 	and.w	r3, r3, #7
 8003634:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	0f5b      	lsrs	r3, r3, #29
 800363e:	b2db      	uxtb	r3, r3
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003646:	7bbb      	ldrb	r3, [r7, #14]
 8003648:	7b3a      	ldrb	r2, [r7, #12]
 800364a:	4911      	ldr	r1, [pc, #68]	@ (8003690 <UARTEx_SetNbDataToProcess+0x94>)
 800364c:	5c8a      	ldrb	r2, [r1, r2]
 800364e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003652:	7b3a      	ldrb	r2, [r7, #12]
 8003654:	490f      	ldr	r1, [pc, #60]	@ (8003694 <UARTEx_SetNbDataToProcess+0x98>)
 8003656:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003658:	fb93 f3f2 	sdiv	r3, r3, r2
 800365c:	b29a      	uxth	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003664:	7bfb      	ldrb	r3, [r7, #15]
 8003666:	7b7a      	ldrb	r2, [r7, #13]
 8003668:	4909      	ldr	r1, [pc, #36]	@ (8003690 <UARTEx_SetNbDataToProcess+0x94>)
 800366a:	5c8a      	ldrb	r2, [r1, r2]
 800366c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003670:	7b7a      	ldrb	r2, [r7, #13]
 8003672:	4908      	ldr	r1, [pc, #32]	@ (8003694 <UARTEx_SetNbDataToProcess+0x98>)
 8003674:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003676:	fb93 f3f2 	sdiv	r3, r3, r2
 800367a:	b29a      	uxth	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003682:	bf00      	nop
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	080059e4 	.word	0x080059e4
 8003694:	080059ec 	.word	0x080059ec

08003698 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	4603      	mov	r3, r0
 80036a0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80036a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036aa:	2b84      	cmp	r3, #132	@ 0x84
 80036ac:	d005      	beq.n	80036ba <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80036ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	4413      	add	r3, r2
 80036b6:	3303      	adds	r3, #3
 80036b8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80036ba:	68fb      	ldr	r3, [r7, #12]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3714      	adds	r7, #20
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80036cc:	f000 fa74 	bl	8003bb8 <vTaskStartScheduler>
  
  return osOK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80036d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036d8:	b087      	sub	sp, #28
 80036da:	af02      	add	r7, sp, #8
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685c      	ldr	r4, [r3, #4]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ec:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff ffcf 	bl	8003698 <makeFreeRtosPriority>
 80036fa:	4602      	mov	r2, r0
 80036fc:	f107 030c 	add.w	r3, r7, #12
 8003700:	9301      	str	r3, [sp, #4]
 8003702:	9200      	str	r2, [sp, #0]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	4632      	mov	r2, r6
 8003708:	4629      	mov	r1, r5
 800370a:	4620      	mov	r0, r4
 800370c:	f000 f8d2 	bl	80038b4 <xTaskCreate>
 8003710:	4603      	mov	r3, r0
 8003712:	2b01      	cmp	r3, #1
 8003714:	d001      	beq.n	800371a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8003716:	2300      	movs	r3, #0
 8003718:	e000      	b.n	800371c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800371a:	68fb      	ldr	r3, [r7, #12]
}
 800371c:	4618      	mov	r0, r3
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003724 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <osDelay+0x16>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	e000      	b.n	800373c <osDelay+0x18>
 800373a:	2301      	movs	r3, #1
 800373c:	4618      	mov	r0, r3
 800373e:	f000 fa05 	bl	8003b4c <vTaskDelay>
  
  return osOK;
 8003742:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003744:	4618      	mov	r0, r3
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f103 0208 	add.w	r2, r3, #8
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f04f 32ff 	mov.w	r2, #4294967295
 8003764:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f103 0208 	add.w	r2, r3, #8
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f103 0208 	add.w	r2, r3, #8
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037a6:	b480      	push	{r7}
 80037a8:	b085      	sub	sp, #20
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
 80037ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	1c5a      	adds	r2, r3, #1
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	601a      	str	r2, [r3, #0]
}
 80037e2:	bf00      	nop
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037ee:	b480      	push	{r7}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003804:	d103      	bne.n	800380e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	e00c      	b.n	8003828 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3308      	adds	r3, #8
 8003812:	60fb      	str	r3, [r7, #12]
 8003814:	e002      	b.n	800381c <vListInsert+0x2e>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	429a      	cmp	r2, r3
 8003826:	d2f6      	bcs.n	8003816 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	1c5a      	adds	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	601a      	str	r2, [r3, #0]
}
 8003854:	bf00      	nop
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6892      	ldr	r2, [r2, #8]
 8003876:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6852      	ldr	r2, [r2, #4]
 8003880:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	429a      	cmp	r2, r3
 800388a:	d103      	bne.n	8003894 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	1e5a      	subs	r2, r3, #1
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08c      	sub	sp, #48	@ 0x30
 80038b8:	af04      	add	r7, sp, #16
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	603b      	str	r3, [r7, #0]
 80038c0:	4613      	mov	r3, r2
 80038c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80038c4:	88fb      	ldrh	r3, [r7, #6]
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 fec5 	bl	8004658 <pvPortMalloc>
 80038ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00e      	beq.n	80038f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80038d6:	20a0      	movs	r0, #160	@ 0xa0
 80038d8:	f000 febe 	bl	8004658 <pvPortMalloc>
 80038dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d003      	beq.n	80038ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80038ea:	e005      	b.n	80038f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80038ec:	6978      	ldr	r0, [r7, #20]
 80038ee:	f000 ff81 	bl	80047f4 <vPortFree>
 80038f2:	e001      	b.n	80038f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d013      	beq.n	8003926 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80038fe:	88fa      	ldrh	r2, [r7, #6]
 8003900:	2300      	movs	r3, #0
 8003902:	9303      	str	r3, [sp, #12]
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	9302      	str	r3, [sp, #8]
 8003908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800390a:	9301      	str	r3, [sp, #4]
 800390c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	68b9      	ldr	r1, [r7, #8]
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f80f 	bl	8003938 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800391a:	69f8      	ldr	r0, [r7, #28]
 800391c:	f000 f8ac 	bl	8003a78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003920:	2301      	movs	r3, #1
 8003922:	61bb      	str	r3, [r7, #24]
 8003924:	e002      	b.n	800392c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003926:	f04f 33ff 	mov.w	r3, #4294967295
 800392a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800392c:	69bb      	ldr	r3, [r7, #24]
	}
 800392e:	4618      	mov	r0, r3
 8003930:	3720      	adds	r7, #32
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
	...

08003938 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
 8003944:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003948:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003950:	3b01      	subs	r3, #1
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	4413      	add	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	f023 0307 	bic.w	r3, r3, #7
 800395e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00b      	beq.n	8003982 <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	e7fd      	b.n	800397e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d01f      	beq.n	80039c8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003988:	2300      	movs	r3, #0
 800398a:	61fb      	str	r3, [r7, #28]
 800398c:	e012      	b.n	80039b4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	4413      	add	r3, r2
 8003994:	7819      	ldrb	r1, [r3, #0]
 8003996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	4413      	add	r3, r2
 800399c:	3334      	adds	r3, #52	@ 0x34
 800399e:	460a      	mov	r2, r1
 80039a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	4413      	add	r3, r2
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d006      	beq.n	80039bc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	3301      	adds	r3, #1
 80039b2:	61fb      	str	r3, [r7, #28]
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b0f      	cmp	r3, #15
 80039b8:	d9e9      	bls.n	800398e <prvInitialiseNewTask+0x56>
 80039ba:	e000      	b.n	80039be <prvInitialiseNewTask+0x86>
			{
				break;
 80039bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039c6:	e003      	b.n	80039d0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80039c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80039d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d2:	2b06      	cmp	r3, #6
 80039d4:	d901      	bls.n	80039da <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80039d6:	2306      	movs	r3, #6
 80039d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80039da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80039e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039e4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80039e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e8:	2200      	movs	r2, #0
 80039ea:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80039ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ee:	3304      	adds	r3, #4
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fecb 	bl	800378c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80039f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f8:	3318      	adds	r3, #24
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fec6 	bl	800378c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a04:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a08:	f1c3 0207 	rsb	r2, r3, #7
 8003a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a0e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a14:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a28:	334c      	adds	r3, #76	@ 0x4c
 8003a2a:	224c      	movs	r2, #76	@ 0x4c
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f001 f917 	bl	8004c62 <memset>
 8003a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a36:	4a0d      	ldr	r2, [pc, #52]	@ (8003a6c <prvInitialiseNewTask+0x134>)
 8003a38:	651a      	str	r2, [r3, #80]	@ 0x50
 8003a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003a70 <prvInitialiseNewTask+0x138>)
 8003a3e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a42:	4a0c      	ldr	r2, [pc, #48]	@ (8003a74 <prvInitialiseNewTask+0x13c>)
 8003a44:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	68f9      	ldr	r1, [r7, #12]
 8003a4a:	69b8      	ldr	r0, [r7, #24]
 8003a4c:	f000 fbf2 	bl	8004234 <pxPortInitialiseStack>
 8003a50:	4602      	mov	r2, r0
 8003a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d002      	beq.n	8003a62 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a62:	bf00      	nop
 8003a64:	3720      	adds	r7, #32
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	200050e8 	.word	0x200050e8
 8003a70:	20005150 	.word	0x20005150
 8003a74:	200051b8 	.word	0x200051b8

08003a78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a80:	f000 fd0a 	bl	8004498 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a84:	4b2a      	ldr	r3, [pc, #168]	@ (8003b30 <prvAddNewTaskToReadyList+0xb8>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	4a29      	ldr	r2, [pc, #164]	@ (8003b30 <prvAddNewTaskToReadyList+0xb8>)
 8003a8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a8e:	4b29      	ldr	r3, [pc, #164]	@ (8003b34 <prvAddNewTaskToReadyList+0xbc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d109      	bne.n	8003aaa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a96:	4a27      	ldr	r2, [pc, #156]	@ (8003b34 <prvAddNewTaskToReadyList+0xbc>)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a9c:	4b24      	ldr	r3, [pc, #144]	@ (8003b30 <prvAddNewTaskToReadyList+0xb8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d110      	bne.n	8003ac6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003aa4:	f000 fabc 	bl	8004020 <prvInitialiseTaskLists>
 8003aa8:	e00d      	b.n	8003ac6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003aaa:	4b23      	ldr	r3, [pc, #140]	@ (8003b38 <prvAddNewTaskToReadyList+0xc0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d109      	bne.n	8003ac6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003ab2:	4b20      	ldr	r3, [pc, #128]	@ (8003b34 <prvAddNewTaskToReadyList+0xbc>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d802      	bhi.n	8003ac6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8003b34 <prvAddNewTaskToReadyList+0xbc>)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b3c <prvAddNewTaskToReadyList+0xc4>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	3301      	adds	r3, #1
 8003acc:	4a1b      	ldr	r2, [pc, #108]	@ (8003b3c <prvAddNewTaskToReadyList+0xc4>)
 8003ace:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	409a      	lsls	r2, r3
 8003ad8:	4b19      	ldr	r3, [pc, #100]	@ (8003b40 <prvAddNewTaskToReadyList+0xc8>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	4a18      	ldr	r2, [pc, #96]	@ (8003b40 <prvAddNewTaskToReadyList+0xc8>)
 8003ae0:	6013      	str	r3, [r2, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4413      	add	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4a15      	ldr	r2, [pc, #84]	@ (8003b44 <prvAddNewTaskToReadyList+0xcc>)
 8003af0:	441a      	add	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	3304      	adds	r3, #4
 8003af6:	4619      	mov	r1, r3
 8003af8:	4610      	mov	r0, r2
 8003afa:	f7ff fe54 	bl	80037a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003afe:	f000 fcfd 	bl	80044fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b02:	4b0d      	ldr	r3, [pc, #52]	@ (8003b38 <prvAddNewTaskToReadyList+0xc0>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00e      	beq.n	8003b28 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b34 <prvAddNewTaskToReadyList+0xbc>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d207      	bcs.n	8003b28 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b18:	4b0b      	ldr	r3, [pc, #44]	@ (8003b48 <prvAddNewTaskToReadyList+0xd0>)
 8003b1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	f3bf 8f4f 	dsb	sy
 8003b24:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b28:	bf00      	nop
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	20000274 	.word	0x20000274
 8003b34:	20000174 	.word	0x20000174
 8003b38:	20000280 	.word	0x20000280
 8003b3c:	20000290 	.word	0x20000290
 8003b40:	2000027c 	.word	0x2000027c
 8003b44:	20000178 	.word	0x20000178
 8003b48:	e000ed04 	.word	0xe000ed04

08003b4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d018      	beq.n	8003b90 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003b5e:	4b14      	ldr	r3, [pc, #80]	@ (8003bb0 <vTaskDelay+0x64>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00b      	beq.n	8003b7e <vTaskDelay+0x32>
	__asm volatile
 8003b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b6a:	f383 8811 	msr	BASEPRI, r3
 8003b6e:	f3bf 8f6f 	isb	sy
 8003b72:	f3bf 8f4f 	dsb	sy
 8003b76:	60bb      	str	r3, [r7, #8]
}
 8003b78:	bf00      	nop
 8003b7a:	bf00      	nop
 8003b7c:	e7fd      	b.n	8003b7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003b7e:	f000 f86d 	bl	8003c5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003b82:	2100      	movs	r1, #0
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 faef 	bl	8004168 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003b8a:	f000 f875 	bl	8003c78 <xTaskResumeAll>
 8003b8e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d107      	bne.n	8003ba6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003b96:	4b07      	ldr	r3, [pc, #28]	@ (8003bb4 <vTaskDelay+0x68>)
 8003b98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	f3bf 8f4f 	dsb	sy
 8003ba2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003ba6:	bf00      	nop
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	2000029c 	.word	0x2000029c
 8003bb4:	e000ed04 	.word	0xe000ed04

08003bb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b086      	sub	sp, #24
 8003bbc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8003c3c <vTaskStartScheduler+0x84>)
 8003bc0:	9301      	str	r3, [sp, #4]
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	2280      	movs	r2, #128	@ 0x80
 8003bca:	491d      	ldr	r1, [pc, #116]	@ (8003c40 <vTaskStartScheduler+0x88>)
 8003bcc:	481d      	ldr	r0, [pc, #116]	@ (8003c44 <vTaskStartScheduler+0x8c>)
 8003bce:	f7ff fe71 	bl	80038b4 <xTaskCreate>
 8003bd2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d11b      	bne.n	8003c12 <vTaskStartScheduler+0x5a>
	__asm volatile
 8003bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bde:	f383 8811 	msr	BASEPRI, r3
 8003be2:	f3bf 8f6f 	isb	sy
 8003be6:	f3bf 8f4f 	dsb	sy
 8003bea:	60bb      	str	r3, [r7, #8]
}
 8003bec:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003bee:	4b16      	ldr	r3, [pc, #88]	@ (8003c48 <vTaskStartScheduler+0x90>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	334c      	adds	r3, #76	@ 0x4c
 8003bf4:	4a15      	ldr	r2, [pc, #84]	@ (8003c4c <vTaskStartScheduler+0x94>)
 8003bf6:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003bf8:	4b15      	ldr	r3, [pc, #84]	@ (8003c50 <vTaskStartScheduler+0x98>)
 8003bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8003bfe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c00:	4b14      	ldr	r3, [pc, #80]	@ (8003c54 <vTaskStartScheduler+0x9c>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003c06:	4b14      	ldr	r3, [pc, #80]	@ (8003c58 <vTaskStartScheduler+0xa0>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003c0c:	f000 fba0 	bl	8004350 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003c10:	e00f      	b.n	8003c32 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c18:	d10b      	bne.n	8003c32 <vTaskStartScheduler+0x7a>
	__asm volatile
 8003c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
 8003c2a:	607b      	str	r3, [r7, #4]
}
 8003c2c:	bf00      	nop
 8003c2e:	bf00      	nop
 8003c30:	e7fd      	b.n	8003c2e <vTaskStartScheduler+0x76>
}
 8003c32:	bf00      	nop
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	20000298 	.word	0x20000298
 8003c40:	080059ac 	.word	0x080059ac
 8003c44:	08003ff1 	.word	0x08003ff1
 8003c48:	20000174 	.word	0x20000174
 8003c4c:	2000001c 	.word	0x2000001c
 8003c50:	20000294 	.word	0x20000294
 8003c54:	20000280 	.word	0x20000280
 8003c58:	20000278 	.word	0x20000278

08003c5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003c60:	4b04      	ldr	r3, [pc, #16]	@ (8003c74 <vTaskSuspendAll+0x18>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	3301      	adds	r3, #1
 8003c66:	4a03      	ldr	r2, [pc, #12]	@ (8003c74 <vTaskSuspendAll+0x18>)
 8003c68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003c6a:	bf00      	nop
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	2000029c 	.word	0x2000029c

08003c78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003c82:	2300      	movs	r3, #0
 8003c84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003c86:	4b42      	ldr	r3, [pc, #264]	@ (8003d90 <xTaskResumeAll+0x118>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10b      	bne.n	8003ca6 <xTaskResumeAll+0x2e>
	__asm volatile
 8003c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c92:	f383 8811 	msr	BASEPRI, r3
 8003c96:	f3bf 8f6f 	isb	sy
 8003c9a:	f3bf 8f4f 	dsb	sy
 8003c9e:	603b      	str	r3, [r7, #0]
}
 8003ca0:	bf00      	nop
 8003ca2:	bf00      	nop
 8003ca4:	e7fd      	b.n	8003ca2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ca6:	f000 fbf7 	bl	8004498 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003caa:	4b39      	ldr	r3, [pc, #228]	@ (8003d90 <xTaskResumeAll+0x118>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	4a37      	ldr	r2, [pc, #220]	@ (8003d90 <xTaskResumeAll+0x118>)
 8003cb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cb4:	4b36      	ldr	r3, [pc, #216]	@ (8003d90 <xTaskResumeAll+0x118>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d161      	bne.n	8003d80 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003cbc:	4b35      	ldr	r3, [pc, #212]	@ (8003d94 <xTaskResumeAll+0x11c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d05d      	beq.n	8003d80 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003cc4:	e02e      	b.n	8003d24 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cc6:	4b34      	ldr	r3, [pc, #208]	@ (8003d98 <xTaskResumeAll+0x120>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	3318      	adds	r3, #24
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7ff fdc4 	bl	8003860 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3304      	adds	r3, #4
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fdbf 	bl	8003860 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	409a      	lsls	r2, r3
 8003cea:	4b2c      	ldr	r3, [pc, #176]	@ (8003d9c <xTaskResumeAll+0x124>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	4a2a      	ldr	r2, [pc, #168]	@ (8003d9c <xTaskResumeAll+0x124>)
 8003cf2:	6013      	str	r3, [r2, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4a27      	ldr	r2, [pc, #156]	@ (8003da0 <xTaskResumeAll+0x128>)
 8003d02:	441a      	add	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	3304      	adds	r3, #4
 8003d08:	4619      	mov	r1, r3
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	f7ff fd4b 	bl	80037a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d14:	4b23      	ldr	r3, [pc, #140]	@ (8003da4 <xTaskResumeAll+0x12c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d302      	bcc.n	8003d24 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003d1e:	4b22      	ldr	r3, [pc, #136]	@ (8003da8 <xTaskResumeAll+0x130>)
 8003d20:	2201      	movs	r2, #1
 8003d22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d24:	4b1c      	ldr	r3, [pc, #112]	@ (8003d98 <xTaskResumeAll+0x120>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1cc      	bne.n	8003cc6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d32:	f000 f9f9 	bl	8004128 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d36:	4b1d      	ldr	r3, [pc, #116]	@ (8003dac <xTaskResumeAll+0x134>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d010      	beq.n	8003d64 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d42:	f000 f837 	bl	8003db4 <xTaskIncrementTick>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d002      	beq.n	8003d52 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003d4c:	4b16      	ldr	r3, [pc, #88]	@ (8003da8 <xTaskResumeAll+0x130>)
 8003d4e:	2201      	movs	r2, #1
 8003d50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3b01      	subs	r3, #1
 8003d56:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f1      	bne.n	8003d42 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003d5e:	4b13      	ldr	r3, [pc, #76]	@ (8003dac <xTaskResumeAll+0x134>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003d64:	4b10      	ldr	r3, [pc, #64]	@ (8003da8 <xTaskResumeAll+0x130>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d009      	beq.n	8003d80 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003d70:	4b0f      	ldr	r3, [pc, #60]	@ (8003db0 <xTaskResumeAll+0x138>)
 8003d72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	f3bf 8f4f 	dsb	sy
 8003d7c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d80:	f000 fbbc 	bl	80044fc <vPortExitCritical>

	return xAlreadyYielded;
 8003d84:	68bb      	ldr	r3, [r7, #8]
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	2000029c 	.word	0x2000029c
 8003d94:	20000274 	.word	0x20000274
 8003d98:	20000234 	.word	0x20000234
 8003d9c:	2000027c 	.word	0x2000027c
 8003da0:	20000178 	.word	0x20000178
 8003da4:	20000174 	.word	0x20000174
 8003da8:	20000288 	.word	0x20000288
 8003dac:	20000284 	.word	0x20000284
 8003db0:	e000ed04 	.word	0xe000ed04

08003db4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dbe:	4b4f      	ldr	r3, [pc, #316]	@ (8003efc <xTaskIncrementTick+0x148>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f040 808f 	bne.w	8003ee6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003dc8:	4b4d      	ldr	r3, [pc, #308]	@ (8003f00 <xTaskIncrementTick+0x14c>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8003f00 <xTaskIncrementTick+0x14c>)
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d121      	bne.n	8003e20 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ddc:	4b49      	ldr	r3, [pc, #292]	@ (8003f04 <xTaskIncrementTick+0x150>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00b      	beq.n	8003dfe <xTaskIncrementTick+0x4a>
	__asm volatile
 8003de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dea:	f383 8811 	msr	BASEPRI, r3
 8003dee:	f3bf 8f6f 	isb	sy
 8003df2:	f3bf 8f4f 	dsb	sy
 8003df6:	603b      	str	r3, [r7, #0]
}
 8003df8:	bf00      	nop
 8003dfa:	bf00      	nop
 8003dfc:	e7fd      	b.n	8003dfa <xTaskIncrementTick+0x46>
 8003dfe:	4b41      	ldr	r3, [pc, #260]	@ (8003f04 <xTaskIncrementTick+0x150>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	4b40      	ldr	r3, [pc, #256]	@ (8003f08 <xTaskIncrementTick+0x154>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a3e      	ldr	r2, [pc, #248]	@ (8003f04 <xTaskIncrementTick+0x150>)
 8003e0a:	6013      	str	r3, [r2, #0]
 8003e0c:	4a3e      	ldr	r2, [pc, #248]	@ (8003f08 <xTaskIncrementTick+0x154>)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6013      	str	r3, [r2, #0]
 8003e12:	4b3e      	ldr	r3, [pc, #248]	@ (8003f0c <xTaskIncrementTick+0x158>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	3301      	adds	r3, #1
 8003e18:	4a3c      	ldr	r2, [pc, #240]	@ (8003f0c <xTaskIncrementTick+0x158>)
 8003e1a:	6013      	str	r3, [r2, #0]
 8003e1c:	f000 f984 	bl	8004128 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e20:	4b3b      	ldr	r3, [pc, #236]	@ (8003f10 <xTaskIncrementTick+0x15c>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d348      	bcc.n	8003ebc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e2a:	4b36      	ldr	r3, [pc, #216]	@ (8003f04 <xTaskIncrementTick+0x150>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d104      	bne.n	8003e3e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e34:	4b36      	ldr	r3, [pc, #216]	@ (8003f10 <xTaskIncrementTick+0x15c>)
 8003e36:	f04f 32ff 	mov.w	r2, #4294967295
 8003e3a:	601a      	str	r2, [r3, #0]
					break;
 8003e3c:	e03e      	b.n	8003ebc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e3e:	4b31      	ldr	r3, [pc, #196]	@ (8003f04 <xTaskIncrementTick+0x150>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d203      	bcs.n	8003e5e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003e56:	4a2e      	ldr	r2, [pc, #184]	@ (8003f10 <xTaskIncrementTick+0x15c>)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003e5c:	e02e      	b.n	8003ebc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	3304      	adds	r3, #4
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff fcfc 	bl	8003860 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d004      	beq.n	8003e7a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	3318      	adds	r3, #24
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff fcf3 	bl	8003860 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7e:	2201      	movs	r2, #1
 8003e80:	409a      	lsls	r2, r3
 8003e82:	4b24      	ldr	r3, [pc, #144]	@ (8003f14 <xTaskIncrementTick+0x160>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	4a22      	ldr	r2, [pc, #136]	@ (8003f14 <xTaskIncrementTick+0x160>)
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	4a1f      	ldr	r2, [pc, #124]	@ (8003f18 <xTaskIncrementTick+0x164>)
 8003e9a:	441a      	add	r2, r3
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	f7ff fc7f 	bl	80037a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eac:	4b1b      	ldr	r3, [pc, #108]	@ (8003f1c <xTaskIncrementTick+0x168>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d3b9      	bcc.n	8003e2a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003eba:	e7b6      	b.n	8003e2a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ebc:	4b17      	ldr	r3, [pc, #92]	@ (8003f1c <xTaskIncrementTick+0x168>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec2:	4915      	ldr	r1, [pc, #84]	@ (8003f18 <xTaskIncrementTick+0x164>)
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4413      	add	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d901      	bls.n	8003ed8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003ed8:	4b11      	ldr	r3, [pc, #68]	@ (8003f20 <xTaskIncrementTick+0x16c>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d007      	beq.n	8003ef0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	e004      	b.n	8003ef0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8003f24 <xTaskIncrementTick+0x170>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	3301      	adds	r3, #1
 8003eec:	4a0d      	ldr	r2, [pc, #52]	@ (8003f24 <xTaskIncrementTick+0x170>)
 8003eee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003ef0:	697b      	ldr	r3, [r7, #20]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3718      	adds	r7, #24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	2000029c 	.word	0x2000029c
 8003f00:	20000278 	.word	0x20000278
 8003f04:	2000022c 	.word	0x2000022c
 8003f08:	20000230 	.word	0x20000230
 8003f0c:	2000028c 	.word	0x2000028c
 8003f10:	20000294 	.word	0x20000294
 8003f14:	2000027c 	.word	0x2000027c
 8003f18:	20000178 	.word	0x20000178
 8003f1c:	20000174 	.word	0x20000174
 8003f20:	20000288 	.word	0x20000288
 8003f24:	20000284 	.word	0x20000284

08003f28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8003fd8 <vTaskSwitchContext+0xb0>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003f36:	4b29      	ldr	r3, [pc, #164]	@ (8003fdc <vTaskSwitchContext+0xb4>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003f3c:	e045      	b.n	8003fca <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8003f3e:	4b27      	ldr	r3, [pc, #156]	@ (8003fdc <vTaskSwitchContext+0xb4>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f44:	4b26      	ldr	r3, [pc, #152]	@ (8003fe0 <vTaskSwitchContext+0xb8>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	fab3 f383 	clz	r3, r3
 8003f50:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003f52:	7afb      	ldrb	r3, [r7, #11]
 8003f54:	f1c3 031f 	rsb	r3, r3, #31
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	4922      	ldr	r1, [pc, #136]	@ (8003fe4 <vTaskSwitchContext+0xbc>)
 8003f5c:	697a      	ldr	r2, [r7, #20]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	4413      	add	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10b      	bne.n	8003f86 <vTaskSwitchContext+0x5e>
	__asm volatile
 8003f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f72:	f383 8811 	msr	BASEPRI, r3
 8003f76:	f3bf 8f6f 	isb	sy
 8003f7a:	f3bf 8f4f 	dsb	sy
 8003f7e:	607b      	str	r3, [r7, #4]
}
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	e7fd      	b.n	8003f82 <vTaskSwitchContext+0x5a>
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4a14      	ldr	r2, [pc, #80]	@ (8003fe4 <vTaskSwitchContext+0xbc>)
 8003f92:	4413      	add	r3, r2
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	605a      	str	r2, [r3, #4]
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	3308      	adds	r3, #8
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d104      	bne.n	8003fb6 <vTaskSwitchContext+0x8e>
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8003fe8 <vTaskSwitchContext+0xc0>)
 8003fbe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003fc0:	4b09      	ldr	r3, [pc, #36]	@ (8003fe8 <vTaskSwitchContext+0xc0>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	334c      	adds	r3, #76	@ 0x4c
 8003fc6:	4a09      	ldr	r2, [pc, #36]	@ (8003fec <vTaskSwitchContext+0xc4>)
 8003fc8:	6013      	str	r3, [r2, #0]
}
 8003fca:	bf00      	nop
 8003fcc:	371c      	adds	r7, #28
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	2000029c 	.word	0x2000029c
 8003fdc:	20000288 	.word	0x20000288
 8003fe0:	2000027c 	.word	0x2000027c
 8003fe4:	20000178 	.word	0x20000178
 8003fe8:	20000174 	.word	0x20000174
 8003fec:	2000001c 	.word	0x2000001c

08003ff0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003ff8:	f000 f852 	bl	80040a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ffc:	4b06      	ldr	r3, [pc, #24]	@ (8004018 <prvIdleTask+0x28>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d9f9      	bls.n	8003ff8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004004:	4b05      	ldr	r3, [pc, #20]	@ (800401c <prvIdleTask+0x2c>)
 8004006:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800400a:	601a      	str	r2, [r3, #0]
 800400c:	f3bf 8f4f 	dsb	sy
 8004010:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004014:	e7f0      	b.n	8003ff8 <prvIdleTask+0x8>
 8004016:	bf00      	nop
 8004018:	20000178 	.word	0x20000178
 800401c:	e000ed04 	.word	0xe000ed04

08004020 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004026:	2300      	movs	r3, #0
 8004028:	607b      	str	r3, [r7, #4]
 800402a:	e00c      	b.n	8004046 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	4613      	mov	r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	4413      	add	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	4a12      	ldr	r2, [pc, #72]	@ (8004080 <prvInitialiseTaskLists+0x60>)
 8004038:	4413      	add	r3, r2
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff fb86 	bl	800374c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	3301      	adds	r3, #1
 8004044:	607b      	str	r3, [r7, #4]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b06      	cmp	r3, #6
 800404a:	d9ef      	bls.n	800402c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800404c:	480d      	ldr	r0, [pc, #52]	@ (8004084 <prvInitialiseTaskLists+0x64>)
 800404e:	f7ff fb7d 	bl	800374c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004052:	480d      	ldr	r0, [pc, #52]	@ (8004088 <prvInitialiseTaskLists+0x68>)
 8004054:	f7ff fb7a 	bl	800374c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004058:	480c      	ldr	r0, [pc, #48]	@ (800408c <prvInitialiseTaskLists+0x6c>)
 800405a:	f7ff fb77 	bl	800374c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800405e:	480c      	ldr	r0, [pc, #48]	@ (8004090 <prvInitialiseTaskLists+0x70>)
 8004060:	f7ff fb74 	bl	800374c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004064:	480b      	ldr	r0, [pc, #44]	@ (8004094 <prvInitialiseTaskLists+0x74>)
 8004066:	f7ff fb71 	bl	800374c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800406a:	4b0b      	ldr	r3, [pc, #44]	@ (8004098 <prvInitialiseTaskLists+0x78>)
 800406c:	4a05      	ldr	r2, [pc, #20]	@ (8004084 <prvInitialiseTaskLists+0x64>)
 800406e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004070:	4b0a      	ldr	r3, [pc, #40]	@ (800409c <prvInitialiseTaskLists+0x7c>)
 8004072:	4a05      	ldr	r2, [pc, #20]	@ (8004088 <prvInitialiseTaskLists+0x68>)
 8004074:	601a      	str	r2, [r3, #0]
}
 8004076:	bf00      	nop
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	20000178 	.word	0x20000178
 8004084:	20000204 	.word	0x20000204
 8004088:	20000218 	.word	0x20000218
 800408c:	20000234 	.word	0x20000234
 8004090:	20000248 	.word	0x20000248
 8004094:	20000260 	.word	0x20000260
 8004098:	2000022c 	.word	0x2000022c
 800409c:	20000230 	.word	0x20000230

080040a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040a6:	e019      	b.n	80040dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80040a8:	f000 f9f6 	bl	8004498 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040ac:	4b10      	ldr	r3, [pc, #64]	@ (80040f0 <prvCheckTasksWaitingTermination+0x50>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3304      	adds	r3, #4
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7ff fbd1 	bl	8003860 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80040be:	4b0d      	ldr	r3, [pc, #52]	@ (80040f4 <prvCheckTasksWaitingTermination+0x54>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	4a0b      	ldr	r2, [pc, #44]	@ (80040f4 <prvCheckTasksWaitingTermination+0x54>)
 80040c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80040c8:	4b0b      	ldr	r3, [pc, #44]	@ (80040f8 <prvCheckTasksWaitingTermination+0x58>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	3b01      	subs	r3, #1
 80040ce:	4a0a      	ldr	r2, [pc, #40]	@ (80040f8 <prvCheckTasksWaitingTermination+0x58>)
 80040d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80040d2:	f000 fa13 	bl	80044fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f810 	bl	80040fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040dc:	4b06      	ldr	r3, [pc, #24]	@ (80040f8 <prvCheckTasksWaitingTermination+0x58>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1e1      	bne.n	80040a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80040e4:	bf00      	nop
 80040e6:	bf00      	nop
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000248 	.word	0x20000248
 80040f4:	20000274 	.word	0x20000274
 80040f8:	2000025c 	.word	0x2000025c

080040fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	334c      	adds	r3, #76	@ 0x4c
 8004108:	4618      	mov	r0, r3
 800410a:	f000 fdc3 	bl	8004c94 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004112:	4618      	mov	r0, r3
 8004114:	f000 fb6e 	bl	80047f4 <vPortFree>
			vPortFree( pxTCB );
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 fb6b 	bl	80047f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800411e:	bf00      	nop
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
	...

08004128 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800412e:	4b0c      	ldr	r3, [pc, #48]	@ (8004160 <prvResetNextTaskUnblockTime+0x38>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d104      	bne.n	8004142 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004138:	4b0a      	ldr	r3, [pc, #40]	@ (8004164 <prvResetNextTaskUnblockTime+0x3c>)
 800413a:	f04f 32ff 	mov.w	r2, #4294967295
 800413e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004140:	e008      	b.n	8004154 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004142:	4b07      	ldr	r3, [pc, #28]	@ (8004160 <prvResetNextTaskUnblockTime+0x38>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	4a04      	ldr	r2, [pc, #16]	@ (8004164 <prvResetNextTaskUnblockTime+0x3c>)
 8004152:	6013      	str	r3, [r2, #0]
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	2000022c 	.word	0x2000022c
 8004164:	20000294 	.word	0x20000294

08004168 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004172:	4b29      	ldr	r3, [pc, #164]	@ (8004218 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004178:	4b28      	ldr	r3, [pc, #160]	@ (800421c <prvAddCurrentTaskToDelayedList+0xb4>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3304      	adds	r3, #4
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff fb6e 	bl	8003860 <uxListRemove>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10b      	bne.n	80041a2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800418a:	4b24      	ldr	r3, [pc, #144]	@ (800421c <prvAddCurrentTaskToDelayedList+0xb4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004190:	2201      	movs	r2, #1
 8004192:	fa02 f303 	lsl.w	r3, r2, r3
 8004196:	43da      	mvns	r2, r3
 8004198:	4b21      	ldr	r3, [pc, #132]	@ (8004220 <prvAddCurrentTaskToDelayedList+0xb8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4013      	ands	r3, r2
 800419e:	4a20      	ldr	r2, [pc, #128]	@ (8004220 <prvAddCurrentTaskToDelayedList+0xb8>)
 80041a0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a8:	d10a      	bne.n	80041c0 <prvAddCurrentTaskToDelayedList+0x58>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d007      	beq.n	80041c0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041b0:	4b1a      	ldr	r3, [pc, #104]	@ (800421c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3304      	adds	r3, #4
 80041b6:	4619      	mov	r1, r3
 80041b8:	481a      	ldr	r0, [pc, #104]	@ (8004224 <prvAddCurrentTaskToDelayedList+0xbc>)
 80041ba:	f7ff faf4 	bl	80037a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80041be:	e026      	b.n	800420e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4413      	add	r3, r2
 80041c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80041c8:	4b14      	ldr	r3, [pc, #80]	@ (800421c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d209      	bcs.n	80041ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041d8:	4b13      	ldr	r3, [pc, #76]	@ (8004228 <prvAddCurrentTaskToDelayedList+0xc0>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	4b0f      	ldr	r3, [pc, #60]	@ (800421c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	3304      	adds	r3, #4
 80041e2:	4619      	mov	r1, r3
 80041e4:	4610      	mov	r0, r2
 80041e6:	f7ff fb02 	bl	80037ee <vListInsert>
}
 80041ea:	e010      	b.n	800420e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041ec:	4b0f      	ldr	r3, [pc, #60]	@ (800422c <prvAddCurrentTaskToDelayedList+0xc4>)
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	4b0a      	ldr	r3, [pc, #40]	@ (800421c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3304      	adds	r3, #4
 80041f6:	4619      	mov	r1, r3
 80041f8:	4610      	mov	r0, r2
 80041fa:	f7ff faf8 	bl	80037ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80041fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004230 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	429a      	cmp	r2, r3
 8004206:	d202      	bcs.n	800420e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004208:	4a09      	ldr	r2, [pc, #36]	@ (8004230 <prvAddCurrentTaskToDelayedList+0xc8>)
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	6013      	str	r3, [r2, #0]
}
 800420e:	bf00      	nop
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	20000278 	.word	0x20000278
 800421c:	20000174 	.word	0x20000174
 8004220:	2000027c 	.word	0x2000027c
 8004224:	20000260 	.word	0x20000260
 8004228:	20000230 	.word	0x20000230
 800422c:	2000022c 	.word	0x2000022c
 8004230:	20000294 	.word	0x20000294

08004234 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	3b04      	subs	r3, #4
 8004244:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800424c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	3b04      	subs	r3, #4
 8004252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	f023 0201 	bic.w	r2, r3, #1
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	3b04      	subs	r3, #4
 8004262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004264:	4a0c      	ldr	r2, [pc, #48]	@ (8004298 <pxPortInitialiseStack+0x64>)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	3b14      	subs	r3, #20
 800426e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	3b04      	subs	r3, #4
 800427a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f06f 0202 	mvn.w	r2, #2
 8004282:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	3b20      	subs	r3, #32
 8004288:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800428a:	68fb      	ldr	r3, [r7, #12]
}
 800428c:	4618      	mov	r0, r3
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	0800429d 	.word	0x0800429d

0800429c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80042a6:	4b13      	ldr	r3, [pc, #76]	@ (80042f4 <prvTaskExitError+0x58>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ae:	d00b      	beq.n	80042c8 <prvTaskExitError+0x2c>
	__asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	60fb      	str	r3, [r7, #12]
}
 80042c2:	bf00      	nop
 80042c4:	bf00      	nop
 80042c6:	e7fd      	b.n	80042c4 <prvTaskExitError+0x28>
	__asm volatile
 80042c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042cc:	f383 8811 	msr	BASEPRI, r3
 80042d0:	f3bf 8f6f 	isb	sy
 80042d4:	f3bf 8f4f 	dsb	sy
 80042d8:	60bb      	str	r3, [r7, #8]
}
 80042da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80042dc:	bf00      	nop
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0fc      	beq.n	80042de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80042e4:	bf00      	nop
 80042e6:	bf00      	nop
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	2000000c 	.word	0x2000000c
	...

08004300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004300:	4b07      	ldr	r3, [pc, #28]	@ (8004320 <pxCurrentTCBConst2>)
 8004302:	6819      	ldr	r1, [r3, #0]
 8004304:	6808      	ldr	r0, [r1, #0]
 8004306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800430a:	f380 8809 	msr	PSP, r0
 800430e:	f3bf 8f6f 	isb	sy
 8004312:	f04f 0000 	mov.w	r0, #0
 8004316:	f380 8811 	msr	BASEPRI, r0
 800431a:	4770      	bx	lr
 800431c:	f3af 8000 	nop.w

08004320 <pxCurrentTCBConst2>:
 8004320:	20000174 	.word	0x20000174
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004324:	bf00      	nop
 8004326:	bf00      	nop

08004328 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004328:	4808      	ldr	r0, [pc, #32]	@ (800434c <prvPortStartFirstTask+0x24>)
 800432a:	6800      	ldr	r0, [r0, #0]
 800432c:	6800      	ldr	r0, [r0, #0]
 800432e:	f380 8808 	msr	MSP, r0
 8004332:	f04f 0000 	mov.w	r0, #0
 8004336:	f380 8814 	msr	CONTROL, r0
 800433a:	b662      	cpsie	i
 800433c:	b661      	cpsie	f
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	df00      	svc	0
 8004348:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800434a:	bf00      	nop
 800434c:	e000ed08 	.word	0xe000ed08

08004350 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b086      	sub	sp, #24
 8004354:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004356:	4b47      	ldr	r3, [pc, #284]	@ (8004474 <xPortStartScheduler+0x124>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a47      	ldr	r2, [pc, #284]	@ (8004478 <xPortStartScheduler+0x128>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d10b      	bne.n	8004378 <xPortStartScheduler+0x28>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	60fb      	str	r3, [r7, #12]
}
 8004372:	bf00      	nop
 8004374:	bf00      	nop
 8004376:	e7fd      	b.n	8004374 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004378:	4b3e      	ldr	r3, [pc, #248]	@ (8004474 <xPortStartScheduler+0x124>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a3f      	ldr	r2, [pc, #252]	@ (800447c <xPortStartScheduler+0x12c>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d10b      	bne.n	800439a <xPortStartScheduler+0x4a>
	__asm volatile
 8004382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004386:	f383 8811 	msr	BASEPRI, r3
 800438a:	f3bf 8f6f 	isb	sy
 800438e:	f3bf 8f4f 	dsb	sy
 8004392:	613b      	str	r3, [r7, #16]
}
 8004394:	bf00      	nop
 8004396:	bf00      	nop
 8004398:	e7fd      	b.n	8004396 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800439a:	4b39      	ldr	r3, [pc, #228]	@ (8004480 <xPortStartScheduler+0x130>)
 800439c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	22ff      	movs	r2, #255	@ 0xff
 80043aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80043b4:	78fb      	ldrb	r3, [r7, #3]
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	4b31      	ldr	r3, [pc, #196]	@ (8004484 <xPortStartScheduler+0x134>)
 80043c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80043c2:	4b31      	ldr	r3, [pc, #196]	@ (8004488 <xPortStartScheduler+0x138>)
 80043c4:	2207      	movs	r2, #7
 80043c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043c8:	e009      	b.n	80043de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80043ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004488 <xPortStartScheduler+0x138>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	3b01      	subs	r3, #1
 80043d0:	4a2d      	ldr	r2, [pc, #180]	@ (8004488 <xPortStartScheduler+0x138>)
 80043d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80043d4:	78fb      	ldrb	r3, [r7, #3]
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043de:	78fb      	ldrb	r3, [r7, #3]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e6:	2b80      	cmp	r3, #128	@ 0x80
 80043e8:	d0ef      	beq.n	80043ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80043ea:	4b27      	ldr	r3, [pc, #156]	@ (8004488 <xPortStartScheduler+0x138>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f1c3 0307 	rsb	r3, r3, #7
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	d00b      	beq.n	800440e <xPortStartScheduler+0xbe>
	__asm volatile
 80043f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043fa:	f383 8811 	msr	BASEPRI, r3
 80043fe:	f3bf 8f6f 	isb	sy
 8004402:	f3bf 8f4f 	dsb	sy
 8004406:	60bb      	str	r3, [r7, #8]
}
 8004408:	bf00      	nop
 800440a:	bf00      	nop
 800440c:	e7fd      	b.n	800440a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800440e:	4b1e      	ldr	r3, [pc, #120]	@ (8004488 <xPortStartScheduler+0x138>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	021b      	lsls	r3, r3, #8
 8004414:	4a1c      	ldr	r2, [pc, #112]	@ (8004488 <xPortStartScheduler+0x138>)
 8004416:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004418:	4b1b      	ldr	r3, [pc, #108]	@ (8004488 <xPortStartScheduler+0x138>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004420:	4a19      	ldr	r2, [pc, #100]	@ (8004488 <xPortStartScheduler+0x138>)
 8004422:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	b2da      	uxtb	r2, r3
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800442c:	4b17      	ldr	r3, [pc, #92]	@ (800448c <xPortStartScheduler+0x13c>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a16      	ldr	r2, [pc, #88]	@ (800448c <xPortStartScheduler+0x13c>)
 8004432:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004436:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004438:	4b14      	ldr	r3, [pc, #80]	@ (800448c <xPortStartScheduler+0x13c>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a13      	ldr	r2, [pc, #76]	@ (800448c <xPortStartScheduler+0x13c>)
 800443e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004442:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004444:	f000 f8da 	bl	80045fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004448:	4b11      	ldr	r3, [pc, #68]	@ (8004490 <xPortStartScheduler+0x140>)
 800444a:	2200      	movs	r2, #0
 800444c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800444e:	f000 f8f9 	bl	8004644 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004452:	4b10      	ldr	r3, [pc, #64]	@ (8004494 <xPortStartScheduler+0x144>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a0f      	ldr	r2, [pc, #60]	@ (8004494 <xPortStartScheduler+0x144>)
 8004458:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800445c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800445e:	f7ff ff63 	bl	8004328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004462:	f7ff fd61 	bl	8003f28 <vTaskSwitchContext>
	prvTaskExitError();
 8004466:	f7ff ff19 	bl	800429c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	e000ed00 	.word	0xe000ed00
 8004478:	410fc271 	.word	0x410fc271
 800447c:	410fc270 	.word	0x410fc270
 8004480:	e000e400 	.word	0xe000e400
 8004484:	200002a0 	.word	0x200002a0
 8004488:	200002a4 	.word	0x200002a4
 800448c:	e000ed20 	.word	0xe000ed20
 8004490:	2000000c 	.word	0x2000000c
 8004494:	e000ef34 	.word	0xe000ef34

08004498 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
	__asm volatile
 800449e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a2:	f383 8811 	msr	BASEPRI, r3
 80044a6:	f3bf 8f6f 	isb	sy
 80044aa:	f3bf 8f4f 	dsb	sy
 80044ae:	607b      	str	r3, [r7, #4]
}
 80044b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80044b2:	4b10      	ldr	r3, [pc, #64]	@ (80044f4 <vPortEnterCritical+0x5c>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	3301      	adds	r3, #1
 80044b8:	4a0e      	ldr	r2, [pc, #56]	@ (80044f4 <vPortEnterCritical+0x5c>)
 80044ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80044bc:	4b0d      	ldr	r3, [pc, #52]	@ (80044f4 <vPortEnterCritical+0x5c>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d110      	bne.n	80044e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80044c4:	4b0c      	ldr	r3, [pc, #48]	@ (80044f8 <vPortEnterCritical+0x60>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00b      	beq.n	80044e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80044ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d2:	f383 8811 	msr	BASEPRI, r3
 80044d6:	f3bf 8f6f 	isb	sy
 80044da:	f3bf 8f4f 	dsb	sy
 80044de:	603b      	str	r3, [r7, #0]
}
 80044e0:	bf00      	nop
 80044e2:	bf00      	nop
 80044e4:	e7fd      	b.n	80044e2 <vPortEnterCritical+0x4a>
	}
}
 80044e6:	bf00      	nop
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	2000000c 	.word	0x2000000c
 80044f8:	e000ed04 	.word	0xe000ed04

080044fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004502:	4b12      	ldr	r3, [pc, #72]	@ (800454c <vPortExitCritical+0x50>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10b      	bne.n	8004522 <vPortExitCritical+0x26>
	__asm volatile
 800450a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800450e:	f383 8811 	msr	BASEPRI, r3
 8004512:	f3bf 8f6f 	isb	sy
 8004516:	f3bf 8f4f 	dsb	sy
 800451a:	607b      	str	r3, [r7, #4]
}
 800451c:	bf00      	nop
 800451e:	bf00      	nop
 8004520:	e7fd      	b.n	800451e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004522:	4b0a      	ldr	r3, [pc, #40]	@ (800454c <vPortExitCritical+0x50>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	3b01      	subs	r3, #1
 8004528:	4a08      	ldr	r2, [pc, #32]	@ (800454c <vPortExitCritical+0x50>)
 800452a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800452c:	4b07      	ldr	r3, [pc, #28]	@ (800454c <vPortExitCritical+0x50>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d105      	bne.n	8004540 <vPortExitCritical+0x44>
 8004534:	2300      	movs	r3, #0
 8004536:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800453e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	2000000c 	.word	0x2000000c

08004550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004550:	f3ef 8009 	mrs	r0, PSP
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	4b15      	ldr	r3, [pc, #84]	@ (80045b0 <pxCurrentTCBConst>)
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	f01e 0f10 	tst.w	lr, #16
 8004560:	bf08      	it	eq
 8004562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800456a:	6010      	str	r0, [r2, #0]
 800456c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004570:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004574:	f380 8811 	msr	BASEPRI, r0
 8004578:	f3bf 8f4f 	dsb	sy
 800457c:	f3bf 8f6f 	isb	sy
 8004580:	f7ff fcd2 	bl	8003f28 <vTaskSwitchContext>
 8004584:	f04f 0000 	mov.w	r0, #0
 8004588:	f380 8811 	msr	BASEPRI, r0
 800458c:	bc09      	pop	{r0, r3}
 800458e:	6819      	ldr	r1, [r3, #0]
 8004590:	6808      	ldr	r0, [r1, #0]
 8004592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004596:	f01e 0f10 	tst.w	lr, #16
 800459a:	bf08      	it	eq
 800459c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80045a0:	f380 8809 	msr	PSP, r0
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	f3af 8000 	nop.w

080045b0 <pxCurrentTCBConst>:
 80045b0:	20000174 	.word	0x20000174
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop

080045b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
	__asm volatile
 80045be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c2:	f383 8811 	msr	BASEPRI, r3
 80045c6:	f3bf 8f6f 	isb	sy
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	607b      	str	r3, [r7, #4]
}
 80045d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80045d2:	f7ff fbef 	bl	8003db4 <xTaskIncrementTick>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80045dc:	4b06      	ldr	r3, [pc, #24]	@ (80045f8 <SysTick_Handler+0x40>)
 80045de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	2300      	movs	r3, #0
 80045e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	f383 8811 	msr	BASEPRI, r3
}
 80045ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80045f0:	bf00      	nop
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	e000ed04 	.word	0xe000ed04

080045fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004600:	4b0b      	ldr	r3, [pc, #44]	@ (8004630 <vPortSetupTimerInterrupt+0x34>)
 8004602:	2200      	movs	r2, #0
 8004604:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004606:	4b0b      	ldr	r3, [pc, #44]	@ (8004634 <vPortSetupTimerInterrupt+0x38>)
 8004608:	2200      	movs	r2, #0
 800460a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800460c:	4b0a      	ldr	r3, [pc, #40]	@ (8004638 <vPortSetupTimerInterrupt+0x3c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a0a      	ldr	r2, [pc, #40]	@ (800463c <vPortSetupTimerInterrupt+0x40>)
 8004612:	fba2 2303 	umull	r2, r3, r2, r3
 8004616:	099b      	lsrs	r3, r3, #6
 8004618:	4a09      	ldr	r2, [pc, #36]	@ (8004640 <vPortSetupTimerInterrupt+0x44>)
 800461a:	3b01      	subs	r3, #1
 800461c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800461e:	4b04      	ldr	r3, [pc, #16]	@ (8004630 <vPortSetupTimerInterrupt+0x34>)
 8004620:	2207      	movs	r2, #7
 8004622:	601a      	str	r2, [r3, #0]
}
 8004624:	bf00      	nop
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	e000e010 	.word	0xe000e010
 8004634:	e000e018 	.word	0xe000e018
 8004638:	20000000 	.word	0x20000000
 800463c:	10624dd3 	.word	0x10624dd3
 8004640:	e000e014 	.word	0xe000e014

08004644 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004644:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004654 <vPortEnableVFP+0x10>
 8004648:	6801      	ldr	r1, [r0, #0]
 800464a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800464e:	6001      	str	r1, [r0, #0]
 8004650:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004652:	bf00      	nop
 8004654:	e000ed88 	.word	0xe000ed88

08004658 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b08a      	sub	sp, #40	@ 0x28
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004660:	2300      	movs	r3, #0
 8004662:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004664:	f7ff fafa 	bl	8003c5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004668:	4b5c      	ldr	r3, [pc, #368]	@ (80047dc <pvPortMalloc+0x184>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004670:	f000 f924 	bl	80048bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004674:	4b5a      	ldr	r3, [pc, #360]	@ (80047e0 <pvPortMalloc+0x188>)
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4013      	ands	r3, r2
 800467c:	2b00      	cmp	r3, #0
 800467e:	f040 8095 	bne.w	80047ac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d01e      	beq.n	80046c6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004688:	2208      	movs	r2, #8
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4413      	add	r3, r2
 800468e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	2b00      	cmp	r3, #0
 8004698:	d015      	beq.n	80046c6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f023 0307 	bic.w	r3, r3, #7
 80046a0:	3308      	adds	r3, #8
 80046a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00b      	beq.n	80046c6 <pvPortMalloc+0x6e>
	__asm volatile
 80046ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b2:	f383 8811 	msr	BASEPRI, r3
 80046b6:	f3bf 8f6f 	isb	sy
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	617b      	str	r3, [r7, #20]
}
 80046c0:	bf00      	nop
 80046c2:	bf00      	nop
 80046c4:	e7fd      	b.n	80046c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d06f      	beq.n	80047ac <pvPortMalloc+0x154>
 80046cc:	4b45      	ldr	r3, [pc, #276]	@ (80047e4 <pvPortMalloc+0x18c>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d86a      	bhi.n	80047ac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80046d6:	4b44      	ldr	r3, [pc, #272]	@ (80047e8 <pvPortMalloc+0x190>)
 80046d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80046da:	4b43      	ldr	r3, [pc, #268]	@ (80047e8 <pvPortMalloc+0x190>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046e0:	e004      	b.n	80046ec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80046e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d903      	bls.n	80046fe <pvPortMalloc+0xa6>
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1f1      	bne.n	80046e2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80046fe:	4b37      	ldr	r3, [pc, #220]	@ (80047dc <pvPortMalloc+0x184>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004704:	429a      	cmp	r2, r3
 8004706:	d051      	beq.n	80047ac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2208      	movs	r2, #8
 800470e:	4413      	add	r3, r2
 8004710:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	1ad2      	subs	r2, r2, r3
 8004722:	2308      	movs	r3, #8
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	429a      	cmp	r2, r3
 8004728:	d920      	bls.n	800476c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800472a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4413      	add	r3, r2
 8004730:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00b      	beq.n	8004754 <pvPortMalloc+0xfc>
	__asm volatile
 800473c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004740:	f383 8811 	msr	BASEPRI, r3
 8004744:	f3bf 8f6f 	isb	sy
 8004748:	f3bf 8f4f 	dsb	sy
 800474c:	613b      	str	r3, [r7, #16]
}
 800474e:	bf00      	nop
 8004750:	bf00      	nop
 8004752:	e7fd      	b.n	8004750 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	1ad2      	subs	r2, r2, r3
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004766:	69b8      	ldr	r0, [r7, #24]
 8004768:	f000 f90a 	bl	8004980 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800476c:	4b1d      	ldr	r3, [pc, #116]	@ (80047e4 <pvPortMalloc+0x18c>)
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	4a1b      	ldr	r2, [pc, #108]	@ (80047e4 <pvPortMalloc+0x18c>)
 8004778:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800477a:	4b1a      	ldr	r3, [pc, #104]	@ (80047e4 <pvPortMalloc+0x18c>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	4b1b      	ldr	r3, [pc, #108]	@ (80047ec <pvPortMalloc+0x194>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d203      	bcs.n	800478e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004786:	4b17      	ldr	r3, [pc, #92]	@ (80047e4 <pvPortMalloc+0x18c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a18      	ldr	r2, [pc, #96]	@ (80047ec <pvPortMalloc+0x194>)
 800478c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800478e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004790:	685a      	ldr	r2, [r3, #4]
 8004792:	4b13      	ldr	r3, [pc, #76]	@ (80047e0 <pvPortMalloc+0x188>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	431a      	orrs	r2, r3
 8004798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800479c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479e:	2200      	movs	r2, #0
 80047a0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80047a2:	4b13      	ldr	r3, [pc, #76]	@ (80047f0 <pvPortMalloc+0x198>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	3301      	adds	r3, #1
 80047a8:	4a11      	ldr	r2, [pc, #68]	@ (80047f0 <pvPortMalloc+0x198>)
 80047aa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80047ac:	f7ff fa64 	bl	8003c78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00b      	beq.n	80047d2 <pvPortMalloc+0x17a>
	__asm volatile
 80047ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047be:	f383 8811 	msr	BASEPRI, r3
 80047c2:	f3bf 8f6f 	isb	sy
 80047c6:	f3bf 8f4f 	dsb	sy
 80047ca:	60fb      	str	r3, [r7, #12]
}
 80047cc:	bf00      	nop
 80047ce:	bf00      	nop
 80047d0:	e7fd      	b.n	80047ce <pvPortMalloc+0x176>
	return pvReturn;
 80047d2:	69fb      	ldr	r3, [r7, #28]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3728      	adds	r7, #40	@ 0x28
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	200050d0 	.word	0x200050d0
 80047e0:	200050e4 	.word	0x200050e4
 80047e4:	200050d4 	.word	0x200050d4
 80047e8:	200050c8 	.word	0x200050c8
 80047ec:	200050d8 	.word	0x200050d8
 80047f0:	200050dc 	.word	0x200050dc

080047f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d04f      	beq.n	80048a6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004806:	2308      	movs	r3, #8
 8004808:	425b      	negs	r3, r3
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	4413      	add	r3, r2
 800480e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	685a      	ldr	r2, [r3, #4]
 8004818:	4b25      	ldr	r3, [pc, #148]	@ (80048b0 <vPortFree+0xbc>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4013      	ands	r3, r2
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10b      	bne.n	800483a <vPortFree+0x46>
	__asm volatile
 8004822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004826:	f383 8811 	msr	BASEPRI, r3
 800482a:	f3bf 8f6f 	isb	sy
 800482e:	f3bf 8f4f 	dsb	sy
 8004832:	60fb      	str	r3, [r7, #12]
}
 8004834:	bf00      	nop
 8004836:	bf00      	nop
 8004838:	e7fd      	b.n	8004836 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00b      	beq.n	800485a <vPortFree+0x66>
	__asm volatile
 8004842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004846:	f383 8811 	msr	BASEPRI, r3
 800484a:	f3bf 8f6f 	isb	sy
 800484e:	f3bf 8f4f 	dsb	sy
 8004852:	60bb      	str	r3, [r7, #8]
}
 8004854:	bf00      	nop
 8004856:	bf00      	nop
 8004858:	e7fd      	b.n	8004856 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	4b14      	ldr	r3, [pc, #80]	@ (80048b0 <vPortFree+0xbc>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4013      	ands	r3, r2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01e      	beq.n	80048a6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d11a      	bne.n	80048a6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	4b0e      	ldr	r3, [pc, #56]	@ (80048b0 <vPortFree+0xbc>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	43db      	mvns	r3, r3
 800487a:	401a      	ands	r2, r3
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004880:	f7ff f9ec 	bl	8003c5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	4b0a      	ldr	r3, [pc, #40]	@ (80048b4 <vPortFree+0xc0>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4413      	add	r3, r2
 800488e:	4a09      	ldr	r2, [pc, #36]	@ (80048b4 <vPortFree+0xc0>)
 8004890:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004892:	6938      	ldr	r0, [r7, #16]
 8004894:	f000 f874 	bl	8004980 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004898:	4b07      	ldr	r3, [pc, #28]	@ (80048b8 <vPortFree+0xc4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	3301      	adds	r3, #1
 800489e:	4a06      	ldr	r2, [pc, #24]	@ (80048b8 <vPortFree+0xc4>)
 80048a0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80048a2:	f7ff f9e9 	bl	8003c78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80048a6:	bf00      	nop
 80048a8:	3718      	adds	r7, #24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	200050e4 	.word	0x200050e4
 80048b4:	200050d4 	.word	0x200050d4
 80048b8:	200050e0 	.word	0x200050e0

080048bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80048c2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80048c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80048c8:	4b27      	ldr	r3, [pc, #156]	@ (8004968 <prvHeapInit+0xac>)
 80048ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00c      	beq.n	80048f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	3307      	adds	r3, #7
 80048da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f023 0307 	bic.w	r3, r3, #7
 80048e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	4a1f      	ldr	r2, [pc, #124]	@ (8004968 <prvHeapInit+0xac>)
 80048ec:	4413      	add	r3, r2
 80048ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80048f4:	4a1d      	ldr	r2, [pc, #116]	@ (800496c <prvHeapInit+0xb0>)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80048fa:	4b1c      	ldr	r3, [pc, #112]	@ (800496c <prvHeapInit+0xb0>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	4413      	add	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004908:	2208      	movs	r2, #8
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	1a9b      	subs	r3, r3, r2
 800490e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f023 0307 	bic.w	r3, r3, #7
 8004916:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	4a15      	ldr	r2, [pc, #84]	@ (8004970 <prvHeapInit+0xb4>)
 800491c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800491e:	4b14      	ldr	r3, [pc, #80]	@ (8004970 <prvHeapInit+0xb4>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2200      	movs	r2, #0
 8004924:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004926:	4b12      	ldr	r3, [pc, #72]	@ (8004970 <prvHeapInit+0xb4>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2200      	movs	r2, #0
 800492c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	1ad2      	subs	r2, r2, r3
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800493c:	4b0c      	ldr	r3, [pc, #48]	@ (8004970 <prvHeapInit+0xb4>)
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	4a0a      	ldr	r2, [pc, #40]	@ (8004974 <prvHeapInit+0xb8>)
 800494a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	4a09      	ldr	r2, [pc, #36]	@ (8004978 <prvHeapInit+0xbc>)
 8004952:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004954:	4b09      	ldr	r3, [pc, #36]	@ (800497c <prvHeapInit+0xc0>)
 8004956:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800495a:	601a      	str	r2, [r3, #0]
}
 800495c:	bf00      	nop
 800495e:	3714      	adds	r7, #20
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr
 8004968:	200002a8 	.word	0x200002a8
 800496c:	200050c8 	.word	0x200050c8
 8004970:	200050d0 	.word	0x200050d0
 8004974:	200050d8 	.word	0x200050d8
 8004978:	200050d4 	.word	0x200050d4
 800497c:	200050e4 	.word	0x200050e4

08004980 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004988:	4b28      	ldr	r3, [pc, #160]	@ (8004a2c <prvInsertBlockIntoFreeList+0xac>)
 800498a:	60fb      	str	r3, [r7, #12]
 800498c:	e002      	b.n	8004994 <prvInsertBlockIntoFreeList+0x14>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60fb      	str	r3, [r7, #12]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	429a      	cmp	r2, r3
 800499c:	d8f7      	bhi.n	800498e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	68ba      	ldr	r2, [r7, #8]
 80049a8:	4413      	add	r3, r2
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d108      	bne.n	80049c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	441a      	add	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	441a      	add	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d118      	bne.n	8004a08 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	4b15      	ldr	r3, [pc, #84]	@ (8004a30 <prvInsertBlockIntoFreeList+0xb0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d00d      	beq.n	80049fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	441a      	add	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	601a      	str	r2, [r3, #0]
 80049fc:	e008      	b.n	8004a10 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80049fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004a30 <prvInsertBlockIntoFreeList+0xb0>)
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	601a      	str	r2, [r3, #0]
 8004a06:	e003      	b.n	8004a10 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d002      	beq.n	8004a1e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a1e:	bf00      	nop
 8004a20:	3714      	adds	r7, #20
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	200050c8 	.word	0x200050c8
 8004a30:	200050d0 	.word	0x200050d0

08004a34 <std>:
 8004a34:	2300      	movs	r3, #0
 8004a36:	b510      	push	{r4, lr}
 8004a38:	4604      	mov	r4, r0
 8004a3a:	e9c0 3300 	strd	r3, r3, [r0]
 8004a3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a42:	6083      	str	r3, [r0, #8]
 8004a44:	8181      	strh	r1, [r0, #12]
 8004a46:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a48:	81c2      	strh	r2, [r0, #14]
 8004a4a:	6183      	str	r3, [r0, #24]
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	2208      	movs	r2, #8
 8004a50:	305c      	adds	r0, #92	@ 0x5c
 8004a52:	f000 f906 	bl	8004c62 <memset>
 8004a56:	4b0d      	ldr	r3, [pc, #52]	@ (8004a8c <std+0x58>)
 8004a58:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a90 <std+0x5c>)
 8004a5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a94 <std+0x60>)
 8004a60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a62:	4b0d      	ldr	r3, [pc, #52]	@ (8004a98 <std+0x64>)
 8004a64:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a66:	4b0d      	ldr	r3, [pc, #52]	@ (8004a9c <std+0x68>)
 8004a68:	6224      	str	r4, [r4, #32]
 8004a6a:	429c      	cmp	r4, r3
 8004a6c:	d006      	beq.n	8004a7c <std+0x48>
 8004a6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a72:	4294      	cmp	r4, r2
 8004a74:	d002      	beq.n	8004a7c <std+0x48>
 8004a76:	33d0      	adds	r3, #208	@ 0xd0
 8004a78:	429c      	cmp	r4, r3
 8004a7a:	d105      	bne.n	8004a88 <std+0x54>
 8004a7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a84:	f000 b9c4 	b.w	8004e10 <__retarget_lock_init_recursive>
 8004a88:	bd10      	pop	{r4, pc}
 8004a8a:	bf00      	nop
 8004a8c:	08004bdd 	.word	0x08004bdd
 8004a90:	08004bff 	.word	0x08004bff
 8004a94:	08004c37 	.word	0x08004c37
 8004a98:	08004c5b 	.word	0x08004c5b
 8004a9c:	200050e8 	.word	0x200050e8

08004aa0 <stdio_exit_handler>:
 8004aa0:	4a02      	ldr	r2, [pc, #8]	@ (8004aac <stdio_exit_handler+0xc>)
 8004aa2:	4903      	ldr	r1, [pc, #12]	@ (8004ab0 <stdio_exit_handler+0x10>)
 8004aa4:	4803      	ldr	r0, [pc, #12]	@ (8004ab4 <stdio_exit_handler+0x14>)
 8004aa6:	f000 b869 	b.w	8004b7c <_fwalk_sglue>
 8004aaa:	bf00      	nop
 8004aac:	20000010 	.word	0x20000010
 8004ab0:	080056ad 	.word	0x080056ad
 8004ab4:	20000020 	.word	0x20000020

08004ab8 <cleanup_stdio>:
 8004ab8:	6841      	ldr	r1, [r0, #4]
 8004aba:	4b0c      	ldr	r3, [pc, #48]	@ (8004aec <cleanup_stdio+0x34>)
 8004abc:	4299      	cmp	r1, r3
 8004abe:	b510      	push	{r4, lr}
 8004ac0:	4604      	mov	r4, r0
 8004ac2:	d001      	beq.n	8004ac8 <cleanup_stdio+0x10>
 8004ac4:	f000 fdf2 	bl	80056ac <_fflush_r>
 8004ac8:	68a1      	ldr	r1, [r4, #8]
 8004aca:	4b09      	ldr	r3, [pc, #36]	@ (8004af0 <cleanup_stdio+0x38>)
 8004acc:	4299      	cmp	r1, r3
 8004ace:	d002      	beq.n	8004ad6 <cleanup_stdio+0x1e>
 8004ad0:	4620      	mov	r0, r4
 8004ad2:	f000 fdeb 	bl	80056ac <_fflush_r>
 8004ad6:	68e1      	ldr	r1, [r4, #12]
 8004ad8:	4b06      	ldr	r3, [pc, #24]	@ (8004af4 <cleanup_stdio+0x3c>)
 8004ada:	4299      	cmp	r1, r3
 8004adc:	d004      	beq.n	8004ae8 <cleanup_stdio+0x30>
 8004ade:	4620      	mov	r0, r4
 8004ae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ae4:	f000 bde2 	b.w	80056ac <_fflush_r>
 8004ae8:	bd10      	pop	{r4, pc}
 8004aea:	bf00      	nop
 8004aec:	200050e8 	.word	0x200050e8
 8004af0:	20005150 	.word	0x20005150
 8004af4:	200051b8 	.word	0x200051b8

08004af8 <global_stdio_init.part.0>:
 8004af8:	b510      	push	{r4, lr}
 8004afa:	4b0b      	ldr	r3, [pc, #44]	@ (8004b28 <global_stdio_init.part.0+0x30>)
 8004afc:	4c0b      	ldr	r4, [pc, #44]	@ (8004b2c <global_stdio_init.part.0+0x34>)
 8004afe:	4a0c      	ldr	r2, [pc, #48]	@ (8004b30 <global_stdio_init.part.0+0x38>)
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	4620      	mov	r0, r4
 8004b04:	2200      	movs	r2, #0
 8004b06:	2104      	movs	r1, #4
 8004b08:	f7ff ff94 	bl	8004a34 <std>
 8004b0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b10:	2201      	movs	r2, #1
 8004b12:	2109      	movs	r1, #9
 8004b14:	f7ff ff8e 	bl	8004a34 <std>
 8004b18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b22:	2112      	movs	r1, #18
 8004b24:	f7ff bf86 	b.w	8004a34 <std>
 8004b28:	20005220 	.word	0x20005220
 8004b2c:	200050e8 	.word	0x200050e8
 8004b30:	08004aa1 	.word	0x08004aa1

08004b34 <__sfp_lock_acquire>:
 8004b34:	4801      	ldr	r0, [pc, #4]	@ (8004b3c <__sfp_lock_acquire+0x8>)
 8004b36:	f000 b96c 	b.w	8004e12 <__retarget_lock_acquire_recursive>
 8004b3a:	bf00      	nop
 8004b3c:	20005229 	.word	0x20005229

08004b40 <__sfp_lock_release>:
 8004b40:	4801      	ldr	r0, [pc, #4]	@ (8004b48 <__sfp_lock_release+0x8>)
 8004b42:	f000 b967 	b.w	8004e14 <__retarget_lock_release_recursive>
 8004b46:	bf00      	nop
 8004b48:	20005229 	.word	0x20005229

08004b4c <__sinit>:
 8004b4c:	b510      	push	{r4, lr}
 8004b4e:	4604      	mov	r4, r0
 8004b50:	f7ff fff0 	bl	8004b34 <__sfp_lock_acquire>
 8004b54:	6a23      	ldr	r3, [r4, #32]
 8004b56:	b11b      	cbz	r3, 8004b60 <__sinit+0x14>
 8004b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b5c:	f7ff bff0 	b.w	8004b40 <__sfp_lock_release>
 8004b60:	4b04      	ldr	r3, [pc, #16]	@ (8004b74 <__sinit+0x28>)
 8004b62:	6223      	str	r3, [r4, #32]
 8004b64:	4b04      	ldr	r3, [pc, #16]	@ (8004b78 <__sinit+0x2c>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1f5      	bne.n	8004b58 <__sinit+0xc>
 8004b6c:	f7ff ffc4 	bl	8004af8 <global_stdio_init.part.0>
 8004b70:	e7f2      	b.n	8004b58 <__sinit+0xc>
 8004b72:	bf00      	nop
 8004b74:	08004ab9 	.word	0x08004ab9
 8004b78:	20005220 	.word	0x20005220

08004b7c <_fwalk_sglue>:
 8004b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b80:	4607      	mov	r7, r0
 8004b82:	4688      	mov	r8, r1
 8004b84:	4614      	mov	r4, r2
 8004b86:	2600      	movs	r6, #0
 8004b88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004b8c:	f1b9 0901 	subs.w	r9, r9, #1
 8004b90:	d505      	bpl.n	8004b9e <_fwalk_sglue+0x22>
 8004b92:	6824      	ldr	r4, [r4, #0]
 8004b94:	2c00      	cmp	r4, #0
 8004b96:	d1f7      	bne.n	8004b88 <_fwalk_sglue+0xc>
 8004b98:	4630      	mov	r0, r6
 8004b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b9e:	89ab      	ldrh	r3, [r5, #12]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d907      	bls.n	8004bb4 <_fwalk_sglue+0x38>
 8004ba4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	d003      	beq.n	8004bb4 <_fwalk_sglue+0x38>
 8004bac:	4629      	mov	r1, r5
 8004bae:	4638      	mov	r0, r7
 8004bb0:	47c0      	blx	r8
 8004bb2:	4306      	orrs	r6, r0
 8004bb4:	3568      	adds	r5, #104	@ 0x68
 8004bb6:	e7e9      	b.n	8004b8c <_fwalk_sglue+0x10>

08004bb8 <iprintf>:
 8004bb8:	b40f      	push	{r0, r1, r2, r3}
 8004bba:	b507      	push	{r0, r1, r2, lr}
 8004bbc:	4906      	ldr	r1, [pc, #24]	@ (8004bd8 <iprintf+0x20>)
 8004bbe:	ab04      	add	r3, sp, #16
 8004bc0:	6808      	ldr	r0, [r1, #0]
 8004bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bc6:	6881      	ldr	r1, [r0, #8]
 8004bc8:	9301      	str	r3, [sp, #4]
 8004bca:	f000 fa47 	bl	800505c <_vfiprintf_r>
 8004bce:	b003      	add	sp, #12
 8004bd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bd4:	b004      	add	sp, #16
 8004bd6:	4770      	bx	lr
 8004bd8:	2000001c 	.word	0x2000001c

08004bdc <__sread>:
 8004bdc:	b510      	push	{r4, lr}
 8004bde:	460c      	mov	r4, r1
 8004be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be4:	f000 f8c6 	bl	8004d74 <_read_r>
 8004be8:	2800      	cmp	r0, #0
 8004bea:	bfab      	itete	ge
 8004bec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004bee:	89a3      	ldrhlt	r3, [r4, #12]
 8004bf0:	181b      	addge	r3, r3, r0
 8004bf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004bf6:	bfac      	ite	ge
 8004bf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004bfa:	81a3      	strhlt	r3, [r4, #12]
 8004bfc:	bd10      	pop	{r4, pc}

08004bfe <__swrite>:
 8004bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c02:	461f      	mov	r7, r3
 8004c04:	898b      	ldrh	r3, [r1, #12]
 8004c06:	05db      	lsls	r3, r3, #23
 8004c08:	4605      	mov	r5, r0
 8004c0a:	460c      	mov	r4, r1
 8004c0c:	4616      	mov	r6, r2
 8004c0e:	d505      	bpl.n	8004c1c <__swrite+0x1e>
 8004c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c14:	2302      	movs	r3, #2
 8004c16:	2200      	movs	r2, #0
 8004c18:	f000 f89a 	bl	8004d50 <_lseek_r>
 8004c1c:	89a3      	ldrh	r3, [r4, #12]
 8004c1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c26:	81a3      	strh	r3, [r4, #12]
 8004c28:	4632      	mov	r2, r6
 8004c2a:	463b      	mov	r3, r7
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c32:	f000 b8b1 	b.w	8004d98 <_write_r>

08004c36 <__sseek>:
 8004c36:	b510      	push	{r4, lr}
 8004c38:	460c      	mov	r4, r1
 8004c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c3e:	f000 f887 	bl	8004d50 <_lseek_r>
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	89a3      	ldrh	r3, [r4, #12]
 8004c46:	bf15      	itete	ne
 8004c48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c52:	81a3      	strheq	r3, [r4, #12]
 8004c54:	bf18      	it	ne
 8004c56:	81a3      	strhne	r3, [r4, #12]
 8004c58:	bd10      	pop	{r4, pc}

08004c5a <__sclose>:
 8004c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c5e:	f000 b809 	b.w	8004c74 <_close_r>

08004c62 <memset>:
 8004c62:	4402      	add	r2, r0
 8004c64:	4603      	mov	r3, r0
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d100      	bne.n	8004c6c <memset+0xa>
 8004c6a:	4770      	bx	lr
 8004c6c:	f803 1b01 	strb.w	r1, [r3], #1
 8004c70:	e7f9      	b.n	8004c66 <memset+0x4>
	...

08004c74 <_close_r>:
 8004c74:	b538      	push	{r3, r4, r5, lr}
 8004c76:	4d06      	ldr	r5, [pc, #24]	@ (8004c90 <_close_r+0x1c>)
 8004c78:	2300      	movs	r3, #0
 8004c7a:	4604      	mov	r4, r0
 8004c7c:	4608      	mov	r0, r1
 8004c7e:	602b      	str	r3, [r5, #0]
 8004c80:	f7fb fedf 	bl	8000a42 <_close>
 8004c84:	1c43      	adds	r3, r0, #1
 8004c86:	d102      	bne.n	8004c8e <_close_r+0x1a>
 8004c88:	682b      	ldr	r3, [r5, #0]
 8004c8a:	b103      	cbz	r3, 8004c8e <_close_r+0x1a>
 8004c8c:	6023      	str	r3, [r4, #0]
 8004c8e:	bd38      	pop	{r3, r4, r5, pc}
 8004c90:	20005224 	.word	0x20005224

08004c94 <_reclaim_reent>:
 8004c94:	4b2d      	ldr	r3, [pc, #180]	@ (8004d4c <_reclaim_reent+0xb8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4283      	cmp	r3, r0
 8004c9a:	b570      	push	{r4, r5, r6, lr}
 8004c9c:	4604      	mov	r4, r0
 8004c9e:	d053      	beq.n	8004d48 <_reclaim_reent+0xb4>
 8004ca0:	69c3      	ldr	r3, [r0, #28]
 8004ca2:	b31b      	cbz	r3, 8004cec <_reclaim_reent+0x58>
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	b163      	cbz	r3, 8004cc2 <_reclaim_reent+0x2e>
 8004ca8:	2500      	movs	r5, #0
 8004caa:	69e3      	ldr	r3, [r4, #28]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	5959      	ldr	r1, [r3, r5]
 8004cb0:	b9b1      	cbnz	r1, 8004ce0 <_reclaim_reent+0x4c>
 8004cb2:	3504      	adds	r5, #4
 8004cb4:	2d80      	cmp	r5, #128	@ 0x80
 8004cb6:	d1f8      	bne.n	8004caa <_reclaim_reent+0x16>
 8004cb8:	69e3      	ldr	r3, [r4, #28]
 8004cba:	4620      	mov	r0, r4
 8004cbc:	68d9      	ldr	r1, [r3, #12]
 8004cbe:	f000 f8ab 	bl	8004e18 <_free_r>
 8004cc2:	69e3      	ldr	r3, [r4, #28]
 8004cc4:	6819      	ldr	r1, [r3, #0]
 8004cc6:	b111      	cbz	r1, 8004cce <_reclaim_reent+0x3a>
 8004cc8:	4620      	mov	r0, r4
 8004cca:	f000 f8a5 	bl	8004e18 <_free_r>
 8004cce:	69e3      	ldr	r3, [r4, #28]
 8004cd0:	689d      	ldr	r5, [r3, #8]
 8004cd2:	b15d      	cbz	r5, 8004cec <_reclaim_reent+0x58>
 8004cd4:	4629      	mov	r1, r5
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	682d      	ldr	r5, [r5, #0]
 8004cda:	f000 f89d 	bl	8004e18 <_free_r>
 8004cde:	e7f8      	b.n	8004cd2 <_reclaim_reent+0x3e>
 8004ce0:	680e      	ldr	r6, [r1, #0]
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	f000 f898 	bl	8004e18 <_free_r>
 8004ce8:	4631      	mov	r1, r6
 8004cea:	e7e1      	b.n	8004cb0 <_reclaim_reent+0x1c>
 8004cec:	6961      	ldr	r1, [r4, #20]
 8004cee:	b111      	cbz	r1, 8004cf6 <_reclaim_reent+0x62>
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	f000 f891 	bl	8004e18 <_free_r>
 8004cf6:	69e1      	ldr	r1, [r4, #28]
 8004cf8:	b111      	cbz	r1, 8004d00 <_reclaim_reent+0x6c>
 8004cfa:	4620      	mov	r0, r4
 8004cfc:	f000 f88c 	bl	8004e18 <_free_r>
 8004d00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004d02:	b111      	cbz	r1, 8004d0a <_reclaim_reent+0x76>
 8004d04:	4620      	mov	r0, r4
 8004d06:	f000 f887 	bl	8004e18 <_free_r>
 8004d0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d0c:	b111      	cbz	r1, 8004d14 <_reclaim_reent+0x80>
 8004d0e:	4620      	mov	r0, r4
 8004d10:	f000 f882 	bl	8004e18 <_free_r>
 8004d14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004d16:	b111      	cbz	r1, 8004d1e <_reclaim_reent+0x8a>
 8004d18:	4620      	mov	r0, r4
 8004d1a:	f000 f87d 	bl	8004e18 <_free_r>
 8004d1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004d20:	b111      	cbz	r1, 8004d28 <_reclaim_reent+0x94>
 8004d22:	4620      	mov	r0, r4
 8004d24:	f000 f878 	bl	8004e18 <_free_r>
 8004d28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004d2a:	b111      	cbz	r1, 8004d32 <_reclaim_reent+0x9e>
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f000 f873 	bl	8004e18 <_free_r>
 8004d32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004d34:	b111      	cbz	r1, 8004d3c <_reclaim_reent+0xa8>
 8004d36:	4620      	mov	r0, r4
 8004d38:	f000 f86e 	bl	8004e18 <_free_r>
 8004d3c:	6a23      	ldr	r3, [r4, #32]
 8004d3e:	b11b      	cbz	r3, 8004d48 <_reclaim_reent+0xb4>
 8004d40:	4620      	mov	r0, r4
 8004d42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004d46:	4718      	bx	r3
 8004d48:	bd70      	pop	{r4, r5, r6, pc}
 8004d4a:	bf00      	nop
 8004d4c:	2000001c 	.word	0x2000001c

08004d50 <_lseek_r>:
 8004d50:	b538      	push	{r3, r4, r5, lr}
 8004d52:	4d07      	ldr	r5, [pc, #28]	@ (8004d70 <_lseek_r+0x20>)
 8004d54:	4604      	mov	r4, r0
 8004d56:	4608      	mov	r0, r1
 8004d58:	4611      	mov	r1, r2
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	602a      	str	r2, [r5, #0]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f7fb fe96 	bl	8000a90 <_lseek>
 8004d64:	1c43      	adds	r3, r0, #1
 8004d66:	d102      	bne.n	8004d6e <_lseek_r+0x1e>
 8004d68:	682b      	ldr	r3, [r5, #0]
 8004d6a:	b103      	cbz	r3, 8004d6e <_lseek_r+0x1e>
 8004d6c:	6023      	str	r3, [r4, #0]
 8004d6e:	bd38      	pop	{r3, r4, r5, pc}
 8004d70:	20005224 	.word	0x20005224

08004d74 <_read_r>:
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	4d07      	ldr	r5, [pc, #28]	@ (8004d94 <_read_r+0x20>)
 8004d78:	4604      	mov	r4, r0
 8004d7a:	4608      	mov	r0, r1
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	2200      	movs	r2, #0
 8004d80:	602a      	str	r2, [r5, #0]
 8004d82:	461a      	mov	r2, r3
 8004d84:	f7fb fe24 	bl	80009d0 <_read>
 8004d88:	1c43      	adds	r3, r0, #1
 8004d8a:	d102      	bne.n	8004d92 <_read_r+0x1e>
 8004d8c:	682b      	ldr	r3, [r5, #0]
 8004d8e:	b103      	cbz	r3, 8004d92 <_read_r+0x1e>
 8004d90:	6023      	str	r3, [r4, #0]
 8004d92:	bd38      	pop	{r3, r4, r5, pc}
 8004d94:	20005224 	.word	0x20005224

08004d98 <_write_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4d07      	ldr	r5, [pc, #28]	@ (8004db8 <_write_r+0x20>)
 8004d9c:	4604      	mov	r4, r0
 8004d9e:	4608      	mov	r0, r1
 8004da0:	4611      	mov	r1, r2
 8004da2:	2200      	movs	r2, #0
 8004da4:	602a      	str	r2, [r5, #0]
 8004da6:	461a      	mov	r2, r3
 8004da8:	f7fb fe2f 	bl	8000a0a <_write>
 8004dac:	1c43      	adds	r3, r0, #1
 8004dae:	d102      	bne.n	8004db6 <_write_r+0x1e>
 8004db0:	682b      	ldr	r3, [r5, #0]
 8004db2:	b103      	cbz	r3, 8004db6 <_write_r+0x1e>
 8004db4:	6023      	str	r3, [r4, #0]
 8004db6:	bd38      	pop	{r3, r4, r5, pc}
 8004db8:	20005224 	.word	0x20005224

08004dbc <__errno>:
 8004dbc:	4b01      	ldr	r3, [pc, #4]	@ (8004dc4 <__errno+0x8>)
 8004dbe:	6818      	ldr	r0, [r3, #0]
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	2000001c 	.word	0x2000001c

08004dc8 <__libc_init_array>:
 8004dc8:	b570      	push	{r4, r5, r6, lr}
 8004dca:	4d0d      	ldr	r5, [pc, #52]	@ (8004e00 <__libc_init_array+0x38>)
 8004dcc:	4c0d      	ldr	r4, [pc, #52]	@ (8004e04 <__libc_init_array+0x3c>)
 8004dce:	1b64      	subs	r4, r4, r5
 8004dd0:	10a4      	asrs	r4, r4, #2
 8004dd2:	2600      	movs	r6, #0
 8004dd4:	42a6      	cmp	r6, r4
 8004dd6:	d109      	bne.n	8004dec <__libc_init_array+0x24>
 8004dd8:	4d0b      	ldr	r5, [pc, #44]	@ (8004e08 <__libc_init_array+0x40>)
 8004dda:	4c0c      	ldr	r4, [pc, #48]	@ (8004e0c <__libc_init_array+0x44>)
 8004ddc:	f000 fdb6 	bl	800594c <_init>
 8004de0:	1b64      	subs	r4, r4, r5
 8004de2:	10a4      	asrs	r4, r4, #2
 8004de4:	2600      	movs	r6, #0
 8004de6:	42a6      	cmp	r6, r4
 8004de8:	d105      	bne.n	8004df6 <__libc_init_array+0x2e>
 8004dea:	bd70      	pop	{r4, r5, r6, pc}
 8004dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8004df0:	4798      	blx	r3
 8004df2:	3601      	adds	r6, #1
 8004df4:	e7ee      	b.n	8004dd4 <__libc_init_array+0xc>
 8004df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dfa:	4798      	blx	r3
 8004dfc:	3601      	adds	r6, #1
 8004dfe:	e7f2      	b.n	8004de6 <__libc_init_array+0x1e>
 8004e00:	08005a30 	.word	0x08005a30
 8004e04:	08005a30 	.word	0x08005a30
 8004e08:	08005a30 	.word	0x08005a30
 8004e0c:	08005a34 	.word	0x08005a34

08004e10 <__retarget_lock_init_recursive>:
 8004e10:	4770      	bx	lr

08004e12 <__retarget_lock_acquire_recursive>:
 8004e12:	4770      	bx	lr

08004e14 <__retarget_lock_release_recursive>:
 8004e14:	4770      	bx	lr
	...

08004e18 <_free_r>:
 8004e18:	b538      	push	{r3, r4, r5, lr}
 8004e1a:	4605      	mov	r5, r0
 8004e1c:	2900      	cmp	r1, #0
 8004e1e:	d041      	beq.n	8004ea4 <_free_r+0x8c>
 8004e20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e24:	1f0c      	subs	r4, r1, #4
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	bfb8      	it	lt
 8004e2a:	18e4      	addlt	r4, r4, r3
 8004e2c:	f000 f8e0 	bl	8004ff0 <__malloc_lock>
 8004e30:	4a1d      	ldr	r2, [pc, #116]	@ (8004ea8 <_free_r+0x90>)
 8004e32:	6813      	ldr	r3, [r2, #0]
 8004e34:	b933      	cbnz	r3, 8004e44 <_free_r+0x2c>
 8004e36:	6063      	str	r3, [r4, #4]
 8004e38:	6014      	str	r4, [r2, #0]
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e40:	f000 b8dc 	b.w	8004ffc <__malloc_unlock>
 8004e44:	42a3      	cmp	r3, r4
 8004e46:	d908      	bls.n	8004e5a <_free_r+0x42>
 8004e48:	6820      	ldr	r0, [r4, #0]
 8004e4a:	1821      	adds	r1, r4, r0
 8004e4c:	428b      	cmp	r3, r1
 8004e4e:	bf01      	itttt	eq
 8004e50:	6819      	ldreq	r1, [r3, #0]
 8004e52:	685b      	ldreq	r3, [r3, #4]
 8004e54:	1809      	addeq	r1, r1, r0
 8004e56:	6021      	streq	r1, [r4, #0]
 8004e58:	e7ed      	b.n	8004e36 <_free_r+0x1e>
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	b10b      	cbz	r3, 8004e64 <_free_r+0x4c>
 8004e60:	42a3      	cmp	r3, r4
 8004e62:	d9fa      	bls.n	8004e5a <_free_r+0x42>
 8004e64:	6811      	ldr	r1, [r2, #0]
 8004e66:	1850      	adds	r0, r2, r1
 8004e68:	42a0      	cmp	r0, r4
 8004e6a:	d10b      	bne.n	8004e84 <_free_r+0x6c>
 8004e6c:	6820      	ldr	r0, [r4, #0]
 8004e6e:	4401      	add	r1, r0
 8004e70:	1850      	adds	r0, r2, r1
 8004e72:	4283      	cmp	r3, r0
 8004e74:	6011      	str	r1, [r2, #0]
 8004e76:	d1e0      	bne.n	8004e3a <_free_r+0x22>
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	6053      	str	r3, [r2, #4]
 8004e7e:	4408      	add	r0, r1
 8004e80:	6010      	str	r0, [r2, #0]
 8004e82:	e7da      	b.n	8004e3a <_free_r+0x22>
 8004e84:	d902      	bls.n	8004e8c <_free_r+0x74>
 8004e86:	230c      	movs	r3, #12
 8004e88:	602b      	str	r3, [r5, #0]
 8004e8a:	e7d6      	b.n	8004e3a <_free_r+0x22>
 8004e8c:	6820      	ldr	r0, [r4, #0]
 8004e8e:	1821      	adds	r1, r4, r0
 8004e90:	428b      	cmp	r3, r1
 8004e92:	bf04      	itt	eq
 8004e94:	6819      	ldreq	r1, [r3, #0]
 8004e96:	685b      	ldreq	r3, [r3, #4]
 8004e98:	6063      	str	r3, [r4, #4]
 8004e9a:	bf04      	itt	eq
 8004e9c:	1809      	addeq	r1, r1, r0
 8004e9e:	6021      	streq	r1, [r4, #0]
 8004ea0:	6054      	str	r4, [r2, #4]
 8004ea2:	e7ca      	b.n	8004e3a <_free_r+0x22>
 8004ea4:	bd38      	pop	{r3, r4, r5, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20005230 	.word	0x20005230

08004eac <sbrk_aligned>:
 8004eac:	b570      	push	{r4, r5, r6, lr}
 8004eae:	4e0f      	ldr	r6, [pc, #60]	@ (8004eec <sbrk_aligned+0x40>)
 8004eb0:	460c      	mov	r4, r1
 8004eb2:	6831      	ldr	r1, [r6, #0]
 8004eb4:	4605      	mov	r5, r0
 8004eb6:	b911      	cbnz	r1, 8004ebe <sbrk_aligned+0x12>
 8004eb8:	f000 fcb4 	bl	8005824 <_sbrk_r>
 8004ebc:	6030      	str	r0, [r6, #0]
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	f000 fcaf 	bl	8005824 <_sbrk_r>
 8004ec6:	1c43      	adds	r3, r0, #1
 8004ec8:	d103      	bne.n	8004ed2 <sbrk_aligned+0x26>
 8004eca:	f04f 34ff 	mov.w	r4, #4294967295
 8004ece:	4620      	mov	r0, r4
 8004ed0:	bd70      	pop	{r4, r5, r6, pc}
 8004ed2:	1cc4      	adds	r4, r0, #3
 8004ed4:	f024 0403 	bic.w	r4, r4, #3
 8004ed8:	42a0      	cmp	r0, r4
 8004eda:	d0f8      	beq.n	8004ece <sbrk_aligned+0x22>
 8004edc:	1a21      	subs	r1, r4, r0
 8004ede:	4628      	mov	r0, r5
 8004ee0:	f000 fca0 	bl	8005824 <_sbrk_r>
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	d1f2      	bne.n	8004ece <sbrk_aligned+0x22>
 8004ee8:	e7ef      	b.n	8004eca <sbrk_aligned+0x1e>
 8004eea:	bf00      	nop
 8004eec:	2000522c 	.word	0x2000522c

08004ef0 <_malloc_r>:
 8004ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ef4:	1ccd      	adds	r5, r1, #3
 8004ef6:	f025 0503 	bic.w	r5, r5, #3
 8004efa:	3508      	adds	r5, #8
 8004efc:	2d0c      	cmp	r5, #12
 8004efe:	bf38      	it	cc
 8004f00:	250c      	movcc	r5, #12
 8004f02:	2d00      	cmp	r5, #0
 8004f04:	4606      	mov	r6, r0
 8004f06:	db01      	blt.n	8004f0c <_malloc_r+0x1c>
 8004f08:	42a9      	cmp	r1, r5
 8004f0a:	d904      	bls.n	8004f16 <_malloc_r+0x26>
 8004f0c:	230c      	movs	r3, #12
 8004f0e:	6033      	str	r3, [r6, #0]
 8004f10:	2000      	movs	r0, #0
 8004f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fec <_malloc_r+0xfc>
 8004f1a:	f000 f869 	bl	8004ff0 <__malloc_lock>
 8004f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8004f22:	461c      	mov	r4, r3
 8004f24:	bb44      	cbnz	r4, 8004f78 <_malloc_r+0x88>
 8004f26:	4629      	mov	r1, r5
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f7ff ffbf 	bl	8004eac <sbrk_aligned>
 8004f2e:	1c43      	adds	r3, r0, #1
 8004f30:	4604      	mov	r4, r0
 8004f32:	d158      	bne.n	8004fe6 <_malloc_r+0xf6>
 8004f34:	f8d8 4000 	ldr.w	r4, [r8]
 8004f38:	4627      	mov	r7, r4
 8004f3a:	2f00      	cmp	r7, #0
 8004f3c:	d143      	bne.n	8004fc6 <_malloc_r+0xd6>
 8004f3e:	2c00      	cmp	r4, #0
 8004f40:	d04b      	beq.n	8004fda <_malloc_r+0xea>
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	4639      	mov	r1, r7
 8004f46:	4630      	mov	r0, r6
 8004f48:	eb04 0903 	add.w	r9, r4, r3
 8004f4c:	f000 fc6a 	bl	8005824 <_sbrk_r>
 8004f50:	4581      	cmp	r9, r0
 8004f52:	d142      	bne.n	8004fda <_malloc_r+0xea>
 8004f54:	6821      	ldr	r1, [r4, #0]
 8004f56:	1a6d      	subs	r5, r5, r1
 8004f58:	4629      	mov	r1, r5
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	f7ff ffa6 	bl	8004eac <sbrk_aligned>
 8004f60:	3001      	adds	r0, #1
 8004f62:	d03a      	beq.n	8004fda <_malloc_r+0xea>
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	442b      	add	r3, r5
 8004f68:	6023      	str	r3, [r4, #0]
 8004f6a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	bb62      	cbnz	r2, 8004fcc <_malloc_r+0xdc>
 8004f72:	f8c8 7000 	str.w	r7, [r8]
 8004f76:	e00f      	b.n	8004f98 <_malloc_r+0xa8>
 8004f78:	6822      	ldr	r2, [r4, #0]
 8004f7a:	1b52      	subs	r2, r2, r5
 8004f7c:	d420      	bmi.n	8004fc0 <_malloc_r+0xd0>
 8004f7e:	2a0b      	cmp	r2, #11
 8004f80:	d917      	bls.n	8004fb2 <_malloc_r+0xc2>
 8004f82:	1961      	adds	r1, r4, r5
 8004f84:	42a3      	cmp	r3, r4
 8004f86:	6025      	str	r5, [r4, #0]
 8004f88:	bf18      	it	ne
 8004f8a:	6059      	strne	r1, [r3, #4]
 8004f8c:	6863      	ldr	r3, [r4, #4]
 8004f8e:	bf08      	it	eq
 8004f90:	f8c8 1000 	streq.w	r1, [r8]
 8004f94:	5162      	str	r2, [r4, r5]
 8004f96:	604b      	str	r3, [r1, #4]
 8004f98:	4630      	mov	r0, r6
 8004f9a:	f000 f82f 	bl	8004ffc <__malloc_unlock>
 8004f9e:	f104 000b 	add.w	r0, r4, #11
 8004fa2:	1d23      	adds	r3, r4, #4
 8004fa4:	f020 0007 	bic.w	r0, r0, #7
 8004fa8:	1ac2      	subs	r2, r0, r3
 8004faa:	bf1c      	itt	ne
 8004fac:	1a1b      	subne	r3, r3, r0
 8004fae:	50a3      	strne	r3, [r4, r2]
 8004fb0:	e7af      	b.n	8004f12 <_malloc_r+0x22>
 8004fb2:	6862      	ldr	r2, [r4, #4]
 8004fb4:	42a3      	cmp	r3, r4
 8004fb6:	bf0c      	ite	eq
 8004fb8:	f8c8 2000 	streq.w	r2, [r8]
 8004fbc:	605a      	strne	r2, [r3, #4]
 8004fbe:	e7eb      	b.n	8004f98 <_malloc_r+0xa8>
 8004fc0:	4623      	mov	r3, r4
 8004fc2:	6864      	ldr	r4, [r4, #4]
 8004fc4:	e7ae      	b.n	8004f24 <_malloc_r+0x34>
 8004fc6:	463c      	mov	r4, r7
 8004fc8:	687f      	ldr	r7, [r7, #4]
 8004fca:	e7b6      	b.n	8004f3a <_malloc_r+0x4a>
 8004fcc:	461a      	mov	r2, r3
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	42a3      	cmp	r3, r4
 8004fd2:	d1fb      	bne.n	8004fcc <_malloc_r+0xdc>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	6053      	str	r3, [r2, #4]
 8004fd8:	e7de      	b.n	8004f98 <_malloc_r+0xa8>
 8004fda:	230c      	movs	r3, #12
 8004fdc:	6033      	str	r3, [r6, #0]
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f000 f80c 	bl	8004ffc <__malloc_unlock>
 8004fe4:	e794      	b.n	8004f10 <_malloc_r+0x20>
 8004fe6:	6005      	str	r5, [r0, #0]
 8004fe8:	e7d6      	b.n	8004f98 <_malloc_r+0xa8>
 8004fea:	bf00      	nop
 8004fec:	20005230 	.word	0x20005230

08004ff0 <__malloc_lock>:
 8004ff0:	4801      	ldr	r0, [pc, #4]	@ (8004ff8 <__malloc_lock+0x8>)
 8004ff2:	f7ff bf0e 	b.w	8004e12 <__retarget_lock_acquire_recursive>
 8004ff6:	bf00      	nop
 8004ff8:	20005228 	.word	0x20005228

08004ffc <__malloc_unlock>:
 8004ffc:	4801      	ldr	r0, [pc, #4]	@ (8005004 <__malloc_unlock+0x8>)
 8004ffe:	f7ff bf09 	b.w	8004e14 <__retarget_lock_release_recursive>
 8005002:	bf00      	nop
 8005004:	20005228 	.word	0x20005228

08005008 <__sfputc_r>:
 8005008:	6893      	ldr	r3, [r2, #8]
 800500a:	3b01      	subs	r3, #1
 800500c:	2b00      	cmp	r3, #0
 800500e:	b410      	push	{r4}
 8005010:	6093      	str	r3, [r2, #8]
 8005012:	da08      	bge.n	8005026 <__sfputc_r+0x1e>
 8005014:	6994      	ldr	r4, [r2, #24]
 8005016:	42a3      	cmp	r3, r4
 8005018:	db01      	blt.n	800501e <__sfputc_r+0x16>
 800501a:	290a      	cmp	r1, #10
 800501c:	d103      	bne.n	8005026 <__sfputc_r+0x1e>
 800501e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005022:	f000 bb6b 	b.w	80056fc <__swbuf_r>
 8005026:	6813      	ldr	r3, [r2, #0]
 8005028:	1c58      	adds	r0, r3, #1
 800502a:	6010      	str	r0, [r2, #0]
 800502c:	7019      	strb	r1, [r3, #0]
 800502e:	4608      	mov	r0, r1
 8005030:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005034:	4770      	bx	lr

08005036 <__sfputs_r>:
 8005036:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005038:	4606      	mov	r6, r0
 800503a:	460f      	mov	r7, r1
 800503c:	4614      	mov	r4, r2
 800503e:	18d5      	adds	r5, r2, r3
 8005040:	42ac      	cmp	r4, r5
 8005042:	d101      	bne.n	8005048 <__sfputs_r+0x12>
 8005044:	2000      	movs	r0, #0
 8005046:	e007      	b.n	8005058 <__sfputs_r+0x22>
 8005048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800504c:	463a      	mov	r2, r7
 800504e:	4630      	mov	r0, r6
 8005050:	f7ff ffda 	bl	8005008 <__sfputc_r>
 8005054:	1c43      	adds	r3, r0, #1
 8005056:	d1f3      	bne.n	8005040 <__sfputs_r+0xa>
 8005058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800505c <_vfiprintf_r>:
 800505c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005060:	460d      	mov	r5, r1
 8005062:	b09d      	sub	sp, #116	@ 0x74
 8005064:	4614      	mov	r4, r2
 8005066:	4698      	mov	r8, r3
 8005068:	4606      	mov	r6, r0
 800506a:	b118      	cbz	r0, 8005074 <_vfiprintf_r+0x18>
 800506c:	6a03      	ldr	r3, [r0, #32]
 800506e:	b90b      	cbnz	r3, 8005074 <_vfiprintf_r+0x18>
 8005070:	f7ff fd6c 	bl	8004b4c <__sinit>
 8005074:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005076:	07d9      	lsls	r1, r3, #31
 8005078:	d405      	bmi.n	8005086 <_vfiprintf_r+0x2a>
 800507a:	89ab      	ldrh	r3, [r5, #12]
 800507c:	059a      	lsls	r2, r3, #22
 800507e:	d402      	bmi.n	8005086 <_vfiprintf_r+0x2a>
 8005080:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005082:	f7ff fec6 	bl	8004e12 <__retarget_lock_acquire_recursive>
 8005086:	89ab      	ldrh	r3, [r5, #12]
 8005088:	071b      	lsls	r3, r3, #28
 800508a:	d501      	bpl.n	8005090 <_vfiprintf_r+0x34>
 800508c:	692b      	ldr	r3, [r5, #16]
 800508e:	b99b      	cbnz	r3, 80050b8 <_vfiprintf_r+0x5c>
 8005090:	4629      	mov	r1, r5
 8005092:	4630      	mov	r0, r6
 8005094:	f000 fb70 	bl	8005778 <__swsetup_r>
 8005098:	b170      	cbz	r0, 80050b8 <_vfiprintf_r+0x5c>
 800509a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800509c:	07dc      	lsls	r4, r3, #31
 800509e:	d504      	bpl.n	80050aa <_vfiprintf_r+0x4e>
 80050a0:	f04f 30ff 	mov.w	r0, #4294967295
 80050a4:	b01d      	add	sp, #116	@ 0x74
 80050a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050aa:	89ab      	ldrh	r3, [r5, #12]
 80050ac:	0598      	lsls	r0, r3, #22
 80050ae:	d4f7      	bmi.n	80050a0 <_vfiprintf_r+0x44>
 80050b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050b2:	f7ff feaf 	bl	8004e14 <__retarget_lock_release_recursive>
 80050b6:	e7f3      	b.n	80050a0 <_vfiprintf_r+0x44>
 80050b8:	2300      	movs	r3, #0
 80050ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80050bc:	2320      	movs	r3, #32
 80050be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80050c6:	2330      	movs	r3, #48	@ 0x30
 80050c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005278 <_vfiprintf_r+0x21c>
 80050cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050d0:	f04f 0901 	mov.w	r9, #1
 80050d4:	4623      	mov	r3, r4
 80050d6:	469a      	mov	sl, r3
 80050d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050dc:	b10a      	cbz	r2, 80050e2 <_vfiprintf_r+0x86>
 80050de:	2a25      	cmp	r2, #37	@ 0x25
 80050e0:	d1f9      	bne.n	80050d6 <_vfiprintf_r+0x7a>
 80050e2:	ebba 0b04 	subs.w	fp, sl, r4
 80050e6:	d00b      	beq.n	8005100 <_vfiprintf_r+0xa4>
 80050e8:	465b      	mov	r3, fp
 80050ea:	4622      	mov	r2, r4
 80050ec:	4629      	mov	r1, r5
 80050ee:	4630      	mov	r0, r6
 80050f0:	f7ff ffa1 	bl	8005036 <__sfputs_r>
 80050f4:	3001      	adds	r0, #1
 80050f6:	f000 80a7 	beq.w	8005248 <_vfiprintf_r+0x1ec>
 80050fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050fc:	445a      	add	r2, fp
 80050fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8005100:	f89a 3000 	ldrb.w	r3, [sl]
 8005104:	2b00      	cmp	r3, #0
 8005106:	f000 809f 	beq.w	8005248 <_vfiprintf_r+0x1ec>
 800510a:	2300      	movs	r3, #0
 800510c:	f04f 32ff 	mov.w	r2, #4294967295
 8005110:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005114:	f10a 0a01 	add.w	sl, sl, #1
 8005118:	9304      	str	r3, [sp, #16]
 800511a:	9307      	str	r3, [sp, #28]
 800511c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005120:	931a      	str	r3, [sp, #104]	@ 0x68
 8005122:	4654      	mov	r4, sl
 8005124:	2205      	movs	r2, #5
 8005126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800512a:	4853      	ldr	r0, [pc, #332]	@ (8005278 <_vfiprintf_r+0x21c>)
 800512c:	f7fb f878 	bl	8000220 <memchr>
 8005130:	9a04      	ldr	r2, [sp, #16]
 8005132:	b9d8      	cbnz	r0, 800516c <_vfiprintf_r+0x110>
 8005134:	06d1      	lsls	r1, r2, #27
 8005136:	bf44      	itt	mi
 8005138:	2320      	movmi	r3, #32
 800513a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800513e:	0713      	lsls	r3, r2, #28
 8005140:	bf44      	itt	mi
 8005142:	232b      	movmi	r3, #43	@ 0x2b
 8005144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005148:	f89a 3000 	ldrb.w	r3, [sl]
 800514c:	2b2a      	cmp	r3, #42	@ 0x2a
 800514e:	d015      	beq.n	800517c <_vfiprintf_r+0x120>
 8005150:	9a07      	ldr	r2, [sp, #28]
 8005152:	4654      	mov	r4, sl
 8005154:	2000      	movs	r0, #0
 8005156:	f04f 0c0a 	mov.w	ip, #10
 800515a:	4621      	mov	r1, r4
 800515c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005160:	3b30      	subs	r3, #48	@ 0x30
 8005162:	2b09      	cmp	r3, #9
 8005164:	d94b      	bls.n	80051fe <_vfiprintf_r+0x1a2>
 8005166:	b1b0      	cbz	r0, 8005196 <_vfiprintf_r+0x13a>
 8005168:	9207      	str	r2, [sp, #28]
 800516a:	e014      	b.n	8005196 <_vfiprintf_r+0x13a>
 800516c:	eba0 0308 	sub.w	r3, r0, r8
 8005170:	fa09 f303 	lsl.w	r3, r9, r3
 8005174:	4313      	orrs	r3, r2
 8005176:	9304      	str	r3, [sp, #16]
 8005178:	46a2      	mov	sl, r4
 800517a:	e7d2      	b.n	8005122 <_vfiprintf_r+0xc6>
 800517c:	9b03      	ldr	r3, [sp, #12]
 800517e:	1d19      	adds	r1, r3, #4
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	9103      	str	r1, [sp, #12]
 8005184:	2b00      	cmp	r3, #0
 8005186:	bfbb      	ittet	lt
 8005188:	425b      	neglt	r3, r3
 800518a:	f042 0202 	orrlt.w	r2, r2, #2
 800518e:	9307      	strge	r3, [sp, #28]
 8005190:	9307      	strlt	r3, [sp, #28]
 8005192:	bfb8      	it	lt
 8005194:	9204      	strlt	r2, [sp, #16]
 8005196:	7823      	ldrb	r3, [r4, #0]
 8005198:	2b2e      	cmp	r3, #46	@ 0x2e
 800519a:	d10a      	bne.n	80051b2 <_vfiprintf_r+0x156>
 800519c:	7863      	ldrb	r3, [r4, #1]
 800519e:	2b2a      	cmp	r3, #42	@ 0x2a
 80051a0:	d132      	bne.n	8005208 <_vfiprintf_r+0x1ac>
 80051a2:	9b03      	ldr	r3, [sp, #12]
 80051a4:	1d1a      	adds	r2, r3, #4
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	9203      	str	r2, [sp, #12]
 80051aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051ae:	3402      	adds	r4, #2
 80051b0:	9305      	str	r3, [sp, #20]
 80051b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005288 <_vfiprintf_r+0x22c>
 80051b6:	7821      	ldrb	r1, [r4, #0]
 80051b8:	2203      	movs	r2, #3
 80051ba:	4650      	mov	r0, sl
 80051bc:	f7fb f830 	bl	8000220 <memchr>
 80051c0:	b138      	cbz	r0, 80051d2 <_vfiprintf_r+0x176>
 80051c2:	9b04      	ldr	r3, [sp, #16]
 80051c4:	eba0 000a 	sub.w	r0, r0, sl
 80051c8:	2240      	movs	r2, #64	@ 0x40
 80051ca:	4082      	lsls	r2, r0
 80051cc:	4313      	orrs	r3, r2
 80051ce:	3401      	adds	r4, #1
 80051d0:	9304      	str	r3, [sp, #16]
 80051d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051d6:	4829      	ldr	r0, [pc, #164]	@ (800527c <_vfiprintf_r+0x220>)
 80051d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051dc:	2206      	movs	r2, #6
 80051de:	f7fb f81f 	bl	8000220 <memchr>
 80051e2:	2800      	cmp	r0, #0
 80051e4:	d03f      	beq.n	8005266 <_vfiprintf_r+0x20a>
 80051e6:	4b26      	ldr	r3, [pc, #152]	@ (8005280 <_vfiprintf_r+0x224>)
 80051e8:	bb1b      	cbnz	r3, 8005232 <_vfiprintf_r+0x1d6>
 80051ea:	9b03      	ldr	r3, [sp, #12]
 80051ec:	3307      	adds	r3, #7
 80051ee:	f023 0307 	bic.w	r3, r3, #7
 80051f2:	3308      	adds	r3, #8
 80051f4:	9303      	str	r3, [sp, #12]
 80051f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051f8:	443b      	add	r3, r7
 80051fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80051fc:	e76a      	b.n	80050d4 <_vfiprintf_r+0x78>
 80051fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8005202:	460c      	mov	r4, r1
 8005204:	2001      	movs	r0, #1
 8005206:	e7a8      	b.n	800515a <_vfiprintf_r+0xfe>
 8005208:	2300      	movs	r3, #0
 800520a:	3401      	adds	r4, #1
 800520c:	9305      	str	r3, [sp, #20]
 800520e:	4619      	mov	r1, r3
 8005210:	f04f 0c0a 	mov.w	ip, #10
 8005214:	4620      	mov	r0, r4
 8005216:	f810 2b01 	ldrb.w	r2, [r0], #1
 800521a:	3a30      	subs	r2, #48	@ 0x30
 800521c:	2a09      	cmp	r2, #9
 800521e:	d903      	bls.n	8005228 <_vfiprintf_r+0x1cc>
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0c6      	beq.n	80051b2 <_vfiprintf_r+0x156>
 8005224:	9105      	str	r1, [sp, #20]
 8005226:	e7c4      	b.n	80051b2 <_vfiprintf_r+0x156>
 8005228:	fb0c 2101 	mla	r1, ip, r1, r2
 800522c:	4604      	mov	r4, r0
 800522e:	2301      	movs	r3, #1
 8005230:	e7f0      	b.n	8005214 <_vfiprintf_r+0x1b8>
 8005232:	ab03      	add	r3, sp, #12
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	462a      	mov	r2, r5
 8005238:	4b12      	ldr	r3, [pc, #72]	@ (8005284 <_vfiprintf_r+0x228>)
 800523a:	a904      	add	r1, sp, #16
 800523c:	4630      	mov	r0, r6
 800523e:	f3af 8000 	nop.w
 8005242:	4607      	mov	r7, r0
 8005244:	1c78      	adds	r0, r7, #1
 8005246:	d1d6      	bne.n	80051f6 <_vfiprintf_r+0x19a>
 8005248:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800524a:	07d9      	lsls	r1, r3, #31
 800524c:	d405      	bmi.n	800525a <_vfiprintf_r+0x1fe>
 800524e:	89ab      	ldrh	r3, [r5, #12]
 8005250:	059a      	lsls	r2, r3, #22
 8005252:	d402      	bmi.n	800525a <_vfiprintf_r+0x1fe>
 8005254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005256:	f7ff fddd 	bl	8004e14 <__retarget_lock_release_recursive>
 800525a:	89ab      	ldrh	r3, [r5, #12]
 800525c:	065b      	lsls	r3, r3, #25
 800525e:	f53f af1f 	bmi.w	80050a0 <_vfiprintf_r+0x44>
 8005262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005264:	e71e      	b.n	80050a4 <_vfiprintf_r+0x48>
 8005266:	ab03      	add	r3, sp, #12
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	462a      	mov	r2, r5
 800526c:	4b05      	ldr	r3, [pc, #20]	@ (8005284 <_vfiprintf_r+0x228>)
 800526e:	a904      	add	r1, sp, #16
 8005270:	4630      	mov	r0, r6
 8005272:	f000 f879 	bl	8005368 <_printf_i>
 8005276:	e7e4      	b.n	8005242 <_vfiprintf_r+0x1e6>
 8005278:	080059f4 	.word	0x080059f4
 800527c:	080059fe 	.word	0x080059fe
 8005280:	00000000 	.word	0x00000000
 8005284:	08005037 	.word	0x08005037
 8005288:	080059fa 	.word	0x080059fa

0800528c <_printf_common>:
 800528c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005290:	4616      	mov	r6, r2
 8005292:	4698      	mov	r8, r3
 8005294:	688a      	ldr	r2, [r1, #8]
 8005296:	690b      	ldr	r3, [r1, #16]
 8005298:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800529c:	4293      	cmp	r3, r2
 800529e:	bfb8      	it	lt
 80052a0:	4613      	movlt	r3, r2
 80052a2:	6033      	str	r3, [r6, #0]
 80052a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80052a8:	4607      	mov	r7, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	b10a      	cbz	r2, 80052b2 <_printf_common+0x26>
 80052ae:	3301      	adds	r3, #1
 80052b0:	6033      	str	r3, [r6, #0]
 80052b2:	6823      	ldr	r3, [r4, #0]
 80052b4:	0699      	lsls	r1, r3, #26
 80052b6:	bf42      	ittt	mi
 80052b8:	6833      	ldrmi	r3, [r6, #0]
 80052ba:	3302      	addmi	r3, #2
 80052bc:	6033      	strmi	r3, [r6, #0]
 80052be:	6825      	ldr	r5, [r4, #0]
 80052c0:	f015 0506 	ands.w	r5, r5, #6
 80052c4:	d106      	bne.n	80052d4 <_printf_common+0x48>
 80052c6:	f104 0a19 	add.w	sl, r4, #25
 80052ca:	68e3      	ldr	r3, [r4, #12]
 80052cc:	6832      	ldr	r2, [r6, #0]
 80052ce:	1a9b      	subs	r3, r3, r2
 80052d0:	42ab      	cmp	r3, r5
 80052d2:	dc26      	bgt.n	8005322 <_printf_common+0x96>
 80052d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052d8:	6822      	ldr	r2, [r4, #0]
 80052da:	3b00      	subs	r3, #0
 80052dc:	bf18      	it	ne
 80052de:	2301      	movne	r3, #1
 80052e0:	0692      	lsls	r2, r2, #26
 80052e2:	d42b      	bmi.n	800533c <_printf_common+0xb0>
 80052e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052e8:	4641      	mov	r1, r8
 80052ea:	4638      	mov	r0, r7
 80052ec:	47c8      	blx	r9
 80052ee:	3001      	adds	r0, #1
 80052f0:	d01e      	beq.n	8005330 <_printf_common+0xa4>
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	6922      	ldr	r2, [r4, #16]
 80052f6:	f003 0306 	and.w	r3, r3, #6
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	bf02      	ittt	eq
 80052fe:	68e5      	ldreq	r5, [r4, #12]
 8005300:	6833      	ldreq	r3, [r6, #0]
 8005302:	1aed      	subeq	r5, r5, r3
 8005304:	68a3      	ldr	r3, [r4, #8]
 8005306:	bf0c      	ite	eq
 8005308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800530c:	2500      	movne	r5, #0
 800530e:	4293      	cmp	r3, r2
 8005310:	bfc4      	itt	gt
 8005312:	1a9b      	subgt	r3, r3, r2
 8005314:	18ed      	addgt	r5, r5, r3
 8005316:	2600      	movs	r6, #0
 8005318:	341a      	adds	r4, #26
 800531a:	42b5      	cmp	r5, r6
 800531c:	d11a      	bne.n	8005354 <_printf_common+0xc8>
 800531e:	2000      	movs	r0, #0
 8005320:	e008      	b.n	8005334 <_printf_common+0xa8>
 8005322:	2301      	movs	r3, #1
 8005324:	4652      	mov	r2, sl
 8005326:	4641      	mov	r1, r8
 8005328:	4638      	mov	r0, r7
 800532a:	47c8      	blx	r9
 800532c:	3001      	adds	r0, #1
 800532e:	d103      	bne.n	8005338 <_printf_common+0xac>
 8005330:	f04f 30ff 	mov.w	r0, #4294967295
 8005334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005338:	3501      	adds	r5, #1
 800533a:	e7c6      	b.n	80052ca <_printf_common+0x3e>
 800533c:	18e1      	adds	r1, r4, r3
 800533e:	1c5a      	adds	r2, r3, #1
 8005340:	2030      	movs	r0, #48	@ 0x30
 8005342:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005346:	4422      	add	r2, r4
 8005348:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800534c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005350:	3302      	adds	r3, #2
 8005352:	e7c7      	b.n	80052e4 <_printf_common+0x58>
 8005354:	2301      	movs	r3, #1
 8005356:	4622      	mov	r2, r4
 8005358:	4641      	mov	r1, r8
 800535a:	4638      	mov	r0, r7
 800535c:	47c8      	blx	r9
 800535e:	3001      	adds	r0, #1
 8005360:	d0e6      	beq.n	8005330 <_printf_common+0xa4>
 8005362:	3601      	adds	r6, #1
 8005364:	e7d9      	b.n	800531a <_printf_common+0x8e>
	...

08005368 <_printf_i>:
 8005368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800536c:	7e0f      	ldrb	r7, [r1, #24]
 800536e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005370:	2f78      	cmp	r7, #120	@ 0x78
 8005372:	4691      	mov	r9, r2
 8005374:	4680      	mov	r8, r0
 8005376:	460c      	mov	r4, r1
 8005378:	469a      	mov	sl, r3
 800537a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800537e:	d807      	bhi.n	8005390 <_printf_i+0x28>
 8005380:	2f62      	cmp	r7, #98	@ 0x62
 8005382:	d80a      	bhi.n	800539a <_printf_i+0x32>
 8005384:	2f00      	cmp	r7, #0
 8005386:	f000 80d1 	beq.w	800552c <_printf_i+0x1c4>
 800538a:	2f58      	cmp	r7, #88	@ 0x58
 800538c:	f000 80b8 	beq.w	8005500 <_printf_i+0x198>
 8005390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005394:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005398:	e03a      	b.n	8005410 <_printf_i+0xa8>
 800539a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800539e:	2b15      	cmp	r3, #21
 80053a0:	d8f6      	bhi.n	8005390 <_printf_i+0x28>
 80053a2:	a101      	add	r1, pc, #4	@ (adr r1, 80053a8 <_printf_i+0x40>)
 80053a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053a8:	08005401 	.word	0x08005401
 80053ac:	08005415 	.word	0x08005415
 80053b0:	08005391 	.word	0x08005391
 80053b4:	08005391 	.word	0x08005391
 80053b8:	08005391 	.word	0x08005391
 80053bc:	08005391 	.word	0x08005391
 80053c0:	08005415 	.word	0x08005415
 80053c4:	08005391 	.word	0x08005391
 80053c8:	08005391 	.word	0x08005391
 80053cc:	08005391 	.word	0x08005391
 80053d0:	08005391 	.word	0x08005391
 80053d4:	08005513 	.word	0x08005513
 80053d8:	0800543f 	.word	0x0800543f
 80053dc:	080054cd 	.word	0x080054cd
 80053e0:	08005391 	.word	0x08005391
 80053e4:	08005391 	.word	0x08005391
 80053e8:	08005535 	.word	0x08005535
 80053ec:	08005391 	.word	0x08005391
 80053f0:	0800543f 	.word	0x0800543f
 80053f4:	08005391 	.word	0x08005391
 80053f8:	08005391 	.word	0x08005391
 80053fc:	080054d5 	.word	0x080054d5
 8005400:	6833      	ldr	r3, [r6, #0]
 8005402:	1d1a      	adds	r2, r3, #4
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6032      	str	r2, [r6, #0]
 8005408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800540c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005410:	2301      	movs	r3, #1
 8005412:	e09c      	b.n	800554e <_printf_i+0x1e6>
 8005414:	6833      	ldr	r3, [r6, #0]
 8005416:	6820      	ldr	r0, [r4, #0]
 8005418:	1d19      	adds	r1, r3, #4
 800541a:	6031      	str	r1, [r6, #0]
 800541c:	0606      	lsls	r6, r0, #24
 800541e:	d501      	bpl.n	8005424 <_printf_i+0xbc>
 8005420:	681d      	ldr	r5, [r3, #0]
 8005422:	e003      	b.n	800542c <_printf_i+0xc4>
 8005424:	0645      	lsls	r5, r0, #25
 8005426:	d5fb      	bpl.n	8005420 <_printf_i+0xb8>
 8005428:	f9b3 5000 	ldrsh.w	r5, [r3]
 800542c:	2d00      	cmp	r5, #0
 800542e:	da03      	bge.n	8005438 <_printf_i+0xd0>
 8005430:	232d      	movs	r3, #45	@ 0x2d
 8005432:	426d      	negs	r5, r5
 8005434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005438:	4858      	ldr	r0, [pc, #352]	@ (800559c <_printf_i+0x234>)
 800543a:	230a      	movs	r3, #10
 800543c:	e011      	b.n	8005462 <_printf_i+0xfa>
 800543e:	6821      	ldr	r1, [r4, #0]
 8005440:	6833      	ldr	r3, [r6, #0]
 8005442:	0608      	lsls	r0, r1, #24
 8005444:	f853 5b04 	ldr.w	r5, [r3], #4
 8005448:	d402      	bmi.n	8005450 <_printf_i+0xe8>
 800544a:	0649      	lsls	r1, r1, #25
 800544c:	bf48      	it	mi
 800544e:	b2ad      	uxthmi	r5, r5
 8005450:	2f6f      	cmp	r7, #111	@ 0x6f
 8005452:	4852      	ldr	r0, [pc, #328]	@ (800559c <_printf_i+0x234>)
 8005454:	6033      	str	r3, [r6, #0]
 8005456:	bf14      	ite	ne
 8005458:	230a      	movne	r3, #10
 800545a:	2308      	moveq	r3, #8
 800545c:	2100      	movs	r1, #0
 800545e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005462:	6866      	ldr	r6, [r4, #4]
 8005464:	60a6      	str	r6, [r4, #8]
 8005466:	2e00      	cmp	r6, #0
 8005468:	db05      	blt.n	8005476 <_printf_i+0x10e>
 800546a:	6821      	ldr	r1, [r4, #0]
 800546c:	432e      	orrs	r6, r5
 800546e:	f021 0104 	bic.w	r1, r1, #4
 8005472:	6021      	str	r1, [r4, #0]
 8005474:	d04b      	beq.n	800550e <_printf_i+0x1a6>
 8005476:	4616      	mov	r6, r2
 8005478:	fbb5 f1f3 	udiv	r1, r5, r3
 800547c:	fb03 5711 	mls	r7, r3, r1, r5
 8005480:	5dc7      	ldrb	r7, [r0, r7]
 8005482:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005486:	462f      	mov	r7, r5
 8005488:	42bb      	cmp	r3, r7
 800548a:	460d      	mov	r5, r1
 800548c:	d9f4      	bls.n	8005478 <_printf_i+0x110>
 800548e:	2b08      	cmp	r3, #8
 8005490:	d10b      	bne.n	80054aa <_printf_i+0x142>
 8005492:	6823      	ldr	r3, [r4, #0]
 8005494:	07df      	lsls	r7, r3, #31
 8005496:	d508      	bpl.n	80054aa <_printf_i+0x142>
 8005498:	6923      	ldr	r3, [r4, #16]
 800549a:	6861      	ldr	r1, [r4, #4]
 800549c:	4299      	cmp	r1, r3
 800549e:	bfde      	ittt	le
 80054a0:	2330      	movle	r3, #48	@ 0x30
 80054a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80054aa:	1b92      	subs	r2, r2, r6
 80054ac:	6122      	str	r2, [r4, #16]
 80054ae:	f8cd a000 	str.w	sl, [sp]
 80054b2:	464b      	mov	r3, r9
 80054b4:	aa03      	add	r2, sp, #12
 80054b6:	4621      	mov	r1, r4
 80054b8:	4640      	mov	r0, r8
 80054ba:	f7ff fee7 	bl	800528c <_printf_common>
 80054be:	3001      	adds	r0, #1
 80054c0:	d14a      	bne.n	8005558 <_printf_i+0x1f0>
 80054c2:	f04f 30ff 	mov.w	r0, #4294967295
 80054c6:	b004      	add	sp, #16
 80054c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	f043 0320 	orr.w	r3, r3, #32
 80054d2:	6023      	str	r3, [r4, #0]
 80054d4:	4832      	ldr	r0, [pc, #200]	@ (80055a0 <_printf_i+0x238>)
 80054d6:	2778      	movs	r7, #120	@ 0x78
 80054d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054dc:	6823      	ldr	r3, [r4, #0]
 80054de:	6831      	ldr	r1, [r6, #0]
 80054e0:	061f      	lsls	r7, r3, #24
 80054e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80054e6:	d402      	bmi.n	80054ee <_printf_i+0x186>
 80054e8:	065f      	lsls	r7, r3, #25
 80054ea:	bf48      	it	mi
 80054ec:	b2ad      	uxthmi	r5, r5
 80054ee:	6031      	str	r1, [r6, #0]
 80054f0:	07d9      	lsls	r1, r3, #31
 80054f2:	bf44      	itt	mi
 80054f4:	f043 0320 	orrmi.w	r3, r3, #32
 80054f8:	6023      	strmi	r3, [r4, #0]
 80054fa:	b11d      	cbz	r5, 8005504 <_printf_i+0x19c>
 80054fc:	2310      	movs	r3, #16
 80054fe:	e7ad      	b.n	800545c <_printf_i+0xf4>
 8005500:	4826      	ldr	r0, [pc, #152]	@ (800559c <_printf_i+0x234>)
 8005502:	e7e9      	b.n	80054d8 <_printf_i+0x170>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	f023 0320 	bic.w	r3, r3, #32
 800550a:	6023      	str	r3, [r4, #0]
 800550c:	e7f6      	b.n	80054fc <_printf_i+0x194>
 800550e:	4616      	mov	r6, r2
 8005510:	e7bd      	b.n	800548e <_printf_i+0x126>
 8005512:	6833      	ldr	r3, [r6, #0]
 8005514:	6825      	ldr	r5, [r4, #0]
 8005516:	6961      	ldr	r1, [r4, #20]
 8005518:	1d18      	adds	r0, r3, #4
 800551a:	6030      	str	r0, [r6, #0]
 800551c:	062e      	lsls	r6, r5, #24
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	d501      	bpl.n	8005526 <_printf_i+0x1be>
 8005522:	6019      	str	r1, [r3, #0]
 8005524:	e002      	b.n	800552c <_printf_i+0x1c4>
 8005526:	0668      	lsls	r0, r5, #25
 8005528:	d5fb      	bpl.n	8005522 <_printf_i+0x1ba>
 800552a:	8019      	strh	r1, [r3, #0]
 800552c:	2300      	movs	r3, #0
 800552e:	6123      	str	r3, [r4, #16]
 8005530:	4616      	mov	r6, r2
 8005532:	e7bc      	b.n	80054ae <_printf_i+0x146>
 8005534:	6833      	ldr	r3, [r6, #0]
 8005536:	1d1a      	adds	r2, r3, #4
 8005538:	6032      	str	r2, [r6, #0]
 800553a:	681e      	ldr	r6, [r3, #0]
 800553c:	6862      	ldr	r2, [r4, #4]
 800553e:	2100      	movs	r1, #0
 8005540:	4630      	mov	r0, r6
 8005542:	f7fa fe6d 	bl	8000220 <memchr>
 8005546:	b108      	cbz	r0, 800554c <_printf_i+0x1e4>
 8005548:	1b80      	subs	r0, r0, r6
 800554a:	6060      	str	r0, [r4, #4]
 800554c:	6863      	ldr	r3, [r4, #4]
 800554e:	6123      	str	r3, [r4, #16]
 8005550:	2300      	movs	r3, #0
 8005552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005556:	e7aa      	b.n	80054ae <_printf_i+0x146>
 8005558:	6923      	ldr	r3, [r4, #16]
 800555a:	4632      	mov	r2, r6
 800555c:	4649      	mov	r1, r9
 800555e:	4640      	mov	r0, r8
 8005560:	47d0      	blx	sl
 8005562:	3001      	adds	r0, #1
 8005564:	d0ad      	beq.n	80054c2 <_printf_i+0x15a>
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	079b      	lsls	r3, r3, #30
 800556a:	d413      	bmi.n	8005594 <_printf_i+0x22c>
 800556c:	68e0      	ldr	r0, [r4, #12]
 800556e:	9b03      	ldr	r3, [sp, #12]
 8005570:	4298      	cmp	r0, r3
 8005572:	bfb8      	it	lt
 8005574:	4618      	movlt	r0, r3
 8005576:	e7a6      	b.n	80054c6 <_printf_i+0x15e>
 8005578:	2301      	movs	r3, #1
 800557a:	4632      	mov	r2, r6
 800557c:	4649      	mov	r1, r9
 800557e:	4640      	mov	r0, r8
 8005580:	47d0      	blx	sl
 8005582:	3001      	adds	r0, #1
 8005584:	d09d      	beq.n	80054c2 <_printf_i+0x15a>
 8005586:	3501      	adds	r5, #1
 8005588:	68e3      	ldr	r3, [r4, #12]
 800558a:	9903      	ldr	r1, [sp, #12]
 800558c:	1a5b      	subs	r3, r3, r1
 800558e:	42ab      	cmp	r3, r5
 8005590:	dcf2      	bgt.n	8005578 <_printf_i+0x210>
 8005592:	e7eb      	b.n	800556c <_printf_i+0x204>
 8005594:	2500      	movs	r5, #0
 8005596:	f104 0619 	add.w	r6, r4, #25
 800559a:	e7f5      	b.n	8005588 <_printf_i+0x220>
 800559c:	08005a05 	.word	0x08005a05
 80055a0:	08005a16 	.word	0x08005a16

080055a4 <__sflush_r>:
 80055a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055ac:	0716      	lsls	r6, r2, #28
 80055ae:	4605      	mov	r5, r0
 80055b0:	460c      	mov	r4, r1
 80055b2:	d454      	bmi.n	800565e <__sflush_r+0xba>
 80055b4:	684b      	ldr	r3, [r1, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	dc02      	bgt.n	80055c0 <__sflush_r+0x1c>
 80055ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80055bc:	2b00      	cmp	r3, #0
 80055be:	dd48      	ble.n	8005652 <__sflush_r+0xae>
 80055c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055c2:	2e00      	cmp	r6, #0
 80055c4:	d045      	beq.n	8005652 <__sflush_r+0xae>
 80055c6:	2300      	movs	r3, #0
 80055c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80055cc:	682f      	ldr	r7, [r5, #0]
 80055ce:	6a21      	ldr	r1, [r4, #32]
 80055d0:	602b      	str	r3, [r5, #0]
 80055d2:	d030      	beq.n	8005636 <__sflush_r+0x92>
 80055d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80055d6:	89a3      	ldrh	r3, [r4, #12]
 80055d8:	0759      	lsls	r1, r3, #29
 80055da:	d505      	bpl.n	80055e8 <__sflush_r+0x44>
 80055dc:	6863      	ldr	r3, [r4, #4]
 80055de:	1ad2      	subs	r2, r2, r3
 80055e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055e2:	b10b      	cbz	r3, 80055e8 <__sflush_r+0x44>
 80055e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80055e6:	1ad2      	subs	r2, r2, r3
 80055e8:	2300      	movs	r3, #0
 80055ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055ec:	6a21      	ldr	r1, [r4, #32]
 80055ee:	4628      	mov	r0, r5
 80055f0:	47b0      	blx	r6
 80055f2:	1c43      	adds	r3, r0, #1
 80055f4:	89a3      	ldrh	r3, [r4, #12]
 80055f6:	d106      	bne.n	8005606 <__sflush_r+0x62>
 80055f8:	6829      	ldr	r1, [r5, #0]
 80055fa:	291d      	cmp	r1, #29
 80055fc:	d82b      	bhi.n	8005656 <__sflush_r+0xb2>
 80055fe:	4a2a      	ldr	r2, [pc, #168]	@ (80056a8 <__sflush_r+0x104>)
 8005600:	40ca      	lsrs	r2, r1
 8005602:	07d6      	lsls	r6, r2, #31
 8005604:	d527      	bpl.n	8005656 <__sflush_r+0xb2>
 8005606:	2200      	movs	r2, #0
 8005608:	6062      	str	r2, [r4, #4]
 800560a:	04d9      	lsls	r1, r3, #19
 800560c:	6922      	ldr	r2, [r4, #16]
 800560e:	6022      	str	r2, [r4, #0]
 8005610:	d504      	bpl.n	800561c <__sflush_r+0x78>
 8005612:	1c42      	adds	r2, r0, #1
 8005614:	d101      	bne.n	800561a <__sflush_r+0x76>
 8005616:	682b      	ldr	r3, [r5, #0]
 8005618:	b903      	cbnz	r3, 800561c <__sflush_r+0x78>
 800561a:	6560      	str	r0, [r4, #84]	@ 0x54
 800561c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800561e:	602f      	str	r7, [r5, #0]
 8005620:	b1b9      	cbz	r1, 8005652 <__sflush_r+0xae>
 8005622:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005626:	4299      	cmp	r1, r3
 8005628:	d002      	beq.n	8005630 <__sflush_r+0x8c>
 800562a:	4628      	mov	r0, r5
 800562c:	f7ff fbf4 	bl	8004e18 <_free_r>
 8005630:	2300      	movs	r3, #0
 8005632:	6363      	str	r3, [r4, #52]	@ 0x34
 8005634:	e00d      	b.n	8005652 <__sflush_r+0xae>
 8005636:	2301      	movs	r3, #1
 8005638:	4628      	mov	r0, r5
 800563a:	47b0      	blx	r6
 800563c:	4602      	mov	r2, r0
 800563e:	1c50      	adds	r0, r2, #1
 8005640:	d1c9      	bne.n	80055d6 <__sflush_r+0x32>
 8005642:	682b      	ldr	r3, [r5, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d0c6      	beq.n	80055d6 <__sflush_r+0x32>
 8005648:	2b1d      	cmp	r3, #29
 800564a:	d001      	beq.n	8005650 <__sflush_r+0xac>
 800564c:	2b16      	cmp	r3, #22
 800564e:	d11e      	bne.n	800568e <__sflush_r+0xea>
 8005650:	602f      	str	r7, [r5, #0]
 8005652:	2000      	movs	r0, #0
 8005654:	e022      	b.n	800569c <__sflush_r+0xf8>
 8005656:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800565a:	b21b      	sxth	r3, r3
 800565c:	e01b      	b.n	8005696 <__sflush_r+0xf2>
 800565e:	690f      	ldr	r7, [r1, #16]
 8005660:	2f00      	cmp	r7, #0
 8005662:	d0f6      	beq.n	8005652 <__sflush_r+0xae>
 8005664:	0793      	lsls	r3, r2, #30
 8005666:	680e      	ldr	r6, [r1, #0]
 8005668:	bf08      	it	eq
 800566a:	694b      	ldreq	r3, [r1, #20]
 800566c:	600f      	str	r7, [r1, #0]
 800566e:	bf18      	it	ne
 8005670:	2300      	movne	r3, #0
 8005672:	eba6 0807 	sub.w	r8, r6, r7
 8005676:	608b      	str	r3, [r1, #8]
 8005678:	f1b8 0f00 	cmp.w	r8, #0
 800567c:	dde9      	ble.n	8005652 <__sflush_r+0xae>
 800567e:	6a21      	ldr	r1, [r4, #32]
 8005680:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005682:	4643      	mov	r3, r8
 8005684:	463a      	mov	r2, r7
 8005686:	4628      	mov	r0, r5
 8005688:	47b0      	blx	r6
 800568a:	2800      	cmp	r0, #0
 800568c:	dc08      	bgt.n	80056a0 <__sflush_r+0xfc>
 800568e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005696:	81a3      	strh	r3, [r4, #12]
 8005698:	f04f 30ff 	mov.w	r0, #4294967295
 800569c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056a0:	4407      	add	r7, r0
 80056a2:	eba8 0800 	sub.w	r8, r8, r0
 80056a6:	e7e7      	b.n	8005678 <__sflush_r+0xd4>
 80056a8:	20400001 	.word	0x20400001

080056ac <_fflush_r>:
 80056ac:	b538      	push	{r3, r4, r5, lr}
 80056ae:	690b      	ldr	r3, [r1, #16]
 80056b0:	4605      	mov	r5, r0
 80056b2:	460c      	mov	r4, r1
 80056b4:	b913      	cbnz	r3, 80056bc <_fflush_r+0x10>
 80056b6:	2500      	movs	r5, #0
 80056b8:	4628      	mov	r0, r5
 80056ba:	bd38      	pop	{r3, r4, r5, pc}
 80056bc:	b118      	cbz	r0, 80056c6 <_fflush_r+0x1a>
 80056be:	6a03      	ldr	r3, [r0, #32]
 80056c0:	b90b      	cbnz	r3, 80056c6 <_fflush_r+0x1a>
 80056c2:	f7ff fa43 	bl	8004b4c <__sinit>
 80056c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d0f3      	beq.n	80056b6 <_fflush_r+0xa>
 80056ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80056d0:	07d0      	lsls	r0, r2, #31
 80056d2:	d404      	bmi.n	80056de <_fflush_r+0x32>
 80056d4:	0599      	lsls	r1, r3, #22
 80056d6:	d402      	bmi.n	80056de <_fflush_r+0x32>
 80056d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056da:	f7ff fb9a 	bl	8004e12 <__retarget_lock_acquire_recursive>
 80056de:	4628      	mov	r0, r5
 80056e0:	4621      	mov	r1, r4
 80056e2:	f7ff ff5f 	bl	80055a4 <__sflush_r>
 80056e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80056e8:	07da      	lsls	r2, r3, #31
 80056ea:	4605      	mov	r5, r0
 80056ec:	d4e4      	bmi.n	80056b8 <_fflush_r+0xc>
 80056ee:	89a3      	ldrh	r3, [r4, #12]
 80056f0:	059b      	lsls	r3, r3, #22
 80056f2:	d4e1      	bmi.n	80056b8 <_fflush_r+0xc>
 80056f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056f6:	f7ff fb8d 	bl	8004e14 <__retarget_lock_release_recursive>
 80056fa:	e7dd      	b.n	80056b8 <_fflush_r+0xc>

080056fc <__swbuf_r>:
 80056fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056fe:	460e      	mov	r6, r1
 8005700:	4614      	mov	r4, r2
 8005702:	4605      	mov	r5, r0
 8005704:	b118      	cbz	r0, 800570e <__swbuf_r+0x12>
 8005706:	6a03      	ldr	r3, [r0, #32]
 8005708:	b90b      	cbnz	r3, 800570e <__swbuf_r+0x12>
 800570a:	f7ff fa1f 	bl	8004b4c <__sinit>
 800570e:	69a3      	ldr	r3, [r4, #24]
 8005710:	60a3      	str	r3, [r4, #8]
 8005712:	89a3      	ldrh	r3, [r4, #12]
 8005714:	071a      	lsls	r2, r3, #28
 8005716:	d501      	bpl.n	800571c <__swbuf_r+0x20>
 8005718:	6923      	ldr	r3, [r4, #16]
 800571a:	b943      	cbnz	r3, 800572e <__swbuf_r+0x32>
 800571c:	4621      	mov	r1, r4
 800571e:	4628      	mov	r0, r5
 8005720:	f000 f82a 	bl	8005778 <__swsetup_r>
 8005724:	b118      	cbz	r0, 800572e <__swbuf_r+0x32>
 8005726:	f04f 37ff 	mov.w	r7, #4294967295
 800572a:	4638      	mov	r0, r7
 800572c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	6922      	ldr	r2, [r4, #16]
 8005732:	1a98      	subs	r0, r3, r2
 8005734:	6963      	ldr	r3, [r4, #20]
 8005736:	b2f6      	uxtb	r6, r6
 8005738:	4283      	cmp	r3, r0
 800573a:	4637      	mov	r7, r6
 800573c:	dc05      	bgt.n	800574a <__swbuf_r+0x4e>
 800573e:	4621      	mov	r1, r4
 8005740:	4628      	mov	r0, r5
 8005742:	f7ff ffb3 	bl	80056ac <_fflush_r>
 8005746:	2800      	cmp	r0, #0
 8005748:	d1ed      	bne.n	8005726 <__swbuf_r+0x2a>
 800574a:	68a3      	ldr	r3, [r4, #8]
 800574c:	3b01      	subs	r3, #1
 800574e:	60a3      	str	r3, [r4, #8]
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	1c5a      	adds	r2, r3, #1
 8005754:	6022      	str	r2, [r4, #0]
 8005756:	701e      	strb	r6, [r3, #0]
 8005758:	6962      	ldr	r2, [r4, #20]
 800575a:	1c43      	adds	r3, r0, #1
 800575c:	429a      	cmp	r2, r3
 800575e:	d004      	beq.n	800576a <__swbuf_r+0x6e>
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	07db      	lsls	r3, r3, #31
 8005764:	d5e1      	bpl.n	800572a <__swbuf_r+0x2e>
 8005766:	2e0a      	cmp	r6, #10
 8005768:	d1df      	bne.n	800572a <__swbuf_r+0x2e>
 800576a:	4621      	mov	r1, r4
 800576c:	4628      	mov	r0, r5
 800576e:	f7ff ff9d 	bl	80056ac <_fflush_r>
 8005772:	2800      	cmp	r0, #0
 8005774:	d0d9      	beq.n	800572a <__swbuf_r+0x2e>
 8005776:	e7d6      	b.n	8005726 <__swbuf_r+0x2a>

08005778 <__swsetup_r>:
 8005778:	b538      	push	{r3, r4, r5, lr}
 800577a:	4b29      	ldr	r3, [pc, #164]	@ (8005820 <__swsetup_r+0xa8>)
 800577c:	4605      	mov	r5, r0
 800577e:	6818      	ldr	r0, [r3, #0]
 8005780:	460c      	mov	r4, r1
 8005782:	b118      	cbz	r0, 800578c <__swsetup_r+0x14>
 8005784:	6a03      	ldr	r3, [r0, #32]
 8005786:	b90b      	cbnz	r3, 800578c <__swsetup_r+0x14>
 8005788:	f7ff f9e0 	bl	8004b4c <__sinit>
 800578c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005790:	0719      	lsls	r1, r3, #28
 8005792:	d422      	bmi.n	80057da <__swsetup_r+0x62>
 8005794:	06da      	lsls	r2, r3, #27
 8005796:	d407      	bmi.n	80057a8 <__swsetup_r+0x30>
 8005798:	2209      	movs	r2, #9
 800579a:	602a      	str	r2, [r5, #0]
 800579c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057a0:	81a3      	strh	r3, [r4, #12]
 80057a2:	f04f 30ff 	mov.w	r0, #4294967295
 80057a6:	e033      	b.n	8005810 <__swsetup_r+0x98>
 80057a8:	0758      	lsls	r0, r3, #29
 80057aa:	d512      	bpl.n	80057d2 <__swsetup_r+0x5a>
 80057ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057ae:	b141      	cbz	r1, 80057c2 <__swsetup_r+0x4a>
 80057b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057b4:	4299      	cmp	r1, r3
 80057b6:	d002      	beq.n	80057be <__swsetup_r+0x46>
 80057b8:	4628      	mov	r0, r5
 80057ba:	f7ff fb2d 	bl	8004e18 <_free_r>
 80057be:	2300      	movs	r3, #0
 80057c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80057c2:	89a3      	ldrh	r3, [r4, #12]
 80057c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057c8:	81a3      	strh	r3, [r4, #12]
 80057ca:	2300      	movs	r3, #0
 80057cc:	6063      	str	r3, [r4, #4]
 80057ce:	6923      	ldr	r3, [r4, #16]
 80057d0:	6023      	str	r3, [r4, #0]
 80057d2:	89a3      	ldrh	r3, [r4, #12]
 80057d4:	f043 0308 	orr.w	r3, r3, #8
 80057d8:	81a3      	strh	r3, [r4, #12]
 80057da:	6923      	ldr	r3, [r4, #16]
 80057dc:	b94b      	cbnz	r3, 80057f2 <__swsetup_r+0x7a>
 80057de:	89a3      	ldrh	r3, [r4, #12]
 80057e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057e8:	d003      	beq.n	80057f2 <__swsetup_r+0x7a>
 80057ea:	4621      	mov	r1, r4
 80057ec:	4628      	mov	r0, r5
 80057ee:	f000 f84f 	bl	8005890 <__smakebuf_r>
 80057f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057f6:	f013 0201 	ands.w	r2, r3, #1
 80057fa:	d00a      	beq.n	8005812 <__swsetup_r+0x9a>
 80057fc:	2200      	movs	r2, #0
 80057fe:	60a2      	str	r2, [r4, #8]
 8005800:	6962      	ldr	r2, [r4, #20]
 8005802:	4252      	negs	r2, r2
 8005804:	61a2      	str	r2, [r4, #24]
 8005806:	6922      	ldr	r2, [r4, #16]
 8005808:	b942      	cbnz	r2, 800581c <__swsetup_r+0xa4>
 800580a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800580e:	d1c5      	bne.n	800579c <__swsetup_r+0x24>
 8005810:	bd38      	pop	{r3, r4, r5, pc}
 8005812:	0799      	lsls	r1, r3, #30
 8005814:	bf58      	it	pl
 8005816:	6962      	ldrpl	r2, [r4, #20]
 8005818:	60a2      	str	r2, [r4, #8]
 800581a:	e7f4      	b.n	8005806 <__swsetup_r+0x8e>
 800581c:	2000      	movs	r0, #0
 800581e:	e7f7      	b.n	8005810 <__swsetup_r+0x98>
 8005820:	2000001c 	.word	0x2000001c

08005824 <_sbrk_r>:
 8005824:	b538      	push	{r3, r4, r5, lr}
 8005826:	4d06      	ldr	r5, [pc, #24]	@ (8005840 <_sbrk_r+0x1c>)
 8005828:	2300      	movs	r3, #0
 800582a:	4604      	mov	r4, r0
 800582c:	4608      	mov	r0, r1
 800582e:	602b      	str	r3, [r5, #0]
 8005830:	f7fb f93c 	bl	8000aac <_sbrk>
 8005834:	1c43      	adds	r3, r0, #1
 8005836:	d102      	bne.n	800583e <_sbrk_r+0x1a>
 8005838:	682b      	ldr	r3, [r5, #0]
 800583a:	b103      	cbz	r3, 800583e <_sbrk_r+0x1a>
 800583c:	6023      	str	r3, [r4, #0]
 800583e:	bd38      	pop	{r3, r4, r5, pc}
 8005840:	20005224 	.word	0x20005224

08005844 <__swhatbuf_r>:
 8005844:	b570      	push	{r4, r5, r6, lr}
 8005846:	460c      	mov	r4, r1
 8005848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800584c:	2900      	cmp	r1, #0
 800584e:	b096      	sub	sp, #88	@ 0x58
 8005850:	4615      	mov	r5, r2
 8005852:	461e      	mov	r6, r3
 8005854:	da0d      	bge.n	8005872 <__swhatbuf_r+0x2e>
 8005856:	89a3      	ldrh	r3, [r4, #12]
 8005858:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800585c:	f04f 0100 	mov.w	r1, #0
 8005860:	bf14      	ite	ne
 8005862:	2340      	movne	r3, #64	@ 0x40
 8005864:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005868:	2000      	movs	r0, #0
 800586a:	6031      	str	r1, [r6, #0]
 800586c:	602b      	str	r3, [r5, #0]
 800586e:	b016      	add	sp, #88	@ 0x58
 8005870:	bd70      	pop	{r4, r5, r6, pc}
 8005872:	466a      	mov	r2, sp
 8005874:	f000 f848 	bl	8005908 <_fstat_r>
 8005878:	2800      	cmp	r0, #0
 800587a:	dbec      	blt.n	8005856 <__swhatbuf_r+0x12>
 800587c:	9901      	ldr	r1, [sp, #4]
 800587e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005882:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005886:	4259      	negs	r1, r3
 8005888:	4159      	adcs	r1, r3
 800588a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800588e:	e7eb      	b.n	8005868 <__swhatbuf_r+0x24>

08005890 <__smakebuf_r>:
 8005890:	898b      	ldrh	r3, [r1, #12]
 8005892:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005894:	079d      	lsls	r5, r3, #30
 8005896:	4606      	mov	r6, r0
 8005898:	460c      	mov	r4, r1
 800589a:	d507      	bpl.n	80058ac <__smakebuf_r+0x1c>
 800589c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80058a0:	6023      	str	r3, [r4, #0]
 80058a2:	6123      	str	r3, [r4, #16]
 80058a4:	2301      	movs	r3, #1
 80058a6:	6163      	str	r3, [r4, #20]
 80058a8:	b003      	add	sp, #12
 80058aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058ac:	ab01      	add	r3, sp, #4
 80058ae:	466a      	mov	r2, sp
 80058b0:	f7ff ffc8 	bl	8005844 <__swhatbuf_r>
 80058b4:	9f00      	ldr	r7, [sp, #0]
 80058b6:	4605      	mov	r5, r0
 80058b8:	4639      	mov	r1, r7
 80058ba:	4630      	mov	r0, r6
 80058bc:	f7ff fb18 	bl	8004ef0 <_malloc_r>
 80058c0:	b948      	cbnz	r0, 80058d6 <__smakebuf_r+0x46>
 80058c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058c6:	059a      	lsls	r2, r3, #22
 80058c8:	d4ee      	bmi.n	80058a8 <__smakebuf_r+0x18>
 80058ca:	f023 0303 	bic.w	r3, r3, #3
 80058ce:	f043 0302 	orr.w	r3, r3, #2
 80058d2:	81a3      	strh	r3, [r4, #12]
 80058d4:	e7e2      	b.n	800589c <__smakebuf_r+0xc>
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	6020      	str	r0, [r4, #0]
 80058da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058de:	81a3      	strh	r3, [r4, #12]
 80058e0:	9b01      	ldr	r3, [sp, #4]
 80058e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80058e6:	b15b      	cbz	r3, 8005900 <__smakebuf_r+0x70>
 80058e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ec:	4630      	mov	r0, r6
 80058ee:	f000 f81d 	bl	800592c <_isatty_r>
 80058f2:	b128      	cbz	r0, 8005900 <__smakebuf_r+0x70>
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	f023 0303 	bic.w	r3, r3, #3
 80058fa:	f043 0301 	orr.w	r3, r3, #1
 80058fe:	81a3      	strh	r3, [r4, #12]
 8005900:	89a3      	ldrh	r3, [r4, #12]
 8005902:	431d      	orrs	r5, r3
 8005904:	81a5      	strh	r5, [r4, #12]
 8005906:	e7cf      	b.n	80058a8 <__smakebuf_r+0x18>

08005908 <_fstat_r>:
 8005908:	b538      	push	{r3, r4, r5, lr}
 800590a:	4d07      	ldr	r5, [pc, #28]	@ (8005928 <_fstat_r+0x20>)
 800590c:	2300      	movs	r3, #0
 800590e:	4604      	mov	r4, r0
 8005910:	4608      	mov	r0, r1
 8005912:	4611      	mov	r1, r2
 8005914:	602b      	str	r3, [r5, #0]
 8005916:	f7fb f8a0 	bl	8000a5a <_fstat>
 800591a:	1c43      	adds	r3, r0, #1
 800591c:	d102      	bne.n	8005924 <_fstat_r+0x1c>
 800591e:	682b      	ldr	r3, [r5, #0]
 8005920:	b103      	cbz	r3, 8005924 <_fstat_r+0x1c>
 8005922:	6023      	str	r3, [r4, #0]
 8005924:	bd38      	pop	{r3, r4, r5, pc}
 8005926:	bf00      	nop
 8005928:	20005224 	.word	0x20005224

0800592c <_isatty_r>:
 800592c:	b538      	push	{r3, r4, r5, lr}
 800592e:	4d06      	ldr	r5, [pc, #24]	@ (8005948 <_isatty_r+0x1c>)
 8005930:	2300      	movs	r3, #0
 8005932:	4604      	mov	r4, r0
 8005934:	4608      	mov	r0, r1
 8005936:	602b      	str	r3, [r5, #0]
 8005938:	f7fb f89f 	bl	8000a7a <_isatty>
 800593c:	1c43      	adds	r3, r0, #1
 800593e:	d102      	bne.n	8005946 <_isatty_r+0x1a>
 8005940:	682b      	ldr	r3, [r5, #0]
 8005942:	b103      	cbz	r3, 8005946 <_isatty_r+0x1a>
 8005944:	6023      	str	r3, [r4, #0]
 8005946:	bd38      	pop	{r3, r4, r5, pc}
 8005948:	20005224 	.word	0x20005224

0800594c <_init>:
 800594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594e:	bf00      	nop
 8005950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005952:	bc08      	pop	{r3}
 8005954:	469e      	mov	lr, r3
 8005956:	4770      	bx	lr

08005958 <_fini>:
 8005958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800595a:	bf00      	nop
 800595c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595e:	bc08      	pop	{r3}
 8005960:	469e      	mov	lr, r3
 8005962:	4770      	bx	lr
