{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 11:13:34 2017 " "Info: Processing started: Tue May 16 11:13:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboarddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardDecoder-behave " "Info: Found design unit 1: KeyboardDecoder-behave" {  } { { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDecoder " "Info: Found entity 1: KeyboardDecoder" {  } { { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behave " "Info: Found design unit 1: Counter-behave" {  } { { "counter.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Info: Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/seg7.vhd " "Warning: Can't analyze file -- file C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/seg7.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behave " "Info: Found design unit 1: top-behave" {  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:u0 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:u0\"" {  } { { "top.vhd" "u0" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[0\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[1\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[2\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[3\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[4\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[5\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[6\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] Keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[7\]\" at Keyboard.vhd(31)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "displayDecoder.vhd 2 1 " "Warning: Using design file displayDecoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayDecoder-behave " "Info: Found design unit 1: displayDecoder-behave" {  } { { "displayDecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/displayDecoder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 displayDecoder " "Info: Found entity 1: displayDecoder" {  } { { "displayDecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/displayDecoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayDecoder displayDecoder:u1 " "Info: Elaborating entity \"displayDecoder\" for hierarchy \"displayDecoder:u1\"" {  } { { "top.vhd" "u1" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:u3 " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:u3\"" {  } { { "top.vhd" "u3" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardDecoder KeyboardDecoder:u5 " "Info: Elaborating entity \"KeyboardDecoder\" for hierarchy \"KeyboardDecoder:u5\"" {  } { { "top.vhd" "u5" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Info: Implemented 78 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 11:13:35 2017 " "Info: Processing ended: Tue May 16 11:13:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 11:13:36 2017 " "Info: Processing started: Tue May 16 11:13:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Keyboard EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"Keyboard\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fclk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node fclk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Keyboard:u0\|loe " "Info: Destination node Keyboard:u0\|loe" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|loe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { fclk } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fclk" } } } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Keyboard:u0\|loe  " "Info: Automatically promoted node Keyboard:u0\|loe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|loe } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_3\[0\] " "Warning: Node \"seg_3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_3\[1\] " "Warning: Node \"seg_3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_3\[2\] " "Warning: Node \"seg_3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_3\[3\] " "Warning: Node \"seg_3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_3\[4\] " "Warning: Node \"seg_3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_3\[5\] " "Warning: Node \"seg_3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_3\[6\] " "Warning: Node \"seg_3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_4\[0\] " "Warning: Node \"seg_4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_4\[1\] " "Warning: Node \"seg_4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_4\[2\] " "Warning: Node \"seg_4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_4\[3\] " "Warning: Node \"seg_4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_4\[4\] " "Warning: Node \"seg_4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_4\[5\] " "Warning: Node \"seg_4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_4\[6\] " "Warning: Node \"seg_4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_5\[0\] " "Warning: Node \"seg_5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_5\[1\] " "Warning: Node \"seg_5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_5\[2\] " "Warning: Node \"seg_5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_5\[3\] " "Warning: Node \"seg_5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_5\[4\] " "Warning: Node \"seg_5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_5\[5\] " "Warning: Node \"seg_5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_5\[6\] " "Warning: Node \"seg_5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_6\[0\] " "Warning: Node \"seg_6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_6\[1\] " "Warning: Node \"seg_6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_6\[2\] " "Warning: Node \"seg_6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_6\[3\] " "Warning: Node \"seg_6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_6\[4\] " "Warning: Node \"seg_6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_6\[5\] " "Warning: Node \"seg_6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_6\[6\] " "Warning: Node \"seg_6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stisSt " "Warning: Node \"stisSt\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stisSt" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Keyboard:u0\|scancode\[1\] register KeyboardDecoder:u5\|lwasdPressed\[0\] -2.179 ns " "Info: Slack time is -2.179 ns between source register \"Keyboard:u0\|scancode\[1\]\" and destination register \"KeyboardDecoder:u5\|lwasdPressed\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.671 ns + Largest register register " "Info: + Largest register to register requirement is 0.671 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 7.144 ns   Shortest register " "Info:   Shortest clock path from clock \"fclk\" to destination register is 7.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.970 ns) 3.227 ns Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(1.403 ns) + CELL(0.970 ns) = 3.227 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.373 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 5.030 ns Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 17 " "Info: 3: + IC(1.803 ns) + CELL(0.000 ns) = 5.030 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.803 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 7.144 ns KeyboardDecoder:u5\|lwasdPressed\[0\] 4 REG Unassigned 2 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 7.144 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[0] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.85 % ) " "Info: Total cell delay = 2.490 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 65.15 % ) " "Info: Total interconnect delay = 4.654 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 7.144 ns   Longest register " "Info:   Longest clock path from clock \"fclk\" to destination register is 7.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.970 ns) 3.227 ns Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(1.403 ns) + CELL(0.970 ns) = 3.227 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.373 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 5.030 ns Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 17 " "Info: 3: + IC(1.803 ns) + CELL(0.000 ns) = 5.030 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.803 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 7.144 ns KeyboardDecoder:u5\|lwasdPressed\[0\] 4 REG Unassigned 2 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 7.144 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[0] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.85 % ) " "Info: Total cell delay = 2.490 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 65.15 % ) " "Info: Total interconnect delay = 4.654 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 7.513 ns   Shortest register " "Info:   Shortest clock path from clock \"fclk\" to source register is 7.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.970 ns) 3.227 ns Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(1.403 ns) + CELL(0.970 ns) = 3.227 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.373 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 5.030 ns Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 17 " "Info: 3: + IC(1.803 ns) + CELL(0.000 ns) = 5.030 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.803 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 7.513 ns Keyboard:u0\|scancode\[1\] 4 REG Unassigned 10 " "Info: 4: + IC(2.277 ns) + CELL(0.206 ns) = 7.513 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 27.02 % ) " "Info: Total cell delay = 2.030 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.483 ns ( 72.98 % ) " "Info: Total interconnect delay = 5.483 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 7.513 ns   Longest register " "Info:   Longest clock path from clock \"fclk\" to source register is 7.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.970 ns) 3.227 ns Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(1.403 ns) + CELL(0.970 ns) = 3.227 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.373 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 5.030 ns Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 17 " "Info: 3: + IC(1.803 ns) + CELL(0.000 ns) = 5.030 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.803 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 7.513 ns Keyboard:u0\|scancode\[1\] 4 REG Unassigned 10 " "Info: 4: + IC(2.277 ns) + CELL(0.206 ns) = 7.513 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 27.02 % ) " "Info: Total cell delay = 2.030 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.483 ns ( 72.98 % ) " "Info: Total interconnect delay = 5.483 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.850 ns - Longest register register " "Info: - Longest register to register delay is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Keyboard:u0\|scancode\[1\] 1 REG Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|scancode[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 1.118 ns KeyboardDecoder:u5\|Mux8~2 2 COMB Unassigned 2 " "Info: 2: + IC(0.494 ns) + CELL(0.624 ns) = 1.118 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'KeyboardDecoder:u5\|Mux8~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.118 ns" { Keyboard:u0|scancode[1] KeyboardDecoder:u5|Mux8~2 } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 1.930 ns KeyboardDecoder:u5\|Mux8~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 1.930 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'KeyboardDecoder:u5\|Mux8~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { KeyboardDecoder:u5|Mux8~2 KeyboardDecoder:u5|Mux8~3 } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 2.742 ns KeyboardDecoder:u5\|lwasdPressed\[0\]~4 4 COMB Unassigned 1 " "Info: 4: + IC(0.442 ns) + CELL(0.370 ns) = 2.742 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'KeyboardDecoder:u5\|lwasdPressed\[0\]~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { KeyboardDecoder:u5|Mux8~3 KeyboardDecoder:u5|lwasdPressed[0]~4 } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.850 ns KeyboardDecoder:u5\|lwasdPressed\[0\] 5 REG Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.850 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { KeyboardDecoder:u5|lwasdPressed[0]~4 KeyboardDecoder:u5|lwasdPressed[0] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 51.65 % ) " "Info: Total cell delay = 1.472 ns ( 51.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.378 ns ( 48.35 % ) " "Info: Total interconnect delay = 1.378 ns ( 48.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { Keyboard:u0|scancode[1] KeyboardDecoder:u5|Mux8~2 KeyboardDecoder:u5|Mux8~3 KeyboardDecoder:u5|lwasdPressed[0]~4 KeyboardDecoder:u5|lwasdPressed[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { Keyboard:u0|scancode[1] KeyboardDecoder:u5|Mux8~2 KeyboardDecoder:u5|Mux8~3 KeyboardDecoder:u5|lwasdPressed[0]~4 KeyboardDecoder:u5|lwasdPressed[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.850 ns register register " "Info: Estimated most critical path is register to register delay of 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Keyboard:u0\|scancode\[1\] 1 REG LAB_X19_Y3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y3; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|scancode[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 1.118 ns KeyboardDecoder:u5\|Mux8~2 2 COMB LAB_X20_Y3 2 " "Info: 2: + IC(0.494 ns) + CELL(0.624 ns) = 1.118 ns; Loc. = LAB_X20_Y3; Fanout = 2; COMB Node = 'KeyboardDecoder:u5\|Mux8~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.118 ns" { Keyboard:u0|scancode[1] KeyboardDecoder:u5|Mux8~2 } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 1.930 ns KeyboardDecoder:u5\|Mux8~3 3 COMB LAB_X20_Y3 1 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 1.930 ns; Loc. = LAB_X20_Y3; Fanout = 1; COMB Node = 'KeyboardDecoder:u5\|Mux8~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { KeyboardDecoder:u5|Mux8~2 KeyboardDecoder:u5|Mux8~3 } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 2.742 ns KeyboardDecoder:u5\|lwasdPressed\[0\]~4 4 COMB LAB_X20_Y3 1 " "Info: 4: + IC(0.442 ns) + CELL(0.370 ns) = 2.742 ns; Loc. = LAB_X20_Y3; Fanout = 1; COMB Node = 'KeyboardDecoder:u5\|lwasdPressed\[0\]~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { KeyboardDecoder:u5|Mux8~3 KeyboardDecoder:u5|lwasdPressed[0]~4 } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.850 ns KeyboardDecoder:u5\|lwasdPressed\[0\] 5 REG LAB_X20_Y3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.850 ns; Loc. = LAB_X20_Y3; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { KeyboardDecoder:u5|lwasdPressed[0]~4 KeyboardDecoder:u5|lwasdPressed[0] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 51.65 % ) " "Info: Total cell delay = 1.472 ns ( 51.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.378 ns ( 48.35 % ) " "Info: Total interconnect delay = 1.378 ns ( 48.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { Keyboard:u0|scancode[1] KeyboardDecoder:u5|Mux8~2 KeyboardDecoder:u5|Mux8~3 KeyboardDecoder:u5|lwasdPressed[0]~4 KeyboardDecoder:u5|lwasdPressed[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X23_Y12 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X23_Y12" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Warning: Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[0\] 0 " "Info: Pin \"seg_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[1\] 0 " "Info: Pin \"seg_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[2\] 0 " "Info: Pin \"seg_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[3\] 0 " "Info: Pin \"seg_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[4\] 0 " "Info: Pin \"seg_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[5\] 0 " "Info: Pin \"seg_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[6\] 0 " "Info: Pin \"seg_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[0\] 0 " "Info: Pin \"seg_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[1\] 0 " "Info: Pin \"seg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[2\] 0 " "Info: Pin \"seg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[3\] 0 " "Info: Pin \"seg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[4\] 0 " "Info: Pin \"seg_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[5\] 0 " "Info: Pin \"seg_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[6\] 0 " "Info: Pin \"seg_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[0\] 0 " "Info: Pin \"seg_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[1\] 0 " "Info: Pin \"seg_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[2\] 0 " "Info: Pin \"seg_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[3\] 0 " "Info: Pin \"seg_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[4\] 0 " "Info: Pin \"seg_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[5\] 0 " "Info: Pin \"seg_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[6\] 0 " "Info: Pin \"seg_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wasd\[0\] 0 " "Info: Pin \"wasd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wasd\[1\] 0 " "Info: Pin \"wasd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wasd\[2\] 0 " "Info: Pin \"wasd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wasd\[3\] 0 " "Info: Pin \"wasd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.fit.smsg " "Info: Generated suppressed messages file C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Info: Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 11:13:45 2017 " "Info: Processing ended: Tue May 16 11:13:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 11:13:45 2017 " "Info: Processing started: Tue May 16 11:13:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Info: Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 11:13:50 2017 " "Info: Processing ended: Tue May 16 11:13:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 11:13:50 2017 " "Info: Processing started: Tue May 16 11:13:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[2\] " "Warning: Node \"Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[1\] " "Warning: Node \"Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[0\] " "Warning: Node \"Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[3\] " "Warning: Node \"Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[6\] " "Warning: Node \"Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[4\] " "Warning: Node \"Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[7\] " "Warning: Node \"Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[5\] " "Warning: Node \"Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fclk " "Info: Assuming node \"fclk\" is an undefined clock" {  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Keyboard:u0\|loe " "Info: Detected ripple clock \"Keyboard:u0\|loe\" as buffer" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Keyboard:u0\|loe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fclk register Keyboard:u0\|state.stop register Keyboard:u0\|state.delay 319.18 MHz 3.133 ns Internal " "Info: Clock \"fclk\" has Internal fmax of 319.18 MHz between source register \"Keyboard:u0\|state.stop\" and destination register \"Keyboard:u0\|state.delay\" (period= 3.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.869 ns + Longest register register " "Info: + Longest register to register delay is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Keyboard:u0\|state.stop 1 REG LCFF_X4_Y21_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N13; Fanout = 3; REG Node = 'Keyboard:u0\|state.stop'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|state.stop } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.647 ns) 1.122 ns Keyboard:u0\|Selector0~2 2 COMB LCCOMB_X4_Y21_N2 1 " "Info: 2: + IC(0.475 ns) + CELL(0.647 ns) = 1.122 ns; Loc. = LCCOMB_X4_Y21_N2; Fanout = 1; COMB Node = 'Keyboard:u0\|Selector0~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { Keyboard:u0|state.stop Keyboard:u0|Selector0~2 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.692 ns Keyboard:u0\|Selector0~4 3 COMB LCCOMB_X4_Y21_N6 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LCCOMB_X4_Y21_N6; Fanout = 1; COMB Node = 'Keyboard:u0\|Selector0~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.570 ns" { Keyboard:u0|Selector0~2 Keyboard:u0|Selector0~4 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.370 ns) 2.761 ns Keyboard:u0\|Selector0~3 4 COMB LCCOMB_X4_Y21_N24 1 " "Info: 4: + IC(0.699 ns) + CELL(0.370 ns) = 2.761 ns; Loc. = LCCOMB_X4_Y21_N24; Fanout = 1; COMB Node = 'Keyboard:u0\|Selector0~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.069 ns" { Keyboard:u0|Selector0~4 Keyboard:u0|Selector0~3 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.869 ns Keyboard:u0\|state.delay 5 REG LCFF_X4_Y21_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.869 ns; Loc. = LCFF_X4_Y21_N25; Fanout = 1; REG Node = 'Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { Keyboard:u0|Selector0~3 Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 46.39 % ) " "Info: Total cell delay = 1.331 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.538 ns ( 53.61 % ) " "Info: Total interconnect delay = 1.538 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.869 ns" { Keyboard:u0|state.stop Keyboard:u0|Selector0~2 Keyboard:u0|Selector0~4 Keyboard:u0|Selector0~3 Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.869 ns" { Keyboard:u0|state.stop {} Keyboard:u0|Selector0~2 {} Keyboard:u0|Selector0~4 {} Keyboard:u0|Selector0~3 {} Keyboard:u0|state.delay {} } { 0.000ns 0.475ns 0.364ns 0.699ns 0.000ns } { 0.000ns 0.647ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.328 ns + Shortest register " "Info: + Shortest clock path from clock \"fclk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|state.delay 3 REG LCFF_X4_Y21_N25 1 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N25; Fanout = 1; REG Node = 'Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.328 ns - Longest register " "Info: - Longest clock path from clock \"fclk\" to source register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|state.stop 3 REG LCFF_X4_Y21_N13 3 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N13; Fanout = 3; REG Node = 'Keyboard:u0\|state.stop'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.stop {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.stop {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.869 ns" { Keyboard:u0|state.stop Keyboard:u0|Selector0~2 Keyboard:u0|Selector0~4 Keyboard:u0|Selector0~3 Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.869 ns" { Keyboard:u0|state.stop {} Keyboard:u0|Selector0~2 {} Keyboard:u0|Selector0~4 {} Keyboard:u0|Selector0~3 {} Keyboard:u0|state.delay {} } { 0.000ns 0.475ns 0.364ns 0.699ns 0.000ns } { 0.000ns 0.647ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.stop {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "fclk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"fclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Keyboard:u0\|code\[3\] Keyboard:u0\|scancode\[3\] fclk 622 ps " "Info: Found hold time violation between source  pin or register \"Keyboard:u0\|code\[3\]\" and destination pin or register \"Keyboard:u0\|scancode\[3\]\" for clock \"fclk\" (Hold time is 622 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.957 ns + Largest " "Info: + Largest clock skew is 3.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 7.285 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to destination register is 7.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.970 ns) 3.379 ns Keyboard:u0\|loe 2 REG LCFF_X3_Y21_N5 1 " "Info: 2: + IC(1.309 ns) + CELL(0.970 ns) = 3.379 ns; Loc. = LCFF_X3_Y21_N5; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.279 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.000 ns) 4.933 ns Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.554 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.366 ns) 7.285 ns Keyboard:u0\|scancode\[3\] 4 REG LCCOMB_X20_Y3_N14 10 " "Info: 4: + IC(1.986 ns) + CELL(0.366 ns) = 7.285 ns; Loc. = LCCOMB_X20_Y3_N14; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.352 ns" { Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 33.44 % ) " "Info: Total cell delay = 2.436 ns ( 33.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.849 ns ( 66.56 % ) " "Info: Total interconnect delay = 4.849 ns ( 66.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.285 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.285 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.986ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.328 ns - Shortest register " "Info: - Shortest clock path from clock \"fclk\" to source register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|code\[3\] 3 REG LCFF_X4_Y21_N5 3 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N5; Fanout = 3; REG Node = 'Keyboard:u0\|code\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.285 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.285 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.986ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.031 ns - Shortest register register " "Info: - Shortest register to register delay is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Keyboard:u0\|code\[3\] 1 REG LCFF_X4_Y21_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N5; Fanout = 3; REG Node = 'Keyboard:u0\|code\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|code[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.825 ns) + CELL(0.206 ns) 3.031 ns Keyboard:u0\|scancode\[3\] 2 REG LCCOMB_X20_Y3_N14 10 " "Info: 2: + IC(2.825 ns) + CELL(0.206 ns) = 3.031 ns; Loc. = LCCOMB_X20_Y3_N14; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.031 ns" { Keyboard:u0|code[3] Keyboard:u0|scancode[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.206 ns ( 6.80 % ) " "Info: Total cell delay = 0.206 ns ( 6.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.825 ns ( 93.20 % ) " "Info: Total interconnect delay = 2.825 ns ( 93.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.031 ns" { Keyboard:u0|code[3] Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.031 ns" { Keyboard:u0|code[3] {} Keyboard:u0|scancode[3] {} } { 0.000ns 2.825ns } { 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.285 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.285 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.986ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.031 ns" { Keyboard:u0|code[3] Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.031 ns" { Keyboard:u0|code[3] {} Keyboard:u0|scancode[3] {} } { 0.000ns 2.825ns } { 0.000ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Keyboard:u0\|clk1 clkin fclk 4.964 ns register " "Info: tsu for register \"Keyboard:u0\|clk1\" (data pin = \"clkin\", clock pin = \"fclk\") is 4.964 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.332 ns + Longest pin register " "Info: + Longest pin to register delay is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clkin 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'clkin'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.948 ns) + CELL(0.460 ns) 8.332 ns Keyboard:u0\|clk1 2 REG LCFF_X4_Y21_N7 5 " "Info: 2: + IC(6.948 ns) + CELL(0.460 ns) = 8.332 ns; Loc. = LCFF_X4_Y21_N7; Fanout = 5; REG Node = 'Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.408 ns" { clkin Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 16.61 % ) " "Info: Total cell delay = 1.384 ns ( 16.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.948 ns ( 83.39 % ) " "Info: Total interconnect delay = 6.948 ns ( 83.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.332 ns" { clkin Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.332 ns" { clkin {} clkin~combout {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.948ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.328 ns - Shortest register " "Info: - Shortest clock path from clock \"fclk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|clk1 3 REG LCFF_X4_Y21_N7 5 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N7; Fanout = 5; REG Node = 'Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.332 ns" { clkin Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.332 ns" { clkin {} clkin~combout {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.948ns } { 0.000ns 0.924ns 0.460ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fclk wasd\[2\] KeyboardDecoder:u5\|lwasdPressed\[2\] 15.192 ns register " "Info: tco from clock \"fclk\" to destination pin \"wasd\[2\]\" through register \"KeyboardDecoder:u5\|lwasdPressed\[2\]\" is 15.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 7.089 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to source register is 7.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.970 ns) 3.379 ns Keyboard:u0\|loe 2 REG LCFF_X3_Y21_N5 1 " "Info: 2: + IC(1.309 ns) + CELL(0.970 ns) = 3.379 ns; Loc. = LCFF_X3_Y21_N5; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.279 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.000 ns) 4.933 ns Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.554 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.666 ns) 7.089 ns KeyboardDecoder:u5\|lwasdPressed\[2\] 4 REG LCFF_X20_Y3_N21 2 " "Info: 4: + IC(1.490 ns) + CELL(0.666 ns) = 7.089 ns; Loc. = LCFF_X20_Y3_N21; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.156 ns" { Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.60 % ) " "Info: Total cell delay = 2.736 ns ( 38.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.353 ns ( 61.40 % ) " "Info: Total interconnect delay = 4.353 ns ( 61.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.089 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.089 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} KeyboardDecoder:u5|lwasdPressed[2] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.490ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.799 ns + Longest register pin " "Info: + Longest register to pin delay is 7.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KeyboardDecoder:u5\|lwasdPressed\[2\] 1 REG LCFF_X20_Y3_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N21; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.573 ns) + CELL(3.226 ns) 7.799 ns wasd\[2\] 2 PIN PIN_AD22 0 " "Info: 2: + IC(4.573 ns) + CELL(3.226 ns) = 7.799 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'wasd\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] wasd[2] } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 41.36 % ) " "Info: Total cell delay = 3.226 ns ( 41.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.573 ns ( 58.64 % ) " "Info: Total interconnect delay = 4.573 ns ( 58.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] wasd[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] {} wasd[2] {} } { 0.000ns 4.573ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.089 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.089 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} KeyboardDecoder:u5|lwasdPressed[2] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.490ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] wasd[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] {} wasd[2] {} } { 0.000ns 4.573ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Keyboard:u0\|data datain fclk -4.651 ns register " "Info: th for register \"Keyboard:u0\|data\" (data pin = \"datain\", clock pin = \"fclk\") is -4.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.328 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|data 3 REG LCFF_X4_Y21_N3 12 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N3; Fanout = 12; REG Node = 'Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.285 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'datain'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.901 ns) + CELL(0.460 ns) 8.285 ns Keyboard:u0\|data 2 REG LCFF_X4_Y21_N3 12 " "Info: 2: + IC(6.901 ns) + CELL(0.460 ns) = 8.285 ns; Loc. = LCFF_X4_Y21_N3; Fanout = 12; REG Node = 'Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.361 ns" { datain Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 16.70 % ) " "Info: Total cell delay = 1.384 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.901 ns ( 83.30 % ) " "Info: Total interconnect delay = 6.901 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.285 ns" { datain Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.285 ns" { datain {} datain~combout {} Keyboard:u0|data {} } { 0.000ns 0.000ns 6.901ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.285 ns" { datain Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.285 ns" { datain {} datain~combout {} Keyboard:u0|data {} } { 0.000ns 0.000ns 6.901ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 11:13:51 2017 " "Info: Processing ended: Tue May 16 11:13:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Info: Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
