sim:/mips4712_tb/input_sw sim:/mips4712_tb/clk sim:/mips4712_tb/reset sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/address sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/output sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/sram_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_en sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/read_en sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/outport_output sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/address sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/output sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/sram_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_en sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/read_en sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/outport_output sim:/mips4712_tb/UUT/datapathcircuit/registerfile/rd_addr0 sim:/mips4712_tb/UUT/datapathcircuit/registerfile/rd_addr1 sim:/mips4712_tb/UUT/datapathcircuit/registerfile/PC_4 sim:/mips4712_tb/UUT/datapathcircuit/registerfile/JumpAndLink sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_addr sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_data sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_en sim:/mips4712_tb/UUT/datapathcircuit/registerfilerega/output sim:/mips4712_tb/UUT/datapathcircuit/registerfileregb/output sim:/mips4712_tb/UUT/datapathcircuit/registerfile/rd_addr0 sim:/mips4712_tb/UUT/datapathcircuit/registerfile/rd_addr1 sim:/mips4712_tb/UUT/datapathcircuit/registerfile/PC_4 sim:/mips4712_tb/UUT/datapathcircuit/registerfile/JumpAndLink sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_addr sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_data sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_en sim:/mips4712_tb/UUT/datapathcircuit/registerfilerega/output sim:/mips4712_tb/UUT/datapathcircuit/registerfileregb/output sim:/mips4712_tb/UUT/datapathcircuit/alu/A sim:/mips4712_tb/UUT/datapathcircuit/alu/B sim:/mips4712_tb/UUT/datapathcircuit/alu/branch_taken sim:/mips4712_tb/UUT/datapathcircuit/alu/result sim:/mips4712_tb/UUT/datapathcircuit/alu/A sim:/mips4712_tb/UUT/datapathcircuit/alu/B sim:/mips4712_tb/UUT/datapathcircuit/alu/branch_taken sim:/mips4712_tb/UUT/datapathcircuit/alu/result sim:/mips4712_tb/UUT/datapathcircuit/hiregister/enable sim:/mips4712_tb/UUT/datapathcircuit/hiregister/input sim:/mips4712_tb/UUT/datapathcircuit/hiregister/output sim:/mips4712_tb/UUT/datapathcircuit/hiregister/reset sim:/mips4712_tb/UUT/datapathcircuit/hiregister/enable sim:/mips4712_tb/UUT/datapathcircuit/hiregister/input sim:/mips4712_tb/UUT/datapathcircuit/hiregister/output sim:/mips4712_tb/UUT/datapathcircuit/hiregister/reset sim:/mips4712_tb/UUT/datapathcircuit/loregister/enable sim:/mips4712_tb/UUT/datapathcircuit/loregister/input sim:/mips4712_tb/UUT/datapathcircuit/loregister/output sim:/mips4712_tb/UUT/datapathcircuit/loregister/reset sim:/mips4712_tb/UUT/datapathcircuit/loregister/enable sim:/mips4712_tb/UUT/datapathcircuit/loregister/input sim:/mips4712_tb/UUT/datapathcircuit/loregister/output sim:/mips4712_tb/UUT/datapathcircuit/loregister/reset sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/output sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/enable sim:/mips4712_tb/UUT/datapathcircuit/aluresultmux/s sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/output sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/enable sim:/mips4712_tb/UUT/datapathcircuit/aluresultmux/s sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/op_select sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/aluop sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/op_select sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/aluop sim:/mips4712_tb/UUT/datapathcircuit/programcounter/output sim:/mips4712_tb/UUT/datapathcircuit/programcounter/input sim:/mips4712_tb/UUT/datapathcircuit/programcountermux/s sim:/mips4712_tb/UUT/datapathcircuit/programcounter/output sim:/mips4712_tb/UUT/datapathcircuit/programcounter/input sim:/mips4712_tb/UUT/datapathcircuit/programcountermux/s sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/input sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/instructiontype sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/irwrite sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg1 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg2 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/shiftlefttwo sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/signextend sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/write_register sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/input sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/instructiontype sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/irwrite sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg1 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg2 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/shiftlefttwo sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/signextend sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/write_register sim:/mips4712_tb/UUT/controllercircuit/state sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/enable sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/input sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/output sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/reset sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/enable sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/input sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/output sim:/mips4712_tb/UUT/datapathcircuit/memorydataregister/reset sim:/mips4712_tb/UUT/controllercircuit/instruction_type sim:/mips4712_tb/UUT/controllercircuit/ir sim:/mips4712_tb/UUT/controllercircuit/pcwritecond sim:/mips4712_tb/UUT/controllercircuit/lord sim:/mips4712_tb/UUT/controllercircuit/memread sim:/mips4712_tb/UUT/controllercircuit/memwrite sim:/mips4712_tb/UUT/controllercircuit/memtoreg sim:/mips4712_tb/UUT/controllercircuit/irwrite sim:/mips4712_tb/UUT/controllercircuit/pcwrite sim:/mips4712_tb/UUT/controllercircuit/jal sim:/mips4712_tb/UUT/controllercircuit/issigned sim:/mips4712_tb/UUT/controllercircuit/pcsource sim:/mips4712_tb/UUT/controllercircuit/aluop sim:/mips4712_tb/UUT/controllercircuit/alusrcb sim:/mips4712_tb/UUT/controllercircuit/alusrca sim:/mips4712_tb/UUT/controllercircuit/regwrite sim:/mips4712_tb/UUT/controllercircuit/regdst sim:/mips4712_tb/UUT/controllercircuit/aluoutput_en sim:/mips4712_tb/UUT/controllercircuit/reset sim:/mips4712_tb/UUT/controllercircuit/state sim:/mips4712_tb/UUT/controllercircuit/instruction_type sim:/mips4712_tb/UUT/controllercircuit/instruction_type sim:/mips4712_tb/UUT/controllercircuit/ir sim:/mips4712_tb/UUT/controllercircuit/pcwritecond sim:/mips4712_tb/UUT/controllercircuit/lord sim:/mips4712_tb/UUT/controllercircuit/memread sim:/mips4712_tb/UUT/controllercircuit/memwrite sim:/mips4712_tb/UUT/controllercircuit/memtoreg sim:/mips4712_tb/UUT/controllercircuit/irwrite sim:/mips4712_tb/UUT/controllercircuit/pcwrite sim:/mips4712_tb/UUT/controllercircuit/jal sim:/mips4712_tb/UUT/controllercircuit/issigned sim:/mips4712_tb/UUT/controllercircuit/pcsource sim:/mips4712_tb/UUT/controllercircuit/aluop sim:/mips4712_tb/UUT/controllercircuit/alusrcb sim:/mips4712_tb/UUT/controllercircuit/alusrca sim:/mips4712_tb/UUT/controllercircuit/regwrite sim:/mips4712_tb/UUT/controllercircuit/regdst sim:/mips4712_tb/UUT/controllercircuit/aluoutput_en sim:/mips4712_tb/UUT/controllercircuit/reset sim:/mips4712_tb/UUT/controllercircuit/state sim:/mips4712_tb/UUT/controllercircuit/instruction_type sim:/mips4712_tb/UUT/controllercircuit/state 