{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:07:01 2016 " "Info: Processing started: Wed Nov 02 14:07:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappybird -c flappybird " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cleanbtn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cleanbtn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cleanbtn-cleanbtn_arc " "Info: Found design unit 1: cleanbtn-cleanbtn_arc" {  } { { "cleanbtn.vhd" "" { Text "G:/flappybird5.0/cleanbtn.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cleanbtn " "Info: Found entity 1: cleanbtn" {  } { { "cleanbtn.vhd" "" { Text "G:/flappybird5.0/cleanbtn.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk-div_arc " "Info: Found design unit 1: div_clk-div_arc" {  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Info: Found entity 1: div_clk" {  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_position.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bird_position.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird_position-bird_position_arc " "Info: Found design unit 1: bird_position-bird_position_arc" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bird_position " "Info: Found entity 1: bird_position" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_3-clk_3_arc " "Info: Found design unit 1: clk_3-clk_3_arc" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_3 " "Info: Found entity 1: clk_3" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_clk1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk1-div_arc " "Info: Found design unit 1: div_clk1-div_arc" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_clk1 " "Info: Found entity 1: div_clk1" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_clk3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk3-div_arc " "Info: Found design unit 1: div_clk3-div_arc" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_clk3 " "Info: Found entity 1: div_clk3" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flappybird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flappybird-flappy_bird_arc " "Info: Found design unit 1: flappybird-flappy_bird_arc" {  } { { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flappybird " "Info: Found entity 1: flappybird" {  } { { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_move-pipe_move_arc " "Info: Found design unit 1: pipe_move-pipe_move_arc" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pipe_move " "Info: Found entity 1: pipe_move" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_1-seg7_1_arc " "Info: Found design unit 1: seg7_1-seg7_1_arc" {  } { { "seg7_1.vhd" "" { Text "G:/flappybird5.0/seg7_1.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7_1 " "Info: Found entity 1: seg7_1" {  } { { "seg7_1.vhd" "" { Text "G:/flappybird5.0/seg7_1.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_clk4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk4-div_arc " "Info: Found design unit 1: div_clk4-div_arc" {  } { { "div_clk4.vhd" "" { Text "G:/flappybird5.0/div_clk4.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_clk4 " "Info: Found entity 1: div_clk4" {  } { { "div_clk4.vhd" "" { Text "G:/flappybird5.0/div_clk4.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_select.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mode_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_select-mode_select_arc " "Info: Found design unit 1: mode_select-mode_select_arc" {  } { { "mode_select.vhd" "" { Text "G:/flappybird5.0/mode_select.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mode_select " "Info: Found entity 1: mode_select" {  } { { "mode_select.vhd" "" { Text "G:/flappybird5.0/mode_select.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_position2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bird_position2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird_position2-bird_position_arc " "Info: Found design unit 1: bird_position2-bird_position_arc" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bird_position2 " "Info: Found entity 1: bird_position2" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappybird " "Info: Elaborating entity \"flappybird\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:u0 " "Info: Elaborating entity \"div_clk\" for hierarchy \"div_clk:u0\"" {  } { { "flappybird.vhd" "u0" { Text "G:/flappybird5.0/flappybird.vhd" 264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1_sig div_clk.vhd(35) " "Warning (10492): VHDL Process Statement warning at div_clk.vhd(35): signal \"clk_1_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk3 div_clk3:u1 " "Info: Elaborating entity \"div_clk3\" for hierarchy \"div_clk3:u1\"" {  } { { "flappybird.vhd" "u1" { Text "G:/flappybird5.0/flappybird.vhd" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_3_sig div_clk3.vhd(52) " "Warning (10492): VHDL Process Statement warning at div_clk3.vhd(52): signal \"clk_3_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_3 clk_3:u2 " "Info: Elaborating entity \"clk_3\" for hierarchy \"clk_3:u2\"" {  } { { "flappybird.vhd" "u2" { Text "G:/flappybird5.0/flappybird.vhd" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_3.vhd(35) " "Warning (10492): VHDL Process Statement warning at clk_3.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_1_sig clk_3.vhd(47) " "Warning (10492): VHDL Process Statement warning at clk_3.vhd(47): signal \"flag_1_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_move pipe_move:u3 " "Info: Elaborating entity \"pipe_move\" for hierarchy \"pipe_move:u3\"" {  } { { "flappybird.vhd" "u3" { Text "G:/flappybird5.0/flappybird.vhd" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "random1 pipe_move.vhd(43) " "Warning (10540): VHDL Signal Declaration warning at pipe_move.vhd(43): used explicit default value for signal \"random1\" because signal was never assigned a value" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_over_sig pipe_move.vhd(79) " "Warning (10492): VHDL Process Statement warning at pipe_move.vhd(79): signal \"game_over_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_over_sig2 pipe_move.vhd(80) " "Warning (10492): VHDL Process Statement warning at pipe_move.vhd(80): signal \"game_over_sig2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_sig2 pipe_move.vhd(81) " "Warning (10492): VHDL Process Statement warning at pipe_move.vhd(81): signal \"score_sig2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_sig pipe_move.vhd(82) " "Warning (10492): VHDL Process Statement warning at pipe_move.vhd(82): signal \"score_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk1 div_clk1:u4 " "Info: Elaborating entity \"div_clk1\" for hierarchy \"div_clk1:u4\"" {  } { { "flappybird.vhd" "u4" { Text "G:/flappybird5.0/flappybird.vhd" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1_sig div_clk1.vhd(37) " "Warning (10492): VHDL Process Statement warning at div_clk1.vhd(37): signal \"clk_1_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1_sig div_clk1.vhd(38) " "Warning (10492): VHDL Process Statement warning at div_clk1.vhd(38): signal \"clk_1_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_position bird_position:u5 " "Info: Elaborating entity \"bird_position\" for hierarchy \"bird_position:u5\"" {  } { { "flappybird.vhd" "u5" { Text "G:/flappybird5.0/flappybird.vhd" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset bird_position.vhd(48) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(48): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_p_x bird_position.vhd(51) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(51): signal \"position_p_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_n_x bird_position.vhd(52) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(52): signal \"position_n_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_p bird_position.vhd(54) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(54): signal \"position_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_n bird_position.vhd(55) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(55): signal \"position_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 bird_position.vhd(58) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(58): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 bird_position.vhd(65) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(65): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 bird_position.vhd(72) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(72): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn_left bird_position.vhd(72) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(72): signal \"btn_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 bird_position.vhd(79) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(79): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn_right bird_position.vhd(79) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(79): signal \"btn_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_p bird_position.vhd(85) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(85): signal \"position_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_n bird_position.vhd(86) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(86): signal \"position_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_p_x bird_position.vhd(87) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(87): signal \"position_p_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_n_x bird_position.vhd(88) " "Warning (10492): VHDL Process Statement warning at bird_position.vhd(88): signal \"position_n_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_1 seg7_1:u6 " "Info: Elaborating entity \"seg7_1\" for hierarchy \"seg7_1:u6\"" {  } { { "flappybird.vhd" "u6" { Text "G:/flappybird5.0/flappybird.vhd" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_select mode_select:u7 " "Info: Elaborating entity \"mode_select\" for hierarchy \"mode_select:u7\"" {  } { { "flappybird.vhd" "u7" { Text "G:/flappybird5.0/flappybird.vhd" 271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw7 mode_select.vhd(40) " "Warning (10492): VHDL Process Statement warning at mode_select.vhd(40): signal \"sw7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode_select.vhd" "" { Text "G:/flappybird5.0/mode_select.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw6 mode_select.vhd(40) " "Warning (10492): VHDL Process Statement warning at mode_select.vhd(40): signal \"sw6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode_select.vhd" "" { Text "G:/flappybird5.0/mode_select.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_position2 bird_position2:u8 " "Info: Elaborating entity \"bird_position2\" for hierarchy \"bird_position2:u8\"" {  } { { "flappybird.vhd" "u8" { Text "G:/flappybird5.0/flappybird.vhd" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset bird_position2.vhd(35) " "Warning (10492): VHDL Process Statement warning at bird_position2.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_p bird_position2.vhd(37) " "Warning (10492): VHDL Process Statement warning at bird_position2.vhd(37): signal \"position_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_n bird_position2.vhd(38) " "Warning (10492): VHDL Process Statement warning at bird_position2.vhd(38): signal \"position_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 bird_position2.vhd(41) " "Warning (10492): VHDL Process Statement warning at bird_position2.vhd(41): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 bird_position2.vhd(48) " "Warning (10492): VHDL Process Statement warning at bird_position2.vhd(48): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_p bird_position2.vhd(64) " "Warning (10492): VHDL Process Statement warning at bird_position2.vhd(64): signal \"position_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_n bird_position2.vhd(65) " "Warning (10492): VHDL Process Statement warning at bird_position2.vhd(65): signal \"position_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "random.vhd 2 1 " "Warning: Using design file random.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-random_arc " "Info: Found design unit 1: random-random_arc" {  } { { "random.vhd" "" { Text "G:/flappybird5.0/random.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 random " "Info: Found entity 1: random" {  } { { "random.vhd" "" { Text "G:/flappybird5.0/random.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:u9 " "Info: Elaborating entity \"random\" for hierarchy \"random:u9\"" {  } { { "flappybird.vhd" "u9" { Text "G:/flappybird5.0/flappybird.vhd" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random_sig random.vhd(41) " "Warning (10492): VHDL Process Statement warning at random.vhd(41): signal \"random_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "random.vhd" "" { Text "G:/flappybird5.0/random.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cleanbtn cleanbtn:u10 " "Info: Elaborating entity \"cleanbtn\" for hierarchy \"cleanbtn:u10\"" {  } { { "flappybird.vhd" "u10" { Text "G:/flappybird5.0/flappybird.vhd" 274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } } { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 58 -1 0 } } { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 41 -1 0 } } { "bird_position.vhd" "" { Text "G:/flappybird5.0/bird_position.vhd" 72 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipe_move:u3\|random\[16\]\[0\] " "Info: Register \"pipe_move:u3\|random\[16\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipe_move:u3\|random\[16\]\[1\] " "Info: Register \"pipe_move:u3\|random\[16\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipe_move:u3\|random\[16\]\[2\] " "Info: Register \"pipe_move:u3\|random\[16\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "845 " "Info: Implemented 845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "793 " "Info: Implemented 793 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:08:07 2016 " "Info: Processing ended: Wed Nov 02 14:08:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:08:18 2016 " "Info: Processing started: Wed Nov 02 14:08:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "flappybird EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"flappybird\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clk:u0\|clk_1_sig Global clock " "Info: Automatically promoted some destinations of signal \"div_clk:u0\|clk_1_sig\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clk:u0\|clk_1_sig " "Info: Destination \"div_clk:u0\|clk_1_sig\" may be non-global or may not use global clock" {  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clk1:u4\|clk_1_sig Global clock " "Info: Automatically promoted some destinations of signal \"div_clk1:u4\|clk_1_sig\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clk1:u4\|clk_1_sig " "Info: Destination \"div_clk1:u4\|clk_1_sig\" may be non-global or may not use global clock" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 31 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clk3:u1\|clk_3_sig Global clock " "Info: Automatically promoted some destinations of signal \"div_clk3:u1\|clk_3_sig\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clk3:u1\|clk_3_sig " "Info: Destination \"div_clk3:u1\|clk_3_sig\" may be non-global or may not use global clock" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_left2 " "Warning: Node \"btn_left2\" is assigned to location or region, but does not exist in design" {  } { { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_left2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_right2 " "Warning: Node \"btn_right2\" is assigned to location or region, but does not exist in design" {  } { { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_right2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "30.569 ns register register " "Info: Estimated most critical path is register to register delay of 30.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_3:u2\|flag_1_sig\[0\] 1 REG LAB_X14_Y7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y7; Fanout = 18; REG Node = 'clk_3:u2\|flag_1_sig\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.740 ns) 1.359 ns pipe_move:u3\|LessThan0~0 2 COMB LAB_X14_Y7 6 " "Info: 2: + IC(0.619 ns) + CELL(0.740 ns) = 1.359 ns; Loc. = LAB_X14_Y7; Fanout = 6; COMB Node = 'pipe_move:u3\|LessThan0~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { clk_3:u2|flag_1_sig[0] pipe_move:u3|LessThan0~0 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 2.542 ns pipe_move:u3\|G_sig~18 3 COMB LAB_X14_Y7 8 " "Info: 3: + IC(0.983 ns) + CELL(0.200 ns) = 2.542 ns; Loc. = LAB_X14_Y7; Fanout = 8; COMB Node = 'pipe_move:u3\|G_sig~18'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|LessThan0~0 pipe_move:u3|G_sig~18 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.740 ns) 4.791 ns pipe_move:u3\|G_sig~24 4 COMB LAB_X10_Y7 7 " "Info: 4: + IC(1.509 ns) + CELL(0.740 ns) = 4.791 ns; Loc. = LAB_X10_Y7; Fanout = 7; COMB Node = 'pipe_move:u3\|G_sig~24'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { pipe_move:u3|G_sig~18 pipe_move:u3|G_sig~24 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.740 ns) 6.373 ns pipe_move:u3\|G_sig~114 5 COMB LAB_X11_Y7 1 " "Info: 5: + IC(0.842 ns) + CELL(0.740 ns) = 6.373 ns; Loc. = LAB_X11_Y7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~114'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pipe_move:u3|G_sig~24 pipe_move:u3|G_sig~114 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.200 ns) 8.699 ns pipe_move:u3\|G_sig~115 6 COMB LAB_X12_Y8 1 " "Info: 6: + IC(2.126 ns) + CELL(0.200 ns) = 8.699 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~115'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 9.882 ns pipe_move:u3\|G_sig~116 7 COMB LAB_X12_Y8 1 " "Info: 7: + IC(0.983 ns) + CELL(0.200 ns) = 9.882 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~116'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 11.065 ns pipe_move:u3\|G_sig~117 8 COMB LAB_X12_Y8 1 " "Info: 8: + IC(0.269 ns) + CELL(0.914 ns) = 11.065 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~117'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 12.248 ns pipe_move:u3\|G_sig~118 9 COMB LAB_X12_Y8 1 " "Info: 9: + IC(0.269 ns) + CELL(0.914 ns) = 12.248 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~118'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 13.431 ns pipe_move:u3\|G_sig~119 10 COMB LAB_X12_Y8 1 " "Info: 10: + IC(0.269 ns) + CELL(0.914 ns) = 13.431 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~119'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 14.614 ns pipe_move:u3\|G_sig~120 11 COMB LAB_X12_Y8 1 " "Info: 11: + IC(0.269 ns) + CELL(0.914 ns) = 14.614 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~120'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 15.797 ns pipe_move:u3\|G_sig~121 12 COMB LAB_X12_Y8 1 " "Info: 12: + IC(0.269 ns) + CELL(0.914 ns) = 15.797 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~121'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.914 ns) 17.403 ns pipe_move:u3\|G_sig~122 13 COMB LAB_X11_Y8 1 " "Info: 13: + IC(0.692 ns) + CELL(0.914 ns) = 17.403 ns; Loc. = LAB_X11_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~122'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~122 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 18.586 ns pipe_move:u3\|G_sig~123 14 COMB LAB_X11_Y8 1 " "Info: 14: + IC(0.269 ns) + CELL(0.914 ns) = 18.586 ns; Loc. = LAB_X11_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~123'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~122 pipe_move:u3|G_sig~123 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 19.769 ns pipe_move:u3\|G_sig~124 15 COMB LAB_X11_Y8 1 " "Info: 15: + IC(0.269 ns) + CELL(0.914 ns) = 19.769 ns; Loc. = LAB_X11_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~124'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~123 pipe_move:u3|G_sig~124 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 20.952 ns pipe_move:u3\|G_sig~125 16 COMB LAB_X11_Y8 1 " "Info: 16: + IC(0.269 ns) + CELL(0.914 ns) = 20.952 ns; Loc. = LAB_X11_Y8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~125'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~124 pipe_move:u3|G_sig~125 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.914 ns) 24.460 ns pipe_move:u3\|G_sig~126 17 COMB LAB_X3_Y7 1 " "Info: 17: + IC(2.594 ns) + CELL(0.914 ns) = 24.460 ns; Loc. = LAB_X3_Y7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~126'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { pipe_move:u3|G_sig~125 pipe_move:u3|G_sig~126 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 25.643 ns pipe_move:u3\|G_sig~127 18 COMB LAB_X3_Y7 1 " "Info: 18: + IC(0.269 ns) + CELL(0.914 ns) = 25.643 ns; Loc. = LAB_X3_Y7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~127'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~126 pipe_move:u3|G_sig~127 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 26.826 ns pipe_move:u3\|G_sig~128 19 COMB LAB_X3_Y7 1 " "Info: 19: + IC(0.269 ns) + CELL(0.914 ns) = 26.826 ns; Loc. = LAB_X3_Y7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~128'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~127 pipe_move:u3|G_sig~128 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 28.009 ns pipe_move:u3\|G_sig~129 20 COMB LAB_X3_Y7 2 " "Info: 20: + IC(0.269 ns) + CELL(0.914 ns) = 28.009 ns; Loc. = LAB_X3_Y7; Fanout = 2; COMB Node = 'pipe_move:u3\|G_sig~129'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~128 pipe_move:u3|G_sig~129 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 29.192 ns pipe_move:u3\|G_sig~133 21 COMB LAB_X3_Y7 1 " "Info: 21: + IC(0.269 ns) + CELL(0.914 ns) = 29.192 ns; Loc. = LAB_X3_Y7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~133'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pipe_move:u3|G_sig~129 pipe_move:u3|G_sig~133 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.280 ns) 30.569 ns pipe_move:u3\|G_sig\[6\] 22 REG LAB_X3_Y7 3 " "Info: 22: + IC(1.097 ns) + CELL(0.280 ns) = 30.569 ns; Loc. = LAB_X3_Y7; Fanout = 3; REG Node = 'pipe_move:u3\|G_sig\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { pipe_move:u3|G_sig~133 pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.896 ns ( 52.00 % ) " "Info: Total cell delay = 15.896 ns ( 52.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.673 ns ( 48.00 % ) " "Info: Total interconnect delay = 14.673 ns ( 48.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.569 ns" { clk_3:u2|flag_1_sig[0] pipe_move:u3|LessThan0~0 pipe_move:u3|G_sig~18 pipe_move:u3|G_sig~24 pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~122 pipe_move:u3|G_sig~123 pipe_move:u3|G_sig~124 pipe_move:u3|G_sig~125 pipe_move:u3|G_sig~126 pipe_move:u3|G_sig~127 pipe_move:u3|G_sig~128 pipe_move:u3|G_sig~129 pipe_move:u3|G_sig~133 pipe_move:u3|G_sig[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "19 2482 " "Info: 19 (of 2482) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Info: Average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/flappybird5.0/flappybird.fit.smsg " "Info: Generated suppressed messages file G:/flappybird5.0/flappybird.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:09:00 2016 " "Info: Processing ended: Wed Nov 02 14:09:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Info: Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:09:14 2016 " "Info: Processing started: Wed Nov 02 14:09:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:09:46 2016 " "Info: Processing ended: Wed Nov 02 14:09:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:10:01 2016 " "Info: Processing started: Wed Nov 02 14:10:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_clk1:u4\|clk_1_sig " "Info: Detected ripple clock \"div_clk1:u4\|clk_1_sig\" as buffer" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 31 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk1:u4\|clk_1_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div_clk3:u1\|clk_3_sig " "Info: Detected ripple clock \"div_clk3:u1\|clk_3_sig\" as buffer" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk3:u1\|clk_3_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div_clk:u0\|clk_1_sig " "Info: Detected ripple clock \"div_clk:u0\|clk_1_sig\" as buffer" {  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk:u0\|clk_1_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_3:u2\|flag_1_sig\[4\] register pipe_move:u3\|G_sig\[6\] 32.17 MHz 31.082 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.17 MHz between source register \"clk_3:u2\|flag_1_sig\[4\]\" and destination register \"pipe_move:u3\|G_sig\[6\]\" (period= 31.082 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.684 ns + Longest register register " "Info: + Longest register to register delay is 24.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_3:u2\|flag_1_sig\[4\] 1 REG LC_X14_Y7_N4 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y7_N4; Fanout = 15; REG Node = 'clk_3:u2\|flag_1_sig\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.511 ns) 1.465 ns pipe_move:u3\|G_sig~17 2 COMB LC_X14_Y7_N5 2 " "Info: 2: + IC(0.954 ns) + CELL(0.511 ns) = 1.465 ns; Loc. = LC_X14_Y7_N5; Fanout = 2; COMB Node = 'pipe_move:u3\|G_sig~17'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { clk_3:u2|flag_1_sig[4] pipe_move:u3|G_sig~17 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 2.743 ns pipe_move:u3\|G_sig~18 3 COMB LC_X14_Y7_N8 8 " "Info: 3: + IC(0.767 ns) + CELL(0.511 ns) = 2.743 ns; Loc. = LC_X14_Y7_N8; Fanout = 8; COMB Node = 'pipe_move:u3\|G_sig~18'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { pipe_move:u3|G_sig~17 pipe_move:u3|G_sig~18 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.200 ns) 4.791 ns pipe_move:u3\|G_sig~24 4 COMB LC_X10_Y7_N0 7 " "Info: 4: + IC(1.848 ns) + CELL(0.200 ns) = 4.791 ns; Loc. = LC_X10_Y7_N0; Fanout = 7; COMB Node = 'pipe_move:u3\|G_sig~24'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { pipe_move:u3|G_sig~18 pipe_move:u3|G_sig~24 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.511 ns) 7.289 ns pipe_move:u3\|G_sig~114 5 COMB LC_X11_Y7_N5 1 " "Info: 5: + IC(1.987 ns) + CELL(0.511 ns) = 7.289 ns; Loc. = LC_X11_Y7_N5; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~114'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { pipe_move:u3|G_sig~24 pipe_move:u3|G_sig~114 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.200 ns) 9.481 ns pipe_move:u3\|G_sig~115 6 COMB LC_X12_Y8_N1 1 " "Info: 6: + IC(1.992 ns) + CELL(0.200 ns) = 9.481 ns; Loc. = LC_X12_Y8_N1; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~115'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.986 ns pipe_move:u3\|G_sig~116 7 COMB LC_X12_Y8_N2 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 9.986 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~116'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.491 ns pipe_move:u3\|G_sig~117 8 COMB LC_X12_Y8_N3 1 " "Info: 8: + IC(0.305 ns) + CELL(0.200 ns) = 10.491 ns; Loc. = LC_X12_Y8_N3; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~117'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.996 ns pipe_move:u3\|G_sig~118 9 COMB LC_X12_Y8_N4 1 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 10.996 ns; Loc. = LC_X12_Y8_N4; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~118'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 11.730 ns pipe_move:u3\|G_sig~119 10 COMB LC_X12_Y8_N5 1 " "Info: 10: + IC(0.534 ns) + CELL(0.200 ns) = 11.730 ns; Loc. = LC_X12_Y8_N5; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~119'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 12.235 ns pipe_move:u3\|G_sig~120 11 COMB LC_X12_Y8_N6 1 " "Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 12.235 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~120'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 12.740 ns pipe_move:u3\|G_sig~121 12 COMB LC_X12_Y8_N7 1 " "Info: 12: + IC(0.305 ns) + CELL(0.200 ns) = 12.740 ns; Loc. = LC_X12_Y8_N7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~121'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.200 ns) 14.155 ns pipe_move:u3\|G_sig~122 13 COMB LC_X11_Y8_N2 1 " "Info: 13: + IC(1.215 ns) + CELL(0.200 ns) = 14.155 ns; Loc. = LC_X11_Y8_N2; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~122'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~122 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.200 ns) 15.087 ns pipe_move:u3\|G_sig~123 14 COMB LC_X11_Y8_N9 1 " "Info: 14: + IC(0.732 ns) + CELL(0.200 ns) = 15.087 ns; Loc. = LC_X11_Y8_N9; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~123'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { pipe_move:u3|G_sig~122 pipe_move:u3|G_sig~123 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 16.017 ns pipe_move:u3\|G_sig~124 15 COMB LC_X11_Y8_N4 1 " "Info: 15: + IC(0.730 ns) + CELL(0.200 ns) = 16.017 ns; Loc. = LC_X11_Y8_N4; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~124'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { pipe_move:u3|G_sig~123 pipe_move:u3|G_sig~124 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 16.751 ns pipe_move:u3\|G_sig~125 16 COMB LC_X11_Y8_N5 1 " "Info: 16: + IC(0.534 ns) + CELL(0.200 ns) = 16.751 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~125'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { pipe_move:u3|G_sig~124 pipe_move:u3|G_sig~125 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.242 ns) + CELL(0.200 ns) 20.193 ns pipe_move:u3\|G_sig~126 17 COMB LC_X3_Y7_N3 1 " "Info: 17: + IC(3.242 ns) + CELL(0.200 ns) = 20.193 ns; Loc. = LC_X3_Y7_N3; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~126'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.442 ns" { pipe_move:u3|G_sig~125 pipe_move:u3|G_sig~126 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 21.126 ns pipe_move:u3\|G_sig~127 18 COMB LC_X3_Y7_N6 1 " "Info: 18: + IC(0.733 ns) + CELL(0.200 ns) = 21.126 ns; Loc. = LC_X3_Y7_N6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~127'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { pipe_move:u3|G_sig~126 pipe_move:u3|G_sig~127 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 21.631 ns pipe_move:u3\|G_sig~128 19 COMB LC_X3_Y7_N7 1 " "Info: 19: + IC(0.305 ns) + CELL(0.200 ns) = 21.631 ns; Loc. = LC_X3_Y7_N7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~128'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~127 pipe_move:u3|G_sig~128 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 22.912 ns pipe_move:u3\|G_sig~129 20 COMB LC_X3_Y7_N4 2 " "Info: 20: + IC(0.770 ns) + CELL(0.511 ns) = 22.912 ns; Loc. = LC_X3_Y7_N4; Fanout = 2; COMB Node = 'pipe_move:u3\|G_sig~129'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { pipe_move:u3|G_sig~128 pipe_move:u3|G_sig~129 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 23.646 ns pipe_move:u3\|G_sig~133 21 COMB LC_X3_Y7_N5 1 " "Info: 21: + IC(0.534 ns) + CELL(0.200 ns) = 23.646 ns; Loc. = LC_X3_Y7_N5; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~133'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { pipe_move:u3|G_sig~129 pipe_move:u3|G_sig~133 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.280 ns) 24.684 ns pipe_move:u3\|G_sig\[6\] 22 REG LC_X3_Y7_N9 3 " "Info: 22: + IC(0.758 ns) + CELL(0.280 ns) = 24.684 ns; Loc. = LC_X3_Y7_N9; Fanout = 3; REG Node = 'pipe_move:u3\|G_sig\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { pipe_move:u3|G_sig~133 pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.524 ns ( 22.38 % ) " "Info: Total cell delay = 5.524 ns ( 22.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.160 ns ( 77.62 % ) " "Info: Total interconnect delay = 19.160 ns ( 77.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.684 ns" { clk_3:u2|flag_1_sig[4] pipe_move:u3|G_sig~17 pipe_move:u3|G_sig~18 pipe_move:u3|G_sig~24 pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~122 pipe_move:u3|G_sig~123 pipe_move:u3|G_sig~124 pipe_move:u3|G_sig~125 pipe_move:u3|G_sig~126 pipe_move:u3|G_sig~127 pipe_move:u3|G_sig~128 pipe_move:u3|G_sig~129 pipe_move:u3|G_sig~133 pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "24.684 ns" { clk_3:u2|flag_1_sig[4] {} pipe_move:u3|G_sig~17 {} pipe_move:u3|G_sig~18 {} pipe_move:u3|G_sig~24 {} pipe_move:u3|G_sig~114 {} pipe_move:u3|G_sig~115 {} pipe_move:u3|G_sig~116 {} pipe_move:u3|G_sig~117 {} pipe_move:u3|G_sig~118 {} pipe_move:u3|G_sig~119 {} pipe_move:u3|G_sig~120 {} pipe_move:u3|G_sig~121 {} pipe_move:u3|G_sig~122 {} pipe_move:u3|G_sig~123 {} pipe_move:u3|G_sig~124 {} pipe_move:u3|G_sig~125 {} pipe_move:u3|G_sig~126 {} pipe_move:u3|G_sig~127 {} pipe_move:u3|G_sig~128 {} pipe_move:u3|G_sig~129 {} pipe_move:u3|G_sig~133 {} pipe_move:u3|G_sig[6] {} } { 0.000ns 0.954ns 0.767ns 1.848ns 1.987ns 1.992ns 0.305ns 0.305ns 0.305ns 0.534ns 0.305ns 0.305ns 1.215ns 0.732ns 0.730ns 0.534ns 3.242ns 0.733ns 0.305ns 0.770ns 0.534ns 0.758ns } { 0.000ns 0.511ns 0.511ns 0.200ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.689 ns - Smallest " "Info: - Smallest clock skew is -5.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X14_Y3_N3 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(0.918 ns) 8.681 ns pipe_move:u3\|G_sig\[6\] 3 REG LC_X3_Y7_N9 3 " "Info: 3: + IC(3.568 ns) + CELL(0.918 ns) = 8.681 ns; Loc. = LC_X3_Y7_N9; Fanout = 3; REG Node = 'pipe_move:u3\|G_sig\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { div_clk:u0|clk_1_sig pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.88 % ) " "Info: Total cell delay = 3.375 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.306 ns ( 61.12 % ) " "Info: Total interconnect delay = 5.306 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G_sig[6] {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.370 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X14_Y3_N3 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(1.294 ns) 9.057 ns div_clk3:u1\|clk_3_sig 3 REG LC_X10_Y4_N0 6 " "Info: 3: + IC(3.568 ns) + CELL(1.294 ns) = 9.057 ns; Loc. = LC_X10_Y4_N0; Fanout = 6; REG Node = 'div_clk3:u1\|clk_3_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.395 ns) + CELL(0.918 ns) 14.370 ns clk_3:u2\|flag_1_sig\[4\] 4 REG LC_X14_Y7_N4 15 " "Info: 4: + IC(4.395 ns) + CELL(0.918 ns) = 14.370 ns; Loc. = LC_X14_Y7_N4; Fanout = 15; REG Node = 'clk_3:u2\|flag_1_sig\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 32.49 % ) " "Info: Total cell delay = 4.669 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.701 ns ( 67.51 % ) " "Info: Total interconnect delay = 9.701 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.370 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.370 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[4] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 4.395ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G_sig[6] {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.370 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.370 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[4] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 4.395ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.684 ns" { clk_3:u2|flag_1_sig[4] pipe_move:u3|G_sig~17 pipe_move:u3|G_sig~18 pipe_move:u3|G_sig~24 pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~122 pipe_move:u3|G_sig~123 pipe_move:u3|G_sig~124 pipe_move:u3|G_sig~125 pipe_move:u3|G_sig~126 pipe_move:u3|G_sig~127 pipe_move:u3|G_sig~128 pipe_move:u3|G_sig~129 pipe_move:u3|G_sig~133 pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "24.684 ns" { clk_3:u2|flag_1_sig[4] {} pipe_move:u3|G_sig~17 {} pipe_move:u3|G_sig~18 {} pipe_move:u3|G_sig~24 {} pipe_move:u3|G_sig~114 {} pipe_move:u3|G_sig~115 {} pipe_move:u3|G_sig~116 {} pipe_move:u3|G_sig~117 {} pipe_move:u3|G_sig~118 {} pipe_move:u3|G_sig~119 {} pipe_move:u3|G_sig~120 {} pipe_move:u3|G_sig~121 {} pipe_move:u3|G_sig~122 {} pipe_move:u3|G_sig~123 {} pipe_move:u3|G_sig~124 {} pipe_move:u3|G_sig~125 {} pipe_move:u3|G_sig~126 {} pipe_move:u3|G_sig~127 {} pipe_move:u3|G_sig~128 {} pipe_move:u3|G_sig~129 {} pipe_move:u3|G_sig~133 {} pipe_move:u3|G_sig[6] {} } { 0.000ns 0.954ns 0.767ns 1.848ns 1.987ns 1.992ns 0.305ns 0.305ns 0.305ns 0.534ns 0.305ns 0.305ns 1.215ns 0.732ns 0.730ns 0.534ns 3.242ns 0.733ns 0.305ns 0.770ns 0.534ns 0.758ns } { 0.000ns 0.511ns 0.511ns 0.200ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 0.280ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G_sig[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G_sig[6] {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.370 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.370 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[4] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 4.395ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 71 " "Warning: Circuit may not operate. Detected 71 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cleanbtn:u10\|btn_temp12 bird_position2:u8\|position_n\[2\] clk 1.905 ns " "Info: Found hold time violation between source  pin or register \"cleanbtn:u10\|btn_temp12\" and destination pin or register \"bird_position2:u8\|position_n\[2\]\" for clock \"clk\" (Hold time is 1.905 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.111 ns + Largest " "Info: + Largest clock skew is 5.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.792 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X14_Y3_N3 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(1.294 ns) 9.057 ns div_clk1:u4\|clk_1_sig 3 REG LC_X12_Y4_N6 16 " "Info: 3: + IC(3.568 ns) + CELL(1.294 ns) = 9.057 ns; Loc. = LC_X12_Y4_N6; Fanout = 16; REG Node = 'div_clk1:u4\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { div_clk:u0|clk_1_sig div_clk1:u4|clk_1_sig } "NODE_NAME" } } { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.817 ns) + CELL(0.918 ns) 13.792 ns bird_position2:u8\|position_n\[2\] 4 REG LC_X4_Y9_N2 7 " "Info: 4: + IC(3.817 ns) + CELL(0.918 ns) = 13.792 ns; Loc. = LC_X4_Y9_N2; Fanout = 7; REG Node = 'bird_position2:u8\|position_n\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.735 ns" { div_clk1:u4|clk_1_sig bird_position2:u8|position_n[2] } "NODE_NAME" } } { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.85 % ) " "Info: Total cell delay = 4.669 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.123 ns ( 66.15 % ) " "Info: Total interconnect delay = 9.123 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.792 ns" { clk div_clk:u0|clk_1_sig div_clk1:u4|clk_1_sig bird_position2:u8|position_n[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.792 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk1:u4|clk_1_sig {} bird_position2:u8|position_n[2] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 3.817ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X14_Y3_N3 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(0.918 ns) 8.681 ns cleanbtn:u10\|btn_temp12 3 REG LC_X5_Y10_N9 2 " "Info: 3: + IC(3.568 ns) + CELL(0.918 ns) = 8.681 ns; Loc. = LC_X5_Y10_N9; Fanout = 2; REG Node = 'cleanbtn:u10\|btn_temp12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { div_clk:u0|clk_1_sig cleanbtn:u10|btn_temp12 } "NODE_NAME" } } { "cleanbtn.vhd" "" { Text "G:/flappybird5.0/cleanbtn.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.88 % ) " "Info: Total cell delay = 3.375 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.306 ns ( 61.12 % ) " "Info: Total interconnect delay = 5.306 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig cleanbtn:u10|btn_temp12 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} cleanbtn:u10|btn_temp12 {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.792 ns" { clk div_clk:u0|clk_1_sig div_clk1:u4|clk_1_sig bird_position2:u8|position_n[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.792 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk1:u4|clk_1_sig {} bird_position2:u8|position_n[2] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 3.817ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig cleanbtn:u10|btn_temp12 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} cleanbtn:u10|btn_temp12 {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "cleanbtn.vhd" "" { Text "G:/flappybird5.0/cleanbtn.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.051 ns - Shortest register register " "Info: - Shortest register to register delay is 3.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cleanbtn:u10\|btn_temp12 1 REG LC_X5_Y10_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y10_N9; Fanout = 2; REG Node = 'cleanbtn:u10\|btn_temp12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cleanbtn:u10|btn_temp12 } "NODE_NAME" } } { "cleanbtn.vhd" "" { Text "G:/flappybird5.0/cleanbtn.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(1.061 ns) 3.051 ns bird_position2:u8\|position_n\[2\] 2 REG LC_X4_Y9_N2 7 " "Info: 2: + IC(1.990 ns) + CELL(1.061 ns) = 3.051 ns; Loc. = LC_X4_Y9_N2; Fanout = 7; REG Node = 'bird_position2:u8\|position_n\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.051 ns" { cleanbtn:u10|btn_temp12 bird_position2:u8|position_n[2] } "NODE_NAME" } } { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 34.78 % ) " "Info: Total cell delay = 1.061 ns ( 34.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.990 ns ( 65.22 % ) " "Info: Total interconnect delay = 1.990 ns ( 65.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.051 ns" { cleanbtn:u10|btn_temp12 bird_position2:u8|position_n[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.051 ns" { cleanbtn:u10|btn_temp12 {} bird_position2:u8|position_n[2] {} } { 0.000ns 1.990ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "bird_position2.vhd" "" { Text "G:/flappybird5.0/bird_position2.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.792 ns" { clk div_clk:u0|clk_1_sig div_clk1:u4|clk_1_sig bird_position2:u8|position_n[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.792 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk1:u4|clk_1_sig {} bird_position2:u8|position_n[2] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 3.817ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig cleanbtn:u10|btn_temp12 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} cleanbtn:u10|btn_temp12 {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.051 ns" { cleanbtn:u10|btn_temp12 bird_position2:u8|position_n[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.051 ns" { cleanbtn:u10|btn_temp12 {} bird_position2:u8|position_n[2] {} } { 0.000ns 1.990ns } { 0.000ns 1.061ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pipe_move:u3\|count_s1\[3\] sw7 clk 1.692 ns register " "Info: tsu for register \"pipe_move:u3\|count_s1\[3\]\" (data pin = \"sw7\", clock pin = \"clk\") is 1.692 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.040 ns + Longest pin register " "Info: + Longest pin to register delay is 10.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw7 1 PIN PIN_125 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 33; PIN Node = 'sw7'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw7 } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.169 ns) + CELL(0.200 ns) 5.501 ns pipe_move:u3\|count_s1\[1\]~12 2 COMB LC_X8_Y9_N2 1 " "Info: 2: + IC(4.169 ns) + CELL(0.200 ns) = 5.501 ns; Loc. = LC_X8_Y9_N2; Fanout = 1; COMB Node = 'pipe_move:u3\|count_s1\[1\]~12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { sw7 pipe_move:u3|count_s1[1]~12 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.006 ns pipe_move:u3\|count_s1\[1\]~13 3 COMB LC_X8_Y9_N3 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 6.006 ns; Loc. = LC_X8_Y9_N3; Fanout = 1; COMB Node = 'pipe_move:u3\|count_s1\[1\]~13'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|count_s1[1]~12 pipe_move:u3|count_s1[1]~13 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.200 ns) 6.945 ns pipe_move:u3\|count_s1\[1\]~14 4 COMB LC_X8_Y9_N0 3 " "Info: 4: + IC(0.739 ns) + CELL(0.200 ns) = 6.945 ns; Loc. = LC_X8_Y9_N0; Fanout = 3; COMB Node = 'pipe_move:u3\|count_s1\[1\]~14'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { pipe_move:u3|count_s1[1]~13 pipe_move:u3|count_s1[1]~14 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.450 ns pipe_move:u3\|count_s1\[1\]~16 5 COMB LC_X8_Y9_N1 5 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 7.450 ns; Loc. = LC_X8_Y9_N1; Fanout = 5; COMB Node = 'pipe_move:u3\|count_s1\[1\]~16'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|count_s1[1]~14 pipe_move:u3|count_s1[1]~16 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(1.908 ns) 10.040 ns pipe_move:u3\|count_s1\[3\] 6 REG LC_X8_Y9_N8 8 " "Info: 6: + IC(0.682 ns) + CELL(1.908 ns) = 10.040 ns; Loc. = LC_X8_Y9_N8; Fanout = 8; REG Node = 'pipe_move:u3\|count_s1\[3\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { pipe_move:u3|count_s1[1]~16 pipe_move:u3|count_s1[3] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.840 ns ( 38.25 % ) " "Info: Total cell delay = 3.840 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 61.75 % ) " "Info: Total interconnect delay = 6.200 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.040 ns" { sw7 pipe_move:u3|count_s1[1]~12 pipe_move:u3|count_s1[1]~13 pipe_move:u3|count_s1[1]~14 pipe_move:u3|count_s1[1]~16 pipe_move:u3|count_s1[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.040 ns" { sw7 {} sw7~combout {} pipe_move:u3|count_s1[1]~12 {} pipe_move:u3|count_s1[1]~13 {} pipe_move:u3|count_s1[1]~14 {} pipe_move:u3|count_s1[1]~16 {} pipe_move:u3|count_s1[3] {} } { 0.000ns 0.000ns 4.169ns 0.305ns 0.739ns 0.305ns 0.682ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X14_Y3_N3 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(0.918 ns) 8.681 ns pipe_move:u3\|count_s1\[3\] 3 REG LC_X8_Y9_N8 8 " "Info: 3: + IC(3.568 ns) + CELL(0.918 ns) = 8.681 ns; Loc. = LC_X8_Y9_N8; Fanout = 8; REG Node = 'pipe_move:u3\|count_s1\[3\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { div_clk:u0|clk_1_sig pipe_move:u3|count_s1[3] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.88 % ) " "Info: Total cell delay = 3.375 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.306 ns ( 61.12 % ) " "Info: Total interconnect delay = 5.306 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|count_s1[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|count_s1[3] {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.040 ns" { sw7 pipe_move:u3|count_s1[1]~12 pipe_move:u3|count_s1[1]~13 pipe_move:u3|count_s1[1]~14 pipe_move:u3|count_s1[1]~16 pipe_move:u3|count_s1[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.040 ns" { sw7 {} sw7~combout {} pipe_move:u3|count_s1[1]~12 {} pipe_move:u3|count_s1[1]~13 {} pipe_move:u3|count_s1[1]~14 {} pipe_move:u3|count_s1[1]~16 {} pipe_move:u3|count_s1[3] {} } { 0.000ns 0.000ns 4.169ns 0.305ns 0.739ns 0.305ns 0.682ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 1.908ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|count_s1[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|count_s1[3] {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk G\[5\] pipe_move:u3\|G\[5\] 14.746 ns register " "Info: tco from clock \"clk\" to destination pin \"G\[5\]\" through register \"pipe_move:u3\|G\[5\]\" is 14.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X14_Y3_N3 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(0.918 ns) 8.681 ns pipe_move:u3\|G\[5\] 3 REG LC_X12_Y7_N8 1 " "Info: 3: + IC(3.568 ns) + CELL(0.918 ns) = 8.681 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; REG Node = 'pipe_move:u3\|G\[5\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { div_clk:u0|clk_1_sig pipe_move:u3|G[5] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.88 % ) " "Info: Total cell delay = 3.375 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.306 ns ( 61.12 % ) " "Info: Total interconnect delay = 5.306 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G[5] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G[5] {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.689 ns + Longest register pin " "Info: + Longest register to pin delay is 5.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipe_move:u3\|G\[5\] 1 REG LC_X12_Y7_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; REG Node = 'pipe_move:u3\|G\[5\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_move:u3|G[5] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.367 ns) + CELL(2.322 ns) 5.689 ns G\[5\] 2 PIN PIN_40 0 " "Info: 2: + IC(3.367 ns) + CELL(2.322 ns) = 5.689 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'G\[5\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { pipe_move:u3|G[5] G[5] } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 40.82 % ) " "Info: Total cell delay = 2.322 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.367 ns ( 59.18 % ) " "Info: Total interconnect delay = 3.367 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { pipe_move:u3|G[5] G[5] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.689 ns" { pipe_move:u3|G[5] {} G[5] {} } { 0.000ns 3.367ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G[5] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G[5] {} } { 0.000ns 0.000ns 1.738ns 3.568ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { pipe_move:u3|G[5] G[5] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.689 ns" { pipe_move:u3|G[5] {} G[5] {} } { 0.000ns 3.367ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clk_3:u2\|flag_1_sig\[0\] pause clk 7.133 ns register " "Info: th for register \"clk_3:u2\|flag_1_sig\[0\]\" (data pin = \"pause\", clock pin = \"clk\") is 7.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.370 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X14_Y3_N3 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N3; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.568 ns) + CELL(1.294 ns) 9.057 ns div_clk3:u1\|clk_3_sig 3 REG LC_X10_Y4_N0 6 " "Info: 3: + IC(3.568 ns) + CELL(1.294 ns) = 9.057 ns; Loc. = LC_X10_Y4_N0; Fanout = 6; REG Node = 'div_clk3:u1\|clk_3_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.395 ns) + CELL(0.918 ns) 14.370 ns clk_3:u2\|flag_1_sig\[0\] 4 REG LC_X14_Y7_N0 18 " "Info: 4: + IC(4.395 ns) + CELL(0.918 ns) = 14.370 ns; Loc. = LC_X14_Y7_N0; Fanout = 18; REG Node = 'clk_3:u2\|flag_1_sig\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 32.49 % ) " "Info: Total cell delay = 4.669 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.701 ns ( 67.51 % ) " "Info: Total interconnect delay = 9.701 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.370 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.370 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 4.395ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.458 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pause 1 PIN PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_130; Fanout = 3; PIN Node = 'pause'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.143 ns) + CELL(1.183 ns) 7.458 ns clk_3:u2\|flag_1_sig\[0\] 2 REG LC_X14_Y7_N0 18 " "Info: 2: + IC(5.143 ns) + CELL(1.183 ns) = 7.458 ns; Loc. = LC_X14_Y7_N0; Fanout = 18; REG Node = 'clk_3:u2\|flag_1_sig\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { pause clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 31.04 % ) " "Info: Total cell delay = 2.315 ns ( 31.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.143 ns ( 68.96 % ) " "Info: Total interconnect delay = 5.143 ns ( 68.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { pause clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.458 ns" { pause {} pause~combout {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 5.143ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.370 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.370 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 1.738ns 3.568ns 4.395ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { pause clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.458 ns" { pause {} pause~combout {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 5.143ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:10:25 2016 " "Info: Processing ended: Wed Nov 02 14:10:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:10:40 2016 " "Info: Processing started: Wed Nov 02 14:10:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "flappybird.vo flappybird_v.sdo G:/flappybird5.0/timing/primetime/ timing analysis " "Info: Generated files \"flappybird.vo\" and \"flappybird_v.sdo\" in directory \"G:/flappybird5.0/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file G:/flappybird5.0/timing/primetime/flappybird_pt_v.tcl " "Info: Generated PrimeTime Tcl script file G:/flappybird5.0/timing/primetime/flappybird_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:11:23 2016 " "Info: Processing ended: Wed Nov 02 14:11:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Info: Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Info: Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
