// Seed: 3483457843
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3,
    output tri1 id_4
    , id_10,
    output wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    input uwire id_8
);
  wire  id_11;
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    input tri id_0,
    input tri1 id_1,
    input wor _id_2,
    output tri1 id_3,
    output wand id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    output uwire id_9,
    input supply1 id_10,
    output wire id_11,
    output wand id_12,
    input wire id_13,
    output tri id_14,
    input uwire id_15,
    output tri0 id_16,
    input tri id_17,
    output wand id_18,
    input tri1 id_19,
    input supply1 id_20,
    output tri0 id_21,
    input wire id_22,
    output wire id_23,
    input tri0 id_24,
    input tri id_25,
    output uwire id_26,
    output tri id_27,
    input supply0 id_28,
    input wor id_29
);
  logic [-1 : 1  ==  id_2] id_31;
  assign id_16 = -1;
  module_0 modCall_1 (
      id_23,
      id_28,
      id_23,
      id_24,
      id_23,
      id_26,
      id_16,
      id_4,
      id_17
  );
  assign id_31 = id_13;
endmodule
