$date
	Sat Aug 21 12:16:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fullAdder_tb $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & c1 $end
$var wire 1 ' c2 $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ( s1 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1(
0%
1$
#15
1"
0!
1'
1%
#20
0"
1!
0'
0%
0$
1#
#25
1"
0!
1'
1%
#30
0'
0(
1&
0%
1$
#35
1!
1%
#40
