# vsim -coverage -do {coverage save -onexit timer_down_fake_udf_test.ucdb; log -r /*;run -all; exit} -l timer_down_fake_udf_test.log -voptargs=+acc work.timer_down_fake_udf_test 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.timer_down_fake_udf_test(fast)
# Loading work.test_bench(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.clock_select(fast)
# Loading work.register(fast)
# Loading work.ctr_logic(fast)
# Loading work.system_signal(fast)
# Loading work.cpu_model(fast)
# coverage save -onexit timer_down_fake_udf_test.ucdb 
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Admin  Hostname: DESKTOP-8521CKI  ProcessID: 2136
# 
#           Attempting to use alternate WLF file "./wlftt6w21n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftt6w21n
# 
# run -all 
# ==================================
# =====COUNT DOWN FAKE UDF TEST=====
# ==================================
# 
# -PARTI- 
# 
# -STEP1- 
# 
# At time =   100, write_data TDR 
# 
# At 121 start writing wdata= 0 to address= 0
# At 181 write trafer has been finish
# At 221 start writing wdata= 80 to address= 1
# At 281 write trafer has been finish
# ----------------------------------
# 
# -STEP2-
# 
# At time =   281, write_data TDR 
# 
# At 321 start writing wdata= ff to address= 0
# At 381 write trafer has been finish
# At 421 start writing wdata= 80 to address= 1
# At 481 write trafer has been finish
# ----------------------------------
# 
# -STEP3-
# 
# At time =   481, read_data TSR
# 
# At 521 start reading rdata at address= 2
# At 580 rdata= 0
# At 581 read trafer has been finish
# At time =   581, TSR = 8'h00, NOT UNDERFLOW -PASS- 
# 
# ----------------------------------
# 
# -PARTII- 
# 
# -STEP1- 
# 
# At time =   581, write_data TDR 
# 
# At 621 start writing wdata= 0 to address= 0
# At 681 write trafer has been finish
# At 721 start writing wdata= 90 to address= 1
# At 781 write trafer has been finish
# ----------------------------------
# 
# -STEP2-
# 
# At time =   781, write_data TDR 
# 
# At 821 start writing wdata= ff to address= 0
# At 881 write trafer has been finish
# At 921 start writing wdata= 90 to address= 1
# At 981 write trafer has been finish
# ----------------------------------
# 
# -STEP3-
# 
# At time =   981, read_data TSR
# 
# At 1021 start reading rdata at address= 2
# At 1080 rdata= 0
# At 1081 read trafer has been finish
# At time =  1081, TSR = 8'h00, NOT UNDERFLOW -PASS- 
# 
# ----------------------------------
# 
# =============================
# =========TEST PASS===========
# =============================
