// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/11/2025 22:44:47"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level_cpu (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_50mhz,
	reset_n,
	btn_n,
	seg,
	dig);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk_50mhz;
input 	reset_n;
input 	[3:0] btn_n;
output 	[7:0] seg;
output 	[3:0] dig;

// Design Ports Information
// btn_n[3]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[7]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_n[0]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_n[2]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_n[1]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50mhz	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \btn_n[3]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_50mhz~input_o ;
wire \clk_50mhz~inputclkctrl_outclk ;
wire \clk_counter[0]~69_combout ;
wire \clk_counter[1]~23_combout ;
wire \clk_counter[1]~24 ;
wire \clk_counter[2]~25_combout ;
wire \clk_counter[2]~26 ;
wire \clk_counter[3]~27_combout ;
wire \clk_counter[3]~28 ;
wire \clk_counter[4]~29_combout ;
wire \clk_counter[4]~30 ;
wire \clk_counter[5]~31_combout ;
wire \clk_counter[5]~32 ;
wire \clk_counter[6]~33_combout ;
wire \clk_counter[6]~34 ;
wire \clk_counter[7]~35_combout ;
wire \clk_counter[7]~36 ;
wire \clk_counter[8]~37_combout ;
wire \clk_counter[8]~38 ;
wire \clk_counter[9]~39_combout ;
wire \clk_counter[9]~40 ;
wire \clk_counter[10]~41_combout ;
wire \clk_counter[10]~42 ;
wire \clk_counter[11]~43_combout ;
wire \clk_counter[11]~44 ;
wire \clk_counter[12]~45_combout ;
wire \clk_counter[12]~46 ;
wire \clk_counter[13]~47_combout ;
wire \clk_counter[13]~48 ;
wire \clk_counter[14]~49_combout ;
wire \clk_counter[14]~50 ;
wire \clk_counter[15]~51_combout ;
wire \clk_counter[15]~52 ;
wire \clk_counter[16]~53_combout ;
wire \clk_counter[16]~54 ;
wire \clk_counter[17]~55_combout ;
wire \clk_counter[17]~56 ;
wire \clk_counter[18]~57_combout ;
wire \clk_counter[18]~58 ;
wire \clk_counter[19]~59_combout ;
wire \clk_counter[19]~60 ;
wire \clk_counter[20]~61_combout ;
wire \clk_counter[20]~62 ;
wire \clk_counter[21]~63_combout ;
wire \clk_counter[21]~64 ;
wire \clk_counter[22]~65_combout ;
wire \clk_counter[22]~66 ;
wire \clk_counter[23]~67_combout ;
wire \clk_counter[23]~clkctrl_outclk ;
wire \reset_n~input_o ;
wire \cpu_inst|current_sub~7_combout ;
wire \cpu_inst|current_sub.SUB_SET_ADDR~q ;
wire \cpu_inst|current_sub~6_combout ;
wire \cpu_inst|current_sub.SUB_WAIT~q ;
wire \cpu_inst|current_sub~5_combout ;
wire \cpu_inst|current_sub.SUB_CAPTURE~q ;
wire \cpu_inst|current_stage~17_combout ;
wire \cpu_inst|current_stage.DECODE~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~2_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ;
wire \cpu_inst|decoder_inst|WideOr6~4_combout ;
wire \cpu_inst|decoder_inst|WideOr4~3_combout ;
wire \cpu_inst|decoder_inst|WideOr4~2_combout ;
wire \cpu_inst|decoder_inst|WideOr4~4_combout ;
wire \cpu_inst|decoder_inst|WideOr4~5_combout ;
wire \cpu_inst|decoder_inst|WideOr7~0_combout ;
wire \cpu_inst|decoder_inst|WideOr4~6_combout ;
wire \cpu_inst|decoder_inst|WideOr4~0_combout ;
wire \cpu_inst|decoder_inst|WideOr4~1_combout ;
wire \cpu_inst|decoder_inst|WideOr4~7_combout ;
wire \cpu_inst|ram_data_in[2]~3_combout ;
wire \cpu_inst|decoder_inst|WideOr12~4_combout ;
wire \cpu_inst|decoder_inst|WideOr12~5_combout ;
wire \cpu_inst|decoder_inst|WideOr12~6_combout ;
wire \cpu_inst|decoder_inst|WideOr12~7_combout ;
wire \cpu_inst|decoder_inst|WideOr12~8_combout ;
wire \cpu_inst|decoder_inst|WideOr7~6_combout ;
wire \cpu_inst|decoder_inst|WideOr7~5_combout ;
wire \cpu_inst|decoder_inst|WideOr7~7_combout ;
wire \cpu_inst|decoder_inst|WideOr7~8_combout ;
wire \cpu_inst|decoder_inst|WideOr7~9_combout ;
wire \cpu_inst|decoder_inst|WideOr7~1_combout ;
wire \cpu_inst|decoder_inst|WideOr7~4_combout ;
wire \cpu_inst|decoder_inst|WideOr7~10_combout ;
wire \cpu_inst|decoder_inst|WideOr7~2_combout ;
wire \cpu_inst|decoder_inst|WideOr7~3_combout ;
wire \cpu_inst|decoder_inst|WideOr7~11_combout ;
wire \cpu_inst|decoder_inst|WideOr7~12_combout ;
wire \cpu_inst|decoder_inst|WideOr7~13_combout ;
wire \cpu_inst|decoder_inst|WideOr9~12_combout ;
wire \cpu_inst|decoder_inst|WideOr9~14_combout ;
wire \cpu_inst|decoder_inst|WideOr9~13_combout ;
wire \cpu_inst|decoder_inst|WideOr9~11_combout ;
wire \cpu_inst|decoder_inst|WideOr9~15_combout ;
wire \cpu_inst|decoder_inst|WideOr9~16_combout ;
wire \cpu_inst|decoder_inst|WideOr9~17_combout ;
wire \cpu_inst|decoder_inst|WideOr9~24_combout ;
wire \cpu_inst|decoder_inst|WideOr9~25_combout ;
wire \cpu_inst|decoder_inst|WideOr9~23_combout ;
wire \cpu_inst|decoder_inst|WideOr9~20_combout ;
wire \cpu_inst|decoder_inst|WideOr9~18_combout ;
wire \cpu_inst|decoder_inst|WideOr9~19_combout ;
wire \cpu_inst|decoder_inst|WideOr5~0_combout ;
wire \cpu_inst|decoder_inst|WideOr9~21_combout ;
wire \cpu_inst|decoder_inst|WideOr9~22_combout ;
wire \cpu_inst|decoder_inst|WideOr8~3_combout ;
wire \cpu_inst|decoder_inst|WideOr8~2_combout ;
wire \cpu_inst|decoder_inst|WideOr8~4_combout ;
wire \cpu_inst|decoder_inst|WideOr18~0_combout ;
wire \cpu_inst|decoder_inst|WideOr8~5_combout ;
wire \cpu_inst|decoder_inst|WideOr8~7_combout ;
wire \cpu_inst|decoder_inst|WideOr8~6_combout ;
wire \cpu_inst|decoder_inst|WideOr8~8_combout ;
wire \cpu_inst|decoder_inst|WideOr6~5_combout ;
wire \cpu_inst|decoder_inst|WideOr8~9_combout ;
wire \cpu_inst|decoder_inst|WideOr8~10_combout ;
wire \cpu_inst|Equal11~0_combout ;
wire \cpu_inst|decoder_inst|WideOr5~2_combout ;
wire \cpu_inst|decoder_inst|WideOr5~3_combout ;
wire \cpu_inst|decoder_inst|WideOr5~1_combout ;
wire \cpu_inst|decoder_inst|WideOr5~4_combout ;
wire \cpu_inst|decoder_inst|WideOr5~5_combout ;
wire \cpu_inst|decoder_inst|WideOr5~6_combout ;
wire \cpu_inst|decoder_inst|WideOr6~7_combout ;
wire \cpu_inst|decoder_inst|WideOr6~6_combout ;
wire \cpu_inst|decoder_inst|WideOr6~12_combout ;
wire \cpu_inst|decoder_inst|WideOr6~8_combout ;
wire \cpu_inst|decoder_inst|WideOr6~9_combout ;
wire \cpu_inst|decoder_inst|WideOr6~10_combout ;
wire \cpu_inst|decoder_inst|WideOr6~11_combout ;
wire \cpu_inst|decoder_inst|WideOr6~13_combout ;
wire \cpu_inst|Equal34~0_combout ;
wire \cpu_inst|decoder_inst|WideOr13~0_combout ;
wire \cpu_inst|decoder_inst|WideOr12~1_combout ;
wire \cpu_inst|decoder_inst|WideOr12~0_combout ;
wire \cpu_inst|decoder_inst|WideOr12~2_combout ;
wire \cpu_inst|decoder_inst|WideOr12~3_combout ;
wire \cpu_inst|cpu_data_in[0]~0_combout ;
wire \cpu_inst|always1~0_combout ;
wire \cpu_inst|cpu_data_in[4]~3_combout ;
wire \cpu_inst|cpu_data_in[4]~4_combout ;
wire \cpu_inst|operand_count~4_combout ;
wire \cpu_inst|operand_count[1]~3_combout ;
wire \cpu_inst|temp_pc~0_combout ;
wire \cpu_inst|operand_lo[1]~0_combout ;
wire \cpu_inst|decoder_inst|WideOr10~2_combout ;
wire \cpu_inst|decoder_inst|WideOr10~0_combout ;
wire \cpu_inst|decoder_inst|WideOr10~1_combout ;
wire \cpu_inst|decoder_inst|WideOr10~3_combout ;
wire \cpu_inst|decoder_inst|WideOr11~7_combout ;
wire \cpu_inst|decoder_inst|WideOr11~8_combout ;
wire \cpu_inst|decoder_inst|WideOr11~6_combout ;
wire \cpu_inst|decoder_inst|WideOr1~0_combout ;
wire \cpu_inst|decoder_inst|WideOr11~2_combout ;
wire \cpu_inst|decoder_inst|WideOr11~3_combout ;
wire \cpu_inst|decoder_inst|WideOr11~4_combout ;
wire \cpu_inst|decoder_inst|WideOr11~5_combout ;
wire \cpu_inst|alu_reg2~29_combout ;
wire \cpu_inst|alu_inst|Selector0~2_combout ;
wire \cpu_inst|alu_inst|Selector0~6_combout ;
wire \cpu_inst|alu_inst|Selector0~3_combout ;
wire \cpu_inst|alu_inst|Selector0~5_combout ;
wire \cpu_inst|alu_inst|Selector0~7_combout ;
wire \cpu_inst|alu_inst|Selector0~8_combout ;
wire \cpu_inst|alu_inst|Selector0~4_combout ;
wire \cpu_inst|alu_inst|Selector0~9_combout ;
wire \cpu_inst|decoder_inst|WideOr14~1_combout ;
wire \cpu_inst|decoder_inst|WideOr14~0_combout ;
wire \cpu_inst|decoder_inst|WideOr14~3_combout ;
wire \cpu_inst|decoder_inst|WideOr14~2_combout ;
wire \cpu_inst|decoder_inst|WideOr14~4_combout ;
wire \cpu_inst|decoder_inst|WideOr14~5_combout ;
wire \cpu_inst|decoder_inst|WideOr16~0_combout ;
wire \cpu_inst|decoder_inst|WideOr16~1_combout ;
wire \cpu_inst|decoder_inst|WideOr16~2_combout ;
wire \cpu_inst|decoder_inst|WideOr16~3_combout ;
wire \cpu_inst|decoder_inst|WideOr16~4_combout ;
wire \cpu_inst|decoder_inst|WideOr16~5_combout ;
wire \cpu_inst|decoder_inst|WideOr16~6_combout ;
wire \cpu_inst|decoder_inst|WideOr15~2_combout ;
wire \cpu_inst|decoder_inst|WideOr15~3_combout ;
wire \cpu_inst|decoder_inst|WideOr15~4_combout ;
wire \cpu_inst|decoder_inst|WideOr15~5_combout ;
wire \cpu_inst|decoder_inst|WideOr15~6_combout ;
wire \cpu_inst|decoder_inst|WideOr15~7_combout ;
wire \cpu_inst|alu_inst|Mux1~3_combout ;
wire \reset_n~inputclkctrl_outclk ;
wire \cpu_inst|decoder_inst|WideOr18~2_combout ;
wire \cpu_inst|we_ps_sig~0_combout ;
wire \cpu_inst|we_a_sig~0_combout ;
wire \cpu_inst|Equal9~6_combout ;
wire \cpu_inst|Equal9~3_combout ;
wire \cpu_inst|Equal9~13_combout ;
wire \cpu_inst|decoder_inst|WideOr8~11_combout ;
wire \cpu_inst|always1~1_combout ;
wire \cpu_inst|alu_reg2[1]~16_combout ;
wire \cpu_inst|cpu_register_inst|SP[2]~3_combout ;
wire \cpu_inst|we_sp_sig~0_combout ;
wire \cpu_inst|alu_reg2[1]~6_combout ;
wire \cpu_inst|alu_reg2[1]~3_combout ;
wire \cpu_inst|alu_reg2[1]~49_combout ;
wire \cpu_inst|alu_reg2[2]~30_combout ;
wire \cpu_inst|we_y_sig~2_combout ;
wire \cpu_inst|alu_reg2[2]~31_combout ;
wire \cpu_inst|alu_reg2[2]~32_combout ;
wire \cpu_inst|alu_reg1[2]~3_combout ;
wire \cpu_inst|alu_reg1[2]~44_combout ;
wire \cpu_inst|Equal2~0_combout ;
wire \cpu_inst|Equal2~1_combout ;
wire \cpu_inst|ram_data_in[2]~0_combout ;
wire \cpu_inst|Equal10~0_combout ;
wire \cpu_inst|Equal10~1_combout ;
wire \cpu_inst|alu_reg1[2]~15_combout ;
wire \cpu_inst|alu_reg1[2]~16_combout ;
wire \cpu_inst|alu_reg1[2]~17_combout ;
wire \cpu_inst|alu_reg1[2]~18_combout ;
wire \cpu_inst|alu_reg1[2]~32_combout ;
wire \cpu_inst|alu_reg1[2]~33_combout ;
wire \cpu_inst|alu_reg1[2]~34_combout ;
wire \cpu_inst|alu_reg2~33_combout ;
wire \cpu_inst|alu_inst|Mux1~2_combout ;
wire \cpu_inst|alu_reg2[1]~34_combout ;
wire \cpu_inst|we_x_sig~2_combout ;
wire \cpu_inst|alu_reg2[1]~35_combout ;
wire \cpu_inst|alu_reg2[1]~36_combout ;
wire \cpu_inst|alu_inst|Mux1~5_combout ;
wire \cpu_inst|alu_inst|result~1_combout ;
wire \cpu_inst|alu_inst|Add4~1 ;
wire \cpu_inst|alu_inst|Add4~2_combout ;
wire \cpu_inst|alu_inst|Mux1~4_combout ;
wire \cpu_inst|alu_inst|Mux6~4_combout ;
wire \cpu_inst|operand_lo[0]~feeder_combout ;
wire \cpu_inst|alu_reg2~17_combout ;
wire \cpu_inst|cpu_data_in[0]~1_combout ;
wire \cpu_inst|cpu_data_in[0]~2_combout ;
wire \cpu_inst|cpu_register_inst|SP[0]~0_combout ;
wire \cpu_inst|alu_reg2[0]~18_combout ;
wire \cpu_inst|alu_reg2[0]~19_combout ;
wire \cpu_inst|alu_reg2[0]~20_combout ;
wire \cpu_inst|alu_cin~5_combout ;
wire \cpu_inst|alu_cin~3_combout ;
wire \cpu_inst|alu_cin~10_combout ;
wire \cpu_inst|alu_reg1[6]~38_combout ;
wire \cpu_inst|cpu_register_inst|SP[6]~5_combout ;
wire \cpu_inst|alu_reg1[6]~39_combout ;
wire \cpu_inst|alu_reg1[6]~40_combout ;
wire \cpu_inst|alu_reg2~37_combout ;
wire \cpu_inst|cpu_data_in[5]~7_combout ;
wire \cpu_inst|alu_inst|Mux1~12_combout ;
wire \cpu_inst|alu_reg2[5]~38_combout ;
wire \cpu_inst|alu_reg2[5]~39_combout ;
wire \cpu_inst|alu_reg2[5]~40_combout ;
wire \cpu_inst|alu_reg2~21_combout ;
wire \cpu_inst|cpu_register_inst|SP[3]~1_combout ;
wire \cpu_inst|alu_reg2~25_combout ;
wire \cpu_inst|alu_reg2[3]~26_combout ;
wire \cpu_inst|alu_reg2[3]~27_combout ;
wire \cpu_inst|alu_reg2[3]~28_combout ;
wire \cpu_inst|alu_inst|result~5_combout ;
wire \cpu_inst|alu_inst|Add4~3 ;
wire \cpu_inst|alu_inst|Add4~5 ;
wire \cpu_inst|alu_inst|Add4~6_combout ;
wire \cpu_inst|alu_inst|Mux4~4_combout ;
wire \cpu_inst|alu_inst|Add0~5 ;
wire \cpu_inst|alu_inst|Add0~7 ;
wire \cpu_inst|alu_inst|Add0~8_combout ;
wire \cpu_inst|alu_inst|Add2~1_cout ;
wire \cpu_inst|alu_inst|Add2~3 ;
wire \cpu_inst|alu_inst|Add2~5 ;
wire \cpu_inst|alu_inst|Add2~7 ;
wire \cpu_inst|alu_inst|Add2~8_combout ;
wire \cpu_inst|alu_inst|Mux4~2_combout ;
wire \cpu_inst|alu_inst|Mux4~3_combout ;
wire \cpu_inst|alu_inst|Add5~5 ;
wire \cpu_inst|alu_inst|Add5~6_combout ;
wire \cpu_inst|alu_inst|Mux4~5_combout ;
wire \cpu_inst|alu_inst|Mux4~6_combout ;
wire \cpu_inst|alu_inst|Mux4~7_combout ;
wire \cpu_inst|alu_inst|Mux4~8_combout ;
wire \cpu_inst|cpu_data_in[3]~12_combout ;
wire \cpu_inst|alu_reg1[3]~26_combout ;
wire \cpu_inst|alu_reg1[3]~27_combout ;
wire \cpu_inst|alu_reg1[3]~28_combout ;
wire \cpu_inst|cpu_register_inst|SP[4]~2_combout ;
wire \cpu_inst|alu_reg2[4]~22_combout ;
wire \cpu_inst|alu_reg2[4]~23_combout ;
wire \cpu_inst|alu_reg2[4]~24_combout ;
wire \cpu_inst|alu_inst|result~0_combout ;
wire \cpu_inst|alu_inst|Add2~9 ;
wire \cpu_inst|alu_inst|Add2~10_combout ;
wire \cpu_inst|alu_inst|Add0~9 ;
wire \cpu_inst|alu_inst|Add0~10_combout ;
wire \cpu_inst|alu_inst|Mux3~15_combout ;
wire \cpu_inst|alu_inst|Mux3~16_combout ;
wire \cpu_inst|alu_inst|Add4~7 ;
wire \cpu_inst|alu_inst|Add4~8_combout ;
wire \cpu_inst|alu_inst|Mux3~17_combout ;
wire \cpu_inst|alu_inst|Add5~7 ;
wire \cpu_inst|alu_inst|Add5~8_combout ;
wire \cpu_inst|alu_inst|Mux3~18_combout ;
wire \cpu_inst|alu_inst|Mux3~19_combout ;
wire \cpu_inst|alu_inst|Mux3~20_combout ;
wire \cpu_inst|alu_inst|Mux3~25_combout ;
wire \cpu_inst|cpu_data_in[4]~5_combout ;
wire \cpu_inst|alu_reg1[4]~29_combout ;
wire \cpu_inst|alu_reg1[4]~30_combout ;
wire \cpu_inst|alu_reg1[4]~31_combout ;
wire \cpu_inst|alu_inst|result~2_combout ;
wire \cpu_inst|alu_inst|Add5~9 ;
wire \cpu_inst|alu_inst|Add5~10_combout ;
wire \cpu_inst|alu_inst|Add0~11 ;
wire \cpu_inst|alu_inst|Add0~12_combout ;
wire \cpu_inst|alu_inst|Add2~11 ;
wire \cpu_inst|alu_inst|Add2~12_combout ;
wire \cpu_inst|alu_inst|Mux2~0_combout ;
wire \cpu_inst|alu_inst|Mux2~1_combout ;
wire \cpu_inst|alu_inst|Add4~9 ;
wire \cpu_inst|alu_inst|Add4~10_combout ;
wire \cpu_inst|alu_inst|Mux2~2_combout ;
wire \cpu_inst|alu_inst|Mux2~3_combout ;
wire \cpu_inst|alu_inst|Mux2~4_combout ;
wire \cpu_inst|alu_inst|Mux2~5_combout ;
wire \cpu_inst|cpu_data_in[5]~8_combout ;
wire \cpu_inst|cpu_register_inst|SP[5]~4_combout ;
wire \cpu_inst|alu_reg1[5]~35_combout ;
wire \cpu_inst|alu_reg1[5]~36_combout ;
wire \cpu_inst|alu_reg1[5]~37_combout ;
wire \cpu_inst|alu_inst|Add5~11 ;
wire \cpu_inst|alu_inst|Add5~13 ;
wire \cpu_inst|alu_inst|Add5~14_combout ;
wire \cpu_inst|alu_inst|Mux3~26_combout ;
wire \cpu_inst|alu_reg2~45_combout ;
wire \cpu_inst|alu_reg2[7]~46_combout ;
wire \cpu_inst|cpu_register_inst|SP[7]~6_combout ;
wire \cpu_inst|alu_reg2[7]~47_combout ;
wire \cpu_inst|alu_reg2[7]~48_combout ;
wire \cpu_inst|alu_inst|Add4~11 ;
wire \cpu_inst|alu_inst|Add4~13 ;
wire \cpu_inst|alu_inst|Add4~14_combout ;
wire \cpu_inst|alu_inst|Mux3~21_combout ;
wire \cpu_inst|alu_inst|Add0~13 ;
wire \cpu_inst|alu_inst|Add0~15 ;
wire \cpu_inst|alu_inst|Add0~16_combout ;
wire \cpu_inst|alu_inst|Add2~13 ;
wire \cpu_inst|alu_inst|Add2~15 ;
wire \cpu_inst|alu_inst|Add2~16_combout ;
wire \cpu_inst|alu_inst|Mux3~27_combout ;
wire \cpu_inst|alu_inst|Mux3~28_combout ;
wire \cpu_inst|alu_inst|Mux0~0_combout ;
wire \cpu_inst|alu_inst|Mux0~1_combout ;
wire \cpu_inst|alu_inst|Mux0~2_combout ;
wire \cpu_inst|alu_inst|Mux0~3_combout ;
wire \cpu_inst|alu_inst|Mux0~4_combout ;
wire \cpu_inst|cpu_data_in[7]~13_combout ;
wire \cpu_inst|cpu_register_inst|A[7]~feeder_combout ;
wire \cpu_inst|alu_reg1[7]~41_combout ;
wire \cpu_inst|alu_reg1[7]~42_combout ;
wire \cpu_inst|alu_reg1[7]~43_combout ;
wire \cpu_inst|alu_inst|Selector0~15_combout ;
wire \cpu_inst|alu_inst|Add0~17 ;
wire \cpu_inst|alu_inst|Add0~18_combout ;
wire \cpu_inst|alu_inst|Add2~17 ;
wire \cpu_inst|alu_inst|Add2~18_combout ;
wire \cpu_inst|alu_inst|Selector0~10_combout ;
wire \cpu_inst|alu_inst|Selector0~11_combout ;
wire \cpu_inst|alu_inst|Selector0~12_combout ;
wire \cpu_inst|alu_inst|Selector0~13_combout ;
wire \cpu_inst|alu_inst|Selector0~14_combout ;
wire \cpu_inst|Equal36~5_combout ;
wire \cpu_inst|Equal36~3_combout ;
wire \cpu_inst|Equal36~11_combout ;
wire \cpu_inst|Equal36~10_combout ;
wire \cpu_inst|ram_data_in[2]~2_combout ;
wire \cpu_inst|we_ps_sig~1_combout ;
wire \cpu_inst|alu_inst|Add0~1_cout ;
wire \cpu_inst|alu_inst|Add0~3 ;
wire \cpu_inst|alu_inst|Add0~4_combout ;
wire \cpu_inst|alu_inst|Mux6~2_combout ;
wire \cpu_inst|alu_inst|Add2~4_combout ;
wire \cpu_inst|alu_inst|Mux6~3_combout ;
wire \cpu_inst|alu_inst|Add5~1 ;
wire \cpu_inst|alu_inst|Add5~2_combout ;
wire \cpu_inst|alu_inst|Mux6~5_combout ;
wire \cpu_inst|alu_inst|Mux6~6_combout ;
wire \cpu_inst|alu_inst|Mux6~7_combout ;
wire \cpu_inst|alu_inst|Mux6~8_combout ;
wire \cpu_inst|cpu_data_in[1]~6_combout ;
wire \cpu_inst|alu_reg1[1]~23_combout ;
wire \cpu_inst|alu_reg1[1]~24_combout ;
wire \cpu_inst|alu_reg1[1]~25_combout ;
wire \cpu_inst|alu_inst|Add5~3 ;
wire \cpu_inst|alu_inst|Add5~4_combout ;
wire \cpu_inst|alu_inst|Add0~6_combout ;
wire \cpu_inst|alu_inst|Add2~6_combout ;
wire \cpu_inst|alu_inst|Mux5~2_combout ;
wire \cpu_inst|alu_inst|Mux5~3_combout ;
wire \cpu_inst|alu_inst|Add4~4_combout ;
wire \cpu_inst|alu_inst|result~3_combout ;
wire \cpu_inst|alu_inst|Mux5~4_combout ;
wire \cpu_inst|alu_inst|Mux5~5_combout ;
wire \cpu_inst|alu_inst|Mux5~6_combout ;
wire \cpu_inst|alu_inst|Mux5~7_combout ;
wire \cpu_inst|alu_inst|Mux5~8_combout ;
wire \cpu_inst|cpu_data_in[2]~9_combout ;
wire \cpu_inst|ram_data_in[2]~31_combout ;
wire \cpu_inst|ram_data_in[2]~32_combout ;
wire \cpu_inst|ram_data_in[2]~33_combout ;
wire \cpu_inst|Selector18~3_combout ;
wire \cpu_inst|Selector31~0_combout ;
wire \cpu_inst|Add3~0_combout ;
wire \cpu_inst|Add15~0_combout ;
wire \cpu_inst|Add3~29_combout ;
wire \cpu_inst|temp_pc[5]~1_combout ;
wire \cpu_inst|Selector18~0_combout ;
wire \cpu_inst|Selector31~1_combout ;
wire \cpu_inst|Selector31~2_combout ;
wire \cpu_inst|Selector31~3_combout ;
wire \cpu_inst|Add3~1 ;
wire \cpu_inst|Add3~2_combout ;
wire \cpu_inst|Add3~30_combout ;
wire \cpu_inst|Selector30~0_combout ;
wire \cpu_inst|Selector30~1_combout ;
wire \cpu_inst|Selector30~2_combout ;
wire \cpu_inst|Add16~1 ;
wire \cpu_inst|Add16~2_combout ;
wire \cpu_inst|Add15~3 ;
wire \cpu_inst|Add15~4_combout ;
wire \cpu_inst|alu_inst|Equal0~0_combout ;
wire \cpu_inst|alu_inst|Equal0~1_combout ;
wire \cpu_inst|alu_inst|Equal0~2_combout ;
wire \cpu_inst|pc_in_reg~95_combout ;
wire \cpu_inst|pc_in_reg~96_combout ;
wire \cpu_inst|pc_in_reg~94_combout ;
wire \cpu_inst|cpu_register_inst|PC[1]~0_combout ;
wire \cpu_inst|Add0~1 ;
wire \cpu_inst|Add0~2_combout ;
wire \cpu_inst|Add0~0_combout ;
wire \cpu_inst|Add13~1 ;
wire \cpu_inst|Add13~3 ;
wire \cpu_inst|Add13~4_combout ;
wire \cpu_inst|cpu_register_inst|PC[1]~1_combout ;
wire \cpu_inst|Add17~1 ;
wire \cpu_inst|Add17~3 ;
wire \cpu_inst|Add17~4_combout ;
wire \cpu_inst|pc_in_reg~64_combout ;
wire \cpu_inst|pc_in_reg~65_combout ;
wire \cpu_inst|pc_in_reg~86_combout ;
wire \cpu_inst|Add3~3 ;
wire \cpu_inst|Add3~4_combout ;
wire \cpu_inst|Add3~31_combout ;
wire \cpu_inst|Selector29~0_combout ;
wire \cpu_inst|Selector29~1_combout ;
wire \cpu_inst|Selector29~2_combout ;
wire \cpu_inst|Add16~3 ;
wire \cpu_inst|Add16~4_combout ;
wire \cpu_inst|Add15~5 ;
wire \cpu_inst|Add15~6_combout ;
wire \cpu_inst|Add0~3 ;
wire \cpu_inst|Add0~4_combout ;
wire \cpu_inst|Add13~5 ;
wire \cpu_inst|Add13~6_combout ;
wire \cpu_inst|Add17~5 ;
wire \cpu_inst|Add17~6_combout ;
wire \cpu_inst|pc_in_reg~72_combout ;
wire \cpu_inst|pc_in_reg~73_combout ;
wire \cpu_inst|pc_in_reg~90_combout ;
wire \cpu_inst|Add3~5 ;
wire \cpu_inst|Add3~6_combout ;
wire \cpu_inst|Add3~32_combout ;
wire \cpu_inst|Selector28~0_combout ;
wire \cpu_inst|Selector28~1_combout ;
wire \cpu_inst|Selector28~2_combout ;
wire \cpu_inst|Add15~7 ;
wire \cpu_inst|Add15~8_combout ;
wire \cpu_inst|Add16~5 ;
wire \cpu_inst|Add16~6_combout ;
wire \cpu_inst|Add0~5 ;
wire \cpu_inst|Add0~6_combout ;
wire \cpu_inst|Add13~7 ;
wire \cpu_inst|Add13~8_combout ;
wire \cpu_inst|Add17~7 ;
wire \cpu_inst|Add17~8_combout ;
wire \cpu_inst|pc_in_reg~48_combout ;
wire \cpu_inst|pc_in_reg~49_combout ;
wire \cpu_inst|pc_in_reg~80_combout ;
wire \cpu_inst|Add3~7 ;
wire \cpu_inst|Add3~8_combout ;
wire \cpu_inst|Add3~33_combout ;
wire \cpu_inst|Selector27~0_combout ;
wire \cpu_inst|Selector27~1_combout ;
wire \cpu_inst|Selector27~2_combout ;
wire \cpu_inst|Add3~9 ;
wire \cpu_inst|Add3~10_combout ;
wire \cpu_inst|Add0~7 ;
wire \cpu_inst|Add0~8_combout ;
wire \cpu_inst|Add13~9 ;
wire \cpu_inst|Add13~10_combout ;
wire \cpu_inst|pc_in_reg~58_combout ;
wire \cpu_inst|Add17~9 ;
wire \cpu_inst|Add17~10_combout ;
wire \cpu_inst|Add16~7 ;
wire \cpu_inst|Add16~8_combout ;
wire \cpu_inst|pc_in_reg~59_combout ;
wire \cpu_inst|pc_in_reg~83_combout ;
wire \cpu_inst|Add15~9 ;
wire \cpu_inst|Add15~10_combout ;
wire \cpu_inst|Add3~34_combout ;
wire \cpu_inst|Selector26~0_combout ;
wire \cpu_inst|Selector26~1_combout ;
wire \cpu_inst|Selector26~2_combout ;
wire \cpu_inst|Add16~9 ;
wire \cpu_inst|Add16~10_combout ;
wire \cpu_inst|Add15~11 ;
wire \cpu_inst|Add15~12_combout ;
wire \cpu_inst|Add0~9 ;
wire \cpu_inst|Add0~10_combout ;
wire \cpu_inst|Add13~11 ;
wire \cpu_inst|Add13~12_combout ;
wire \cpu_inst|pc_in_reg~66_combout ;
wire \cpu_inst|Add17~11 ;
wire \cpu_inst|Add17~12_combout ;
wire \cpu_inst|pc_in_reg~67_combout ;
wire \cpu_inst|pc_in_reg~87_combout ;
wire \cpu_inst|Add3~11 ;
wire \cpu_inst|Add3~12_combout ;
wire \cpu_inst|Add3~35_combout ;
wire \cpu_inst|Selector25~0_combout ;
wire \cpu_inst|Selector25~1_combout ;
wire \cpu_inst|Selector25~2_combout ;
wire \cpu_inst|Add16~11 ;
wire \cpu_inst|Add16~12_combout ;
wire \cpu_inst|Add17~13 ;
wire \cpu_inst|Add17~14_combout ;
wire \cpu_inst|Add15~13 ;
wire \cpu_inst|Add15~14_combout ;
wire \cpu_inst|Add0~11 ;
wire \cpu_inst|Add0~12_combout ;
wire \cpu_inst|Add13~13 ;
wire \cpu_inst|Add13~14_combout ;
wire \cpu_inst|pc_in_reg~74_combout ;
wire \cpu_inst|pc_in_reg~75_combout ;
wire \cpu_inst|pc_in_reg~91_combout ;
wire \cpu_inst|Add3~13 ;
wire \cpu_inst|Add3~14_combout ;
wire \cpu_inst|Add3~36_combout ;
wire \cpu_inst|Selector24~0_combout ;
wire \cpu_inst|Selector24~1_combout ;
wire \cpu_inst|Selector24~2_combout ;
wire \cpu_inst|operand_hi[0]~feeder_combout ;
wire \cpu_inst|operand_hi[2]~0_combout ;
wire \cpu_inst|Add17~15 ;
wire \cpu_inst|Add17~16_combout ;
wire \cpu_inst|Add0~13 ;
wire \cpu_inst|Add0~14_combout ;
wire \cpu_inst|Add13~15 ;
wire \cpu_inst|Add13~16_combout ;
wire \cpu_inst|pc_in_reg~50_combout ;
wire \cpu_inst|Add16~13 ;
wire \cpu_inst|Add16~14_combout ;
wire \cpu_inst|pc_in_reg~51_combout ;
wire \cpu_inst|pc_in_reg~81_combout ;
wire \cpu_inst|Add15~15 ;
wire \cpu_inst|Add15~16_combout ;
wire \cpu_inst|Add3~15 ;
wire \cpu_inst|Add3~16_combout ;
wire \cpu_inst|Add3~37_combout ;
wire \cpu_inst|Selector18~1_combout ;
wire \cpu_inst|Selector23~0_combout ;
wire \cpu_inst|Selector23~1_combout ;
wire \cpu_inst|Selector23~2_combout ;
wire \cpu_inst|Add16~15 ;
wire \cpu_inst|Add16~16_combout ;
wire \cpu_inst|Add15~17 ;
wire \cpu_inst|Add15~18_combout ;
wire \cpu_inst|Add13~17 ;
wire \cpu_inst|Add13~18_combout ;
wire \cpu_inst|Add17~17 ;
wire \cpu_inst|Add17~18_combout ;
wire \cpu_inst|pc_in_reg~60_combout ;
wire \cpu_inst|pc_in_reg~61_combout ;
wire \cpu_inst|pc_in_reg~84_combout ;
wire \cpu_inst|Add3~17 ;
wire \cpu_inst|Add3~18_combout ;
wire \cpu_inst|Add3~38_combout ;
wire \cpu_inst|Selector22~0_combout ;
wire \cpu_inst|Selector22~1_combout ;
wire \cpu_inst|Selector22~2_combout ;
wire \cpu_inst|Add3~19 ;
wire \cpu_inst|Add3~20_combout ;
wire \cpu_inst|Add16~17 ;
wire \cpu_inst|Add16~18_combout ;
wire \cpu_inst|Add17~19 ;
wire \cpu_inst|Add17~20_combout ;
wire \cpu_inst|Add13~19 ;
wire \cpu_inst|Add13~20_combout ;
wire \cpu_inst|pc_in_reg~68_combout ;
wire \cpu_inst|pc_in_reg~69_combout ;
wire \cpu_inst|pc_in_reg~88_combout ;
wire \cpu_inst|Add15~19 ;
wire \cpu_inst|Add15~20_combout ;
wire \cpu_inst|Add3~39_combout ;
wire \cpu_inst|Selector21~0_combout ;
wire \cpu_inst|Selector21~1_combout ;
wire \cpu_inst|Selector21~2_combout ;
wire \cpu_inst|Add16~19 ;
wire \cpu_inst|Add16~20_combout ;
wire \cpu_inst|Add15~21 ;
wire \cpu_inst|Add15~22_combout ;
wire \cpu_inst|Add17~21 ;
wire \cpu_inst|Add17~22_combout ;
wire \cpu_inst|Add13~21 ;
wire \cpu_inst|Add13~22_combout ;
wire \cpu_inst|pc_in_reg~76_combout ;
wire \cpu_inst|pc_in_reg~77_combout ;
wire \cpu_inst|pc_in_reg~92_combout ;
wire \cpu_inst|Add3~21 ;
wire \cpu_inst|Add3~22_combout ;
wire \cpu_inst|Add3~40_combout ;
wire \cpu_inst|Selector20~0_combout ;
wire \cpu_inst|Selector20~1_combout ;
wire \cpu_inst|Selector20~2_combout ;
wire \cpu_inst|pc_in_reg~44_combout ;
wire \cpu_inst|Add13~23 ;
wire \cpu_inst|Add13~24_combout ;
wire \cpu_inst|pc_in_reg~52_combout ;
wire \cpu_inst|Add15~23 ;
wire \cpu_inst|Add15~24_combout ;
wire \cpu_inst|Add17~23 ;
wire \cpu_inst|Add17~24_combout ;
wire \cpu_inst|Add16~21 ;
wire \cpu_inst|Add16~22_combout ;
wire \cpu_inst|pc_in_reg~53_combout ;
wire \cpu_inst|pc_in_reg~54_combout ;
wire \cpu_inst|pc_in_reg~55_combout ;
wire \cpu_inst|Add3~23 ;
wire \cpu_inst|Add3~24_combout ;
wire \cpu_inst|Add3~41_combout ;
wire \cpu_inst|Selector19~1_combout ;
wire \cpu_inst|Selector19~2_combout ;
wire \cpu_inst|Selector19~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~4_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~6_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~7_combout ;
wire \cpu_inst|ram_data_in[7]~24_combout ;
wire \cpu_inst|ram_data_in[7]~25_combout ;
wire \cpu_inst|ram_data_in[7]~26_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~5_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \cpu_inst|opcode~8_combout ;
wire \cpu_inst|opcode[2]~1_combout ;
wire \cpu_inst|decoder_inst|WideOr17~2_combout ;
wire \cpu_inst|decoder_inst|WideOr17~3_combout ;
wire \cpu_inst|decoder_inst|WideOr17~4_combout ;
wire \cpu_inst|current_stage~13_combout ;
wire \cpu_inst|current_stage~12_combout ;
wire \cpu_inst|current_stage~14_combout ;
wire \cpu_inst|current_stage~16_combout ;
wire \cpu_inst|current_stage.READ~q ;
wire \cpu_inst|operand_count[1]~1_combout ;
wire \cpu_inst|operand_count~2_combout ;
wire \cpu_inst|LessThan3~0_combout ;
wire \cpu_inst|current_stage~10_combout ;
wire \cpu_inst|operand_val[0]~0_combout ;
wire \cpu_inst|alu_reg2~41_combout ;
wire \cpu_inst|cpu_data_in[6]~10_combout ;
wire \cpu_inst|cpu_data_in[6]~11_combout ;
wire \cpu_inst|alu_reg2[6]~42_combout ;
wire \cpu_inst|alu_reg2[6]~43_combout ;
wire \cpu_inst|alu_reg2[6]~44_combout ;
wire \cpu_inst|alu_inst|result~4_combout ;
wire \cpu_inst|alu_inst|Add2~14_combout ;
wire \cpu_inst|alu_inst|Add0~14_combout ;
wire \cpu_inst|alu_inst|Mux1~6_combout ;
wire \cpu_inst|alu_inst|Mux1~7_combout ;
wire \cpu_inst|alu_inst|Add4~12_combout ;
wire \cpu_inst|alu_inst|Mux1~8_combout ;
wire \cpu_inst|alu_inst|Add5~12_combout ;
wire \cpu_inst|alu_inst|Mux1~9_combout ;
wire \cpu_inst|alu_inst|Mux1~10_combout ;
wire \cpu_inst|alu_inst|Mux1~11_combout ;
wire \cpu_inst|ram_data_in[6]~27_combout ;
wire \cpu_inst|ram_data_in[6]~28_combout ;
wire \cpu_inst|ram_data_in[6]~29_combout ;
wire \cpu_inst|ram_data_in[6]~30_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \cpu_inst|opcode~7_combout ;
wire \cpu_inst|decoder_inst|WideOr15~0_combout ;
wire \cpu_inst|decoder_inst|WideOr3~2_combout ;
wire \cpu_inst|decoder_inst|WideOr3~3_combout ;
wire \cpu_inst|decoder_inst|WideOr3~4_combout ;
wire \cpu_inst|decoder_inst|WideOr3~0_combout ;
wire \cpu_inst|decoder_inst|WideOr3~1_combout ;
wire \cpu_inst|decoder_inst|WideOr3~5_combout ;
wire \cpu_inst|ram_data_in[2]~1_combout ;
wire \cpu_inst|ram_data_in[3]~14_combout ;
wire \cpu_inst|ram_data_in[3]~15_combout ;
wire \cpu_inst|ram_data_in[3]~16_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \cpu_inst|opcode~2_combout ;
wire \cpu_inst|decoder_inst|WideOr15~1_combout ;
wire \cpu_inst|decoder_inst|WideOr2~0_combout ;
wire \cpu_inst|decoder_inst|WideOr2~1_combout ;
wire \cpu_inst|decoder_inst|WideOr2~2_combout ;
wire \cpu_inst|decoder_inst|WideOr2~3_combout ;
wire \cpu_inst|ram_data_in[0]~7_combout ;
wire \cpu_inst|ram_data_in[4]~12_combout ;
wire \cpu_inst|ram_data_in[5]~20_combout ;
wire \cpu_inst|ram_data_in[5]~21_combout ;
wire \cpu_inst|ram_data_in[5]~22_combout ;
wire \cpu_inst|ram_data_in[5]~23_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \cpu_inst|opcode~4_combout ;
wire \cpu_inst|Equal27~6_combout ;
wire \cpu_inst|Equal27~3_combout ;
wire \cpu_inst|Equal27~16_combout ;
wire \cpu_inst|ram_data_in[4]~11_combout ;
wire \cpu_inst|ram_data_in[4]~9_combout ;
wire \cpu_inst|ram_data_in[4]~10_combout ;
wire \cpu_inst|ram_data_in[4]~13_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \cpu_inst|opcode~0_combout ;
wire \cpu_inst|Equal1~3_combout ;
wire \cpu_inst|Equal1~15_combout ;
wire \cpu_inst|alu_reg1[0]~19_combout ;
wire \cpu_inst|alu_reg1[0]~20_combout ;
wire \cpu_inst|alu_reg1[0]~21_combout ;
wire \cpu_inst|alu_reg1[0]~22_combout ;
wire \cpu_inst|alu_inst|Mux3~24_combout ;
wire \cpu_inst|alu_inst|Add0~2_combout ;
wire \cpu_inst|alu_inst|Add2~2_combout ;
wire \cpu_inst|alu_inst|Mux3~23_combout ;
wire \cpu_inst|alu_inst|Mux7~2_combout ;
wire \cpu_inst|alu_inst|Add5~0_combout ;
wire \cpu_inst|alu_inst|Mux3~22_combout ;
wire \cpu_inst|alu_inst|Add4~0_combout ;
wire \cpu_inst|alu_inst|Mux3~14_combout ;
wire \cpu_inst|alu_inst|Mux7~3_combout ;
wire \cpu_inst|alu_inst|Mux7~4_combout ;
wire \cpu_inst|alu_inst|Mux7~6_combout ;
wire \cpu_inst|alu_inst|Mux7~5_combout ;
wire \cpu_inst|ram_data_in[0]~4_combout ;
wire \cpu_inst|ram_data_in[0]~5_combout ;
wire \cpu_inst|ram_data_in[0]~6_combout ;
wire \cpu_inst|ram_data_in[0]~8_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \cpu_inst|ram_data_in[1]~17_combout ;
wire \cpu_inst|ram_data_in[1]~18_combout ;
wire \cpu_inst|ram_data_in[1]~19_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40 ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \cpu_inst|opcode~6_combout ;
wire \cpu_inst|decoder_inst|WideOr1~1_combout ;
wire \cpu_inst|decoder_inst|WideOr1~2_combout ;
wire \cpu_inst|decoder_inst|WideOr1~3_combout ;
wire \cpu_inst|decoder_inst|WideOr1~4_combout ;
wire \cpu_inst|decoder_inst|WideOr1~5_combout ;
wire \cpu_inst|decoder_inst|WideOr1~6_combout ;
wire \cpu_inst|decoder_inst|WideOr1~7_combout ;
wire \cpu_inst|decoder_inst|WideOr1~8_combout ;
wire \cpu_inst|Equal17~0_combout ;
wire \cpu_inst|current_stage~15_combout ;
wire \cpu_inst|current_stage.EXECUTE~q ;
wire \cpu_inst|current_stage~9_combout ;
wire \cpu_inst|current_stage.WRITEBACK~feeder_combout ;
wire \cpu_inst|current_stage.WRITEBACK~q ;
wire \cpu_inst|current_stage~11_combout ;
wire \cpu_inst|current_stage.FETCH~q ;
wire \cpu_inst|Selector32~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \cpu_inst|opcode~5_combout ;
wire \cpu_inst|decoder_inst|WideOr18~1_combout ;
wire \cpu_inst|w_ram~0_combout ;
wire \cpu_inst|Selector19~0_combout ;
wire \cpu_inst|Add16~23 ;
wire \cpu_inst|Add16~24_combout ;
wire \cpu_inst|Add17~25 ;
wire \cpu_inst|Add17~26_combout ;
wire \cpu_inst|Add13~25 ;
wire \cpu_inst|Add13~26_combout ;
wire \cpu_inst|pc_in_reg~62_combout ;
wire \cpu_inst|pc_in_reg~63_combout ;
wire \cpu_inst|pc_in_reg~85_combout ;
wire \cpu_inst|Add15~25 ;
wire \cpu_inst|Add15~26_combout ;
wire \cpu_inst|Add3~25 ;
wire \cpu_inst|Add3~26_combout ;
wire \cpu_inst|Add3~28_combout ;
wire \cpu_inst|Selector18~2_combout ;
wire \cpu_inst|Selector18~4_combout ;
wire \cpu_inst|Selector18~5_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \cpu_inst|opcode~3_combout ;
wire \cpu_inst|decoder_inst|WideOr0~6_combout ;
wire \cpu_inst|decoder_inst|WideOr0~7_combout ;
wire \cpu_inst|decoder_inst|WideOr0~8_combout ;
wire \cpu_inst|decoder_inst|WideOr0~4_combout ;
wire \cpu_inst|decoder_inst|WideOr0~0_combout ;
wire \cpu_inst|decoder_inst|WideOr0~1_combout ;
wire \cpu_inst|decoder_inst|WideOr0~2_combout ;
wire \cpu_inst|decoder_inst|WideOr0~3_combout ;
wire \cpu_inst|decoder_inst|WideOr0~5_combout ;
wire \cpu_inst|decoder_inst|WideOr0~9_combout ;
wire \cpu_inst|Add17~0_combout ;
wire \cpu_inst|pc_in_reg~46_combout ;
wire \cpu_inst|Add13~0_combout ;
wire \cpu_inst|pc_in_reg~43_combout ;
wire \cpu_inst|pc_in_reg~45_combout ;
wire \cpu_inst|pc_in_reg~47_combout ;
wire \cpu_inst|Add15~1 ;
wire \cpu_inst|Add15~2_combout ;
wire \cpu_inst|Add13~2_combout ;
wire \cpu_inst|Add17~2_combout ;
wire \cpu_inst|pc_in_reg~56_combout ;
wire \cpu_inst|Add16~0_combout ;
wire \cpu_inst|pc_in_reg~57_combout ;
wire \cpu_inst|pc_in_reg~82_combout ;
wire \btn_n[0]~input_o ;
wire \btn_n[1]~input_o ;
wire \monitor_logic|sled_inst|Mux3~1_combout ;
wire \btn_n[2]~input_o ;
wire \monitor_logic|sled_inst|Mux3~0_combout ;
wire \monitor_logic|sled_inst|Mux2~0_combout ;
wire \monitor_logic|sled_inst|Mux2~1_combout ;
wire \monitor_logic|sled_inst|Mux2~4_combout ;
wire \monitor_logic|sled_inst|scan_count[0]~20_combout ;
wire \monitor_logic|sled_inst|Equal0~1_combout ;
wire \monitor_logic|sled_inst|Equal0~2_combout ;
wire \monitor_logic|sled_inst|Equal0~4_combout ;
wire \monitor_logic|sled_inst|Equal0~3_combout ;
wire \monitor_logic|sled_inst|Equal0~5_combout ;
wire \monitor_logic|sled_inst|digit_idx[0]~0_combout ;
wire \monitor_logic|sled_inst|scan_count[0]~21 ;
wire \monitor_logic|sled_inst|scan_count[1]~22_combout ;
wire \monitor_logic|sled_inst|scan_count[1]~23 ;
wire \monitor_logic|sled_inst|scan_count[2]~24_combout ;
wire \monitor_logic|sled_inst|scan_count[2]~25 ;
wire \monitor_logic|sled_inst|scan_count[3]~26_combout ;
wire \monitor_logic|sled_inst|scan_count[3]~27 ;
wire \monitor_logic|sled_inst|scan_count[4]~28_combout ;
wire \monitor_logic|sled_inst|scan_count[4]~29 ;
wire \monitor_logic|sled_inst|scan_count[5]~30_combout ;
wire \monitor_logic|sled_inst|scan_count[5]~31 ;
wire \monitor_logic|sled_inst|scan_count[6]~32_combout ;
wire \monitor_logic|sled_inst|scan_count[6]~33 ;
wire \monitor_logic|sled_inst|scan_count[7]~34_combout ;
wire \monitor_logic|sled_inst|scan_count[7]~35 ;
wire \monitor_logic|sled_inst|scan_count[8]~36_combout ;
wire \monitor_logic|sled_inst|scan_count[8]~37 ;
wire \monitor_logic|sled_inst|scan_count[9]~38_combout ;
wire \monitor_logic|sled_inst|scan_count[9]~39 ;
wire \monitor_logic|sled_inst|scan_count[10]~40_combout ;
wire \monitor_logic|sled_inst|scan_count[10]~41 ;
wire \monitor_logic|sled_inst|scan_count[11]~42_combout ;
wire \monitor_logic|sled_inst|scan_count[11]~43 ;
wire \monitor_logic|sled_inst|scan_count[12]~44_combout ;
wire \monitor_logic|sled_inst|scan_count[12]~45 ;
wire \monitor_logic|sled_inst|scan_count[13]~46_combout ;
wire \monitor_logic|sled_inst|scan_count[13]~47 ;
wire \monitor_logic|sled_inst|scan_count[14]~48_combout ;
wire \monitor_logic|sled_inst|scan_count[14]~49 ;
wire \monitor_logic|sled_inst|scan_count[15]~50_combout ;
wire \monitor_logic|sled_inst|scan_count[15]~51 ;
wire \monitor_logic|sled_inst|scan_count[16]~52_combout ;
wire \monitor_logic|sled_inst|scan_count[16]~53 ;
wire \monitor_logic|sled_inst|scan_count[17]~54_combout ;
wire \monitor_logic|sled_inst|scan_count[17]~55 ;
wire \monitor_logic|sled_inst|scan_count[18]~56_combout ;
wire \monitor_logic|sled_inst|scan_count[18]~57 ;
wire \monitor_logic|sled_inst|scan_count[19]~58_combout ;
wire \monitor_logic|sled_inst|Equal0~0_combout ;
wire \monitor_logic|sled_inst|digit_idx[0]~1_combout ;
wire \monitor_logic|sled_inst|Add1~0_combout ;
wire \monitor_logic|sled_inst|Mux3~7_combout ;
wire \monitor_logic|sled_inst|Mux2~5_combout ;
wire \monitor_logic|sled_inst|Mux2~2_combout ;
wire \monitor_logic|sled_inst|Mux2~3_combout ;
wire \monitor_logic|sled_inst|Mux2~combout ;
wire \monitor_logic|sled_inst|Mux3~4_combout ;
wire \monitor_logic|sled_inst|Mux3~5_combout ;
wire \monitor_logic|sled_inst|Mux3~2_combout ;
wire \monitor_logic|sled_inst|Mux3~3_combout ;
wire \monitor_logic|sled_inst|Mux3~6_combout ;
wire \monitor_logic|sled_inst|Mux3~8_combout ;
wire \monitor_logic|sled_inst|Mux3~combout ;
wire \monitor_logic|sled_inst|Mux0~2_combout ;
wire \monitor_logic|sled_inst|Mux0~3_combout ;
wire \monitor_logic|sled_inst|Mux0~0_combout ;
wire \monitor_logic|sled_inst|Mux0~1_combout ;
wire \cpu_inst|Add15~27 ;
wire \cpu_inst|Add15~28_combout ;
wire \cpu_inst|Add13~27 ;
wire \cpu_inst|Add13~28_combout ;
wire \cpu_inst|pc_in_reg~70_combout ;
wire \cpu_inst|Add17~27 ;
wire \cpu_inst|Add17~28_combout ;
wire \cpu_inst|Add16~25 ;
wire \cpu_inst|Add16~26_combout ;
wire \cpu_inst|pc_in_reg~71_combout ;
wire \cpu_inst|operand_hi[6]~feeder_combout ;
wire \cpu_inst|pc_in_reg~89_combout ;
wire \cpu_inst|Add16~27 ;
wire \cpu_inst|Add16~28_combout ;
wire \cpu_inst|Add17~29 ;
wire \cpu_inst|Add17~30_combout ;
wire \cpu_inst|Add13~29 ;
wire \cpu_inst|Add13~30_combout ;
wire \cpu_inst|Add15~29 ;
wire \cpu_inst|Add15~30_combout ;
wire \cpu_inst|pc_in_reg~78_combout ;
wire \cpu_inst|pc_in_reg~79_combout ;
wire \cpu_inst|pc_in_reg~93_combout ;
wire \monitor_logic|sled_inst|Mux0~4_combout ;
wire \monitor_logic|sled_inst|Mux0~5_combout ;
wire \monitor_logic|sled_inst|Mux0~combout ;
wire \monitor_logic|sled_inst|Mux1~0_combout ;
wire \monitor_logic|sled_inst|Mux1~1_combout ;
wire \monitor_logic|sled_inst|Mux1~4_combout ;
wire \monitor_logic|sled_inst|Mux1~5_combout ;
wire \monitor_logic|sled_inst|Mux1~2_combout ;
wire \monitor_logic|sled_inst|Mux1~3_combout ;
wire \monitor_logic|sled_inst|Mux1~combout ;
wire \monitor_logic|sled_inst|seg_map~0_combout ;
wire \monitor_logic|sled_inst|seg_map~1_combout ;
wire \monitor_logic|sled_inst|seg_map~2_combout ;
wire \monitor_logic|sled_inst|seg_map~3_combout ;
wire \monitor_logic|sled_inst|seg_map~4_combout ;
wire \monitor_logic|sled_inst|seg_map~5_combout ;
wire \monitor_logic|sled_inst|seg_map~6_combout ;
wire \monitor_logic|sled_inst|Decoder0~0_combout ;
wire \monitor_logic|sled_inst|Decoder0~1_combout ;
wire \monitor_logic|sled_inst|Decoder0~2_combout ;
wire \monitor_logic|sled_inst|Decoder0~3_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [1:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [7:0] \cpu_inst|cpu_register_inst|Y ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [7:0] \cpu_inst|cpu_register_inst|X ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [7:0] \cpu_inst|cpu_register_inst|A ;
wire [15:0] \cpu_inst|temp_pc ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [1:0] \monitor_logic|sled_inst|digit_idx ;
wire [7:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [15:0] \cpu_inst|cpu_register_inst|PC ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [19:0] \monitor_logic|sled_inst|scan_count ;
wire [24:0] clk_counter;
wire [13:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [6:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a ;
wire [3:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \cpu_inst|operand_val ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [7:0] \cpu_inst|opcode ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [7:0] \cpu_inst|cpu_register_inst|SP ;
wire [7:0] \cpu_inst|operand_lo ;
wire [1:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node ;
wire [7:0] \cpu_inst|cpu_register_inst|PS ;
wire [7:0] \cpu_inst|operand_hi ;
wire [3:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [1:0] \cpu_inst|operand_count ;

wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \seg[0]~output (
	.i(\monitor_logic|sled_inst|seg_map~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[0]),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \seg[1]~output (
	.i(\monitor_logic|sled_inst|seg_map~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[1]),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \seg[2]~output (
	.i(\monitor_logic|sled_inst|seg_map~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[2]),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \seg[3]~output (
	.i(\monitor_logic|sled_inst|seg_map~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[3]),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \seg[4]~output (
	.i(\monitor_logic|sled_inst|seg_map~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[4]),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \seg[5]~output (
	.i(\monitor_logic|sled_inst|seg_map~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[5]),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \seg[6]~output (
	.i(!\monitor_logic|sled_inst|seg_map~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[6]),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \seg[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[7]),
	.obar());
// synopsys translate_off
defparam \seg[7]~output .bus_hold = "false";
defparam \seg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \dig[0]~output (
	.i(!\monitor_logic|sled_inst|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dig[0]),
	.obar());
// synopsys translate_off
defparam \dig[0]~output .bus_hold = "false";
defparam \dig[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \dig[1]~output (
	.i(!\monitor_logic|sled_inst|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dig[1]),
	.obar());
// synopsys translate_off
defparam \dig[1]~output .bus_hold = "false";
defparam \dig[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \dig[2]~output (
	.i(!\monitor_logic|sled_inst|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dig[2]),
	.obar());
// synopsys translate_off
defparam \dig[2]~output .bus_hold = "false";
defparam \dig[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \dig[3]~output (
	.i(\monitor_logic|sled_inst|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dig[3]),
	.obar());
// synopsys translate_off
defparam \dig[3]~output .bus_hold = "false";
defparam \dig[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk_50mhz~input (
	.i(clk_50mhz),
	.ibar(gnd),
	.o(\clk_50mhz~input_o ));
// synopsys translate_off
defparam \clk_50mhz~input .bus_hold = "false";
defparam \clk_50mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_50mhz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50mhz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50mhz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50mhz~inputclkctrl .clock_type = "global clock";
defparam \clk_50mhz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \clk_counter[0]~69 (
// Equation(s):
// \clk_counter[0]~69_combout  = !clk_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(clk_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_counter[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \clk_counter[0]~69 .lut_mask = 16'h0F0F;
defparam \clk_counter[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N9
dffeas \clk_counter[0] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[0]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[0] .is_wysiwyg = "true";
defparam \clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \clk_counter[1]~23 (
// Equation(s):
// \clk_counter[1]~23_combout  = (clk_counter[1] & (clk_counter[0] $ (VCC))) # (!clk_counter[1] & (clk_counter[0] & VCC))
// \clk_counter[1]~24  = CARRY((clk_counter[1] & clk_counter[0]))

	.dataa(clk_counter[1]),
	.datab(clk_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_counter[1]~23_combout ),
	.cout(\clk_counter[1]~24 ));
// synopsys translate_off
defparam \clk_counter[1]~23 .lut_mask = 16'h6688;
defparam \clk_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N11
dffeas \clk_counter[1] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[1]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[1] .is_wysiwyg = "true";
defparam \clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \clk_counter[2]~25 (
// Equation(s):
// \clk_counter[2]~25_combout  = (clk_counter[2] & (!\clk_counter[1]~24 )) # (!clk_counter[2] & ((\clk_counter[1]~24 ) # (GND)))
// \clk_counter[2]~26  = CARRY((!\clk_counter[1]~24 ) # (!clk_counter[2]))

	.dataa(clk_counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[1]~24 ),
	.combout(\clk_counter[2]~25_combout ),
	.cout(\clk_counter[2]~26 ));
// synopsys translate_off
defparam \clk_counter[2]~25 .lut_mask = 16'h5A5F;
defparam \clk_counter[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \clk_counter[2] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[2]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[2] .is_wysiwyg = "true";
defparam \clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \clk_counter[3]~27 (
// Equation(s):
// \clk_counter[3]~27_combout  = (clk_counter[3] & (\clk_counter[2]~26  $ (GND))) # (!clk_counter[3] & (!\clk_counter[2]~26  & VCC))
// \clk_counter[3]~28  = CARRY((clk_counter[3] & !\clk_counter[2]~26 ))

	.dataa(gnd),
	.datab(clk_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[2]~26 ),
	.combout(\clk_counter[3]~27_combout ),
	.cout(\clk_counter[3]~28 ));
// synopsys translate_off
defparam \clk_counter[3]~27 .lut_mask = 16'hC30C;
defparam \clk_counter[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N15
dffeas \clk_counter[3] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[3]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[3] .is_wysiwyg = "true";
defparam \clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \clk_counter[4]~29 (
// Equation(s):
// \clk_counter[4]~29_combout  = (clk_counter[4] & (!\clk_counter[3]~28 )) # (!clk_counter[4] & ((\clk_counter[3]~28 ) # (GND)))
// \clk_counter[4]~30  = CARRY((!\clk_counter[3]~28 ) # (!clk_counter[4]))

	.dataa(gnd),
	.datab(clk_counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[3]~28 ),
	.combout(\clk_counter[4]~29_combout ),
	.cout(\clk_counter[4]~30 ));
// synopsys translate_off
defparam \clk_counter[4]~29 .lut_mask = 16'h3C3F;
defparam \clk_counter[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \clk_counter[4] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[4] .is_wysiwyg = "true";
defparam \clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \clk_counter[5]~31 (
// Equation(s):
// \clk_counter[5]~31_combout  = (clk_counter[5] & (\clk_counter[4]~30  $ (GND))) # (!clk_counter[5] & (!\clk_counter[4]~30  & VCC))
// \clk_counter[5]~32  = CARRY((clk_counter[5] & !\clk_counter[4]~30 ))

	.dataa(gnd),
	.datab(clk_counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[4]~30 ),
	.combout(\clk_counter[5]~31_combout ),
	.cout(\clk_counter[5]~32 ));
// synopsys translate_off
defparam \clk_counter[5]~31 .lut_mask = 16'hC30C;
defparam \clk_counter[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \clk_counter[5] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[5] .is_wysiwyg = "true";
defparam \clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \clk_counter[6]~33 (
// Equation(s):
// \clk_counter[6]~33_combout  = (clk_counter[6] & (!\clk_counter[5]~32 )) # (!clk_counter[6] & ((\clk_counter[5]~32 ) # (GND)))
// \clk_counter[6]~34  = CARRY((!\clk_counter[5]~32 ) # (!clk_counter[6]))

	.dataa(gnd),
	.datab(clk_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[5]~32 ),
	.combout(\clk_counter[6]~33_combout ),
	.cout(\clk_counter[6]~34 ));
// synopsys translate_off
defparam \clk_counter[6]~33 .lut_mask = 16'h3C3F;
defparam \clk_counter[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \clk_counter[6] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[6]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[6] .is_wysiwyg = "true";
defparam \clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \clk_counter[7]~35 (
// Equation(s):
// \clk_counter[7]~35_combout  = (clk_counter[7] & (\clk_counter[6]~34  $ (GND))) # (!clk_counter[7] & (!\clk_counter[6]~34  & VCC))
// \clk_counter[7]~36  = CARRY((clk_counter[7] & !\clk_counter[6]~34 ))

	.dataa(clk_counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[6]~34 ),
	.combout(\clk_counter[7]~35_combout ),
	.cout(\clk_counter[7]~36 ));
// synopsys translate_off
defparam \clk_counter[7]~35 .lut_mask = 16'hA50A;
defparam \clk_counter[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \clk_counter[7] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[7] .is_wysiwyg = "true";
defparam \clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \clk_counter[8]~37 (
// Equation(s):
// \clk_counter[8]~37_combout  = (clk_counter[8] & (!\clk_counter[7]~36 )) # (!clk_counter[8] & ((\clk_counter[7]~36 ) # (GND)))
// \clk_counter[8]~38  = CARRY((!\clk_counter[7]~36 ) # (!clk_counter[8]))

	.dataa(gnd),
	.datab(clk_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[7]~36 ),
	.combout(\clk_counter[8]~37_combout ),
	.cout(\clk_counter[8]~38 ));
// synopsys translate_off
defparam \clk_counter[8]~37 .lut_mask = 16'h3C3F;
defparam \clk_counter[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N25
dffeas \clk_counter[8] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[8]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[8] .is_wysiwyg = "true";
defparam \clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \clk_counter[9]~39 (
// Equation(s):
// \clk_counter[9]~39_combout  = (clk_counter[9] & (\clk_counter[8]~38  $ (GND))) # (!clk_counter[9] & (!\clk_counter[8]~38  & VCC))
// \clk_counter[9]~40  = CARRY((clk_counter[9] & !\clk_counter[8]~38 ))

	.dataa(clk_counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[8]~38 ),
	.combout(\clk_counter[9]~39_combout ),
	.cout(\clk_counter[9]~40 ));
// synopsys translate_off
defparam \clk_counter[9]~39 .lut_mask = 16'hA50A;
defparam \clk_counter[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N27
dffeas \clk_counter[9] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[9]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[9] .is_wysiwyg = "true";
defparam \clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \clk_counter[10]~41 (
// Equation(s):
// \clk_counter[10]~41_combout  = (clk_counter[10] & (!\clk_counter[9]~40 )) # (!clk_counter[10] & ((\clk_counter[9]~40 ) # (GND)))
// \clk_counter[10]~42  = CARRY((!\clk_counter[9]~40 ) # (!clk_counter[10]))

	.dataa(gnd),
	.datab(clk_counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[9]~40 ),
	.combout(\clk_counter[10]~41_combout ),
	.cout(\clk_counter[10]~42 ));
// synopsys translate_off
defparam \clk_counter[10]~41 .lut_mask = 16'h3C3F;
defparam \clk_counter[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \clk_counter[10] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[10]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[10] .is_wysiwyg = "true";
defparam \clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \clk_counter[11]~43 (
// Equation(s):
// \clk_counter[11]~43_combout  = (clk_counter[11] & (\clk_counter[10]~42  $ (GND))) # (!clk_counter[11] & (!\clk_counter[10]~42  & VCC))
// \clk_counter[11]~44  = CARRY((clk_counter[11] & !\clk_counter[10]~42 ))

	.dataa(clk_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[10]~42 ),
	.combout(\clk_counter[11]~43_combout ),
	.cout(\clk_counter[11]~44 ));
// synopsys translate_off
defparam \clk_counter[11]~43 .lut_mask = 16'hA50A;
defparam \clk_counter[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N31
dffeas \clk_counter[11] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[11]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[11] .is_wysiwyg = "true";
defparam \clk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \clk_counter[12]~45 (
// Equation(s):
// \clk_counter[12]~45_combout  = (clk_counter[12] & (!\clk_counter[11]~44 )) # (!clk_counter[12] & ((\clk_counter[11]~44 ) # (GND)))
// \clk_counter[12]~46  = CARRY((!\clk_counter[11]~44 ) # (!clk_counter[12]))

	.dataa(gnd),
	.datab(clk_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[11]~44 ),
	.combout(\clk_counter[12]~45_combout ),
	.cout(\clk_counter[12]~46 ));
// synopsys translate_off
defparam \clk_counter[12]~45 .lut_mask = 16'h3C3F;
defparam \clk_counter[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \clk_counter[12] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[12] .is_wysiwyg = "true";
defparam \clk_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \clk_counter[13]~47 (
// Equation(s):
// \clk_counter[13]~47_combout  = (clk_counter[13] & (\clk_counter[12]~46  $ (GND))) # (!clk_counter[13] & (!\clk_counter[12]~46  & VCC))
// \clk_counter[13]~48  = CARRY((clk_counter[13] & !\clk_counter[12]~46 ))

	.dataa(gnd),
	.datab(clk_counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[12]~46 ),
	.combout(\clk_counter[13]~47_combout ),
	.cout(\clk_counter[13]~48 ));
// synopsys translate_off
defparam \clk_counter[13]~47 .lut_mask = 16'hC30C;
defparam \clk_counter[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \clk_counter[13] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[13] .is_wysiwyg = "true";
defparam \clk_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \clk_counter[14]~49 (
// Equation(s):
// \clk_counter[14]~49_combout  = (clk_counter[14] & (!\clk_counter[13]~48 )) # (!clk_counter[14] & ((\clk_counter[13]~48 ) # (GND)))
// \clk_counter[14]~50  = CARRY((!\clk_counter[13]~48 ) # (!clk_counter[14]))

	.dataa(gnd),
	.datab(clk_counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[13]~48 ),
	.combout(\clk_counter[14]~49_combout ),
	.cout(\clk_counter[14]~50 ));
// synopsys translate_off
defparam \clk_counter[14]~49 .lut_mask = 16'h3C3F;
defparam \clk_counter[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \clk_counter[14] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[14] .is_wysiwyg = "true";
defparam \clk_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \clk_counter[15]~51 (
// Equation(s):
// \clk_counter[15]~51_combout  = (clk_counter[15] & (\clk_counter[14]~50  $ (GND))) # (!clk_counter[15] & (!\clk_counter[14]~50  & VCC))
// \clk_counter[15]~52  = CARRY((clk_counter[15] & !\clk_counter[14]~50 ))

	.dataa(clk_counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[14]~50 ),
	.combout(\clk_counter[15]~51_combout ),
	.cout(\clk_counter[15]~52 ));
// synopsys translate_off
defparam \clk_counter[15]~51 .lut_mask = 16'hA50A;
defparam \clk_counter[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \clk_counter[15] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[15] .is_wysiwyg = "true";
defparam \clk_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \clk_counter[16]~53 (
// Equation(s):
// \clk_counter[16]~53_combout  = (clk_counter[16] & (!\clk_counter[15]~52 )) # (!clk_counter[16] & ((\clk_counter[15]~52 ) # (GND)))
// \clk_counter[16]~54  = CARRY((!\clk_counter[15]~52 ) # (!clk_counter[16]))

	.dataa(gnd),
	.datab(clk_counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[15]~52 ),
	.combout(\clk_counter[16]~53_combout ),
	.cout(\clk_counter[16]~54 ));
// synopsys translate_off
defparam \clk_counter[16]~53 .lut_mask = 16'h3C3F;
defparam \clk_counter[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \clk_counter[16] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[16]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[16] .is_wysiwyg = "true";
defparam \clk_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \clk_counter[17]~55 (
// Equation(s):
// \clk_counter[17]~55_combout  = (clk_counter[17] & (\clk_counter[16]~54  $ (GND))) # (!clk_counter[17] & (!\clk_counter[16]~54  & VCC))
// \clk_counter[17]~56  = CARRY((clk_counter[17] & !\clk_counter[16]~54 ))

	.dataa(clk_counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[16]~54 ),
	.combout(\clk_counter[17]~55_combout ),
	.cout(\clk_counter[17]~56 ));
// synopsys translate_off
defparam \clk_counter[17]~55 .lut_mask = 16'hA50A;
defparam \clk_counter[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \clk_counter[17] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[17] .is_wysiwyg = "true";
defparam \clk_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \clk_counter[18]~57 (
// Equation(s):
// \clk_counter[18]~57_combout  = (clk_counter[18] & (!\clk_counter[17]~56 )) # (!clk_counter[18] & ((\clk_counter[17]~56 ) # (GND)))
// \clk_counter[18]~58  = CARRY((!\clk_counter[17]~56 ) # (!clk_counter[18]))

	.dataa(clk_counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[17]~56 ),
	.combout(\clk_counter[18]~57_combout ),
	.cout(\clk_counter[18]~58 ));
// synopsys translate_off
defparam \clk_counter[18]~57 .lut_mask = 16'h5A5F;
defparam \clk_counter[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \clk_counter[18] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[18] .is_wysiwyg = "true";
defparam \clk_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \clk_counter[19]~59 (
// Equation(s):
// \clk_counter[19]~59_combout  = (clk_counter[19] & (\clk_counter[18]~58  $ (GND))) # (!clk_counter[19] & (!\clk_counter[18]~58  & VCC))
// \clk_counter[19]~60  = CARRY((clk_counter[19] & !\clk_counter[18]~58 ))

	.dataa(gnd),
	.datab(clk_counter[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[18]~58 ),
	.combout(\clk_counter[19]~59_combout ),
	.cout(\clk_counter[19]~60 ));
// synopsys translate_off
defparam \clk_counter[19]~59 .lut_mask = 16'hC30C;
defparam \clk_counter[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \clk_counter[19] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[19] .is_wysiwyg = "true";
defparam \clk_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \clk_counter[20]~61 (
// Equation(s):
// \clk_counter[20]~61_combout  = (clk_counter[20] & (!\clk_counter[19]~60 )) # (!clk_counter[20] & ((\clk_counter[19]~60 ) # (GND)))
// \clk_counter[20]~62  = CARRY((!\clk_counter[19]~60 ) # (!clk_counter[20]))

	.dataa(gnd),
	.datab(clk_counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[19]~60 ),
	.combout(\clk_counter[20]~61_combout ),
	.cout(\clk_counter[20]~62 ));
// synopsys translate_off
defparam \clk_counter[20]~61 .lut_mask = 16'h3C3F;
defparam \clk_counter[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \clk_counter[20] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[20]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[20] .is_wysiwyg = "true";
defparam \clk_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \clk_counter[21]~63 (
// Equation(s):
// \clk_counter[21]~63_combout  = (clk_counter[21] & (\clk_counter[20]~62  $ (GND))) # (!clk_counter[21] & (!\clk_counter[20]~62  & VCC))
// \clk_counter[21]~64  = CARRY((clk_counter[21] & !\clk_counter[20]~62 ))

	.dataa(gnd),
	.datab(clk_counter[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[20]~62 ),
	.combout(\clk_counter[21]~63_combout ),
	.cout(\clk_counter[21]~64 ));
// synopsys translate_off
defparam \clk_counter[21]~63 .lut_mask = 16'hC30C;
defparam \clk_counter[21]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \clk_counter[21] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[21]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[21] .is_wysiwyg = "true";
defparam \clk_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \clk_counter[22]~65 (
// Equation(s):
// \clk_counter[22]~65_combout  = (clk_counter[22] & (!\clk_counter[21]~64 )) # (!clk_counter[22] & ((\clk_counter[21]~64 ) # (GND)))
// \clk_counter[22]~66  = CARRY((!\clk_counter[21]~64 ) # (!clk_counter[22]))

	.dataa(gnd),
	.datab(clk_counter[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[21]~64 ),
	.combout(\clk_counter[22]~65_combout ),
	.cout(\clk_counter[22]~66 ));
// synopsys translate_off
defparam \clk_counter[22]~65 .lut_mask = 16'h3C3F;
defparam \clk_counter[22]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \clk_counter[22] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[22]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[22] .is_wysiwyg = "true";
defparam \clk_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \clk_counter[23]~67 (
// Equation(s):
// \clk_counter[23]~67_combout  = clk_counter[23] $ (!\clk_counter[22]~66 )

	.dataa(clk_counter[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk_counter[22]~66 ),
	.combout(\clk_counter[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \clk_counter[23]~67 .lut_mask = 16'hA5A5;
defparam \clk_counter[23]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \clk_counter[23] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[23]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[23] .is_wysiwyg = "true";
defparam \clk_counter[23] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \clk_counter[23]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,clk_counter[23]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_counter[23]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_counter[23]~clkctrl .clock_type = "global clock";
defparam \clk_counter[23]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1] = (\cpu_inst|w_ram~0_combout  & \cpu_inst|Selector18~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1] .lut_mask = 16'hF000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \cpu_inst|current_sub~7 (
// Equation(s):
// \cpu_inst|current_sub~7_combout  = (!\cpu_inst|current_stage.DECODE~q  & (!\cpu_inst|current_stage.WRITEBACK~q  & !\cpu_inst|current_sub.SUB_CAPTURE~q ))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(gnd),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_sub~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_sub~7 .lut_mask = 16'h0005;
defparam \cpu_inst|current_sub~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \cpu_inst|current_sub.SUB_SET_ADDR (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_sub~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(!\cpu_inst|current_stage~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_sub.SUB_SET_ADDR .is_wysiwyg = "true";
defparam \cpu_inst|current_sub.SUB_SET_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \cpu_inst|current_sub~6 (
// Equation(s):
// \cpu_inst|current_sub~6_combout  = (!\cpu_inst|current_stage.DECODE~q  & (!\cpu_inst|current_sub.SUB_SET_ADDR~q  & !\cpu_inst|current_stage.WRITEBACK~q ))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|current_sub~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_sub~6 .lut_mask = 16'h0101;
defparam \cpu_inst|current_sub~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \cpu_inst|current_sub.SUB_WAIT (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_sub~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(!\cpu_inst|current_stage~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_sub.SUB_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_sub.SUB_WAIT .is_wysiwyg = "true";
defparam \cpu_inst|current_sub.SUB_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \cpu_inst|current_sub~5 (
// Equation(s):
// \cpu_inst|current_sub~5_combout  = (!\cpu_inst|current_stage.WRITEBACK~q  & (!\cpu_inst|current_stage.DECODE~q  & \cpu_inst|current_sub.SUB_WAIT~q ))

	.dataa(gnd),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|current_stage.DECODE~q ),
	.datad(\cpu_inst|current_sub.SUB_WAIT~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_sub~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_sub~5 .lut_mask = 16'h0300;
defparam \cpu_inst|current_sub~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \cpu_inst|current_sub.SUB_CAPTURE (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_sub~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(!\cpu_inst|current_stage~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_sub.SUB_CAPTURE .is_wysiwyg = "true";
defparam \cpu_inst|current_sub.SUB_CAPTURE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \cpu_inst|current_stage~17 (
// Equation(s):
// \cpu_inst|current_stage~17_combout  = (\reset_n~input_o  & (!\cpu_inst|current_stage.FETCH~q  & \cpu_inst|current_sub.SUB_CAPTURE~q ))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|current_stage.FETCH~q ),
	.datac(gnd),
	.datad(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~17 .lut_mask = 16'h2200;
defparam \cpu_inst|current_stage~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \cpu_inst|current_stage.DECODE (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_stage~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.DECODE .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.DECODE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .lut_mask = 16'h33CC;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 .lut_mask = 16'h5A5F;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 .lut_mask = 16'hC30C;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 .lut_mask = 16'h3C3F;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 .lut_mask = 16'hC30C;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 .lut_mask = 16'h3C3F;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 .lut_mask = 16'hC30C;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 .lut_mask = 16'h3C3F;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 .lut_mask = 16'hA50A;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 .lut_mask = 16'h3C3F;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 .lut_mask = 16'hA50A;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 .lut_mask = 16'h5A5F;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout ),
	.cout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40 ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39 .lut_mask = 16'hA50A;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hAAE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hFF8C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hAC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hA820;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hF204;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hEC4C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h0070;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hBA10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .lut_mask = 16'h4000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h4400;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0033;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'hFFBF;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h34B4;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .lut_mask = 16'hFEFA;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFFFD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'hC0D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h00C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h060F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12 .lut_mask = 16'hEEEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0E04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0D08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0F08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h0505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'hFE2E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h98D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hF5D4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'hFA6E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'hFF28;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hDD11;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h3366;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h0728;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hA4B2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hBBC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hF00C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~2_combout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h0440;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h3030;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3 .lut_mask = 16'hBAAA;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 16'h0C3C;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h5410;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N31
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0FFF;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h5004;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~2 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~2 .lut_mask = 16'hDFFF;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h0700;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h4000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hA0A0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0001;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0E0A;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 16'hFEAA;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h3202;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hC0C0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0D0C;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h0080;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h00AC;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N1
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_a_store (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|Selector32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_a_store .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|wren_a_store (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|w_ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|wren_a_store .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0 (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0_combout  = (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ) # ((\cpu_inst|Selector32~0_combout ) # 
// ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ) # (\cpu_inst|w_ram~0_combout )))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ),
	.datab(\cpu_inst|Selector32~0_combout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0 .lut_mask = 16'hFFFE;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node[1] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1] = (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & \cpu_inst|Selector18~5_combout )

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node[1] .lut_mask = 16'hAA00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0] = (\cpu_inst|w_ram~0_combout  & !\cpu_inst|Selector18~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .lut_mask = 16'h00F0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout  = (!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .lut_mask = 16'h4040;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node[0] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0] = (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & !\cpu_inst|Selector18~5_combout )

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node[0] .lut_mask = 16'h00AA;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~4_combout  = (\cpu_inst|opcode [3] & !\cpu_inst|opcode [2])

	.dataa(\cpu_inst|opcode [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~4 .lut_mask = 16'h00AA;
defparam \cpu_inst|decoder_inst|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~3_combout  = (\cpu_inst|opcode [0]) # ((\cpu_inst|opcode [7] & ((\cpu_inst|opcode [6]) # (\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~3 .lut_mask = 16'hFEF0;
defparam \cpu_inst|decoder_inst|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~2_combout  = (\cpu_inst|opcode [0] & ((\cpu_inst|opcode [5]) # ((!\cpu_inst|opcode [7])))) # (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [7] & ((!\cpu_inst|opcode [6]) # (!\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~2 .lut_mask = 16'h9ADA;
defparam \cpu_inst|decoder_inst|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~4_combout  = (\cpu_inst|decoder_inst|WideOr6~4_combout  & ((\cpu_inst|opcode [1] & (!\cpu_inst|decoder_inst|WideOr4~3_combout )) # (!\cpu_inst|opcode [1] & ((\cpu_inst|decoder_inst|WideOr4~2_combout )))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|decoder_inst|WideOr6~4_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr4~3_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~4 .lut_mask = 16'h4C08;
defparam \cpu_inst|decoder_inst|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~5_combout  = (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [6])) # (!\cpu_inst|opcode [7] & (((!\cpu_inst|opcode [5] & \cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~5 .lut_mask = 16'h5530;
defparam \cpu_inst|decoder_inst|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~0_combout  = (!\cpu_inst|opcode [3] & !\cpu_inst|opcode [1])

	.dataa(\cpu_inst|opcode [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~0 .lut_mask = 16'h0055;
defparam \cpu_inst|decoder_inst|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~6_combout  = (\cpu_inst|decoder_inst|WideOr4~4_combout ) # ((\cpu_inst|decoder_inst|WideOr4~5_combout  & (\cpu_inst|opcode [2] & \cpu_inst|decoder_inst|WideOr7~0_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr4~4_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr4~5_combout ),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|decoder_inst|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~6 .lut_mask = 16'hEAAA;
defparam \cpu_inst|decoder_inst|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~0_combout  = (\cpu_inst|opcode [3] & (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [4]))) # (!\cpu_inst|opcode [3] & (\cpu_inst|opcode [5] & (!\cpu_inst|opcode [4] & !\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~0 .lut_mask = 16'h2024;
defparam \cpu_inst|decoder_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~1_combout  = (!\cpu_inst|opcode [6] & (!\cpu_inst|opcode [0] & (!\cpu_inst|opcode [2] & \cpu_inst|opcode [7])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~1 .lut_mask = 16'h0100;
defparam \cpu_inst|decoder_inst|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~7_combout  = (\cpu_inst|decoder_inst|WideOr4~6_combout  & (((\cpu_inst|decoder_inst|WideOr4~0_combout  & \cpu_inst|decoder_inst|WideOr4~1_combout )) # (!\cpu_inst|opcode [4]))) # (!\cpu_inst|decoder_inst|WideOr4~6_combout  & 
// (\cpu_inst|decoder_inst|WideOr4~0_combout  & ((\cpu_inst|decoder_inst|WideOr4~1_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr4~6_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr4~0_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~7 .lut_mask = 16'hCE0A;
defparam \cpu_inst|decoder_inst|WideOr4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~3 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~3_combout  = (\cpu_inst|decoder_inst|WideOr2~3_combout  & ((\cpu_inst|decoder_inst|WideOr3~5_combout ) # (!\cpu_inst|decoder_inst|WideOr4~7_combout ))) # (!\cpu_inst|decoder_inst|WideOr2~3_combout  & 
// ((\cpu_inst|decoder_inst|WideOr4~7_combout ) # (!\cpu_inst|decoder_inst|WideOr3~5_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~3 .lut_mask = 16'hF3CF;
defparam \cpu_inst|ram_data_in[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~4_combout  = (\cpu_inst|opcode [0] & (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [6]) # (!\cpu_inst|opcode [7]))))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~4 .lut_mask = 16'h0A02;
defparam \cpu_inst|decoder_inst|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~5_combout  = (\cpu_inst|opcode [1] & (((!\cpu_inst|opcode [6]) # (!\cpu_inst|opcode [7])) # (!\cpu_inst|opcode [5]))) # (!\cpu_inst|opcode [1] & (((\cpu_inst|opcode [7]))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~5 .lut_mask = 16'h7AFA;
defparam \cpu_inst|decoder_inst|WideOr12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~6_combout  = (!\cpu_inst|opcode [4] & ((\cpu_inst|decoder_inst|WideOr12~4_combout ) # ((\cpu_inst|decoder_inst|WideOr12~5_combout  & !\cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|decoder_inst|WideOr12~4_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr12~5_combout ),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [4]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~6 .lut_mask = 16'h00AE;
defparam \cpu_inst|decoder_inst|WideOr12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~7_combout  = (\cpu_inst|opcode [0]) # ((\cpu_inst|opcode [6]) # ((\cpu_inst|opcode [5] & !\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~7 .lut_mask = 16'hFFAE;
defparam \cpu_inst|decoder_inst|WideOr12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~8 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~8_combout  = (\cpu_inst|decoder_inst|WideOr12~6_combout ) # ((\cpu_inst|opcode [4] & (\cpu_inst|opcode [7] & !\cpu_inst|decoder_inst|WideOr12~7_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr12~6_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|WideOr12~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~8 .lut_mask = 16'hAAEA;
defparam \cpu_inst|decoder_inst|WideOr12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~6_combout  = (\cpu_inst|opcode [5] & (\cpu_inst|opcode [1] $ (((\cpu_inst|opcode [4]) # (!\cpu_inst|opcode [3]))))) # (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [4] & ((\cpu_inst|opcode [3]) # (!\cpu_inst|opcode [1]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~6 .lut_mask = 16'h48F2;
defparam \cpu_inst|decoder_inst|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~5_combout  = (\cpu_inst|opcode [1] & (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [3]))) # (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [3] $ (\cpu_inst|opcode [4]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~5 .lut_mask = 16'h443C;
defparam \cpu_inst|decoder_inst|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~7_combout  = (\cpu_inst|opcode [1] & (\cpu_inst|decoder_inst|WideOr7~5_combout  $ (((\cpu_inst|decoder_inst|WideOr7~6_combout  & \cpu_inst|opcode [6]))))) # (!\cpu_inst|opcode [1] & (!\cpu_inst|decoder_inst|WideOr7~6_combout 
//  & ((\cpu_inst|decoder_inst|WideOr7~5_combout ) # (\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|decoder_inst|WideOr7~6_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr7~5_combout ),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~7 .lut_mask = 16'h39B0;
defparam \cpu_inst|decoder_inst|WideOr7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~8 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~8_combout  = (\cpu_inst|decoder_inst|WideOr7~6_combout  & ((\cpu_inst|opcode [1] & (!\cpu_inst|decoder_inst|WideOr7~5_combout )) # (!\cpu_inst|opcode [1] & (\cpu_inst|decoder_inst|WideOr7~5_combout  & \cpu_inst|opcode 
// [6]))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|decoder_inst|WideOr7~6_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr7~5_combout ),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~8 .lut_mask = 16'h4808;
defparam \cpu_inst|decoder_inst|WideOr7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~9 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~9_combout  = \cpu_inst|decoder_inst|WideOr7~8_combout  $ (((\cpu_inst|decoder_inst|WideOr7~7_combout  & \cpu_inst|opcode [7])))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr7~7_combout ),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|WideOr7~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~9 .lut_mask = 16'h3FC0;
defparam \cpu_inst|decoder_inst|WideOr7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~1_combout  = (!\cpu_inst|opcode [4] & !\cpu_inst|opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~1 .lut_mask = 16'h000F;
defparam \cpu_inst|decoder_inst|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~4_combout  = (\cpu_inst|opcode [3] & (\cpu_inst|decoder_inst|WideOr7~1_combout  & (!\cpu_inst|opcode [7] & !\cpu_inst|opcode [6])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|decoder_inst|WideOr7~1_combout ),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~4 .lut_mask = 16'h0008;
defparam \cpu_inst|decoder_inst|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~10 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~10_combout  = (\cpu_inst|opcode [0] & (((\cpu_inst|opcode [2]) # (\cpu_inst|decoder_inst|WideOr7~4_combout )))) # (!\cpu_inst|opcode [0] & (\cpu_inst|decoder_inst|WideOr7~9_combout  & (!\cpu_inst|opcode [2])))

	.dataa(\cpu_inst|decoder_inst|WideOr7~9_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|decoder_inst|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~10 .lut_mask = 16'hCEC2;
defparam \cpu_inst|decoder_inst|WideOr7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~2_combout  = (!\cpu_inst|opcode [1] & (\cpu_inst|opcode [6] & (\cpu_inst|opcode [7] $ (\cpu_inst|opcode [3]))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~2 .lut_mask = 16'h1400;
defparam \cpu_inst|decoder_inst|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~3_combout  = (\cpu_inst|decoder_inst|WideOr7~2_combout  & (!\cpu_inst|opcode [4] & !\cpu_inst|opcode [5]))

	.dataa(\cpu_inst|decoder_inst|WideOr7~2_combout ),
	.datab(gnd),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [5]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~3 .lut_mask = 16'h000A;
defparam \cpu_inst|decoder_inst|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~11 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~11_combout  = (!\cpu_inst|opcode [6] & !\cpu_inst|opcode [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~11 .lut_mask = 16'h000F;
defparam \cpu_inst|decoder_inst|WideOr7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~12 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~12_combout  = (!\cpu_inst|opcode [5] & (\cpu_inst|decoder_inst|WideOr7~0_combout  & (!\cpu_inst|opcode [4] & \cpu_inst|decoder_inst|WideOr7~11_combout )))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|decoder_inst|WideOr7~0_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr7~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~12 .lut_mask = 16'h0400;
defparam \cpu_inst|decoder_inst|WideOr7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr7~13 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr7~13_combout  = (\cpu_inst|decoder_inst|WideOr7~10_combout  & (((\cpu_inst|decoder_inst|WideOr7~12_combout ) # (!\cpu_inst|opcode [2])))) # (!\cpu_inst|decoder_inst|WideOr7~10_combout  & 
// (\cpu_inst|decoder_inst|WideOr7~3_combout  & (\cpu_inst|opcode [2])))

	.dataa(\cpu_inst|decoder_inst|WideOr7~10_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr7~3_combout ),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|decoder_inst|WideOr7~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr7~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr7~13 .lut_mask = 16'hEA4A;
defparam \cpu_inst|decoder_inst|WideOr7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~12 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~12_combout  = (\cpu_inst|opcode [3] & ((\cpu_inst|opcode [1] & ((!\cpu_inst|opcode [2]))) # (!\cpu_inst|opcode [1] & (!\cpu_inst|opcode [5] & \cpu_inst|opcode [2]))))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~12 .lut_mask = 16'h02A0;
defparam \cpu_inst|decoder_inst|WideOr9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~14 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~14_combout  = (!\cpu_inst|opcode [6] & (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [7] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~14 .lut_mask = 16'h0010;
defparam \cpu_inst|decoder_inst|WideOr9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~13 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~13_combout  = (\cpu_inst|opcode [6] & (!\cpu_inst|opcode [4] & (!\cpu_inst|opcode [7] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~13 .lut_mask = 16'h0002;
defparam \cpu_inst|decoder_inst|WideOr9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~11 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~11_combout  = (!\cpu_inst|opcode [5] & ((\cpu_inst|opcode [3] & (!\cpu_inst|opcode [2] & \cpu_inst|opcode [1])) # (!\cpu_inst|opcode [3] & (\cpu_inst|opcode [2]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~11 .lut_mask = 16'h1410;
defparam \cpu_inst|decoder_inst|WideOr9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~15 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~15_combout  = (\cpu_inst|decoder_inst|WideOr9~12_combout  & ((\cpu_inst|decoder_inst|WideOr9~13_combout ) # ((\cpu_inst|decoder_inst|WideOr9~14_combout  & \cpu_inst|decoder_inst|WideOr9~11_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr9~12_combout  & (\cpu_inst|decoder_inst|WideOr9~14_combout  & ((\cpu_inst|decoder_inst|WideOr9~11_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~12_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr9~14_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~13_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr9~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~15 .lut_mask = 16'hECA0;
defparam \cpu_inst|decoder_inst|WideOr9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~16 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~16_combout  = (!\cpu_inst|opcode [5] & ((\cpu_inst|opcode [3] & (!\cpu_inst|opcode [7] & !\cpu_inst|opcode [2])) # (!\cpu_inst|opcode [3] & ((\cpu_inst|opcode [2])))))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [5]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~16 .lut_mask = 16'h0034;
defparam \cpu_inst|decoder_inst|WideOr9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~17 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~17_combout  = (\cpu_inst|decoder_inst|WideOr9~16_combout  & (\cpu_inst|decoder_inst|WideOr7~1_combout  & (\cpu_inst|opcode [0] & !\cpu_inst|opcode [6])))

	.dataa(\cpu_inst|decoder_inst|WideOr9~16_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr7~1_combout ),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~17 .lut_mask = 16'h0080;
defparam \cpu_inst|decoder_inst|WideOr9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~24 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~24_combout  = (\cpu_inst|opcode [4] & (!\cpu_inst|opcode [2] & (\cpu_inst|opcode [7] $ (\cpu_inst|opcode [5])))) # (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [7] & ((\cpu_inst|opcode [2]) # (\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [5]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~24 .lut_mask = 16'h3460;
defparam \cpu_inst|decoder_inst|WideOr9~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~25 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~25_combout  = (\cpu_inst|decoder_inst|WideOr9~24_combout  & ((\cpu_inst|opcode [1] & (\cpu_inst|opcode [2])) # (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [5]) # (!\cpu_inst|opcode [2])))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|decoder_inst|WideOr9~24_combout ),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [5]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~25 .lut_mask = 16'hC484;
defparam \cpu_inst|decoder_inst|WideOr9~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~23 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~23_combout  = (!\cpu_inst|opcode [3] & (\cpu_inst|decoder_inst|WideOr9~25_combout  & (\cpu_inst|opcode [6] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|decoder_inst|WideOr9~25_combout ),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~23 .lut_mask = 16'h0040;
defparam \cpu_inst|decoder_inst|WideOr9~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~20 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~20_combout  = (\cpu_inst|opcode [3] & (((!\cpu_inst|opcode [1]) # (!\cpu_inst|opcode [7])))) # (!\cpu_inst|opcode [3] & ((\cpu_inst|opcode [5]) # ((\cpu_inst|opcode [1]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~20 .lut_mask = 16'h3FEE;
defparam \cpu_inst|decoder_inst|WideOr9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~18 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~18_combout  = (\cpu_inst|opcode [5] & (\cpu_inst|opcode [3] & (!\cpu_inst|opcode [2] & \cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~18 .lut_mask = 16'h0800;
defparam \cpu_inst|decoder_inst|WideOr9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~19 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~19_combout  = (!\cpu_inst|opcode [2] & (\cpu_inst|opcode [4] & (!\cpu_inst|opcode [6] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~19 .lut_mask = 16'h0004;
defparam \cpu_inst|decoder_inst|WideOr9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~0_combout  = (\cpu_inst|opcode [6] & (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [7] & !\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~0 .lut_mask = 16'h0020;
defparam \cpu_inst|decoder_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~21 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~21_combout  = (\cpu_inst|decoder_inst|WideOr9~20_combout  & (\cpu_inst|decoder_inst|WideOr9~18_combout  & ((\cpu_inst|decoder_inst|WideOr5~0_combout )))) # (!\cpu_inst|decoder_inst|WideOr9~20_combout  & 
// ((\cpu_inst|decoder_inst|WideOr9~19_combout ) # ((\cpu_inst|decoder_inst|WideOr9~18_combout  & \cpu_inst|decoder_inst|WideOr5~0_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~20_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr9~18_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~19_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~21 .lut_mask = 16'hDC50;
defparam \cpu_inst|decoder_inst|WideOr9~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr9~22 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr9~22_combout  = (\cpu_inst|decoder_inst|WideOr9~15_combout ) # ((\cpu_inst|decoder_inst|WideOr9~17_combout ) # ((\cpu_inst|decoder_inst|WideOr9~23_combout ) # (\cpu_inst|decoder_inst|WideOr9~21_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr9~15_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr9~17_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~23_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr9~21_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr9~22 .lut_mask = 16'hFFFE;
defparam \cpu_inst|decoder_inst|WideOr9~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~3_combout  = (\cpu_inst|opcode [7] & (\cpu_inst|opcode [6] & ((\cpu_inst|opcode [5]) # (\cpu_inst|opcode [4])))) # (!\cpu_inst|opcode [7] & (!\cpu_inst|opcode [6] & ((\cpu_inst|opcode [4]))))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [4]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~3 .lut_mask = 16'h9980;
defparam \cpu_inst|decoder_inst|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~2_combout  = (\cpu_inst|opcode [0] & (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [7] $ (!\cpu_inst|opcode [6])))) # (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [7] & (\cpu_inst|opcode [5] & \cpu_inst|opcode [6])))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~2 .lut_mask = 16'h4802;
defparam \cpu_inst|decoder_inst|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~4_combout  = (!\cpu_inst|opcode [0] & !\cpu_inst|opcode [2])

	.dataa(\cpu_inst|opcode [0]),
	.datab(gnd),
	.datac(\cpu_inst|opcode [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~4 .lut_mask = 16'h0505;
defparam \cpu_inst|decoder_inst|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr18~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr18~0_combout  = (\cpu_inst|opcode [2] & !\cpu_inst|opcode [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [4]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr18~0 .lut_mask = 16'h00F0;
defparam \cpu_inst|decoder_inst|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~5_combout  = (\cpu_inst|decoder_inst|WideOr8~3_combout  & ((\cpu_inst|decoder_inst|WideOr8~4_combout ) # ((\cpu_inst|decoder_inst|WideOr8~2_combout  & \cpu_inst|decoder_inst|WideOr18~0_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr8~3_combout  & (\cpu_inst|decoder_inst|WideOr8~2_combout  & ((\cpu_inst|decoder_inst|WideOr18~0_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr8~3_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr8~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr8~4_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~5 .lut_mask = 16'hECA0;
defparam \cpu_inst|decoder_inst|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~7_combout  = (\cpu_inst|opcode [6] & (\cpu_inst|opcode [1] & ((\cpu_inst|opcode [5]) # (\cpu_inst|opcode [0])))) # (!\cpu_inst|opcode [6] & (((\cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~7 .lut_mask = 16'hDD80;
defparam \cpu_inst|decoder_inst|WideOr8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~6_combout  = (\cpu_inst|opcode [1] & (((!\cpu_inst|opcode [5] & !\cpu_inst|opcode [0])))) # (!\cpu_inst|opcode [1] & (\cpu_inst|opcode [0] & (\cpu_inst|opcode [6] $ (!\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~6 .lut_mask = 16'h210C;
defparam \cpu_inst|decoder_inst|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~8 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~8_combout  = (!\cpu_inst|opcode [4] & ((\cpu_inst|opcode [7] & (!\cpu_inst|decoder_inst|WideOr8~7_combout )) # (!\cpu_inst|opcode [7] & ((\cpu_inst|decoder_inst|WideOr8~6_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr8~7_combout ),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr8~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~8 .lut_mask = 16'h0704;
defparam \cpu_inst|decoder_inst|WideOr8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~5_combout  = (!\cpu_inst|opcode [0] & \cpu_inst|opcode [7])

	.dataa(\cpu_inst|opcode [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~5 .lut_mask = 16'h5500;
defparam \cpu_inst|decoder_inst|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~9 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~9_combout  = (\cpu_inst|opcode [4] & (!\cpu_inst|opcode [5] & (!\cpu_inst|opcode [6] & \cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~9 .lut_mask = 16'h0200;
defparam \cpu_inst|decoder_inst|WideOr8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~10 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~10_combout  = (\cpu_inst|decoder_inst|WideOr6~4_combout  & ((\cpu_inst|decoder_inst|WideOr8~8_combout ) # ((\cpu_inst|decoder_inst|WideOr6~5_combout  & \cpu_inst|decoder_inst|WideOr8~9_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr8~8_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr6~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr6~4_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr8~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~10 .lut_mask = 16'hE0A0;
defparam \cpu_inst|decoder_inst|WideOr8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \cpu_inst|Equal11~0 (
// Equation(s):
// \cpu_inst|Equal11~0_combout  = (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (!\cpu_inst|decoder_inst|WideOr8~10_combout  & ((!\cpu_inst|decoder_inst|WideOr8~5_combout ) # (!\cpu_inst|decoder_inst|WideOr7~0_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr7~0_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr8~5_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr8~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal11~0 .lut_mask = 16'h0015;
defparam \cpu_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~2_combout  = (\cpu_inst|opcode [5] & (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [3] $ (\cpu_inst|opcode [2])))) # (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [3] $ ((\cpu_inst|opcode [2]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~2 .lut_mask = 16'h143C;
defparam \cpu_inst|decoder_inst|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~3_combout  = (\cpu_inst|opcode [7] & (\cpu_inst|opcode [6] $ (\cpu_inst|opcode [3])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(gnd),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~3 .lut_mask = 16'h50A0;
defparam \cpu_inst|decoder_inst|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~1_combout  = (\cpu_inst|opcode [0] & ((\cpu_inst|opcode [5]) # (\cpu_inst|opcode [3] $ (!\cpu_inst|opcode [2])))) # (!\cpu_inst|opcode [0] & (((\cpu_inst|opcode [3]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~1 .lut_mask = 16'hEBCC;
defparam \cpu_inst|decoder_inst|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~4_combout  = \cpu_inst|opcode [4] $ (((\cpu_inst|opcode [5] & \cpu_inst|decoder_inst|WideOr5~1_combout )))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [4]),
	.datac(gnd),
	.datad(\cpu_inst|decoder_inst|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~4 .lut_mask = 16'h66CC;
defparam \cpu_inst|decoder_inst|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~5_combout  = (\cpu_inst|decoder_inst|WideOr5~2_combout  & (\cpu_inst|decoder_inst|WideOr5~3_combout  & ((\cpu_inst|opcode [1]) # (\cpu_inst|decoder_inst|WideOr5~4_combout )))) # (!\cpu_inst|decoder_inst|WideOr5~2_combout  & 
// (!\cpu_inst|opcode [1] & (\cpu_inst|decoder_inst|WideOr5~3_combout  $ (\cpu_inst|decoder_inst|WideOr5~4_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr5~2_combout ),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|decoder_inst|WideOr5~3_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~5 .lut_mask = 16'hA190;
defparam \cpu_inst|decoder_inst|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~6_combout  = (\cpu_inst|decoder_inst|WideOr5~2_combout  & ((\cpu_inst|decoder_inst|WideOr5~1_combout  & (\cpu_inst|decoder_inst|WideOr5~5_combout )) # (!\cpu_inst|decoder_inst|WideOr5~1_combout  & 
// ((\cpu_inst|decoder_inst|WideOr5~0_combout ))))) # (!\cpu_inst|decoder_inst|WideOr5~2_combout  & (\cpu_inst|decoder_inst|WideOr5~5_combout  & ((!\cpu_inst|decoder_inst|WideOr5~1_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr5~5_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr5~0_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~6 .lut_mask = 16'hA0CA;
defparam \cpu_inst|decoder_inst|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~7_combout  = (\cpu_inst|opcode [4] & (\cpu_inst|opcode [7] & (\cpu_inst|opcode [5] $ (!\cpu_inst|opcode [1])))) # (!\cpu_inst|opcode [4] & (((\cpu_inst|opcode [1] & !\cpu_inst|opcode [7]))))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~7 .lut_mask = 16'h8250;
defparam \cpu_inst|decoder_inst|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~6_combout  = (!\cpu_inst|opcode [2] & (!\cpu_inst|opcode [0] & \cpu_inst|opcode [3]))

	.dataa(\cpu_inst|opcode [2]),
	.datab(gnd),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~6 .lut_mask = 16'h0500;
defparam \cpu_inst|decoder_inst|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~12 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~12_combout  = (!\cpu_inst|opcode [3] & (\cpu_inst|decoder_inst|WideOr6~5_combout  & (!\cpu_inst|opcode [2] & !\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|decoder_inst|WideOr6~5_combout ),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~12 .lut_mask = 16'h0004;
defparam \cpu_inst|decoder_inst|WideOr6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~8 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~8_combout  = (\cpu_inst|opcode [2] & ((\cpu_inst|opcode [3]) # ((\cpu_inst|opcode [1] & \cpu_inst|opcode [0])))) # (!\cpu_inst|opcode [2] & ((\cpu_inst|opcode [1]) # (\cpu_inst|opcode [0] $ (\cpu_inst|opcode [3]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~8 .lut_mask = 16'hEFD4;
defparam \cpu_inst|decoder_inst|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~9 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~9_combout  = (\cpu_inst|opcode [2] & (!\cpu_inst|opcode [1] & (\cpu_inst|opcode [0] & !\cpu_inst|opcode [3]))) # (!\cpu_inst|opcode [2] & (\cpu_inst|opcode [3] & (\cpu_inst|opcode [1] $ (\cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~9 .lut_mask = 16'h1420;
defparam \cpu_inst|decoder_inst|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~10 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~10_combout  = (\cpu_inst|decoder_inst|WideOr6~8_combout  & (((\cpu_inst|decoder_inst|WideOr6~9_combout  & !\cpu_inst|opcode [7])))) # (!\cpu_inst|decoder_inst|WideOr6~8_combout  & ((\cpu_inst|decoder_inst|WideOr6~9_combout  
// & (!\cpu_inst|opcode [5])) # (!\cpu_inst|decoder_inst|WideOr6~9_combout  & ((\cpu_inst|opcode [7])))))

	.dataa(\cpu_inst|decoder_inst|WideOr6~8_combout ),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|decoder_inst|WideOr6~9_combout ),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~10 .lut_mask = 16'h15B0;
defparam \cpu_inst|decoder_inst|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~11 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~11_combout  = (\cpu_inst|opcode [4] & (\cpu_inst|decoder_inst|WideOr6~12_combout )) # (!\cpu_inst|opcode [4] & ((\cpu_inst|decoder_inst|WideOr6~10_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr6~12_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr6~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~11 .lut_mask = 16'hCFC0;
defparam \cpu_inst|decoder_inst|WideOr6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr6~13 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr6~13_combout  = (\cpu_inst|opcode [6] & (((\cpu_inst|decoder_inst|WideOr6~11_combout )))) # (!\cpu_inst|opcode [6] & (\cpu_inst|decoder_inst|WideOr6~7_combout  & (\cpu_inst|decoder_inst|WideOr6~6_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr6~7_combout ),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|decoder_inst|WideOr6~6_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr6~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr6~13 .lut_mask = 16'hEC20;
defparam \cpu_inst|decoder_inst|WideOr6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \cpu_inst|Equal34~0 (
// Equation(s):
// \cpu_inst|Equal34~0_combout  = (!\cpu_inst|decoder_inst|WideOr7~13_combout  & (\cpu_inst|Equal11~0_combout  & (!\cpu_inst|decoder_inst|WideOr5~6_combout  & !\cpu_inst|decoder_inst|WideOr6~13_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr7~13_combout ),
	.datab(\cpu_inst|Equal11~0_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~6_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal34~0 .lut_mask = 16'h0004;
defparam \cpu_inst|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr13~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr13~0_combout  = (\cpu_inst|opcode [0] & (!\cpu_inst|opcode [5] & !\cpu_inst|opcode [7]))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr13~0 .lut_mask = 16'h0202;
defparam \cpu_inst|decoder_inst|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~1_combout  = (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [2] & (\cpu_inst|decoder_inst|WideOr13~0_combout )) # (!\cpu_inst|opcode [2] & ((\cpu_inst|decoder_inst|WideOr6~5_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr13~0_combout ),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr6~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~1 .lut_mask = 16'h0B08;
defparam \cpu_inst|decoder_inst|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~0_combout  = (\cpu_inst|opcode [0] & (!\cpu_inst|opcode [5] & ((!\cpu_inst|opcode [1])))) # (!\cpu_inst|opcode [0] & (((\cpu_inst|opcode [7]))))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~0 .lut_mask = 16'h5072;
defparam \cpu_inst|decoder_inst|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~2_combout  = (\cpu_inst|opcode [2] & ((\cpu_inst|opcode [6] & ((\cpu_inst|decoder_inst|WideOr12~0_combout ))) # (!\cpu_inst|opcode [6] & (\cpu_inst|decoder_inst|WideOr12~1_combout )))) # (!\cpu_inst|opcode [2] & 
// (\cpu_inst|decoder_inst|WideOr12~1_combout  & ((\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|decoder_inst|WideOr12~1_combout ),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|decoder_inst|WideOr12~0_combout ),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~2 .lut_mask = 16'hE288;
defparam \cpu_inst|decoder_inst|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr12~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr12~3_combout  = (!\cpu_inst|opcode [4] & (!\cpu_inst|opcode [3] & \cpu_inst|decoder_inst|WideOr12~2_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|decoder_inst|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr12~3 .lut_mask = 16'h0300;
defparam \cpu_inst|decoder_inst|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~0 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~0_combout  = (!\cpu_inst|Equal34~0_combout  & ((\cpu_inst|decoder_inst|WideOr12~3_combout ) # ((\cpu_inst|decoder_inst|WideOr6~4_combout  & \cpu_inst|decoder_inst|WideOr12~8_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr6~4_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr12~8_combout ),
	.datac(\cpu_inst|Equal34~0_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~0 .lut_mask = 16'h0F08;
defparam \cpu_inst|cpu_data_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \cpu_inst|always1~0 (
// Equation(s):
// \cpu_inst|always1~0_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|decoder_inst|WideOr3~5_combout  & (!\cpu_inst|decoder_inst|WideOr2~3_combout )) # (!\cpu_inst|decoder_inst|WideOr3~5_combout  & ((\cpu_inst|decoder_inst|WideOr4~7_combout 
// )))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|always1~0 .lut_mask = 16'h2A20;
defparam \cpu_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~3 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~3_combout  = (\cpu_inst|cpu_data_in[0]~0_combout  & \cpu_inst|always1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_data_in[0]~0_combout ),
	.datad(\cpu_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~3 .lut_mask = 16'hF000;
defparam \cpu_inst|cpu_data_in[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~4 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~4_combout  = (\cpu_inst|Equal34~0_combout  & \cpu_inst|always1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|Equal34~0_combout ),
	.datad(\cpu_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~4 .lut_mask = 16'hF000;
defparam \cpu_inst|cpu_data_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \cpu_inst|operand_count~4 (
// Equation(s):
// \cpu_inst|operand_count~4_combout  = (\reset_n~input_o  & (\cpu_inst|operand_count[1]~1_combout  & (\cpu_inst|operand_count [0] $ (\cpu_inst|operand_count [1]))))

	.dataa(\cpu_inst|operand_count [0]),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|operand_count [1]),
	.datad(\cpu_inst|operand_count[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count~4 .lut_mask = 16'h4800;
defparam \cpu_inst|operand_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \cpu_inst|operand_count[1]~3 (
// Equation(s):
// \cpu_inst|operand_count[1]~3_combout  = (\cpu_inst|operand_count[1]~1_combout ) # ((\cpu_inst|current_stage.DECODE~q ) # (!\reset_n~input_o ))

	.dataa(\cpu_inst|operand_count[1]~1_combout ),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|current_stage.DECODE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|operand_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count[1]~3 .lut_mask = 16'hFBFB;
defparam \cpu_inst|operand_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \cpu_inst|operand_count[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_count[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_count[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \cpu_inst|temp_pc~0 (
// Equation(s):
// \cpu_inst|temp_pc~0_combout  = (\cpu_inst|current_sub.SUB_CAPTURE~q  & (\cpu_inst|LessThan3~0_combout  & \cpu_inst|current_stage.READ~q ))

	.dataa(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datab(\cpu_inst|LessThan3~0_combout ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|temp_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|temp_pc~0 .lut_mask = 16'h8080;
defparam \cpu_inst|temp_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \cpu_inst|operand_lo[1]~0 (
// Equation(s):
// \cpu_inst|operand_lo[1]~0_combout  = ((!\cpu_inst|operand_count [1] & (\cpu_inst|temp_pc~0_combout  & !\cpu_inst|operand_count [0]))) # (!\reset_n~input_o )

	.dataa(\cpu_inst|operand_count [1]),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\reset_n~input_o ),
	.datad(\cpu_inst|operand_count [0]),
	.cin(gnd),
	.combout(\cpu_inst|operand_lo[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_lo[1]~0 .lut_mask = 16'h0F4F;
defparam \cpu_inst|operand_lo[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \cpu_inst|operand_lo[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[2] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr10~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr10~2_combout  = (\cpu_inst|opcode [0] & ((\cpu_inst|opcode [1]) # ((\cpu_inst|opcode [6] & \cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr10~2 .lut_mask = 16'hEA00;
defparam \cpu_inst|decoder_inst|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr10~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr10~0_combout  = (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [0] & ((!\cpu_inst|opcode [3]))) # (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [6] & \cpu_inst|opcode [3]))))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr10~0 .lut_mask = 16'h040A;
defparam \cpu_inst|decoder_inst|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr10~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr10~1_combout  = (\cpu_inst|decoder_inst|WideOr10~0_combout  & (!\cpu_inst|opcode [7] & !\cpu_inst|opcode [5]))

	.dataa(\cpu_inst|decoder_inst|WideOr10~0_combout ),
	.datab(\cpu_inst|opcode [7]),
	.datac(gnd),
	.datad(\cpu_inst|opcode [5]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr10~1 .lut_mask = 16'h0022;
defparam \cpu_inst|decoder_inst|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr10~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr10~3_combout  = (\cpu_inst|decoder_inst|WideOr18~0_combout  & ((\cpu_inst|decoder_inst|WideOr10~1_combout ) # ((\cpu_inst|decoder_inst|WideOr18~1_combout  & !\cpu_inst|decoder_inst|WideOr10~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr18~1_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr10~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr10~1_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr10~3 .lut_mask = 16'hF200;
defparam \cpu_inst|decoder_inst|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \cpu_inst|operand_val[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[2] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr11~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr11~7_combout  = (\cpu_inst|opcode [4] & (!\cpu_inst|opcode [1])) # (!\cpu_inst|opcode [4] & ((\cpu_inst|opcode [6] & (!\cpu_inst|opcode [1])) # (!\cpu_inst|opcode [6] & ((\cpu_inst|opcode [5])))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [5]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr11~7 .lut_mask = 16'h5754;
defparam \cpu_inst|decoder_inst|WideOr11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr11~8 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr11~8_combout  = (\cpu_inst|decoder_inst|WideOr11~7_combout  & ((\cpu_inst|opcode [7]) # (\cpu_inst|opcode [4])))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|decoder_inst|WideOr11~7_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr11~8 .lut_mask = 16'hC8C8;
defparam \cpu_inst|decoder_inst|WideOr11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr11~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr11~6_combout  = (!\cpu_inst|opcode [3] & (\cpu_inst|decoder_inst|WideOr11~8_combout  & (!\cpu_inst|opcode [2] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|decoder_inst|WideOr11~8_combout ),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr11~6 .lut_mask = 16'h0004;
defparam \cpu_inst|decoder_inst|WideOr11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~0_combout  = (!\cpu_inst|opcode [5] & (!\cpu_inst|opcode [4] & \cpu_inst|opcode [2]))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [4]),
	.datac(gnd),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~0 .lut_mask = 16'h1100;
defparam \cpu_inst|decoder_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr11~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr11~2_combout  = (\cpu_inst|decoder_inst|WideOr1~0_combout  & (!\cpu_inst|opcode [7] & (\cpu_inst|opcode [6] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|decoder_inst|WideOr1~0_combout ),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr11~2 .lut_mask = 16'h0020;
defparam \cpu_inst|decoder_inst|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr11~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr11~3_combout  = (\cpu_inst|opcode [4]) # ((!\cpu_inst|opcode [5] & (\cpu_inst|opcode [7] & !\cpu_inst|opcode [6])))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [4]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr11~3 .lut_mask = 16'hFF04;
defparam \cpu_inst|decoder_inst|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr11~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr11~4_combout  = (\cpu_inst|decoder_inst|WideOr11~2_combout ) # ((!\cpu_inst|opcode [2] & (!\cpu_inst|decoder_inst|WideOr11~3_combout  & \cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|decoder_inst|WideOr11~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr11~3_combout ),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr11~4 .lut_mask = 16'hCDCC;
defparam \cpu_inst|decoder_inst|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr11~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr11~5_combout  = (\cpu_inst|decoder_inst|WideOr11~6_combout ) # ((\cpu_inst|opcode [3] & (!\cpu_inst|opcode [1] & \cpu_inst|decoder_inst|WideOr11~4_combout )))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|decoder_inst|WideOr11~6_combout ),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr11~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr11~5 .lut_mask = 16'hCECC;
defparam \cpu_inst|decoder_inst|WideOr11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \cpu_inst|alu_reg2~29 (
// Equation(s):
// \cpu_inst|alu_reg2~29_combout  = (\cpu_inst|decoder_inst|WideOr10~3_combout  & (((\cpu_inst|operand_val [2])))) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|decoder_inst|WideOr11~5_combout  & (\cpu_inst|operand_lo [2])) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|operand_val [2])))))

	.dataa(\cpu_inst|operand_lo [2]),
	.datab(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datac(\cpu_inst|operand_val [2]),
	.datad(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~29 .lut_mask = 16'hE2F0;
defparam \cpu_inst|alu_reg2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~2 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~2_combout  = (\cpu_inst|opcode [4]) # ((\cpu_inst|opcode [1] & ((!\cpu_inst|decoder_inst|WideOr15~1_combout ) # (!\cpu_inst|decoder_inst|WideOr7~11_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr7~11_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr15~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~2 .lut_mask = 16'hDCFC;
defparam \cpu_inst|alu_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~6 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~6_combout  = (\cpu_inst|opcode [5] & (\cpu_inst|opcode [3] & (\cpu_inst|opcode [2] $ (\cpu_inst|opcode [0])))) # (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [3] $ (((\cpu_inst|opcode [2] & \cpu_inst|opcode [0])))))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~6 .lut_mask = 16'h268A;
defparam \cpu_inst|alu_inst|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~3 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~3_combout  = (\cpu_inst|opcode [4]) # ((\cpu_inst|decoder_inst|WideOr7~11_combout  & (\cpu_inst|opcode [1] & \cpu_inst|decoder_inst|WideOr15~1_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr7~11_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr15~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~3 .lut_mask = 16'hECCC;
defparam \cpu_inst|alu_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~5 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~5_combout  = (\cpu_inst|alu_inst|Selector0~3_combout ) # ((!\cpu_inst|opcode [6] & \cpu_inst|opcode [7]))

	.dataa(gnd),
	.datab(\cpu_inst|alu_inst|Selector0~3_combout ),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~5 .lut_mask = 16'hCFCC;
defparam \cpu_inst|alu_inst|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~7 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~7_combout  = (\cpu_inst|opcode [0]) # ((\cpu_inst|alu_inst|Selector0~6_combout  & (\cpu_inst|alu_inst|Selector0~5_combout  $ (\cpu_inst|opcode [2]))))

	.dataa(\cpu_inst|alu_inst|Selector0~6_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|alu_inst|Selector0~5_combout ),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~7 .lut_mask = 16'hCEEC;
defparam \cpu_inst|alu_inst|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~8 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~8_combout  = (\cpu_inst|alu_inst|Selector0~6_combout  & ((\cpu_inst|opcode [0] & (!\cpu_inst|alu_inst|Selector0~5_combout )) # (!\cpu_inst|opcode [0] & ((!\cpu_inst|opcode [2]))))) # (!\cpu_inst|alu_inst|Selector0~6_combout  & 
// (!\cpu_inst|opcode [0] & (!\cpu_inst|alu_inst|Selector0~5_combout  & \cpu_inst|opcode [2])))

	.dataa(\cpu_inst|alu_inst|Selector0~6_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|alu_inst|Selector0~5_combout ),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~8 .lut_mask = 16'h092A;
defparam \cpu_inst|alu_inst|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~4 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~4_combout  = (\cpu_inst|alu_inst|Selector0~3_combout ) # ((\cpu_inst|opcode [6] & \cpu_inst|opcode [7]))

	.dataa(gnd),
	.datab(\cpu_inst|alu_inst|Selector0~3_combout ),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~4 .lut_mask = 16'hFCCC;
defparam \cpu_inst|alu_inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~9 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~9_combout  = (\cpu_inst|alu_inst|Selector0~7_combout  & (!\cpu_inst|alu_inst|Selector0~2_combout  & (\cpu_inst|alu_inst|Selector0~8_combout ))) # (!\cpu_inst|alu_inst|Selector0~7_combout  & 
// (\cpu_inst|alu_inst|Selector0~4_combout  & ((\cpu_inst|alu_inst|Selector0~8_combout ) # (!\cpu_inst|alu_inst|Selector0~2_combout ))))

	.dataa(\cpu_inst|alu_inst|Selector0~2_combout ),
	.datab(\cpu_inst|alu_inst|Selector0~7_combout ),
	.datac(\cpu_inst|alu_inst|Selector0~8_combout ),
	.datad(\cpu_inst|alu_inst|Selector0~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~9 .lut_mask = 16'h7140;
defparam \cpu_inst|alu_inst|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr14~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr14~1_combout  = (\cpu_inst|opcode [3] & !\cpu_inst|opcode [2])

	.dataa(\cpu_inst|opcode [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr14~1 .lut_mask = 16'h00AA;
defparam \cpu_inst|decoder_inst|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr14~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr14~0_combout  = (\cpu_inst|opcode [6] & (\cpu_inst|opcode [3] $ (\cpu_inst|opcode [2])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(gnd),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr14~0 .lut_mask = 16'h50A0;
defparam \cpu_inst|decoder_inst|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr14~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr14~3_combout  = (\cpu_inst|opcode [7] & ((\cpu_inst|opcode [1] & ((\cpu_inst|decoder_inst|WideOr14~0_combout ))) # (!\cpu_inst|opcode [1] & (\cpu_inst|decoder_inst|WideOr14~1_combout )))) # (!\cpu_inst|opcode [7] & 
// (\cpu_inst|decoder_inst|WideOr14~1_combout  & (\cpu_inst|opcode [1] & !\cpu_inst|decoder_inst|WideOr14~0_combout )))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|decoder_inst|WideOr14~1_combout ),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr14~3 .lut_mask = 16'hA848;
defparam \cpu_inst|decoder_inst|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr14~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr14~2_combout  = (\cpu_inst|decoder_inst|WideOr14~1_combout  & (\cpu_inst|opcode [7] $ (\cpu_inst|opcode [1] $ (\cpu_inst|decoder_inst|WideOr14~0_combout )))) # (!\cpu_inst|decoder_inst|WideOr14~1_combout  & (!\cpu_inst|opcode 
// [7] & (!\cpu_inst|opcode [1] & \cpu_inst|decoder_inst|WideOr14~0_combout )))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|decoder_inst|WideOr14~1_combout ),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr14~2 .lut_mask = 16'h8548;
defparam \cpu_inst|decoder_inst|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr14~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr14~4_combout  = (\cpu_inst|decoder_inst|WideOr14~2_combout  & (!\cpu_inst|opcode [5] & (\cpu_inst|decoder_inst|WideOr14~3_combout  $ (\cpu_inst|opcode [0])))) # (!\cpu_inst|decoder_inst|WideOr14~2_combout  & 
// (\cpu_inst|decoder_inst|WideOr14~3_combout  & (!\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|decoder_inst|WideOr14~3_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|decoder_inst|WideOr14~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr14~4 .lut_mask = 16'h0622;
defparam \cpu_inst|decoder_inst|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr14~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr14~5_combout  = (!\cpu_inst|opcode [4] & \cpu_inst|decoder_inst|WideOr14~4_combout )

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(gnd),
	.datad(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr14~5 .lut_mask = 16'h3300;
defparam \cpu_inst|decoder_inst|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr16~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr16~0_combout  = (\cpu_inst|opcode [1] & (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [2] $ (\cpu_inst|opcode [3]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr16~0 .lut_mask = 16'h0408;
defparam \cpu_inst|decoder_inst|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr16~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr16~1_combout  = (!\cpu_inst|opcode [5] & ((\cpu_inst|opcode [7] & (\cpu_inst|decoder_inst|WideOr16~0_combout )) # (!\cpu_inst|opcode [7] & ((\cpu_inst|decoder_inst|WideOr6~9_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr16~0_combout ),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|decoder_inst|WideOr6~9_combout ),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr16~1 .lut_mask = 16'h2230;
defparam \cpu_inst|decoder_inst|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr16~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr16~2_combout  = (!\cpu_inst|opcode [2] & (\cpu_inst|opcode [3] & (\cpu_inst|opcode [1] $ (\cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr16~2 .lut_mask = 16'h1400;
defparam \cpu_inst|decoder_inst|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr16~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr16~3_combout  = (\cpu_inst|decoder_inst|WideOr16~1_combout ) # ((!\cpu_inst|opcode [7] & (\cpu_inst|opcode [5] & \cpu_inst|decoder_inst|WideOr16~2_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr16~1_combout ),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|decoder_inst|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr16~3 .lut_mask = 16'hBAAA;
defparam \cpu_inst|decoder_inst|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr16~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr16~4_combout  = (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [0] & (\cpu_inst|opcode [5] & !\cpu_inst|opcode [7])) # (!\cpu_inst|opcode [0] & (!\cpu_inst|opcode [5] & \cpu_inst|opcode [7]))))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr16~4 .lut_mask = 16'h0108;
defparam \cpu_inst|decoder_inst|WideOr16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr16~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr16~5_combout  = (\cpu_inst|opcode [6] & (\cpu_inst|decoder_inst|WideOr16~3_combout )) # (!\cpu_inst|opcode [6] & (((\cpu_inst|decoder_inst|WideOr6~4_combout  & \cpu_inst|decoder_inst|WideOr16~4_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr16~3_combout ),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|decoder_inst|WideOr6~4_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr16~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr16~5 .lut_mask = 16'hB888;
defparam \cpu_inst|decoder_inst|WideOr16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr16~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr16~6_combout  = (!\cpu_inst|opcode [4] & \cpu_inst|decoder_inst|WideOr16~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr16~6 .lut_mask = 16'h0F00;
defparam \cpu_inst|decoder_inst|WideOr16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~2_combout  = (\cpu_inst|opcode [3] & (!\cpu_inst|opcode [2] & ((!\cpu_inst|opcode [1]) # (!\cpu_inst|opcode [5])))) # (!\cpu_inst|opcode [3] & (\cpu_inst|opcode [2] & (!\cpu_inst|opcode [5] & !\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~2 .lut_mask = 16'h0226;
defparam \cpu_inst|decoder_inst|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~3_combout  = (\cpu_inst|opcode [2] & ((\cpu_inst|opcode [3]) # ((!\cpu_inst|opcode [5] & \cpu_inst|opcode [1])))) # (!\cpu_inst|opcode [2] & (((\cpu_inst|opcode [1]))))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~3 .lut_mask = 16'hBF88;
defparam \cpu_inst|decoder_inst|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~4_combout  = (\cpu_inst|decoder_inst|WideOr15~2_combout  & (\cpu_inst|decoder_inst|WideOr15~3_combout  $ (((\cpu_inst|opcode [0]) # (\cpu_inst|opcode [7]))))) # (!\cpu_inst|decoder_inst|WideOr15~2_combout  & 
// (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [7] & !\cpu_inst|decoder_inst|WideOr15~3_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr15~2_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|WideOr15~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~4 .lut_mask = 16'h02B8;
defparam \cpu_inst|decoder_inst|WideOr15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~5_combout  = (\cpu_inst|decoder_inst|WideOr15~2_combout  & (((\cpu_inst|decoder_inst|WideOr15~3_combout )))) # (!\cpu_inst|decoder_inst|WideOr15~2_combout  & ((\cpu_inst|opcode [0]) # ((\cpu_inst|opcode [7] & 
// \cpu_inst|decoder_inst|WideOr15~3_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~2_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|WideOr15~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~5 .lut_mask = 16'hFE44;
defparam \cpu_inst|decoder_inst|WideOr15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~6_combout  = (\cpu_inst|decoder_inst|WideOr15~0_combout  & (\cpu_inst|decoder_inst|WideOr15~4_combout  $ (!\cpu_inst|decoder_inst|WideOr15~5_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr15~4_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr15~0_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr15~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~6 .lut_mask = 16'hC030;
defparam \cpu_inst|decoder_inst|WideOr15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~7_combout  = (!\cpu_inst|opcode [4] & ((\cpu_inst|decoder_inst|WideOr15~6_combout ) # ((\cpu_inst|opcode [6] & \cpu_inst|decoder_inst|WideOr15~4_combout ))))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|decoder_inst|WideOr15~6_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr15~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~7 .lut_mask = 16'h5450;
defparam \cpu_inst|decoder_inst|WideOr15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~3 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~3_combout  = (!\cpu_inst|alu_inst|Selector0~9_combout  & ((\cpu_inst|decoder_inst|WideOr14~5_combout ) # ((\cpu_inst|decoder_inst|WideOr16~6_combout ) # (!\cpu_inst|decoder_inst|WideOr15~7_combout ))))

	.dataa(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~3 .lut_mask = 16'h5455;
defparam \cpu_inst|alu_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \reset_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr18~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr18~2_combout  = (\cpu_inst|opcode [1] & ((\cpu_inst|opcode [0]) # ((!\cpu_inst|opcode [6] & \cpu_inst|opcode [5])))) # (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [6]) # ((\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr18~2 .lut_mask = 16'hFE74;
defparam \cpu_inst|decoder_inst|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \cpu_inst|we_ps_sig~0 (
// Equation(s):
// \cpu_inst|we_ps_sig~0_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (((\cpu_inst|decoder_inst|WideOr18~2_combout ) # (!\cpu_inst|decoder_inst|WideOr18~0_combout )) # (!\cpu_inst|decoder_inst|WideOr18~1_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr18~1_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|decoder_inst|WideOr18~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_ps_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_ps_sig~0 .lut_mask = 16'hC4CC;
defparam \cpu_inst|we_ps_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \cpu_inst|we_a_sig~0 (
// Equation(s):
// \cpu_inst|we_a_sig~0_combout  = (\cpu_inst|decoder_inst|WideOr4~7_combout  & (!\cpu_inst|decoder_inst|WideOr2~3_combout  & (!\cpu_inst|decoder_inst|WideOr3~5_combout  & \cpu_inst|we_ps_sig~0_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|we_ps_sig~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_a_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_a_sig~0 .lut_mask = 16'h0200;
defparam \cpu_inst|we_a_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \cpu_inst|cpu_register_inst|A[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[2]~9_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \cpu_inst|Equal9~6 (
// Equation(s):
// \cpu_inst|Equal9~6_combout  = (\cpu_inst|opcode [5] & (!\cpu_inst|opcode [4])) # (!\cpu_inst|opcode [5] & ((\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|Equal9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal9~6 .lut_mask = 16'h7272;
defparam \cpu_inst|Equal9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \cpu_inst|Equal9~3 (
// Equation(s):
// \cpu_inst|Equal9~3_combout  = (\cpu_inst|Equal9~6_combout  & (\cpu_inst|opcode [3] & !\cpu_inst|opcode [0]))

	.dataa(\cpu_inst|Equal9~6_combout ),
	.datab(gnd),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal9~3 .lut_mask = 16'h00A0;
defparam \cpu_inst|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \cpu_inst|Equal9~13 (
// Equation(s):
// \cpu_inst|Equal9~13_combout  = (!\cpu_inst|opcode [2] & (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [6] & \cpu_inst|Equal9~3_combout )))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|Equal9~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal9~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal9~13 .lut_mask = 16'h0400;
defparam \cpu_inst|Equal9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr8~11 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr8~11_combout  = (\cpu_inst|decoder_inst|WideOr8~10_combout ) # ((!\cpu_inst|opcode [3] & (\cpu_inst|decoder_inst|WideOr8~5_combout  & !\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|decoder_inst|WideOr8~5_combout ),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr8~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr8~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr8~11 .lut_mask = 16'hFF04;
defparam \cpu_inst|decoder_inst|WideOr8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \cpu_inst|always1~1 (
// Equation(s):
// \cpu_inst|always1~1_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|decoder_inst|WideOr5~6_combout  & (!\cpu_inst|decoder_inst|WideOr7~13_combout  & !\cpu_inst|decoder_inst|WideOr8~11_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr5~6_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr7~13_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr8~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|always1~1 .lut_mask = 16'h0008;
defparam \cpu_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~16 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~16_combout  = (\cpu_inst|Equal9~13_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout ) # ((\cpu_inst|decoder_inst|WideOr6~13_combout  & \cpu_inst|always1~1_combout )))) # (!\cpu_inst|Equal9~13_combout  & 
// (((\cpu_inst|decoder_inst|WideOr6~13_combout  & \cpu_inst|always1~1_combout ))))

	.dataa(\cpu_inst|Equal9~13_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.datad(\cpu_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~16 .lut_mask = 16'hF888;
defparam \cpu_inst|alu_reg2[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|SP[2]~3 (
// Equation(s):
// \cpu_inst|cpu_register_inst|SP[2]~3_combout  = !\cpu_inst|cpu_data_in[2]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|SP[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[2]~3 .lut_mask = 16'h00FF;
defparam \cpu_inst|cpu_register_inst|SP[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \cpu_inst|we_sp_sig~0 (
// Equation(s):
// \cpu_inst|we_sp_sig~0_combout  = (\cpu_inst|decoder_inst|WideOr4~7_combout  & (\cpu_inst|decoder_inst|WideOr2~3_combout  & (!\cpu_inst|decoder_inst|WideOr3~5_combout  & \cpu_inst|we_ps_sig~0_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|we_ps_sig~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_sp_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_sp_sig~0 .lut_mask = 16'h0800;
defparam \cpu_inst|we_sp_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \cpu_inst|cpu_register_inst|SP[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|SP[2]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~6 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~6_combout  = (\cpu_inst|opcode [4]) # (\cpu_inst|opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~6 .lut_mask = 16'hFFF0;
defparam \cpu_inst|alu_reg2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~3 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~3_combout  = (\cpu_inst|opcode [3] & (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [5] & \cpu_inst|alu_reg2[1]~6_combout )))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|alu_reg2[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~3 .lut_mask = 16'h0800;
defparam \cpu_inst|alu_reg2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~49 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~49_combout  = (\cpu_inst|alu_reg2[1]~3_combout  & (!\cpu_inst|opcode [6] & (!\cpu_inst|opcode [2] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|alu_reg2[1]~3_combout ),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~49 .lut_mask = 16'h0002;
defparam \cpu_inst|alu_reg2[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \cpu_inst|alu_reg2[2]~30 (
// Equation(s):
// \cpu_inst|alu_reg2[2]~30_combout  = (\cpu_inst|alu_reg2[1]~16_combout  & (((\cpu_inst|alu_reg2[1]~49_combout ) # (!\cpu_inst|cpu_register_inst|SP [2])))) # (!\cpu_inst|alu_reg2[1]~16_combout  & (\cpu_inst|alu_reg2~29_combout  & 
// ((!\cpu_inst|alu_reg2[1]~49_combout ))))

	.dataa(\cpu_inst|alu_reg2~29_combout ),
	.datab(\cpu_inst|alu_reg2[1]~16_combout ),
	.datac(\cpu_inst|cpu_register_inst|SP [2]),
	.datad(\cpu_inst|alu_reg2[1]~49_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[2]~30 .lut_mask = 16'hCC2E;
defparam \cpu_inst|alu_reg2[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \cpu_inst|we_y_sig~2 (
// Equation(s):
// \cpu_inst|we_y_sig~2_combout  = (\cpu_inst|decoder_inst|WideOr4~7_combout  & (!\cpu_inst|decoder_inst|WideOr2~3_combout  & (\cpu_inst|decoder_inst|WideOr3~5_combout  & \cpu_inst|we_ps_sig~0_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|we_ps_sig~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_y_sig~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_y_sig~2 .lut_mask = 16'h2000;
defparam \cpu_inst|we_y_sig~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \cpu_inst|cpu_register_inst|Y[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[2]~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \cpu_inst|alu_reg2[2]~31 (
// Equation(s):
// \cpu_inst|alu_reg2[2]~31_combout  = (\cpu_inst|alu_reg2[2]~30_combout  & ((\cpu_inst|cpu_register_inst|X [2]) # ((!\cpu_inst|alu_reg2[1]~49_combout )))) # (!\cpu_inst|alu_reg2[2]~30_combout  & (((\cpu_inst|alu_reg2[1]~49_combout  & 
// \cpu_inst|cpu_register_inst|Y [2]))))

	.dataa(\cpu_inst|alu_reg2[2]~30_combout ),
	.datab(\cpu_inst|cpu_register_inst|X [2]),
	.datac(\cpu_inst|alu_reg2[1]~49_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [2]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[2]~31 .lut_mask = 16'hDA8A;
defparam \cpu_inst|alu_reg2[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \cpu_inst|alu_reg2[2]~32 (
// Equation(s):
// \cpu_inst|alu_reg2[2]~32_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|alu_reg2[2]~31_combout )))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal9~13_combout  & (\cpu_inst|cpu_register_inst|A [2])) # 
// (!\cpu_inst|Equal9~13_combout  & ((\cpu_inst|alu_reg2[2]~31_combout )))))

	.dataa(\cpu_inst|cpu_register_inst|A [2]),
	.datab(\cpu_inst|alu_reg2[2]~31_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|Equal9~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[2]~32 .lut_mask = 16'hCACC;
defparam \cpu_inst|alu_reg2[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~3 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~3_combout  = (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [5] & (!\cpu_inst|opcode [1] & \cpu_inst|opcode [7])))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~3 .lut_mask = 16'h0400;
defparam \cpu_inst|alu_reg1[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~44 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~44_combout  = (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [6] & (\cpu_inst|alu_reg1[2]~3_combout  & !\cpu_inst|opcode [3])))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|alu_reg1[2]~3_combout ),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~44 .lut_mask = 16'h0040;
defparam \cpu_inst|alu_reg1[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \cpu_inst|Equal2~0 (
// Equation(s):
// \cpu_inst|Equal2~0_combout  = (!\cpu_inst|decoder_inst|WideOr9~22_combout  & \cpu_inst|decoder_inst|WideOr8~11_combout )

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|decoder_inst|WideOr8~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal2~0 .lut_mask = 16'h5500;
defparam \cpu_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \cpu_inst|Equal2~1 (
// Equation(s):
// \cpu_inst|Equal2~1_combout  = (\cpu_inst|Equal2~0_combout  & (\cpu_inst|decoder_inst|WideOr7~13_combout  & (!\cpu_inst|decoder_inst|WideOr5~6_combout  & !\cpu_inst|decoder_inst|WideOr6~13_combout )))

	.dataa(\cpu_inst|Equal2~0_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr7~13_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~6_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal2~1 .lut_mask = 16'h0008;
defparam \cpu_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~0 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~0_combout  = (!\cpu_inst|decoder_inst|WideOr2~3_combout  & (\cpu_inst|decoder_inst|WideOr3~5_combout  & \cpu_inst|decoder_inst|WideOr4~7_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~0 .lut_mask = 16'h3000;
defparam \cpu_inst|ram_data_in[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \cpu_inst|Equal10~0 (
// Equation(s):
// \cpu_inst|Equal10~0_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & \cpu_inst|decoder_inst|WideOr8~11_combout )

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|decoder_inst|WideOr8~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal10~0 .lut_mask = 16'hAA00;
defparam \cpu_inst|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \cpu_inst|Equal10~1 (
// Equation(s):
// \cpu_inst|Equal10~1_combout  = (\cpu_inst|Equal10~0_combout  & (\cpu_inst|decoder_inst|WideOr7~13_combout  & (\cpu_inst|decoder_inst|WideOr5~6_combout  & !\cpu_inst|decoder_inst|WideOr6~13_combout )))

	.dataa(\cpu_inst|Equal10~0_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr7~13_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~6_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal10~1 .lut_mask = 16'h0080;
defparam \cpu_inst|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~15 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~15_combout  = (\cpu_inst|Equal2~1_combout  & (((!\cpu_inst|ram_data_in[2]~0_combout )))) # (!\cpu_inst|Equal2~1_combout  & ((\cpu_inst|alu_reg1[2]~44_combout ) # ((\cpu_inst|Equal10~1_combout ))))

	.dataa(\cpu_inst|alu_reg1[2]~44_combout ),
	.datab(\cpu_inst|Equal2~1_combout ),
	.datac(\cpu_inst|ram_data_in[2]~0_combout ),
	.datad(\cpu_inst|Equal10~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~15 .lut_mask = 16'h3F2E;
defparam \cpu_inst|alu_reg1[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~16 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~16_combout  = (\cpu_inst|decoder_inst|WideOr6~13_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & (!\cpu_inst|decoder_inst|WideOr7~13_combout  & \cpu_inst|decoder_inst|WideOr8~11_combout )) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((!\cpu_inst|decoder_inst|WideOr8~11_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr7~13_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr8~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~16 .lut_mask = 16'h0844;
defparam \cpu_inst|alu_reg1[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~17 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~17_combout  = (\cpu_inst|Equal2~1_combout ) # ((\cpu_inst|Equal10~1_combout ) # ((\cpu_inst|alu_reg1[2]~16_combout  & \cpu_inst|decoder_inst|WideOr5~6_combout )))

	.dataa(\cpu_inst|alu_reg1[2]~16_combout ),
	.datab(\cpu_inst|Equal2~1_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~6_combout ),
	.datad(\cpu_inst|Equal10~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~17 .lut_mask = 16'hFFEC;
defparam \cpu_inst|alu_reg1[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~18 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~18_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & (((\cpu_inst|alu_reg1[2]~15_combout )))) # (!\cpu_inst|alu_reg1[2]~17_combout  & (\cpu_inst|always1~1_combout  & ((\cpu_inst|decoder_inst|WideOr6~13_combout ))))

	.dataa(\cpu_inst|always1~1_combout ),
	.datab(\cpu_inst|alu_reg1[2]~15_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.datad(\cpu_inst|alu_reg1[2]~17_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~18 .lut_mask = 16'hCCA0;
defparam \cpu_inst|alu_reg1[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~32 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~32_combout  = (\cpu_inst|alu_reg1[2]~18_combout  & (((\cpu_inst|alu_reg1[2]~17_combout )))) # (!\cpu_inst|alu_reg1[2]~18_combout  & ((\cpu_inst|alu_reg1[2]~17_combout  & ((\cpu_inst|cpu_register_inst|Y [2]))) # 
// (!\cpu_inst|alu_reg1[2]~17_combout  & (\cpu_inst|cpu_register_inst|A [2]))))

	.dataa(\cpu_inst|cpu_register_inst|A [2]),
	.datab(\cpu_inst|alu_reg1[2]~18_combout ),
	.datac(\cpu_inst|alu_reg1[2]~17_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [2]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~32 .lut_mask = 16'hF2C2;
defparam \cpu_inst|alu_reg1[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~33 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~33_combout  = (\cpu_inst|alu_reg1[2]~18_combout  & ((\cpu_inst|alu_reg1[2]~32_combout  & ((\cpu_inst|cpu_register_inst|X [2]))) # (!\cpu_inst|alu_reg1[2]~32_combout  & (!\cpu_inst|cpu_register_inst|SP [2])))) # 
// (!\cpu_inst|alu_reg1[2]~18_combout  & (((\cpu_inst|alu_reg1[2]~32_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|SP [2]),
	.datab(\cpu_inst|cpu_register_inst|X [2]),
	.datac(\cpu_inst|alu_reg1[2]~18_combout ),
	.datad(\cpu_inst|alu_reg1[2]~32_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~33 .lut_mask = 16'hCF50;
defparam \cpu_inst|alu_reg1[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~34 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~34_combout  = (\cpu_inst|Equal1~15_combout  & (\cpu_inst|operand_val [2])) # (!\cpu_inst|Equal1~15_combout  & ((\cpu_inst|alu_reg1[2]~33_combout )))

	.dataa(\cpu_inst|operand_val [2]),
	.datab(gnd),
	.datac(\cpu_inst|Equal1~15_combout ),
	.datad(\cpu_inst|alu_reg1[2]~33_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~34 .lut_mask = 16'hAFA0;
defparam \cpu_inst|alu_reg1[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \cpu_inst|operand_lo[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \cpu_inst|operand_val[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \cpu_inst|alu_reg2~33 (
// Equation(s):
// \cpu_inst|alu_reg2~33_combout  = (\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|operand_val [1]))) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & (\cpu_inst|operand_lo [1])))) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & (((\cpu_inst|operand_val [1]))))

	.dataa(\cpu_inst|operand_lo [1]),
	.datab(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datad(\cpu_inst|operand_val [1]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~33 .lut_mask = 16'hFB08;
defparam \cpu_inst|alu_reg2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~2_combout  = (\cpu_inst|alu_inst|Selector0~9_combout  & (\cpu_inst|decoder_inst|WideOr14~5_combout  & (!\cpu_inst|decoder_inst|WideOr16~6_combout  & !\cpu_inst|decoder_inst|WideOr15~7_combout ))) # 
// (!\cpu_inst|alu_inst|Selector0~9_combout  & ((\cpu_inst|decoder_inst|WideOr16~6_combout ) # ((!\cpu_inst|decoder_inst|WideOr14~5_combout  & \cpu_inst|decoder_inst|WideOr15~7_combout ))))

	.dataa(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~2 .lut_mask = 16'h5158;
defparam \cpu_inst|alu_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \cpu_inst|cpu_register_inst|A[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[1]~6_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \cpu_inst|cpu_register_inst|Y[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[1]~6_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~34 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~34_combout  = (\cpu_inst|alu_reg2[1]~49_combout  & (((\cpu_inst|cpu_register_inst|Y [1]) # (\cpu_inst|alu_reg2[1]~16_combout )))) # (!\cpu_inst|alu_reg2[1]~49_combout  & (\cpu_inst|alu_reg2~33_combout  & 
// ((!\cpu_inst|alu_reg2[1]~16_combout ))))

	.dataa(\cpu_inst|alu_reg2~33_combout ),
	.datab(\cpu_inst|cpu_register_inst|Y [1]),
	.datac(\cpu_inst|alu_reg2[1]~49_combout ),
	.datad(\cpu_inst|alu_reg2[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~34 .lut_mask = 16'hF0CA;
defparam \cpu_inst|alu_reg2[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \cpu_inst|we_x_sig~2 (
// Equation(s):
// \cpu_inst|we_x_sig~2_combout  = (!\cpu_inst|decoder_inst|WideOr4~7_combout  & (!\cpu_inst|decoder_inst|WideOr2~3_combout  & (\cpu_inst|decoder_inst|WideOr3~5_combout  & \cpu_inst|we_ps_sig~0_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|we_ps_sig~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_x_sig~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_x_sig~2 .lut_mask = 16'h1000;
defparam \cpu_inst|we_x_sig~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \cpu_inst|cpu_register_inst|X[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[1]~6_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~35 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~35_combout  = (\cpu_inst|alu_reg2[1]~34_combout  & ((\cpu_inst|cpu_register_inst|X [1]) # ((!\cpu_inst|alu_reg2[1]~16_combout )))) # (!\cpu_inst|alu_reg2[1]~34_combout  & (((\cpu_inst|cpu_register_inst|SP [1] & 
// \cpu_inst|alu_reg2[1]~16_combout ))))

	.dataa(\cpu_inst|alu_reg2[1]~34_combout ),
	.datab(\cpu_inst|cpu_register_inst|X [1]),
	.datac(\cpu_inst|cpu_register_inst|SP [1]),
	.datad(\cpu_inst|alu_reg2[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~35 .lut_mask = 16'hD8AA;
defparam \cpu_inst|alu_reg2[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~36 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~36_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|alu_reg2[1]~35_combout )))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal9~13_combout  & (\cpu_inst|cpu_register_inst|A [1])) # 
// (!\cpu_inst|Equal9~13_combout  & ((\cpu_inst|alu_reg2[1]~35_combout )))))

	.dataa(\cpu_inst|cpu_register_inst|A [1]),
	.datab(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datac(\cpu_inst|alu_reg2[1]~35_combout ),
	.datad(\cpu_inst|Equal9~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~36 .lut_mask = 16'hE2F0;
defparam \cpu_inst|alu_reg2[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~5 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~5_combout  = (!\cpu_inst|decoder_inst|WideOr14~4_combout ) # (!\cpu_inst|decoder_inst|WideOr15~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~5 .lut_mask = 16'h0FFF;
defparam \cpu_inst|alu_inst|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|result~1 (
// Equation(s):
// \cpu_inst|alu_inst|result~1_combout  = \cpu_inst|alu_reg2[1]~36_combout  $ (((\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [1]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[1]~24_combout ))))

	.dataa(\cpu_inst|alu_reg1[1]~24_combout ),
	.datab(\cpu_inst|Equal1~15_combout ),
	.datac(\cpu_inst|operand_val [1]),
	.datad(\cpu_inst|alu_reg2[1]~36_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|result~1 .lut_mask = 16'h1DE2;
defparam \cpu_inst|alu_inst|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~0 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~0_combout  = \cpu_inst|alu_reg1[0]~22_combout  $ (VCC)
// \cpu_inst|alu_inst|Add4~1  = CARRY(\cpu_inst|alu_reg1[0]~22_combout )

	.dataa(\cpu_inst|alu_reg1[0]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add4~0_combout ),
	.cout(\cpu_inst|alu_inst|Add4~1 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|alu_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~2_combout  = (\cpu_inst|alu_reg1[1]~25_combout  & (!\cpu_inst|alu_inst|Add4~1 )) # (!\cpu_inst|alu_reg1[1]~25_combout  & ((\cpu_inst|alu_inst|Add4~1 ) # (GND)))
// \cpu_inst|alu_inst|Add4~3  = CARRY((!\cpu_inst|alu_inst|Add4~1 ) # (!\cpu_inst|alu_reg1[1]~25_combout ))

	.dataa(\cpu_inst|alu_reg1[1]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~1 ),
	.combout(\cpu_inst|alu_inst|Add4~2_combout ),
	.cout(\cpu_inst|alu_inst|Add4~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~2 .lut_mask = 16'h5A5F;
defparam \cpu_inst|alu_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~4 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~4_combout  = (!\cpu_inst|opcode [4] & (\cpu_inst|decoder_inst|WideOr14~4_combout  & ((\cpu_inst|decoder_inst|WideOr16~5_combout ) # (!\cpu_inst|decoder_inst|WideOr15~7_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~4 .lut_mask = 16'h2300;
defparam \cpu_inst|alu_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux6~4 (
// Equation(s):
// \cpu_inst|alu_inst|Mux6~4_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & (((\cpu_inst|alu_inst|Mux1~4_combout )))) # (!\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux1~4_combout  & (\cpu_inst|alu_inst|result~1_combout )) # 
// (!\cpu_inst|alu_inst|Mux1~4_combout  & ((\cpu_inst|alu_inst|Add4~2_combout )))))

	.dataa(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datab(\cpu_inst|alu_inst|result~1_combout ),
	.datac(\cpu_inst|alu_inst|Add4~2_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux6~4 .lut_mask = 16'hEE50;
defparam \cpu_inst|alu_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \cpu_inst|operand_lo[0]~feeder (
// Equation(s):
// \cpu_inst|operand_lo[0]~feeder_combout  = \cpu_inst|opcode~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_lo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_lo[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|operand_lo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \cpu_inst|operand_lo[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_lo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \cpu_inst|operand_val[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \cpu_inst|alu_reg2~17 (
// Equation(s):
// \cpu_inst|alu_reg2~17_combout  = (\cpu_inst|decoder_inst|WideOr10~3_combout  & (((\cpu_inst|operand_val [0])))) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|decoder_inst|WideOr11~5_combout  & (\cpu_inst|operand_lo [0])) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|operand_val [0])))))

	.dataa(\cpu_inst|operand_lo [0]),
	.datab(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datac(\cpu_inst|operand_val [0]),
	.datad(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~17 .lut_mask = 16'hE2F0;
defparam \cpu_inst|alu_reg2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~1 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~1_combout  = (\cpu_inst|alu_inst|Mux7~5_combout  & ((\cpu_inst|cpu_data_in[0]~0_combout ) # ((\cpu_inst|Equal34~0_combout  & \cpu_inst|alu_reg2~17_combout )))) # (!\cpu_inst|alu_inst|Mux7~5_combout  & (\cpu_inst|Equal34~0_combout  
// & ((\cpu_inst|alu_reg2~17_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux7~5_combout ),
	.datab(\cpu_inst|Equal34~0_combout ),
	.datac(\cpu_inst|cpu_data_in[0]~0_combout ),
	.datad(\cpu_inst|alu_reg2~17_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|cpu_data_in[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~2 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~2_combout  = (\cpu_inst|always1~0_combout  & \cpu_inst|cpu_data_in[0]~1_combout )

	.dataa(gnd),
	.datab(\cpu_inst|always1~0_combout ),
	.datac(\cpu_inst|cpu_data_in[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~2 .lut_mask = 16'hC0C0;
defparam \cpu_inst|cpu_data_in[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \cpu_inst|cpu_register_inst|A[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[0]~2_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \cpu_inst|cpu_register_inst|X[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[0]~2_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \cpu_inst|cpu_register_inst|Y[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[0]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|SP[0]~0 (
// Equation(s):
// \cpu_inst|cpu_register_inst|SP[0]~0_combout  = !\cpu_inst|cpu_data_in[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|SP[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[0]~0 .lut_mask = 16'h00FF;
defparam \cpu_inst|cpu_register_inst|SP[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \cpu_inst|cpu_register_inst|SP[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|SP[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \cpu_inst|alu_reg2[0]~18 (
// Equation(s):
// \cpu_inst|alu_reg2[0]~18_combout  = (\cpu_inst|alu_reg2[1]~49_combout  & (((\cpu_inst|alu_reg2[1]~16_combout )))) # (!\cpu_inst|alu_reg2[1]~49_combout  & ((\cpu_inst|alu_reg2[1]~16_combout  & ((!\cpu_inst|cpu_register_inst|SP [0]))) # 
// (!\cpu_inst|alu_reg2[1]~16_combout  & (\cpu_inst|alu_reg2~17_combout ))))

	.dataa(\cpu_inst|alu_reg2[1]~49_combout ),
	.datab(\cpu_inst|alu_reg2~17_combout ),
	.datac(\cpu_inst|alu_reg2[1]~16_combout ),
	.datad(\cpu_inst|cpu_register_inst|SP [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[0]~18 .lut_mask = 16'hA4F4;
defparam \cpu_inst|alu_reg2[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \cpu_inst|alu_reg2[0]~19 (
// Equation(s):
// \cpu_inst|alu_reg2[0]~19_combout  = (\cpu_inst|alu_reg2[1]~49_combout  & ((\cpu_inst|alu_reg2[0]~18_combout  & (\cpu_inst|cpu_register_inst|X [0])) # (!\cpu_inst|alu_reg2[0]~18_combout  & ((\cpu_inst|cpu_register_inst|Y [0]))))) # 
// (!\cpu_inst|alu_reg2[1]~49_combout  & (((\cpu_inst|alu_reg2[0]~18_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|X [0]),
	.datab(\cpu_inst|alu_reg2[1]~49_combout ),
	.datac(\cpu_inst|cpu_register_inst|Y [0]),
	.datad(\cpu_inst|alu_reg2[0]~18_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[0]~19 .lut_mask = 16'hBBC0;
defparam \cpu_inst|alu_reg2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \cpu_inst|alu_reg2[0]~20 (
// Equation(s):
// \cpu_inst|alu_reg2[0]~20_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|alu_reg2[0]~19_combout )))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal9~13_combout  & (\cpu_inst|cpu_register_inst|A [0])) # 
// (!\cpu_inst|Equal9~13_combout  & ((\cpu_inst|alu_reg2[0]~19_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [0]),
	.datac(\cpu_inst|alu_reg2[0]~19_combout ),
	.datad(\cpu_inst|Equal9~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[0]~20 .lut_mask = 16'hE4F0;
defparam \cpu_inst|alu_reg2[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \cpu_inst|alu_cin~5 (
// Equation(s):
// \cpu_inst|alu_cin~5_combout  = (\cpu_inst|opcode [0] & (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [3] $ (\cpu_inst|opcode [2])))) # (!\cpu_inst|opcode [0] & (!\cpu_inst|opcode [3]))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_cin~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_cin~5 .lut_mask = 16'h0655;
defparam \cpu_inst|alu_cin~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \cpu_inst|alu_cin~3 (
// Equation(s):
// \cpu_inst|alu_cin~3_combout  = (!\cpu_inst|opcode [4] & \cpu_inst|alu_cin~5_combout )

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(gnd),
	.datad(\cpu_inst|alu_cin~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_cin~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_cin~3 .lut_mask = 16'h3300;
defparam \cpu_inst|alu_cin~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \cpu_inst|alu_cin~10 (
// Equation(s):
// \cpu_inst|alu_cin~10_combout  = (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [1] & (\cpu_inst|opcode [6] & \cpu_inst|alu_cin~3_combout )))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|alu_cin~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_cin~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_cin~10 .lut_mask = 16'h2000;
defparam \cpu_inst|alu_cin~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \cpu_inst|cpu_register_inst|A[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[6]~11_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \cpu_inst|alu_reg1[6]~38 (
// Equation(s):
// \cpu_inst|alu_reg1[6]~38_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & (((\cpu_inst|alu_reg1[2]~18_combout ) # (\cpu_inst|cpu_register_inst|Y [6])))) # (!\cpu_inst|alu_reg1[2]~17_combout  & (\cpu_inst|cpu_register_inst|A [6] & 
// (!\cpu_inst|alu_reg1[2]~18_combout )))

	.dataa(\cpu_inst|alu_reg1[2]~17_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [6]),
	.datac(\cpu_inst|alu_reg1[2]~18_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [6]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[6]~38 .lut_mask = 16'hAEA4;
defparam \cpu_inst|alu_reg1[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \cpu_inst|cpu_register_inst|X[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[6]~11_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|SP[6]~5 (
// Equation(s):
// \cpu_inst|cpu_register_inst|SP[6]~5_combout  = !\cpu_inst|cpu_data_in[6]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_data_in[6]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|SP[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[6]~5 .lut_mask = 16'h0F0F;
defparam \cpu_inst|cpu_register_inst|SP[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \cpu_inst|cpu_register_inst|SP[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|SP[6]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \cpu_inst|alu_reg1[6]~39 (
// Equation(s):
// \cpu_inst|alu_reg1[6]~39_combout  = (\cpu_inst|alu_reg1[6]~38_combout  & ((\cpu_inst|cpu_register_inst|X [6]) # ((!\cpu_inst|alu_reg1[2]~18_combout )))) # (!\cpu_inst|alu_reg1[6]~38_combout  & (((\cpu_inst|alu_reg1[2]~18_combout  & 
// !\cpu_inst|cpu_register_inst|SP [6]))))

	.dataa(\cpu_inst|alu_reg1[6]~38_combout ),
	.datab(\cpu_inst|cpu_register_inst|X [6]),
	.datac(\cpu_inst|alu_reg1[2]~18_combout ),
	.datad(\cpu_inst|cpu_register_inst|SP [6]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[6]~39 .lut_mask = 16'h8ADA;
defparam \cpu_inst|alu_reg1[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \cpu_inst|alu_reg1[6]~40 (
// Equation(s):
// \cpu_inst|alu_reg1[6]~40_combout  = (\cpu_inst|Equal1~15_combout  & (\cpu_inst|operand_val [6])) # (!\cpu_inst|Equal1~15_combout  & ((\cpu_inst|alu_reg1[6]~39_combout )))

	.dataa(\cpu_inst|operand_val [6]),
	.datab(\cpu_inst|alu_reg1[6]~39_combout ),
	.datac(\cpu_inst|Equal1~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[6]~40 .lut_mask = 16'hACAC;
defparam \cpu_inst|alu_reg1[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \cpu_inst|operand_val[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[5] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \cpu_inst|operand_lo[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[5] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \cpu_inst|alu_reg2~37 (
// Equation(s):
// \cpu_inst|alu_reg2~37_combout  = (\cpu_inst|decoder_inst|WideOr10~3_combout  & (((\cpu_inst|operand_val [5])))) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|decoder_inst|WideOr11~5_combout  & (\cpu_inst|operand_lo [5])) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|operand_val [5])))))

	.dataa(\cpu_inst|operand_lo [5]),
	.datab(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datac(\cpu_inst|operand_val [5]),
	.datad(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~37 .lut_mask = 16'hE2F0;
defparam \cpu_inst|alu_reg2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~7 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~7_combout  = (\cpu_inst|alu_reg2~37_combout  & (\cpu_inst|Equal34~0_combout  & \cpu_inst|always1~0_combout ))

	.dataa(\cpu_inst|alu_reg2~37_combout ),
	.datab(gnd),
	.datac(\cpu_inst|Equal34~0_combout ),
	.datad(\cpu_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~7 .lut_mask = 16'hA000;
defparam \cpu_inst|cpu_data_in[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~12 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~12_combout  = (!\cpu_inst|opcode [4] & (!\cpu_inst|alu_inst|Selector0~9_combout  & \cpu_inst|decoder_inst|WideOr14~4_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~12 .lut_mask = 16'h0300;
defparam \cpu_inst|alu_inst|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \cpu_inst|cpu_register_inst|X[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[5]~8_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \cpu_inst|cpu_register_inst|Y[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[5]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \cpu_inst|alu_reg2[5]~38 (
// Equation(s):
// \cpu_inst|alu_reg2[5]~38_combout  = (\cpu_inst|alu_reg2[1]~49_combout  & (((\cpu_inst|cpu_register_inst|Y [5]) # (\cpu_inst|alu_reg2[1]~16_combout )))) # (!\cpu_inst|alu_reg2[1]~49_combout  & (\cpu_inst|alu_reg2~37_combout  & 
// ((!\cpu_inst|alu_reg2[1]~16_combout ))))

	.dataa(\cpu_inst|alu_reg2[1]~49_combout ),
	.datab(\cpu_inst|alu_reg2~37_combout ),
	.datac(\cpu_inst|cpu_register_inst|Y [5]),
	.datad(\cpu_inst|alu_reg2[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[5]~38 .lut_mask = 16'hAAE4;
defparam \cpu_inst|alu_reg2[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \cpu_inst|alu_reg2[5]~39 (
// Equation(s):
// \cpu_inst|alu_reg2[5]~39_combout  = (\cpu_inst|alu_reg2[5]~38_combout  & ((\cpu_inst|cpu_register_inst|X [5]) # ((!\cpu_inst|alu_reg2[1]~16_combout )))) # (!\cpu_inst|alu_reg2[5]~38_combout  & (((!\cpu_inst|cpu_register_inst|SP [5] & 
// \cpu_inst|alu_reg2[1]~16_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|X [5]),
	.datab(\cpu_inst|alu_reg2[5]~38_combout ),
	.datac(\cpu_inst|cpu_register_inst|SP [5]),
	.datad(\cpu_inst|alu_reg2[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[5]~39 .lut_mask = 16'h8BCC;
defparam \cpu_inst|alu_reg2[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \cpu_inst|cpu_register_inst|A[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[5]~8_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \cpu_inst|alu_reg2[5]~40 (
// Equation(s):
// \cpu_inst|alu_reg2[5]~40_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|alu_reg2[5]~39_combout )) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal9~13_combout  & ((\cpu_inst|cpu_register_inst|A [5]))) # 
// (!\cpu_inst|Equal9~13_combout  & (\cpu_inst|alu_reg2[5]~39_combout ))))

	.dataa(\cpu_inst|alu_reg2[5]~39_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datac(\cpu_inst|Equal9~13_combout ),
	.datad(\cpu_inst|cpu_register_inst|A [5]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[5]~40 .lut_mask = 16'hBA8A;
defparam \cpu_inst|alu_reg2[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \cpu_inst|operand_val[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[4] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \cpu_inst|operand_lo[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[4] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \cpu_inst|alu_reg2~21 (
// Equation(s):
// \cpu_inst|alu_reg2~21_combout  = (\cpu_inst|decoder_inst|WideOr10~3_combout  & (\cpu_inst|operand_val [4])) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|operand_lo [4]))) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & (\cpu_inst|operand_val [4]))))

	.dataa(\cpu_inst|operand_val [4]),
	.datab(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datac(\cpu_inst|operand_lo [4]),
	.datad(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~21 .lut_mask = 16'hB8AA;
defparam \cpu_inst|alu_reg2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \cpu_inst|operand_val[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[3] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \cpu_inst|cpu_register_inst|A[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[3]~12_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|SP[3]~1 (
// Equation(s):
// \cpu_inst|cpu_register_inst|SP[3]~1_combout  = !\cpu_inst|cpu_data_in[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|SP[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[3]~1 .lut_mask = 16'h00FF;
defparam \cpu_inst|cpu_register_inst|SP[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \cpu_inst|cpu_register_inst|SP[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|SP[3]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \cpu_inst|cpu_register_inst|X[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[3]~12_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \cpu_inst|operand_lo[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[3] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \cpu_inst|alu_reg2~25 (
// Equation(s):
// \cpu_inst|alu_reg2~25_combout  = (\cpu_inst|decoder_inst|WideOr10~3_combout  & (\cpu_inst|operand_val [3])) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|operand_lo [3]))) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & (\cpu_inst|operand_val [3]))))

	.dataa(\cpu_inst|operand_val [3]),
	.datab(\cpu_inst|operand_lo [3]),
	.datac(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~25 .lut_mask = 16'hACAA;
defparam \cpu_inst|alu_reg2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \cpu_inst|alu_reg2[3]~26 (
// Equation(s):
// \cpu_inst|alu_reg2[3]~26_combout  = (\cpu_inst|alu_reg2[1]~16_combout  & (\cpu_inst|alu_reg2[1]~49_combout )) # (!\cpu_inst|alu_reg2[1]~16_combout  & ((\cpu_inst|alu_reg2[1]~49_combout  & ((\cpu_inst|cpu_register_inst|Y [3]))) # 
// (!\cpu_inst|alu_reg2[1]~49_combout  & (\cpu_inst|alu_reg2~25_combout ))))

	.dataa(\cpu_inst|alu_reg2[1]~16_combout ),
	.datab(\cpu_inst|alu_reg2[1]~49_combout ),
	.datac(\cpu_inst|alu_reg2~25_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [3]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[3]~26 .lut_mask = 16'hDC98;
defparam \cpu_inst|alu_reg2[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \cpu_inst|alu_reg2[3]~27 (
// Equation(s):
// \cpu_inst|alu_reg2[3]~27_combout  = (\cpu_inst|alu_reg2[1]~16_combout  & ((\cpu_inst|alu_reg2[3]~26_combout  & ((\cpu_inst|cpu_register_inst|X [3]))) # (!\cpu_inst|alu_reg2[3]~26_combout  & (!\cpu_inst|cpu_register_inst|SP [3])))) # 
// (!\cpu_inst|alu_reg2[1]~16_combout  & (((\cpu_inst|alu_reg2[3]~26_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|SP [3]),
	.datab(\cpu_inst|cpu_register_inst|X [3]),
	.datac(\cpu_inst|alu_reg2[1]~16_combout ),
	.datad(\cpu_inst|alu_reg2[3]~26_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[3]~27 .lut_mask = 16'hCF50;
defparam \cpu_inst|alu_reg2[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \cpu_inst|alu_reg2[3]~28 (
// Equation(s):
// \cpu_inst|alu_reg2[3]~28_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|alu_reg2[3]~27_combout )))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal9~13_combout  & (\cpu_inst|cpu_register_inst|A [3])) # 
// (!\cpu_inst|Equal9~13_combout  & ((\cpu_inst|alu_reg2[3]~27_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [3]),
	.datac(\cpu_inst|alu_reg2[3]~27_combout ),
	.datad(\cpu_inst|Equal9~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[3]~28 .lut_mask = 16'hE4F0;
defparam \cpu_inst|alu_reg2[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|result~5 (
// Equation(s):
// \cpu_inst|alu_inst|result~5_combout  = \cpu_inst|alu_reg2[3]~28_combout  $ (((\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [3]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[3]~27_combout ))))

	.dataa(\cpu_inst|Equal1~15_combout ),
	.datab(\cpu_inst|alu_reg1[3]~27_combout ),
	.datac(\cpu_inst|operand_val [3]),
	.datad(\cpu_inst|alu_reg2[3]~28_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|result~5 .lut_mask = 16'h1BE4;
defparam \cpu_inst|alu_inst|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~4_combout  = (\cpu_inst|alu_reg1[2]~34_combout  & (\cpu_inst|alu_inst|Add4~3  $ (GND))) # (!\cpu_inst|alu_reg1[2]~34_combout  & (!\cpu_inst|alu_inst|Add4~3  & VCC))
// \cpu_inst|alu_inst|Add4~5  = CARRY((\cpu_inst|alu_reg1[2]~34_combout  & !\cpu_inst|alu_inst|Add4~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[2]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~3 ),
	.combout(\cpu_inst|alu_inst|Add4~4_combout ),
	.cout(\cpu_inst|alu_inst|Add4~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|alu_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~6_combout  = (\cpu_inst|alu_reg1[3]~28_combout  & (!\cpu_inst|alu_inst|Add4~5 )) # (!\cpu_inst|alu_reg1[3]~28_combout  & ((\cpu_inst|alu_inst|Add4~5 ) # (GND)))
// \cpu_inst|alu_inst|Add4~7  = CARRY((!\cpu_inst|alu_inst|Add4~5 ) # (!\cpu_inst|alu_reg1[3]~28_combout ))

	.dataa(\cpu_inst|alu_reg1[3]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~5 ),
	.combout(\cpu_inst|alu_inst|Add4~6_combout ),
	.cout(\cpu_inst|alu_inst|Add4~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~6 .lut_mask = 16'h5A5F;
defparam \cpu_inst|alu_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux4~4 (
// Equation(s):
// \cpu_inst|alu_inst|Mux4~4_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & (((\cpu_inst|alu_inst|Mux1~4_combout )))) # (!\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux1~4_combout  & (\cpu_inst|alu_inst|result~5_combout )) # 
// (!\cpu_inst|alu_inst|Mux1~4_combout  & ((\cpu_inst|alu_inst|Add4~6_combout )))))

	.dataa(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datab(\cpu_inst|alu_inst|result~5_combout ),
	.datac(\cpu_inst|alu_inst|Add4~6_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux4~4 .lut_mask = 16'hEE50;
defparam \cpu_inst|alu_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~4_combout  = ((\cpu_inst|alu_reg2[1]~36_combout  $ (\cpu_inst|alu_reg1[1]~25_combout  $ (!\cpu_inst|alu_inst|Add0~3 )))) # (GND)
// \cpu_inst|alu_inst|Add0~5  = CARRY((\cpu_inst|alu_reg2[1]~36_combout  & ((\cpu_inst|alu_reg1[1]~25_combout ) # (!\cpu_inst|alu_inst|Add0~3 ))) # (!\cpu_inst|alu_reg2[1]~36_combout  & (\cpu_inst|alu_reg1[1]~25_combout  & !\cpu_inst|alu_inst|Add0~3 )))

	.dataa(\cpu_inst|alu_reg2[1]~36_combout ),
	.datab(\cpu_inst|alu_reg1[1]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~3 ),
	.combout(\cpu_inst|alu_inst|Add0~4_combout ),
	.cout(\cpu_inst|alu_inst|Add0~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~4 .lut_mask = 16'h698E;
defparam \cpu_inst|alu_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~6_combout  = (\cpu_inst|alu_reg1[2]~34_combout  & ((\cpu_inst|alu_reg2[2]~32_combout  & (\cpu_inst|alu_inst|Add0~5  & VCC)) # (!\cpu_inst|alu_reg2[2]~32_combout  & (!\cpu_inst|alu_inst|Add0~5 )))) # 
// (!\cpu_inst|alu_reg1[2]~34_combout  & ((\cpu_inst|alu_reg2[2]~32_combout  & (!\cpu_inst|alu_inst|Add0~5 )) # (!\cpu_inst|alu_reg2[2]~32_combout  & ((\cpu_inst|alu_inst|Add0~5 ) # (GND)))))
// \cpu_inst|alu_inst|Add0~7  = CARRY((\cpu_inst|alu_reg1[2]~34_combout  & (!\cpu_inst|alu_reg2[2]~32_combout  & !\cpu_inst|alu_inst|Add0~5 )) # (!\cpu_inst|alu_reg1[2]~34_combout  & ((!\cpu_inst|alu_inst|Add0~5 ) # (!\cpu_inst|alu_reg2[2]~32_combout ))))

	.dataa(\cpu_inst|alu_reg1[2]~34_combout ),
	.datab(\cpu_inst|alu_reg2[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~5 ),
	.combout(\cpu_inst|alu_inst|Add0~6_combout ),
	.cout(\cpu_inst|alu_inst|Add0~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~6 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~8_combout  = ((\cpu_inst|alu_reg1[3]~28_combout  $ (\cpu_inst|alu_reg2[3]~28_combout  $ (!\cpu_inst|alu_inst|Add0~7 )))) # (GND)
// \cpu_inst|alu_inst|Add0~9  = CARRY((\cpu_inst|alu_reg1[3]~28_combout  & ((\cpu_inst|alu_reg2[3]~28_combout ) # (!\cpu_inst|alu_inst|Add0~7 ))) # (!\cpu_inst|alu_reg1[3]~28_combout  & (\cpu_inst|alu_reg2[3]~28_combout  & !\cpu_inst|alu_inst|Add0~7 )))

	.dataa(\cpu_inst|alu_reg1[3]~28_combout ),
	.datab(\cpu_inst|alu_reg2[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~7 ),
	.combout(\cpu_inst|alu_inst|Add0~8_combout ),
	.cout(\cpu_inst|alu_inst|Add0~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~8 .lut_mask = 16'h698E;
defparam \cpu_inst|alu_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~1 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~1_cout  = CARRY((\cpu_inst|alu_cin~10_combout ) # (\cpu_inst|cpu_register_inst|PS [0]))

	.dataa(\cpu_inst|alu_cin~10_combout ),
	.datab(\cpu_inst|cpu_register_inst|PS [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_inst|alu_inst|Add2~1_cout ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~1 .lut_mask = 16'h00EE;
defparam \cpu_inst|alu_inst|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~2_combout  = (\cpu_inst|alu_reg2[0]~20_combout  & ((\cpu_inst|alu_reg1[0]~22_combout  & (!\cpu_inst|alu_inst|Add2~1_cout )) # (!\cpu_inst|alu_reg1[0]~22_combout  & ((\cpu_inst|alu_inst|Add2~1_cout ) # (GND))))) # 
// (!\cpu_inst|alu_reg2[0]~20_combout  & ((\cpu_inst|alu_reg1[0]~22_combout  & (\cpu_inst|alu_inst|Add2~1_cout  & VCC)) # (!\cpu_inst|alu_reg1[0]~22_combout  & (!\cpu_inst|alu_inst|Add2~1_cout ))))
// \cpu_inst|alu_inst|Add2~3  = CARRY((\cpu_inst|alu_reg2[0]~20_combout  & ((!\cpu_inst|alu_inst|Add2~1_cout ) # (!\cpu_inst|alu_reg1[0]~22_combout ))) # (!\cpu_inst|alu_reg2[0]~20_combout  & (!\cpu_inst|alu_reg1[0]~22_combout  & 
// !\cpu_inst|alu_inst|Add2~1_cout )))

	.dataa(\cpu_inst|alu_reg2[0]~20_combout ),
	.datab(\cpu_inst|alu_reg1[0]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~1_cout ),
	.combout(\cpu_inst|alu_inst|Add2~2_combout ),
	.cout(\cpu_inst|alu_inst|Add2~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~2 .lut_mask = 16'h692B;
defparam \cpu_inst|alu_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~4_combout  = ((\cpu_inst|alu_reg1[1]~25_combout  $ (\cpu_inst|alu_reg2[1]~36_combout  $ (\cpu_inst|alu_inst|Add2~3 )))) # (GND)
// \cpu_inst|alu_inst|Add2~5  = CARRY((\cpu_inst|alu_reg1[1]~25_combout  & ((!\cpu_inst|alu_inst|Add2~3 ) # (!\cpu_inst|alu_reg2[1]~36_combout ))) # (!\cpu_inst|alu_reg1[1]~25_combout  & (!\cpu_inst|alu_reg2[1]~36_combout  & !\cpu_inst|alu_inst|Add2~3 )))

	.dataa(\cpu_inst|alu_reg1[1]~25_combout ),
	.datab(\cpu_inst|alu_reg2[1]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~3 ),
	.combout(\cpu_inst|alu_inst|Add2~4_combout ),
	.cout(\cpu_inst|alu_inst|Add2~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~4 .lut_mask = 16'h962B;
defparam \cpu_inst|alu_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~6_combout  = (\cpu_inst|alu_reg2[2]~32_combout  & ((\cpu_inst|alu_reg1[2]~34_combout  & (!\cpu_inst|alu_inst|Add2~5 )) # (!\cpu_inst|alu_reg1[2]~34_combout  & ((\cpu_inst|alu_inst|Add2~5 ) # (GND))))) # 
// (!\cpu_inst|alu_reg2[2]~32_combout  & ((\cpu_inst|alu_reg1[2]~34_combout  & (\cpu_inst|alu_inst|Add2~5  & VCC)) # (!\cpu_inst|alu_reg1[2]~34_combout  & (!\cpu_inst|alu_inst|Add2~5 ))))
// \cpu_inst|alu_inst|Add2~7  = CARRY((\cpu_inst|alu_reg2[2]~32_combout  & ((!\cpu_inst|alu_inst|Add2~5 ) # (!\cpu_inst|alu_reg1[2]~34_combout ))) # (!\cpu_inst|alu_reg2[2]~32_combout  & (!\cpu_inst|alu_reg1[2]~34_combout  & !\cpu_inst|alu_inst|Add2~5 )))

	.dataa(\cpu_inst|alu_reg2[2]~32_combout ),
	.datab(\cpu_inst|alu_reg1[2]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~5 ),
	.combout(\cpu_inst|alu_inst|Add2~6_combout ),
	.cout(\cpu_inst|alu_inst|Add2~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~6 .lut_mask = 16'h692B;
defparam \cpu_inst|alu_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~8_combout  = ((\cpu_inst|alu_reg2[3]~28_combout  $ (\cpu_inst|alu_reg1[3]~28_combout  $ (\cpu_inst|alu_inst|Add2~7 )))) # (GND)
// \cpu_inst|alu_inst|Add2~9  = CARRY((\cpu_inst|alu_reg2[3]~28_combout  & (\cpu_inst|alu_reg1[3]~28_combout  & !\cpu_inst|alu_inst|Add2~7 )) # (!\cpu_inst|alu_reg2[3]~28_combout  & ((\cpu_inst|alu_reg1[3]~28_combout ) # (!\cpu_inst|alu_inst|Add2~7 ))))

	.dataa(\cpu_inst|alu_reg2[3]~28_combout ),
	.datab(\cpu_inst|alu_reg1[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~7 ),
	.combout(\cpu_inst|alu_inst|Add2~8_combout ),
	.cout(\cpu_inst|alu_inst|Add2~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~8 .lut_mask = 16'h964D;
defparam \cpu_inst|alu_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux4~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux4~2_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & (\cpu_inst|decoder_inst|WideOr16~6_combout )) # (!\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|decoder_inst|WideOr16~6_combout  & 
// (\cpu_inst|alu_reg1[3]~28_combout  & \cpu_inst|alu_reg2[3]~28_combout )) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & ((\cpu_inst|alu_reg1[3]~28_combout ) # (\cpu_inst|alu_reg2[3]~28_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|alu_reg1[3]~28_combout ),
	.datad(\cpu_inst|alu_reg2[3]~28_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux4~2 .lut_mask = 16'hD998;
defparam \cpu_inst|alu_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux4~3 (
// Equation(s):
// \cpu_inst|alu_inst|Mux4~3_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_inst|Mux4~2_combout  & (\cpu_inst|alu_inst|Add0~8_combout )) # (!\cpu_inst|alu_inst|Mux4~2_combout  & ((\cpu_inst|alu_inst|Add2~8_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|alu_inst|Mux4~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|alu_inst|Add0~8_combout ),
	.datac(\cpu_inst|alu_inst|Add2~8_combout ),
	.datad(\cpu_inst|alu_inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux4~3 .lut_mask = 16'hDDA0;
defparam \cpu_inst|alu_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~4_combout  = (\cpu_inst|alu_reg1[2]~34_combout  & ((GND) # (!\cpu_inst|alu_inst|Add5~3 ))) # (!\cpu_inst|alu_reg1[2]~34_combout  & (\cpu_inst|alu_inst|Add5~3  $ (GND)))
// \cpu_inst|alu_inst|Add5~5  = CARRY((\cpu_inst|alu_reg1[2]~34_combout ) # (!\cpu_inst|alu_inst|Add5~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[2]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~3 ),
	.combout(\cpu_inst|alu_inst|Add5~4_combout ),
	.cout(\cpu_inst|alu_inst|Add5~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~4 .lut_mask = 16'h3CCF;
defparam \cpu_inst|alu_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~6_combout  = (\cpu_inst|alu_reg1[3]~28_combout  & (\cpu_inst|alu_inst|Add5~5  & VCC)) # (!\cpu_inst|alu_reg1[3]~28_combout  & (!\cpu_inst|alu_inst|Add5~5 ))
// \cpu_inst|alu_inst|Add5~7  = CARRY((!\cpu_inst|alu_reg1[3]~28_combout  & !\cpu_inst|alu_inst|Add5~5 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~5 ),
	.combout(\cpu_inst|alu_inst|Add5~6_combout ),
	.cout(\cpu_inst|alu_inst|Add5~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~6 .lut_mask = 16'hC303;
defparam \cpu_inst|alu_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux4~5 (
// Equation(s):
// \cpu_inst|alu_inst|Mux4~5_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux4~4_combout  & ((\cpu_inst|alu_inst|Add5~6_combout ))) # (!\cpu_inst|alu_inst|Mux4~4_combout  & (\cpu_inst|alu_inst|Mux4~3_combout )))) # 
// (!\cpu_inst|alu_inst|Mux1~5_combout  & (\cpu_inst|alu_inst|Mux4~4_combout ))

	.dataa(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datab(\cpu_inst|alu_inst|Mux4~4_combout ),
	.datac(\cpu_inst|alu_inst|Mux4~3_combout ),
	.datad(\cpu_inst|alu_inst|Add5~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux4~5 .lut_mask = 16'hEC64;
defparam \cpu_inst|alu_inst|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux4~6 (
// Equation(s):
// \cpu_inst|alu_inst|Mux4~6_combout  = (\cpu_inst|alu_inst|Mux1~3_combout  & ((\cpu_inst|alu_inst|Mux1~2_combout ) # ((\cpu_inst|alu_reg2[3]~28_combout )))) # (!\cpu_inst|alu_inst|Mux1~3_combout  & (!\cpu_inst|alu_inst|Mux1~2_combout  & 
// (\cpu_inst|alu_inst|Mux4~5_combout )))

	.dataa(\cpu_inst|alu_inst|Mux1~3_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datac(\cpu_inst|alu_inst|Mux4~5_combout ),
	.datad(\cpu_inst|alu_reg2[3]~28_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux4~6 .lut_mask = 16'hBA98;
defparam \cpu_inst|alu_inst|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux4~7 (
// Equation(s):
// \cpu_inst|alu_inst|Mux4~7_combout  = (\cpu_inst|alu_inst|Mux1~2_combout  & ((\cpu_inst|alu_inst|Mux4~6_combout  & (\cpu_inst|alu_reg1[4]~31_combout )) # (!\cpu_inst|alu_inst|Mux4~6_combout  & ((\cpu_inst|alu_reg1[2]~34_combout ))))) # 
// (!\cpu_inst|alu_inst|Mux1~2_combout  & (((\cpu_inst|alu_inst|Mux4~6_combout ))))

	.dataa(\cpu_inst|alu_reg1[4]~31_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datac(\cpu_inst|alu_reg1[2]~34_combout ),
	.datad(\cpu_inst|alu_inst|Mux4~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux4~7 .lut_mask = 16'hBBC0;
defparam \cpu_inst|alu_inst|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux4~8 (
// Equation(s):
// \cpu_inst|alu_inst|Mux4~8_combout  = (\cpu_inst|alu_inst|Mux4~7_combout  & (((\cpu_inst|opcode [4]) # (\cpu_inst|alu_inst|Selector0~9_combout )) # (!\cpu_inst|decoder_inst|WideOr14~4_combout )))

	.dataa(\cpu_inst|alu_inst|Mux4~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|alu_inst|Selector0~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux4~8 .lut_mask = 16'hAAA2;
defparam \cpu_inst|alu_inst|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \cpu_inst|cpu_data_in[3]~12 (
// Equation(s):
// \cpu_inst|cpu_data_in[3]~12_combout  = (\cpu_inst|alu_inst|Mux4~8_combout  & ((\cpu_inst|cpu_data_in[4]~3_combout ) # ((\cpu_inst|alu_reg2~25_combout  & \cpu_inst|cpu_data_in[4]~4_combout )))) # (!\cpu_inst|alu_inst|Mux4~8_combout  & 
// (\cpu_inst|alu_reg2~25_combout  & ((\cpu_inst|cpu_data_in[4]~4_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux4~8_combout ),
	.datab(\cpu_inst|alu_reg2~25_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~3_combout ),
	.datad(\cpu_inst|cpu_data_in[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[3]~12 .lut_mask = 16'hECA0;
defparam \cpu_inst|cpu_data_in[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \cpu_inst|cpu_register_inst|Y[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[3]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \cpu_inst|alu_reg1[3]~26 (
// Equation(s):
// \cpu_inst|alu_reg1[3]~26_combout  = (\cpu_inst|alu_reg1[2]~18_combout  & ((\cpu_inst|alu_reg1[2]~17_combout ) # ((!\cpu_inst|cpu_register_inst|SP [3])))) # (!\cpu_inst|alu_reg1[2]~18_combout  & (!\cpu_inst|alu_reg1[2]~17_combout  & 
// ((\cpu_inst|cpu_register_inst|A [3]))))

	.dataa(\cpu_inst|alu_reg1[2]~18_combout ),
	.datab(\cpu_inst|alu_reg1[2]~17_combout ),
	.datac(\cpu_inst|cpu_register_inst|SP [3]),
	.datad(\cpu_inst|cpu_register_inst|A [3]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[3]~26 .lut_mask = 16'h9B8A;
defparam \cpu_inst|alu_reg1[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \cpu_inst|alu_reg1[3]~27 (
// Equation(s):
// \cpu_inst|alu_reg1[3]~27_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & ((\cpu_inst|alu_reg1[3]~26_combout  & ((\cpu_inst|cpu_register_inst|X [3]))) # (!\cpu_inst|alu_reg1[3]~26_combout  & (\cpu_inst|cpu_register_inst|Y [3])))) # 
// (!\cpu_inst|alu_reg1[2]~17_combout  & (((\cpu_inst|alu_reg1[3]~26_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|Y [3]),
	.datab(\cpu_inst|alu_reg1[2]~17_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [3]),
	.datad(\cpu_inst|alu_reg1[3]~26_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[3]~27 .lut_mask = 16'hF388;
defparam \cpu_inst|alu_reg1[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \cpu_inst|alu_reg1[3]~28 (
// Equation(s):
// \cpu_inst|alu_reg1[3]~28_combout  = (\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [3]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[3]~27_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[3]~27_combout ),
	.datac(\cpu_inst|Equal1~15_combout ),
	.datad(\cpu_inst|operand_val [3]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[3]~28 .lut_mask = 16'hFC0C;
defparam \cpu_inst|alu_reg1[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \cpu_inst|cpu_register_inst|Y[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[4]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|SP[4]~2 (
// Equation(s):
// \cpu_inst|cpu_register_inst|SP[4]~2_combout  = !\cpu_inst|cpu_data_in[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[4]~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|SP[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[4]~2 .lut_mask = 16'h00FF;
defparam \cpu_inst|cpu_register_inst|SP[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \cpu_inst|cpu_register_inst|SP[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|SP[4]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \cpu_inst|alu_reg2[4]~22 (
// Equation(s):
// \cpu_inst|alu_reg2[4]~22_combout  = (\cpu_inst|alu_reg2[1]~16_combout  & (((\cpu_inst|alu_reg2[1]~49_combout ) # (!\cpu_inst|cpu_register_inst|SP [4])))) # (!\cpu_inst|alu_reg2[1]~16_combout  & (\cpu_inst|alu_reg2~21_combout  & 
// (!\cpu_inst|alu_reg2[1]~49_combout )))

	.dataa(\cpu_inst|alu_reg2~21_combout ),
	.datab(\cpu_inst|alu_reg2[1]~16_combout ),
	.datac(\cpu_inst|alu_reg2[1]~49_combout ),
	.datad(\cpu_inst|cpu_register_inst|SP [4]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[4]~22 .lut_mask = 16'hC2CE;
defparam \cpu_inst|alu_reg2[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \cpu_inst|cpu_register_inst|X[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[4]~5_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \cpu_inst|alu_reg2[4]~23 (
// Equation(s):
// \cpu_inst|alu_reg2[4]~23_combout  = (\cpu_inst|alu_reg2[4]~22_combout  & (((\cpu_inst|cpu_register_inst|X [4]) # (!\cpu_inst|alu_reg2[1]~49_combout )))) # (!\cpu_inst|alu_reg2[4]~22_combout  & (\cpu_inst|cpu_register_inst|Y [4] & 
// (\cpu_inst|alu_reg2[1]~49_combout )))

	.dataa(\cpu_inst|cpu_register_inst|Y [4]),
	.datab(\cpu_inst|alu_reg2[4]~22_combout ),
	.datac(\cpu_inst|alu_reg2[1]~49_combout ),
	.datad(\cpu_inst|cpu_register_inst|X [4]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[4]~23 .lut_mask = 16'hEC2C;
defparam \cpu_inst|alu_reg2[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \cpu_inst|alu_reg2[4]~24 (
// Equation(s):
// \cpu_inst|alu_reg2[4]~24_combout  = (\cpu_inst|Equal9~13_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|alu_reg2[4]~23_combout ))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|cpu_register_inst|A [4])))) # 
// (!\cpu_inst|Equal9~13_combout  & (((\cpu_inst|alu_reg2[4]~23_combout ))))

	.dataa(\cpu_inst|Equal9~13_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [4]),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|alu_reg2[4]~23_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[4]~24 .lut_mask = 16'hFD08;
defparam \cpu_inst|alu_reg2[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|result~0 (
// Equation(s):
// \cpu_inst|alu_inst|result~0_combout  = \cpu_inst|alu_reg2[4]~24_combout  $ (((\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [4]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[4]~30_combout ))))

	.dataa(\cpu_inst|alu_reg2[4]~24_combout ),
	.datab(\cpu_inst|Equal1~15_combout ),
	.datac(\cpu_inst|alu_reg1[4]~30_combout ),
	.datad(\cpu_inst|operand_val [4]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|result~0 .lut_mask = 16'h569A;
defparam \cpu_inst|alu_inst|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~10_combout  = (\cpu_inst|alu_reg2[4]~24_combout  & ((\cpu_inst|alu_reg1[4]~31_combout  & (!\cpu_inst|alu_inst|Add2~9 )) # (!\cpu_inst|alu_reg1[4]~31_combout  & ((\cpu_inst|alu_inst|Add2~9 ) # (GND))))) # 
// (!\cpu_inst|alu_reg2[4]~24_combout  & ((\cpu_inst|alu_reg1[4]~31_combout  & (\cpu_inst|alu_inst|Add2~9  & VCC)) # (!\cpu_inst|alu_reg1[4]~31_combout  & (!\cpu_inst|alu_inst|Add2~9 ))))
// \cpu_inst|alu_inst|Add2~11  = CARRY((\cpu_inst|alu_reg2[4]~24_combout  & ((!\cpu_inst|alu_inst|Add2~9 ) # (!\cpu_inst|alu_reg1[4]~31_combout ))) # (!\cpu_inst|alu_reg2[4]~24_combout  & (!\cpu_inst|alu_reg1[4]~31_combout  & !\cpu_inst|alu_inst|Add2~9 )))

	.dataa(\cpu_inst|alu_reg2[4]~24_combout ),
	.datab(\cpu_inst|alu_reg1[4]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~9 ),
	.combout(\cpu_inst|alu_inst|Add2~10_combout ),
	.cout(\cpu_inst|alu_inst|Add2~11 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~10 .lut_mask = 16'h692B;
defparam \cpu_inst|alu_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~10_combout  = (\cpu_inst|alu_reg2[4]~24_combout  & ((\cpu_inst|alu_reg1[4]~31_combout  & (\cpu_inst|alu_inst|Add0~9  & VCC)) # (!\cpu_inst|alu_reg1[4]~31_combout  & (!\cpu_inst|alu_inst|Add0~9 )))) # 
// (!\cpu_inst|alu_reg2[4]~24_combout  & ((\cpu_inst|alu_reg1[4]~31_combout  & (!\cpu_inst|alu_inst|Add0~9 )) # (!\cpu_inst|alu_reg1[4]~31_combout  & ((\cpu_inst|alu_inst|Add0~9 ) # (GND)))))
// \cpu_inst|alu_inst|Add0~11  = CARRY((\cpu_inst|alu_reg2[4]~24_combout  & (!\cpu_inst|alu_reg1[4]~31_combout  & !\cpu_inst|alu_inst|Add0~9 )) # (!\cpu_inst|alu_reg2[4]~24_combout  & ((!\cpu_inst|alu_inst|Add0~9 ) # (!\cpu_inst|alu_reg1[4]~31_combout ))))

	.dataa(\cpu_inst|alu_reg2[4]~24_combout ),
	.datab(\cpu_inst|alu_reg1[4]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~9 ),
	.combout(\cpu_inst|alu_inst|Add0~10_combout ),
	.cout(\cpu_inst|alu_inst|Add0~11 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~10 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~15 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~15_combout  = (\cpu_inst|decoder_inst|WideOr16~6_combout  & ((\cpu_inst|decoder_inst|WideOr15~7_combout ) # ((\cpu_inst|alu_reg2[4]~24_combout  & \cpu_inst|alu_reg1[4]~31_combout )))) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  
// & (!\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_reg2[4]~24_combout ) # (\cpu_inst|alu_reg1[4]~31_combout ))))

	.dataa(\cpu_inst|alu_reg2[4]~24_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|alu_reg1[4]~31_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~15 .lut_mask = 16'hCBC2;
defparam \cpu_inst|alu_inst|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~16 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~16_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_inst|Mux3~15_combout  & ((\cpu_inst|alu_inst|Add0~10_combout ))) # (!\cpu_inst|alu_inst|Mux3~15_combout  & (\cpu_inst|alu_inst|Add2~10_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|alu_inst|Mux3~15_combout ))))

	.dataa(\cpu_inst|alu_inst|Add2~10_combout ),
	.datab(\cpu_inst|alu_inst|Add0~10_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~15_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~16 .lut_mask = 16'hCFA0;
defparam \cpu_inst|alu_inst|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~8_combout  = (\cpu_inst|alu_reg1[4]~31_combout  & (\cpu_inst|alu_inst|Add4~7  $ (GND))) # (!\cpu_inst|alu_reg1[4]~31_combout  & (!\cpu_inst|alu_inst|Add4~7  & VCC))
// \cpu_inst|alu_inst|Add4~9  = CARRY((\cpu_inst|alu_reg1[4]~31_combout  & !\cpu_inst|alu_inst|Add4~7 ))

	.dataa(\cpu_inst|alu_reg1[4]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~7 ),
	.combout(\cpu_inst|alu_inst|Add4~8_combout ),
	.cout(\cpu_inst|alu_inst|Add4~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~8 .lut_mask = 16'hA50A;
defparam \cpu_inst|alu_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~17 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~17_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux1~4_combout ) # ((\cpu_inst|alu_inst|Mux3~16_combout )))) # (!\cpu_inst|alu_inst|Mux1~5_combout  & (!\cpu_inst|alu_inst|Mux1~4_combout  & 
// ((\cpu_inst|alu_inst|Add4~8_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~4_combout ),
	.datac(\cpu_inst|alu_inst|Mux3~16_combout ),
	.datad(\cpu_inst|alu_inst|Add4~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~17 .lut_mask = 16'hB9A8;
defparam \cpu_inst|alu_inst|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~8_combout  = (\cpu_inst|alu_reg1[4]~31_combout  & ((GND) # (!\cpu_inst|alu_inst|Add5~7 ))) # (!\cpu_inst|alu_reg1[4]~31_combout  & (\cpu_inst|alu_inst|Add5~7  $ (GND)))
// \cpu_inst|alu_inst|Add5~9  = CARRY((\cpu_inst|alu_reg1[4]~31_combout ) # (!\cpu_inst|alu_inst|Add5~7 ))

	.dataa(\cpu_inst|alu_reg1[4]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~7 ),
	.combout(\cpu_inst|alu_inst|Add5~8_combout ),
	.cout(\cpu_inst|alu_inst|Add5~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~8 .lut_mask = 16'h5AAF;
defparam \cpu_inst|alu_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~18 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~18_combout  = (\cpu_inst|alu_inst|Mux3~17_combout  & (((\cpu_inst|alu_inst|Add5~8_combout ) # (!\cpu_inst|alu_inst|Mux1~4_combout )))) # (!\cpu_inst|alu_inst|Mux3~17_combout  & (\cpu_inst|alu_inst|result~0_combout  & 
// ((\cpu_inst|alu_inst|Mux1~4_combout ))))

	.dataa(\cpu_inst|alu_inst|result~0_combout ),
	.datab(\cpu_inst|alu_inst|Mux3~17_combout ),
	.datac(\cpu_inst|alu_inst|Add5~8_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~18 .lut_mask = 16'hE2CC;
defparam \cpu_inst|alu_inst|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~19 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~19_combout  = (\cpu_inst|alu_inst|Mux1~3_combout  & ((\cpu_inst|alu_reg2[4]~24_combout ) # ((\cpu_inst|alu_inst|Mux1~2_combout )))) # (!\cpu_inst|alu_inst|Mux1~3_combout  & (((!\cpu_inst|alu_inst|Mux1~2_combout  & 
// \cpu_inst|alu_inst|Mux3~18_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~3_combout ),
	.datab(\cpu_inst|alu_reg2[4]~24_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~18_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~19 .lut_mask = 16'hADA8;
defparam \cpu_inst|alu_inst|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~20 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~20_combout  = (\cpu_inst|alu_inst|Mux1~2_combout  & ((\cpu_inst|alu_inst|Mux3~19_combout  & (\cpu_inst|alu_reg1[5]~37_combout )) # (!\cpu_inst|alu_inst|Mux3~19_combout  & ((\cpu_inst|alu_reg1[3]~28_combout ))))) # 
// (!\cpu_inst|alu_inst|Mux1~2_combout  & (((\cpu_inst|alu_inst|Mux3~19_combout ))))

	.dataa(\cpu_inst|alu_reg1[5]~37_combout ),
	.datab(\cpu_inst|alu_reg1[3]~28_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~19_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~20 .lut_mask = 16'hAFC0;
defparam \cpu_inst|alu_inst|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~25 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~25_combout  = (\cpu_inst|alu_inst|Mux3~20_combout  & (((\cpu_inst|opcode [4]) # (\cpu_inst|alu_inst|Selector0~9_combout )) # (!\cpu_inst|decoder_inst|WideOr14~4_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~20_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~25 .lut_mask = 16'hFD00;
defparam \cpu_inst|alu_inst|Mux3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~5 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~5_combout  = (\cpu_inst|cpu_data_in[4]~3_combout  & ((\cpu_inst|alu_inst|Mux3~25_combout ) # ((\cpu_inst|cpu_data_in[4]~4_combout  & \cpu_inst|alu_reg2~21_combout )))) # (!\cpu_inst|cpu_data_in[4]~3_combout  & 
// (\cpu_inst|cpu_data_in[4]~4_combout  & (\cpu_inst|alu_reg2~21_combout )))

	.dataa(\cpu_inst|cpu_data_in[4]~3_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~4_combout ),
	.datac(\cpu_inst|alu_reg2~21_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~25_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~5 .lut_mask = 16'hEAC0;
defparam \cpu_inst|cpu_data_in[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \cpu_inst|cpu_register_inst|A[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[4]~5_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \cpu_inst|alu_reg1[4]~29 (
// Equation(s):
// \cpu_inst|alu_reg1[4]~29_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & (((\cpu_inst|alu_reg1[2]~18_combout ) # (\cpu_inst|cpu_register_inst|Y [4])))) # (!\cpu_inst|alu_reg1[2]~17_combout  & (\cpu_inst|cpu_register_inst|A [4] & 
// (!\cpu_inst|alu_reg1[2]~18_combout )))

	.dataa(\cpu_inst|alu_reg1[2]~17_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [4]),
	.datac(\cpu_inst|alu_reg1[2]~18_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [4]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[4]~29 .lut_mask = 16'hAEA4;
defparam \cpu_inst|alu_reg1[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \cpu_inst|alu_reg1[4]~30 (
// Equation(s):
// \cpu_inst|alu_reg1[4]~30_combout  = (\cpu_inst|alu_reg1[4]~29_combout  & ((\cpu_inst|cpu_register_inst|X [4]) # ((!\cpu_inst|alu_reg1[2]~18_combout )))) # (!\cpu_inst|alu_reg1[4]~29_combout  & (((\cpu_inst|alu_reg1[2]~18_combout  & 
// !\cpu_inst|cpu_register_inst|SP [4]))))

	.dataa(\cpu_inst|alu_reg1[4]~29_combout ),
	.datab(\cpu_inst|cpu_register_inst|X [4]),
	.datac(\cpu_inst|alu_reg1[2]~18_combout ),
	.datad(\cpu_inst|cpu_register_inst|SP [4]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[4]~30 .lut_mask = 16'h8ADA;
defparam \cpu_inst|alu_reg1[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \cpu_inst|alu_reg1[4]~31 (
// Equation(s):
// \cpu_inst|alu_reg1[4]~31_combout  = (\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [4]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[4]~30_combout ))

	.dataa(\cpu_inst|alu_reg1[4]~30_combout ),
	.datab(\cpu_inst|Equal1~15_combout ),
	.datac(\cpu_inst|operand_val [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[4]~31 .lut_mask = 16'hE2E2;
defparam \cpu_inst|alu_reg1[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|result~2 (
// Equation(s):
// \cpu_inst|alu_inst|result~2_combout  = \cpu_inst|alu_reg2[5]~40_combout  $ (((\cpu_inst|Equal1~15_combout  & (\cpu_inst|operand_val [5])) # (!\cpu_inst|Equal1~15_combout  & ((\cpu_inst|alu_reg1[5]~36_combout )))))

	.dataa(\cpu_inst|Equal1~15_combout ),
	.datab(\cpu_inst|alu_reg2[5]~40_combout ),
	.datac(\cpu_inst|operand_val [5]),
	.datad(\cpu_inst|alu_reg1[5]~36_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|result~2 .lut_mask = 16'h396C;
defparam \cpu_inst|alu_inst|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~10_combout  = (\cpu_inst|alu_reg1[5]~37_combout  & (\cpu_inst|alu_inst|Add5~9  & VCC)) # (!\cpu_inst|alu_reg1[5]~37_combout  & (!\cpu_inst|alu_inst|Add5~9 ))
// \cpu_inst|alu_inst|Add5~11  = CARRY((!\cpu_inst|alu_reg1[5]~37_combout  & !\cpu_inst|alu_inst|Add5~9 ))

	.dataa(\cpu_inst|alu_reg1[5]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~9 ),
	.combout(\cpu_inst|alu_inst|Add5~10_combout ),
	.cout(\cpu_inst|alu_inst|Add5~11 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~10 .lut_mask = 16'hA505;
defparam \cpu_inst|alu_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~12_combout  = ((\cpu_inst|alu_reg1[5]~37_combout  $ (\cpu_inst|alu_reg2[5]~40_combout  $ (!\cpu_inst|alu_inst|Add0~11 )))) # (GND)
// \cpu_inst|alu_inst|Add0~13  = CARRY((\cpu_inst|alu_reg1[5]~37_combout  & ((\cpu_inst|alu_reg2[5]~40_combout ) # (!\cpu_inst|alu_inst|Add0~11 ))) # (!\cpu_inst|alu_reg1[5]~37_combout  & (\cpu_inst|alu_reg2[5]~40_combout  & !\cpu_inst|alu_inst|Add0~11 )))

	.dataa(\cpu_inst|alu_reg1[5]~37_combout ),
	.datab(\cpu_inst|alu_reg2[5]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~11 ),
	.combout(\cpu_inst|alu_inst|Add0~12_combout ),
	.cout(\cpu_inst|alu_inst|Add0~13 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~12 .lut_mask = 16'h698E;
defparam \cpu_inst|alu_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~12_combout  = ((\cpu_inst|alu_reg1[5]~37_combout  $ (\cpu_inst|alu_reg2[5]~40_combout  $ (\cpu_inst|alu_inst|Add2~11 )))) # (GND)
// \cpu_inst|alu_inst|Add2~13  = CARRY((\cpu_inst|alu_reg1[5]~37_combout  & ((!\cpu_inst|alu_inst|Add2~11 ) # (!\cpu_inst|alu_reg2[5]~40_combout ))) # (!\cpu_inst|alu_reg1[5]~37_combout  & (!\cpu_inst|alu_reg2[5]~40_combout  & !\cpu_inst|alu_inst|Add2~11 )))

	.dataa(\cpu_inst|alu_reg1[5]~37_combout ),
	.datab(\cpu_inst|alu_reg2[5]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~11 ),
	.combout(\cpu_inst|alu_inst|Add2~12_combout ),
	.cout(\cpu_inst|alu_inst|Add2~13 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~12 .lut_mask = 16'h962B;
defparam \cpu_inst|alu_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux2~0 (
// Equation(s):
// \cpu_inst|alu_inst|Mux2~0_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & (\cpu_inst|decoder_inst|WideOr16~6_combout )) # (!\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|decoder_inst|WideOr16~6_combout  & 
// (\cpu_inst|alu_reg1[5]~37_combout  & \cpu_inst|alu_reg2[5]~40_combout )) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & ((\cpu_inst|alu_reg1[5]~37_combout ) # (\cpu_inst|alu_reg2[5]~40_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|alu_reg1[5]~37_combout ),
	.datad(\cpu_inst|alu_reg2[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux2~0 .lut_mask = 16'hD998;
defparam \cpu_inst|alu_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux2~1 (
// Equation(s):
// \cpu_inst|alu_inst|Mux2~1_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_inst|Mux2~0_combout  & (\cpu_inst|alu_inst|Add0~12_combout )) # (!\cpu_inst|alu_inst|Mux2~0_combout  & ((\cpu_inst|alu_inst|Add2~12_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|alu_inst|Mux2~0_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|alu_inst|Add0~12_combout ),
	.datac(\cpu_inst|alu_inst|Add2~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux2~1 .lut_mask = 16'hDDA0;
defparam \cpu_inst|alu_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~10_combout  = (\cpu_inst|alu_reg1[5]~37_combout  & (!\cpu_inst|alu_inst|Add4~9 )) # (!\cpu_inst|alu_reg1[5]~37_combout  & ((\cpu_inst|alu_inst|Add4~9 ) # (GND)))
// \cpu_inst|alu_inst|Add4~11  = CARRY((!\cpu_inst|alu_inst|Add4~9 ) # (!\cpu_inst|alu_reg1[5]~37_combout ))

	.dataa(\cpu_inst|alu_reg1[5]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~9 ),
	.combout(\cpu_inst|alu_inst|Add4~10_combout ),
	.cout(\cpu_inst|alu_inst|Add4~11 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~10 .lut_mask = 16'h5A5F;
defparam \cpu_inst|alu_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux2~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux2~2_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux1~4_combout ) # ((\cpu_inst|alu_inst|Mux2~1_combout )))) # (!\cpu_inst|alu_inst|Mux1~5_combout  & (!\cpu_inst|alu_inst|Mux1~4_combout  & 
// ((\cpu_inst|alu_inst|Add4~10_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~4_combout ),
	.datac(\cpu_inst|alu_inst|Mux2~1_combout ),
	.datad(\cpu_inst|alu_inst|Add4~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux2~2 .lut_mask = 16'hB9A8;
defparam \cpu_inst|alu_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux2~3 (
// Equation(s):
// \cpu_inst|alu_inst|Mux2~3_combout  = (\cpu_inst|alu_inst|Mux1~4_combout  & ((\cpu_inst|alu_inst|Mux2~2_combout  & ((\cpu_inst|alu_inst|Add5~10_combout ))) # (!\cpu_inst|alu_inst|Mux2~2_combout  & (\cpu_inst|alu_inst|result~2_combout )))) # 
// (!\cpu_inst|alu_inst|Mux1~4_combout  & (((\cpu_inst|alu_inst|Mux2~2_combout ))))

	.dataa(\cpu_inst|alu_inst|result~2_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~4_combout ),
	.datac(\cpu_inst|alu_inst|Add5~10_combout ),
	.datad(\cpu_inst|alu_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux2~3 .lut_mask = 16'hF388;
defparam \cpu_inst|alu_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux2~4 (
// Equation(s):
// \cpu_inst|alu_inst|Mux2~4_combout  = (\cpu_inst|alu_inst|Mux1~3_combout  & (\cpu_inst|alu_inst|Mux1~2_combout )) # (!\cpu_inst|alu_inst|Mux1~3_combout  & ((\cpu_inst|alu_inst|Mux1~2_combout  & (\cpu_inst|alu_reg1[4]~31_combout )) # 
// (!\cpu_inst|alu_inst|Mux1~2_combout  & ((\cpu_inst|alu_inst|Mux2~3_combout )))))

	.dataa(\cpu_inst|alu_inst|Mux1~3_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datac(\cpu_inst|alu_reg1[4]~31_combout ),
	.datad(\cpu_inst|alu_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux2~4 .lut_mask = 16'hD9C8;
defparam \cpu_inst|alu_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux2~5 (
// Equation(s):
// \cpu_inst|alu_inst|Mux2~5_combout  = (\cpu_inst|alu_inst|Mux1~3_combout  & ((\cpu_inst|alu_inst|Mux2~4_combout  & ((\cpu_inst|alu_reg1[6]~40_combout ))) # (!\cpu_inst|alu_inst|Mux2~4_combout  & (\cpu_inst|alu_reg2[5]~40_combout )))) # 
// (!\cpu_inst|alu_inst|Mux1~3_combout  & (((\cpu_inst|alu_inst|Mux2~4_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~3_combout ),
	.datab(\cpu_inst|alu_reg2[5]~40_combout ),
	.datac(\cpu_inst|alu_inst|Mux2~4_combout ),
	.datad(\cpu_inst|alu_reg1[6]~40_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux2~5 .lut_mask = 16'hF858;
defparam \cpu_inst|alu_inst|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~8 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~8_combout  = (\cpu_inst|cpu_data_in[5]~7_combout ) # ((\cpu_inst|cpu_data_in[4]~3_combout  & (!\cpu_inst|alu_inst|Mux1~12_combout  & \cpu_inst|alu_inst|Mux2~5_combout )))

	.dataa(\cpu_inst|cpu_data_in[5]~7_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~3_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~8 .lut_mask = 16'hAEAA;
defparam \cpu_inst|cpu_data_in[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|SP[5]~4 (
// Equation(s):
// \cpu_inst|cpu_register_inst|SP[5]~4_combout  = !\cpu_inst|cpu_data_in[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[5]~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|SP[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[5]~4 .lut_mask = 16'h00FF;
defparam \cpu_inst|cpu_register_inst|SP[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \cpu_inst|cpu_register_inst|SP[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|SP[5]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \cpu_inst|alu_reg1[5]~35 (
// Equation(s):
// \cpu_inst|alu_reg1[5]~35_combout  = (\cpu_inst|alu_reg1[2]~18_combout  & ((\cpu_inst|alu_reg1[2]~17_combout ) # ((!\cpu_inst|cpu_register_inst|SP [5])))) # (!\cpu_inst|alu_reg1[2]~18_combout  & (!\cpu_inst|alu_reg1[2]~17_combout  & 
// ((\cpu_inst|cpu_register_inst|A [5]))))

	.dataa(\cpu_inst|alu_reg1[2]~18_combout ),
	.datab(\cpu_inst|alu_reg1[2]~17_combout ),
	.datac(\cpu_inst|cpu_register_inst|SP [5]),
	.datad(\cpu_inst|cpu_register_inst|A [5]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[5]~35 .lut_mask = 16'h9B8A;
defparam \cpu_inst|alu_reg1[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \cpu_inst|alu_reg1[5]~36 (
// Equation(s):
// \cpu_inst|alu_reg1[5]~36_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & ((\cpu_inst|alu_reg1[5]~35_combout  & ((\cpu_inst|cpu_register_inst|X [5]))) # (!\cpu_inst|alu_reg1[5]~35_combout  & (\cpu_inst|cpu_register_inst|Y [5])))) # 
// (!\cpu_inst|alu_reg1[2]~17_combout  & (\cpu_inst|alu_reg1[5]~35_combout ))

	.dataa(\cpu_inst|alu_reg1[2]~17_combout ),
	.datab(\cpu_inst|alu_reg1[5]~35_combout ),
	.datac(\cpu_inst|cpu_register_inst|Y [5]),
	.datad(\cpu_inst|cpu_register_inst|X [5]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[5]~36 .lut_mask = 16'hEC64;
defparam \cpu_inst|alu_reg1[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \cpu_inst|alu_reg1[5]~37 (
// Equation(s):
// \cpu_inst|alu_reg1[5]~37_combout  = (\cpu_inst|Equal1~15_combout  & (\cpu_inst|operand_val [5])) # (!\cpu_inst|Equal1~15_combout  & ((\cpu_inst|alu_reg1[5]~36_combout )))

	.dataa(\cpu_inst|Equal1~15_combout ),
	.datab(gnd),
	.datac(\cpu_inst|operand_val [5]),
	.datad(\cpu_inst|alu_reg1[5]~36_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[5]~37 .lut_mask = 16'hF5A0;
defparam \cpu_inst|alu_reg1[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~12_combout  = (\cpu_inst|alu_reg1[6]~40_combout  & ((GND) # (!\cpu_inst|alu_inst|Add5~11 ))) # (!\cpu_inst|alu_reg1[6]~40_combout  & (\cpu_inst|alu_inst|Add5~11  $ (GND)))
// \cpu_inst|alu_inst|Add5~13  = CARRY((\cpu_inst|alu_reg1[6]~40_combout ) # (!\cpu_inst|alu_inst|Add5~11 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[6]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~11 ),
	.combout(\cpu_inst|alu_inst|Add5~12_combout ),
	.cout(\cpu_inst|alu_inst|Add5~13 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~12 .lut_mask = 16'h3CCF;
defparam \cpu_inst|alu_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~14_combout  = \cpu_inst|alu_inst|Add5~13  $ (!\cpu_inst|alu_reg1[7]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg1[7]~43_combout ),
	.cin(\cpu_inst|alu_inst|Add5~13 ),
	.combout(\cpu_inst|alu_inst|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~14 .lut_mask = 16'hF00F;
defparam \cpu_inst|alu_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~26 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~26_combout  = (\cpu_inst|decoder_inst|WideOr16~5_combout  & ((\cpu_inst|opcode [4] & (\cpu_inst|alu_reg1[6]~40_combout )) # (!\cpu_inst|opcode [4] & ((\cpu_inst|alu_inst|Add5~14_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr16~5_combout  & (\cpu_inst|alu_reg1[6]~40_combout ))

	.dataa(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datab(\cpu_inst|alu_reg1[6]~40_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|alu_inst|Add5~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~26 .lut_mask = 16'hCEC4;
defparam \cpu_inst|alu_inst|Mux3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \cpu_inst|cpu_register_inst|X[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[7]~13_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \cpu_inst|operand_lo[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[7] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \cpu_inst|operand_val[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[7] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \cpu_inst|alu_reg2~45 (
// Equation(s):
// \cpu_inst|alu_reg2~45_combout  = (\cpu_inst|decoder_inst|WideOr10~3_combout  & (((\cpu_inst|operand_val [7])))) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|decoder_inst|WideOr11~5_combout  & (\cpu_inst|operand_lo [7])) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|operand_val [7])))))

	.dataa(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datab(\cpu_inst|operand_lo [7]),
	.datac(\cpu_inst|operand_val [7]),
	.datad(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~45 .lut_mask = 16'hE4F0;
defparam \cpu_inst|alu_reg2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \cpu_inst|cpu_register_inst|Y[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[7]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \cpu_inst|alu_reg2[7]~46 (
// Equation(s):
// \cpu_inst|alu_reg2[7]~46_combout  = (\cpu_inst|alu_reg2[1]~49_combout  & (((\cpu_inst|alu_reg2[1]~16_combout ) # (\cpu_inst|cpu_register_inst|Y [7])))) # (!\cpu_inst|alu_reg2[1]~49_combout  & (\cpu_inst|alu_reg2~45_combout  & 
// (!\cpu_inst|alu_reg2[1]~16_combout )))

	.dataa(\cpu_inst|alu_reg2[1]~49_combout ),
	.datab(\cpu_inst|alu_reg2~45_combout ),
	.datac(\cpu_inst|alu_reg2[1]~16_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[7]~46 .lut_mask = 16'hAEA4;
defparam \cpu_inst|alu_reg2[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|SP[7]~6 (
// Equation(s):
// \cpu_inst|cpu_register_inst|SP[7]~6_combout  = !\cpu_inst|cpu_data_in[7]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[7]~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|SP[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[7]~6 .lut_mask = 16'h00FF;
defparam \cpu_inst|cpu_register_inst|SP[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \cpu_inst|cpu_register_inst|SP[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|SP[7]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \cpu_inst|alu_reg2[7]~47 (
// Equation(s):
// \cpu_inst|alu_reg2[7]~47_combout  = (\cpu_inst|alu_reg2[7]~46_combout  & ((\cpu_inst|cpu_register_inst|X [7]) # ((!\cpu_inst|alu_reg2[1]~16_combout )))) # (!\cpu_inst|alu_reg2[7]~46_combout  & (((\cpu_inst|alu_reg2[1]~16_combout  & 
// !\cpu_inst|cpu_register_inst|SP [7]))))

	.dataa(\cpu_inst|cpu_register_inst|X [7]),
	.datab(\cpu_inst|alu_reg2[7]~46_combout ),
	.datac(\cpu_inst|alu_reg2[1]~16_combout ),
	.datad(\cpu_inst|cpu_register_inst|SP [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[7]~47 .lut_mask = 16'h8CBC;
defparam \cpu_inst|alu_reg2[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \cpu_inst|alu_reg2[7]~48 (
// Equation(s):
// \cpu_inst|alu_reg2[7]~48_combout  = (\cpu_inst|Equal9~13_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|alu_reg2[7]~47_combout ))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|cpu_register_inst|A [7])))) # 
// (!\cpu_inst|Equal9~13_combout  & (((\cpu_inst|alu_reg2[7]~47_combout ))))

	.dataa(\cpu_inst|Equal9~13_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [7]),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|alu_reg2[7]~47_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[7]~48 .lut_mask = 16'hFD08;
defparam \cpu_inst|alu_reg2[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~12_combout  = (\cpu_inst|alu_reg1[6]~40_combout  & (\cpu_inst|alu_inst|Add4~11  $ (GND))) # (!\cpu_inst|alu_reg1[6]~40_combout  & (!\cpu_inst|alu_inst|Add4~11  & VCC))
// \cpu_inst|alu_inst|Add4~13  = CARRY((\cpu_inst|alu_reg1[6]~40_combout  & !\cpu_inst|alu_inst|Add4~11 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[6]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~11 ),
	.combout(\cpu_inst|alu_inst|Add4~12_combout ),
	.cout(\cpu_inst|alu_inst|Add4~13 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~12 .lut_mask = 16'hC30C;
defparam \cpu_inst|alu_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~14_combout  = \cpu_inst|alu_inst|Add4~13  $ (\cpu_inst|alu_reg1[7]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg1[7]~43_combout ),
	.cin(\cpu_inst|alu_inst|Add4~13 ),
	.combout(\cpu_inst|alu_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~14 .lut_mask = 16'h0FF0;
defparam \cpu_inst|alu_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~21 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~21_combout  = (\cpu_inst|decoder_inst|WideOr16~6_combout  & (\cpu_inst|alu_reg2[7]~48_combout  $ (((\cpu_inst|alu_reg1[7]~43_combout ))))) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & (((\cpu_inst|alu_inst|Add4~14_combout ))))

	.dataa(\cpu_inst|alu_reg2[7]~48_combout ),
	.datab(\cpu_inst|alu_inst|Add4~14_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datad(\cpu_inst|alu_reg1[7]~43_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~21 .lut_mask = 16'h5CAC;
defparam \cpu_inst|alu_inst|Mux3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~14_combout  = (\cpu_inst|alu_reg1[6]~40_combout  & ((\cpu_inst|alu_reg2[6]~44_combout  & (\cpu_inst|alu_inst|Add0~13  & VCC)) # (!\cpu_inst|alu_reg2[6]~44_combout  & (!\cpu_inst|alu_inst|Add0~13 )))) # 
// (!\cpu_inst|alu_reg1[6]~40_combout  & ((\cpu_inst|alu_reg2[6]~44_combout  & (!\cpu_inst|alu_inst|Add0~13 )) # (!\cpu_inst|alu_reg2[6]~44_combout  & ((\cpu_inst|alu_inst|Add0~13 ) # (GND)))))
// \cpu_inst|alu_inst|Add0~15  = CARRY((\cpu_inst|alu_reg1[6]~40_combout  & (!\cpu_inst|alu_reg2[6]~44_combout  & !\cpu_inst|alu_inst|Add0~13 )) # (!\cpu_inst|alu_reg1[6]~40_combout  & ((!\cpu_inst|alu_inst|Add0~13 ) # (!\cpu_inst|alu_reg2[6]~44_combout ))))

	.dataa(\cpu_inst|alu_reg1[6]~40_combout ),
	.datab(\cpu_inst|alu_reg2[6]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~13 ),
	.combout(\cpu_inst|alu_inst|Add0~14_combout ),
	.cout(\cpu_inst|alu_inst|Add0~15 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~14 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~16 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~16_combout  = ((\cpu_inst|alu_reg1[7]~43_combout  $ (\cpu_inst|alu_reg2[7]~48_combout  $ (!\cpu_inst|alu_inst|Add0~15 )))) # (GND)
// \cpu_inst|alu_inst|Add0~17  = CARRY((\cpu_inst|alu_reg1[7]~43_combout  & ((\cpu_inst|alu_reg2[7]~48_combout ) # (!\cpu_inst|alu_inst|Add0~15 ))) # (!\cpu_inst|alu_reg1[7]~43_combout  & (\cpu_inst|alu_reg2[7]~48_combout  & !\cpu_inst|alu_inst|Add0~15 )))

	.dataa(\cpu_inst|alu_reg1[7]~43_combout ),
	.datab(\cpu_inst|alu_reg2[7]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~15 ),
	.combout(\cpu_inst|alu_inst|Add0~16_combout ),
	.cout(\cpu_inst|alu_inst|Add0~17 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~16 .lut_mask = 16'h698E;
defparam \cpu_inst|alu_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~14_combout  = (\cpu_inst|alu_reg2[6]~44_combout  & ((\cpu_inst|alu_reg1[6]~40_combout  & (!\cpu_inst|alu_inst|Add2~13 )) # (!\cpu_inst|alu_reg1[6]~40_combout  & ((\cpu_inst|alu_inst|Add2~13 ) # (GND))))) # 
// (!\cpu_inst|alu_reg2[6]~44_combout  & ((\cpu_inst|alu_reg1[6]~40_combout  & (\cpu_inst|alu_inst|Add2~13  & VCC)) # (!\cpu_inst|alu_reg1[6]~40_combout  & (!\cpu_inst|alu_inst|Add2~13 ))))
// \cpu_inst|alu_inst|Add2~15  = CARRY((\cpu_inst|alu_reg2[6]~44_combout  & ((!\cpu_inst|alu_inst|Add2~13 ) # (!\cpu_inst|alu_reg1[6]~40_combout ))) # (!\cpu_inst|alu_reg2[6]~44_combout  & (!\cpu_inst|alu_reg1[6]~40_combout  & !\cpu_inst|alu_inst|Add2~13 )))

	.dataa(\cpu_inst|alu_reg2[6]~44_combout ),
	.datab(\cpu_inst|alu_reg1[6]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~13 ),
	.combout(\cpu_inst|alu_inst|Add2~14_combout ),
	.cout(\cpu_inst|alu_inst|Add2~15 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~14 .lut_mask = 16'h692B;
defparam \cpu_inst|alu_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~16 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~16_combout  = ((\cpu_inst|alu_reg1[7]~43_combout  $ (\cpu_inst|alu_reg2[7]~48_combout  $ (\cpu_inst|alu_inst|Add2~15 )))) # (GND)
// \cpu_inst|alu_inst|Add2~17  = CARRY((\cpu_inst|alu_reg1[7]~43_combout  & ((!\cpu_inst|alu_inst|Add2~15 ) # (!\cpu_inst|alu_reg2[7]~48_combout ))) # (!\cpu_inst|alu_reg1[7]~43_combout  & (!\cpu_inst|alu_reg2[7]~48_combout  & !\cpu_inst|alu_inst|Add2~15 )))

	.dataa(\cpu_inst|alu_reg1[7]~43_combout ),
	.datab(\cpu_inst|alu_reg2[7]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~15 ),
	.combout(\cpu_inst|alu_inst|Add2~16_combout ),
	.cout(\cpu_inst|alu_inst|Add2~17 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~16 .lut_mask = 16'h962B;
defparam \cpu_inst|alu_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~27 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~27_combout  = (\cpu_inst|decoder_inst|WideOr16~5_combout  & ((\cpu_inst|opcode [4] & ((\cpu_inst|alu_inst|Add2~16_combout ))) # (!\cpu_inst|opcode [4] & (\cpu_inst|alu_inst|Add0~16_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr16~5_combout  & (((\cpu_inst|alu_inst|Add2~16_combout ))))

	.dataa(\cpu_inst|alu_inst|Add0~16_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|alu_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~27 .lut_mask = 16'hFB08;
defparam \cpu_inst|alu_inst|Mux3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~28 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~28_combout  = (\cpu_inst|alu_reg1[7]~43_combout  & ((\cpu_inst|opcode [4]) # ((\cpu_inst|alu_reg2[7]~48_combout ) # (!\cpu_inst|decoder_inst|WideOr16~5_combout )))) # (!\cpu_inst|alu_reg1[7]~43_combout  & 
// (\cpu_inst|alu_reg2[7]~48_combout  & ((\cpu_inst|opcode [4]) # (!\cpu_inst|decoder_inst|WideOr16~5_combout ))))

	.dataa(\cpu_inst|alu_reg1[7]~43_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|alu_reg2[7]~48_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~28 .lut_mask = 16'hE8FA;
defparam \cpu_inst|alu_inst|Mux3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux0~0 (
// Equation(s):
// \cpu_inst|alu_inst|Mux0~0_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_inst|Mux3~27_combout ) # ((\cpu_inst|decoder_inst|WideOr14~5_combout )))) # (!\cpu_inst|decoder_inst|WideOr15~7_combout  & 
// (((\cpu_inst|alu_inst|Mux3~28_combout  & !\cpu_inst|decoder_inst|WideOr14~5_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|alu_inst|Mux3~27_combout ),
	.datac(\cpu_inst|alu_inst|Mux3~28_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux0~0 .lut_mask = 16'hAAD8;
defparam \cpu_inst|alu_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux0~1 (
// Equation(s):
// \cpu_inst|alu_inst|Mux0~1_combout  = (\cpu_inst|decoder_inst|WideOr14~5_combout  & ((\cpu_inst|alu_inst|Mux0~0_combout  & ((\cpu_inst|alu_inst|Mux3~21_combout ))) # (!\cpu_inst|alu_inst|Mux0~0_combout  & (\cpu_inst|alu_inst|Mux3~26_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr14~5_combout  & (((\cpu_inst|alu_inst|Mux0~0_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux3~26_combout ),
	.datab(\cpu_inst|alu_inst|Mux3~21_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datad(\cpu_inst|alu_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux0~1 .lut_mask = 16'hCFA0;
defparam \cpu_inst|alu_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux0~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux0~2_combout  = (\cpu_inst|decoder_inst|WideOr16~6_combout  & (((\cpu_inst|alu_cin~10_combout ) # (\cpu_inst|cpu_register_inst|PS [0])))) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & (\cpu_inst|alu_reg2[7]~48_combout ))

	.dataa(\cpu_inst|alu_reg2[7]~48_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|alu_cin~10_combout ),
	.datad(\cpu_inst|cpu_register_inst|PS [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux0~2 .lut_mask = 16'hEEE2;
defparam \cpu_inst|alu_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux0~3 (
// Equation(s):
// \cpu_inst|alu_inst|Mux0~3_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & (\cpu_inst|alu_reg1[6]~40_combout  & (!\cpu_inst|decoder_inst|WideOr16~6_combout ))) # (!\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|alu_inst|Mux0~2_combout 
// ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|alu_reg1[6]~40_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datad(\cpu_inst|alu_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux0~3 .lut_mask = 16'h5D08;
defparam \cpu_inst|alu_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux0~4 (
// Equation(s):
// \cpu_inst|alu_inst|Mux0~4_combout  = (\cpu_inst|alu_inst|Selector0~9_combout  & (\cpu_inst|alu_inst|Mux0~1_combout )) # (!\cpu_inst|alu_inst|Selector0~9_combout  & (((!\cpu_inst|decoder_inst|WideOr14~5_combout  & \cpu_inst|alu_inst|Mux0~3_combout ))))

	.dataa(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datab(\cpu_inst|alu_inst|Mux0~1_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datad(\cpu_inst|alu_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux0~4 .lut_mask = 16'h8D88;
defparam \cpu_inst|alu_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~13 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~13_combout  = (\cpu_inst|alu_inst|Mux0~4_combout  & ((\cpu_inst|cpu_data_in[4]~3_combout ) # ((\cpu_inst|cpu_data_in[4]~4_combout  & \cpu_inst|alu_reg2~45_combout )))) # (!\cpu_inst|alu_inst|Mux0~4_combout  & 
// (\cpu_inst|cpu_data_in[4]~4_combout  & ((\cpu_inst|alu_reg2~45_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux0~4_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~4_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~3_combout ),
	.datad(\cpu_inst|alu_reg2~45_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~13 .lut_mask = 16'hECA0;
defparam \cpu_inst|cpu_data_in[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|A[7]~feeder (
// Equation(s):
// \cpu_inst|cpu_register_inst|A[7]~feeder_combout  = \cpu_inst|cpu_data_in[7]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[7]~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|A[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|cpu_register_inst|A[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \cpu_inst|cpu_register_inst|A[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|A[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \cpu_inst|alu_reg1[7]~41 (
// Equation(s):
// \cpu_inst|alu_reg1[7]~41_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & (((\cpu_inst|alu_reg1[2]~18_combout )))) # (!\cpu_inst|alu_reg1[2]~17_combout  & ((\cpu_inst|alu_reg1[2]~18_combout  & ((!\cpu_inst|cpu_register_inst|SP [7]))) # 
// (!\cpu_inst|alu_reg1[2]~18_combout  & (\cpu_inst|cpu_register_inst|A [7]))))

	.dataa(\cpu_inst|alu_reg1[2]~17_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [7]),
	.datac(\cpu_inst|alu_reg1[2]~18_combout ),
	.datad(\cpu_inst|cpu_register_inst|SP [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[7]~41 .lut_mask = 16'hA4F4;
defparam \cpu_inst|alu_reg1[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \cpu_inst|alu_reg1[7]~42 (
// Equation(s):
// \cpu_inst|alu_reg1[7]~42_combout  = (\cpu_inst|alu_reg1[7]~41_combout  & (((\cpu_inst|cpu_register_inst|X [7])) # (!\cpu_inst|alu_reg1[2]~17_combout ))) # (!\cpu_inst|alu_reg1[7]~41_combout  & (\cpu_inst|alu_reg1[2]~17_combout  & 
// ((\cpu_inst|cpu_register_inst|Y [7]))))

	.dataa(\cpu_inst|alu_reg1[7]~41_combout ),
	.datab(\cpu_inst|alu_reg1[2]~17_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [7]),
	.datad(\cpu_inst|cpu_register_inst|Y [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[7]~42 .lut_mask = 16'hE6A2;
defparam \cpu_inst|alu_reg1[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \cpu_inst|alu_reg1[7]~43 (
// Equation(s):
// \cpu_inst|alu_reg1[7]~43_combout  = (\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [7]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[7]~42_combout ))

	.dataa(\cpu_inst|Equal1~15_combout ),
	.datab(\cpu_inst|alu_reg1[7]~42_combout ),
	.datac(gnd),
	.datad(\cpu_inst|operand_val [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[7]~43 .lut_mask = 16'hEE44;
defparam \cpu_inst|alu_reg1[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~15 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~15_combout  = (!\cpu_inst|alu_inst|Selector0~9_combout  & (!\cpu_inst|opcode [4] & (\cpu_inst|decoder_inst|WideOr16~5_combout  & \cpu_inst|alu_reg1[0]~22_combout )))

	.dataa(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datad(\cpu_inst|alu_reg1[0]~22_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~15 .lut_mask = 16'h1000;
defparam \cpu_inst|alu_inst|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~18 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~18_combout  = \cpu_inst|alu_inst|Add0~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|alu_inst|Add0~17 ),
	.combout(\cpu_inst|alu_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~18 .lut_mask = 16'hF0F0;
defparam \cpu_inst|alu_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~18 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~18_combout  = !\cpu_inst|alu_inst|Add2~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|alu_inst|Add2~17 ),
	.combout(\cpu_inst|alu_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~18 .lut_mask = 16'h0F0F;
defparam \cpu_inst|alu_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~10 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~10_combout  = (\cpu_inst|alu_inst|Selector0~9_combout  & ((\cpu_inst|decoder_inst|WideOr16~6_combout  & (\cpu_inst|alu_inst|Add0~18_combout )) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & 
// ((\cpu_inst|alu_inst|Add2~18_combout )))))

	.dataa(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|alu_inst|Add0~18_combout ),
	.datad(\cpu_inst|alu_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~10 .lut_mask = 16'hA280;
defparam \cpu_inst|alu_inst|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~11 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~11_combout  = (\cpu_inst|alu_inst|Selector0~10_combout ) # ((!\cpu_inst|alu_inst|Selector0~9_combout  & (\cpu_inst|alu_reg1[7]~43_combout  & !\cpu_inst|decoder_inst|WideOr16~6_combout )))

	.dataa(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datab(\cpu_inst|alu_reg1[7]~43_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datad(\cpu_inst|alu_inst|Selector0~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~11 .lut_mask = 16'hFF04;
defparam \cpu_inst|alu_inst|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~12 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~12_combout  = (!\cpu_inst|decoder_inst|WideOr14~5_combout  & ((\cpu_inst|alu_inst|Selector0~15_combout ) # ((\cpu_inst|decoder_inst|WideOr15~7_combout  & \cpu_inst|alu_inst|Selector0~11_combout ))))

	.dataa(\cpu_inst|alu_inst|Selector0~15_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datad(\cpu_inst|alu_inst|Selector0~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~12 .lut_mask = 16'h0E0A;
defparam \cpu_inst|alu_inst|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~13 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~13_combout  = (\cpu_inst|alu_inst|Selector0~9_combout  & (!\cpu_inst|opcode [4] & (!\cpu_inst|decoder_inst|WideOr15~7_combout  & \cpu_inst|decoder_inst|WideOr14~4_combout )))

	.dataa(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~13 .lut_mask = 16'h0200;
defparam \cpu_inst|alu_inst|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Selector0~14 (
// Equation(s):
// \cpu_inst|alu_inst|Selector0~14_combout  = (\cpu_inst|alu_inst|Selector0~12_combout ) # ((\cpu_inst|alu_reg1[7]~43_combout  & (!\cpu_inst|decoder_inst|WideOr16~6_combout  & \cpu_inst|alu_inst|Selector0~13_combout )))

	.dataa(\cpu_inst|alu_reg1[7]~43_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|alu_inst|Selector0~12_combout ),
	.datad(\cpu_inst|alu_inst|Selector0~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Selector0~14 .lut_mask = 16'hF2F0;
defparam \cpu_inst|alu_inst|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \cpu_inst|Equal36~5 (
// Equation(s):
// \cpu_inst|Equal36~5_combout  = (\cpu_inst|opcode [6] & (!\cpu_inst|opcode [5] & (!\cpu_inst|opcode [0] & \cpu_inst|opcode [2]))) # (!\cpu_inst|opcode [6] & (\cpu_inst|opcode [5] & (\cpu_inst|opcode [0] & !\cpu_inst|opcode [2])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|Equal36~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal36~5 .lut_mask = 16'h0240;
defparam \cpu_inst|Equal36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \cpu_inst|Equal36~3 (
// Equation(s):
// \cpu_inst|Equal36~3_combout  = (!\cpu_inst|opcode [4] & \cpu_inst|Equal36~5_combout )

	.dataa(\cpu_inst|opcode [4]),
	.datab(gnd),
	.datac(\cpu_inst|Equal36~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|Equal36~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal36~3 .lut_mask = 16'h5050;
defparam \cpu_inst|Equal36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \cpu_inst|Equal36~11 (
// Equation(s):
// \cpu_inst|Equal36~11_combout  = (\cpu_inst|Equal36~3_combout  & (!\cpu_inst|opcode [7] & (!\cpu_inst|opcode [1] & \cpu_inst|opcode [3])))

	.dataa(\cpu_inst|Equal36~3_combout ),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|Equal36~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal36~11 .lut_mask = 16'h0200;
defparam \cpu_inst|Equal36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \cpu_inst|Equal36~10 (
// Equation(s):
// \cpu_inst|Equal36~10_combout  = (\cpu_inst|Equal36~11_combout  & \cpu_inst|decoder_inst|WideOr9~22_combout )

	.dataa(gnd),
	.datab(\cpu_inst|Equal36~11_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|Equal36~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal36~10 .lut_mask = 16'hC0C0;
defparam \cpu_inst|Equal36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~2 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~2_combout  = (!\cpu_inst|decoder_inst|WideOr3~5_combout  & !\cpu_inst|decoder_inst|WideOr2~3_combout )

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~2 .lut_mask = 16'h0303;
defparam \cpu_inst|ram_data_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \cpu_inst|we_ps_sig~1 (
// Equation(s):
// \cpu_inst|we_ps_sig~1_combout  = (\cpu_inst|we_ps_sig~0_combout  & (!\cpu_inst|Equal36~10_combout  & ((\cpu_inst|decoder_inst|WideOr4~7_combout ) # (!\cpu_inst|ram_data_in[2]~2_combout ))))

	.dataa(\cpu_inst|we_ps_sig~0_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.datac(\cpu_inst|Equal36~10_combout ),
	.datad(\cpu_inst|ram_data_in[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_ps_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_ps_sig~1 .lut_mask = 16'h080A;
defparam \cpu_inst|we_ps_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \cpu_inst|cpu_register_inst|PS[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|alu_inst|Selector0~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_ps_sig~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PS[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~1 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~1_cout  = CARRY((\cpu_inst|alu_cin~10_combout ) # (\cpu_inst|cpu_register_inst|PS [0]))

	.dataa(\cpu_inst|alu_cin~10_combout ),
	.datab(\cpu_inst|cpu_register_inst|PS [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_inst|alu_inst|Add0~1_cout ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~1 .lut_mask = 16'h00EE;
defparam \cpu_inst|alu_inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~2_combout  = (\cpu_inst|alu_reg1[0]~22_combout  & ((\cpu_inst|alu_reg2[0]~20_combout  & (\cpu_inst|alu_inst|Add0~1_cout  & VCC)) # (!\cpu_inst|alu_reg2[0]~20_combout  & (!\cpu_inst|alu_inst|Add0~1_cout )))) # 
// (!\cpu_inst|alu_reg1[0]~22_combout  & ((\cpu_inst|alu_reg2[0]~20_combout  & (!\cpu_inst|alu_inst|Add0~1_cout )) # (!\cpu_inst|alu_reg2[0]~20_combout  & ((\cpu_inst|alu_inst|Add0~1_cout ) # (GND)))))
// \cpu_inst|alu_inst|Add0~3  = CARRY((\cpu_inst|alu_reg1[0]~22_combout  & (!\cpu_inst|alu_reg2[0]~20_combout  & !\cpu_inst|alu_inst|Add0~1_cout )) # (!\cpu_inst|alu_reg1[0]~22_combout  & ((!\cpu_inst|alu_inst|Add0~1_cout ) # 
// (!\cpu_inst|alu_reg2[0]~20_combout ))))

	.dataa(\cpu_inst|alu_reg1[0]~22_combout ),
	.datab(\cpu_inst|alu_reg2[0]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~1_cout ),
	.combout(\cpu_inst|alu_inst|Add0~2_combout ),
	.cout(\cpu_inst|alu_inst|Add0~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~2 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux6~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux6~2_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & (\cpu_inst|decoder_inst|WideOr16~6_combout )) # (!\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|decoder_inst|WideOr16~6_combout  & 
// (\cpu_inst|alu_reg1[1]~25_combout  & \cpu_inst|alu_reg2[1]~36_combout )) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & ((\cpu_inst|alu_reg1[1]~25_combout ) # (\cpu_inst|alu_reg2[1]~36_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|alu_reg1[1]~25_combout ),
	.datad(\cpu_inst|alu_reg2[1]~36_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux6~2 .lut_mask = 16'hD998;
defparam \cpu_inst|alu_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux6~3 (
// Equation(s):
// \cpu_inst|alu_inst|Mux6~3_combout  = (\cpu_inst|alu_inst|Mux6~2_combout  & ((\cpu_inst|alu_inst|Add0~4_combout ) # ((!\cpu_inst|decoder_inst|WideOr15~7_combout )))) # (!\cpu_inst|alu_inst|Mux6~2_combout  & (((\cpu_inst|decoder_inst|WideOr15~7_combout  & 
// \cpu_inst|alu_inst|Add2~4_combout ))))

	.dataa(\cpu_inst|alu_inst|Add0~4_combout ),
	.datab(\cpu_inst|alu_inst|Mux6~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|alu_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux6~3 .lut_mask = 16'hBC8C;
defparam \cpu_inst|alu_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~0 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~0_combout  = \cpu_inst|alu_reg1[0]~22_combout  $ (VCC)
// \cpu_inst|alu_inst|Add5~1  = CARRY(\cpu_inst|alu_reg1[0]~22_combout )

	.dataa(\cpu_inst|alu_reg1[0]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~0_combout ),
	.cout(\cpu_inst|alu_inst|Add5~1 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|alu_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~2_combout  = (\cpu_inst|alu_reg1[1]~25_combout  & (\cpu_inst|alu_inst|Add5~1  & VCC)) # (!\cpu_inst|alu_reg1[1]~25_combout  & (!\cpu_inst|alu_inst|Add5~1 ))
// \cpu_inst|alu_inst|Add5~3  = CARRY((!\cpu_inst|alu_reg1[1]~25_combout  & !\cpu_inst|alu_inst|Add5~1 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[1]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~1 ),
	.combout(\cpu_inst|alu_inst|Add5~2_combout ),
	.cout(\cpu_inst|alu_inst|Add5~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~2 .lut_mask = 16'hC303;
defparam \cpu_inst|alu_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux6~5 (
// Equation(s):
// \cpu_inst|alu_inst|Mux6~5_combout  = (\cpu_inst|alu_inst|Mux6~4_combout  & (((\cpu_inst|alu_inst|Add5~2_combout ) # (!\cpu_inst|alu_inst|Mux1~5_combout )))) # (!\cpu_inst|alu_inst|Mux6~4_combout  & (\cpu_inst|alu_inst|Mux6~3_combout  & 
// ((\cpu_inst|alu_inst|Mux1~5_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux6~4_combout ),
	.datab(\cpu_inst|alu_inst|Mux6~3_combout ),
	.datac(\cpu_inst|alu_inst|Add5~2_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux6~5 .lut_mask = 16'hE4AA;
defparam \cpu_inst|alu_inst|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux6~6 (
// Equation(s):
// \cpu_inst|alu_inst|Mux6~6_combout  = (\cpu_inst|alu_inst|Mux1~3_combout  & ((\cpu_inst|alu_inst|Mux1~2_combout ) # ((\cpu_inst|alu_reg2[1]~36_combout )))) # (!\cpu_inst|alu_inst|Mux1~3_combout  & (!\cpu_inst|alu_inst|Mux1~2_combout  & 
// ((\cpu_inst|alu_inst|Mux6~5_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~3_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datac(\cpu_inst|alu_reg2[1]~36_combout ),
	.datad(\cpu_inst|alu_inst|Mux6~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux6~6 .lut_mask = 16'hB9A8;
defparam \cpu_inst|alu_inst|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux6~7 (
// Equation(s):
// \cpu_inst|alu_inst|Mux6~7_combout  = (\cpu_inst|alu_inst|Mux6~6_combout  & ((\cpu_inst|alu_reg1[2]~34_combout ) # ((!\cpu_inst|alu_inst|Mux1~2_combout )))) # (!\cpu_inst|alu_inst|Mux6~6_combout  & (((\cpu_inst|alu_inst|Mux1~2_combout  & 
// \cpu_inst|alu_reg1[0]~22_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux6~6_combout ),
	.datab(\cpu_inst|alu_reg1[2]~34_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datad(\cpu_inst|alu_reg1[0]~22_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux6~7 .lut_mask = 16'hDA8A;
defparam \cpu_inst|alu_inst|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux6~8 (
// Equation(s):
// \cpu_inst|alu_inst|Mux6~8_combout  = (\cpu_inst|alu_inst|Mux6~7_combout  & ((\cpu_inst|opcode [4]) # ((\cpu_inst|alu_inst|Selector0~9_combout ) # (!\cpu_inst|decoder_inst|WideOr14~4_combout ))))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.datad(\cpu_inst|alu_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux6~8 .lut_mask = 16'hEF00;
defparam \cpu_inst|alu_inst|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \cpu_inst|cpu_data_in[1]~6 (
// Equation(s):
// \cpu_inst|cpu_data_in[1]~6_combout  = (\cpu_inst|alu_reg2~33_combout  & ((\cpu_inst|cpu_data_in[4]~4_combout ) # ((\cpu_inst|cpu_data_in[4]~3_combout  & \cpu_inst|alu_inst|Mux6~8_combout )))) # (!\cpu_inst|alu_reg2~33_combout  & 
// (((\cpu_inst|cpu_data_in[4]~3_combout  & \cpu_inst|alu_inst|Mux6~8_combout ))))

	.dataa(\cpu_inst|alu_reg2~33_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~4_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~3_combout ),
	.datad(\cpu_inst|alu_inst|Mux6~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[1]~6 .lut_mask = 16'hF888;
defparam \cpu_inst|cpu_data_in[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \cpu_inst|cpu_register_inst|SP[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[1]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_sp_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|SP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|SP[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|SP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \cpu_inst|alu_reg1[1]~23 (
// Equation(s):
// \cpu_inst|alu_reg1[1]~23_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & (((\cpu_inst|alu_reg1[2]~18_combout )))) # (!\cpu_inst|alu_reg1[2]~17_combout  & ((\cpu_inst|alu_reg1[2]~18_combout  & (\cpu_inst|cpu_register_inst|SP [1])) # 
// (!\cpu_inst|alu_reg1[2]~18_combout  & ((\cpu_inst|cpu_register_inst|A [1])))))

	.dataa(\cpu_inst|cpu_register_inst|SP [1]),
	.datab(\cpu_inst|alu_reg1[2]~17_combout ),
	.datac(\cpu_inst|alu_reg1[2]~18_combout ),
	.datad(\cpu_inst|cpu_register_inst|A [1]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[1]~23 .lut_mask = 16'hE3E0;
defparam \cpu_inst|alu_reg1[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \cpu_inst|alu_reg1[1]~24 (
// Equation(s):
// \cpu_inst|alu_reg1[1]~24_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & ((\cpu_inst|alu_reg1[1]~23_combout  & (\cpu_inst|cpu_register_inst|X [1])) # (!\cpu_inst|alu_reg1[1]~23_combout  & ((\cpu_inst|cpu_register_inst|Y [1]))))) # 
// (!\cpu_inst|alu_reg1[2]~17_combout  & (\cpu_inst|alu_reg1[1]~23_combout ))

	.dataa(\cpu_inst|alu_reg1[2]~17_combout ),
	.datab(\cpu_inst|alu_reg1[1]~23_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [1]),
	.datad(\cpu_inst|cpu_register_inst|Y [1]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[1]~24 .lut_mask = 16'hE6C4;
defparam \cpu_inst|alu_reg1[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \cpu_inst|alu_reg1[1]~25 (
// Equation(s):
// \cpu_inst|alu_reg1[1]~25_combout  = (\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [1]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[1]~24_combout ))

	.dataa(\cpu_inst|alu_reg1[1]~24_combout ),
	.datab(gnd),
	.datac(\cpu_inst|Equal1~15_combout ),
	.datad(\cpu_inst|operand_val [1]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[1]~25 .lut_mask = 16'hFA0A;
defparam \cpu_inst|alu_reg1[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux5~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux5~2_combout  = (\cpu_inst|decoder_inst|WideOr16~6_combout  & ((\cpu_inst|decoder_inst|WideOr15~7_combout ) # ((\cpu_inst|alu_reg2[2]~32_combout  & \cpu_inst|alu_reg1[2]~34_combout )))) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & 
// (!\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_reg2[2]~32_combout ) # (\cpu_inst|alu_reg1[2]~34_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datab(\cpu_inst|alu_reg2[2]~32_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|alu_reg1[2]~34_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux5~2 .lut_mask = 16'hADA4;
defparam \cpu_inst|alu_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux5~3 (
// Equation(s):
// \cpu_inst|alu_inst|Mux5~3_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_inst|Mux5~2_combout  & (\cpu_inst|alu_inst|Add0~6_combout )) # (!\cpu_inst|alu_inst|Mux5~2_combout  & ((\cpu_inst|alu_inst|Add2~6_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|alu_inst|Mux5~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|alu_inst|Add0~6_combout ),
	.datac(\cpu_inst|alu_inst|Add2~6_combout ),
	.datad(\cpu_inst|alu_inst|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux5~3 .lut_mask = 16'hDDA0;
defparam \cpu_inst|alu_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|result~3 (
// Equation(s):
// \cpu_inst|alu_inst|result~3_combout  = \cpu_inst|alu_reg2[2]~32_combout  $ (((\cpu_inst|Equal1~15_combout  & (\cpu_inst|operand_val [2])) # (!\cpu_inst|Equal1~15_combout  & ((\cpu_inst|alu_reg1[2]~33_combout )))))

	.dataa(\cpu_inst|Equal1~15_combout ),
	.datab(\cpu_inst|alu_reg2[2]~32_combout ),
	.datac(\cpu_inst|operand_val [2]),
	.datad(\cpu_inst|alu_reg1[2]~33_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|result~3 .lut_mask = 16'h396C;
defparam \cpu_inst|alu_inst|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux5~4 (
// Equation(s):
// \cpu_inst|alu_inst|Mux5~4_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & (((\cpu_inst|alu_inst|Mux1~4_combout )))) # (!\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux1~4_combout  & ((\cpu_inst|alu_inst|result~3_combout ))) # 
// (!\cpu_inst|alu_inst|Mux1~4_combout  & (\cpu_inst|alu_inst|Add4~4_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datab(\cpu_inst|alu_inst|Add4~4_combout ),
	.datac(\cpu_inst|alu_inst|result~3_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux5~4 .lut_mask = 16'hFA44;
defparam \cpu_inst|alu_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux5~5 (
// Equation(s):
// \cpu_inst|alu_inst|Mux5~5_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux5~4_combout  & (\cpu_inst|alu_inst|Add5~4_combout )) # (!\cpu_inst|alu_inst|Mux5~4_combout  & ((\cpu_inst|alu_inst|Mux5~3_combout ))))) # 
// (!\cpu_inst|alu_inst|Mux1~5_combout  & (((\cpu_inst|alu_inst|Mux5~4_combout ))))

	.dataa(\cpu_inst|alu_inst|Add5~4_combout ),
	.datab(\cpu_inst|alu_inst|Mux5~3_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datad(\cpu_inst|alu_inst|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux5~5 .lut_mask = 16'hAFC0;
defparam \cpu_inst|alu_inst|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux5~6 (
// Equation(s):
// \cpu_inst|alu_inst|Mux5~6_combout  = (\cpu_inst|alu_inst|Mux1~3_combout  & ((\cpu_inst|alu_reg2[2]~32_combout ) # ((\cpu_inst|alu_inst|Mux1~2_combout )))) # (!\cpu_inst|alu_inst|Mux1~3_combout  & (((\cpu_inst|alu_inst|Mux5~5_combout  & 
// !\cpu_inst|alu_inst|Mux1~2_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~3_combout ),
	.datab(\cpu_inst|alu_reg2[2]~32_combout ),
	.datac(\cpu_inst|alu_inst|Mux5~5_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux5~6 .lut_mask = 16'hAAD8;
defparam \cpu_inst|alu_inst|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux5~7 (
// Equation(s):
// \cpu_inst|alu_inst|Mux5~7_combout  = (\cpu_inst|alu_inst|Mux5~6_combout  & ((\cpu_inst|alu_reg1[3]~28_combout ) # ((!\cpu_inst|alu_inst|Mux1~2_combout )))) # (!\cpu_inst|alu_inst|Mux5~6_combout  & (((\cpu_inst|alu_reg1[1]~25_combout  & 
// \cpu_inst|alu_inst|Mux1~2_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux5~6_combout ),
	.datab(\cpu_inst|alu_reg1[3]~28_combout ),
	.datac(\cpu_inst|alu_reg1[1]~25_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux5~7 .lut_mask = 16'hD8AA;
defparam \cpu_inst|alu_inst|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux5~8 (
// Equation(s):
// \cpu_inst|alu_inst|Mux5~8_combout  = (\cpu_inst|alu_inst|Mux5~7_combout  & (((\cpu_inst|opcode [4]) # (\cpu_inst|alu_inst|Selector0~9_combout )) # (!\cpu_inst|decoder_inst|WideOr14~4_combout )))

	.dataa(\cpu_inst|alu_inst|Mux5~7_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr14~4_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|alu_inst|Selector0~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux5~8 .lut_mask = 16'hAAA2;
defparam \cpu_inst|alu_inst|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \cpu_inst|cpu_data_in[2]~9 (
// Equation(s):
// \cpu_inst|cpu_data_in[2]~9_combout  = (\cpu_inst|cpu_data_in[4]~3_combout  & ((\cpu_inst|alu_inst|Mux5~8_combout ) # ((\cpu_inst|cpu_data_in[4]~4_combout  & \cpu_inst|alu_reg2~29_combout )))) # (!\cpu_inst|cpu_data_in[4]~3_combout  & 
// (\cpu_inst|cpu_data_in[4]~4_combout  & (\cpu_inst|alu_reg2~29_combout )))

	.dataa(\cpu_inst|cpu_data_in[4]~3_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~4_combout ),
	.datac(\cpu_inst|alu_reg2~29_combout ),
	.datad(\cpu_inst|alu_inst|Mux5~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[2]~9 .lut_mask = 16'hEAC0;
defparam \cpu_inst|cpu_data_in[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \cpu_inst|cpu_register_inst|X[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[2]~9_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_x_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~31 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~31_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & (!\cpu_inst|ram_data_in[2]~3_combout  & (\cpu_inst|cpu_register_inst|X [2]))) # (!\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[2]~3_combout ) # 
// ((!\cpu_inst|cpu_register_inst|SP [2]))))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|ram_data_in[2]~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [2]),
	.datad(\cpu_inst|cpu_register_inst|SP [2]),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~31 .lut_mask = 16'h6475;
defparam \cpu_inst|ram_data_in[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~32 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~32_combout  = (\cpu_inst|ram_data_in[2]~31_combout  & (((\cpu_inst|cpu_register_inst|A [2])) # (!\cpu_inst|ram_data_in[2]~3_combout ))) # (!\cpu_inst|ram_data_in[2]~31_combout  & (\cpu_inst|ram_data_in[2]~3_combout  & 
// ((\cpu_inst|cpu_register_inst|Y [2]))))

	.dataa(\cpu_inst|ram_data_in[2]~31_combout ),
	.datab(\cpu_inst|ram_data_in[2]~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|A [2]),
	.datad(\cpu_inst|cpu_register_inst|Y [2]),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~32 .lut_mask = 16'hE6A2;
defparam \cpu_inst|ram_data_in[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~33 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~33_combout  = (\cpu_inst|ram_data_in[2]~32_combout  & ((\cpu_inst|ram_data_in[4]~11_combout ) # ((\cpu_inst|alu_inst|Mux5~8_combout  & \cpu_inst|ram_data_in[4]~12_combout )))) # (!\cpu_inst|ram_data_in[2]~32_combout  & 
// (\cpu_inst|alu_inst|Mux5~8_combout  & (\cpu_inst|ram_data_in[4]~12_combout )))

	.dataa(\cpu_inst|ram_data_in[2]~32_combout ),
	.datab(\cpu_inst|alu_inst|Mux5~8_combout ),
	.datac(\cpu_inst|ram_data_in[4]~12_combout ),
	.datad(\cpu_inst|ram_data_in[4]~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~33 .lut_mask = 16'hEAC0;
defparam \cpu_inst|ram_data_in[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \cpu_inst|Selector18~3 (
// Equation(s):
// \cpu_inst|Selector18~3_combout  = (!\cpu_inst|current_stage.READ~q  & (!\cpu_inst|current_stage.EXECUTE~q  & (!\cpu_inst|current_stage.DECODE~q  & !\cpu_inst|current_sub.SUB_CAPTURE~q )))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|current_stage.EXECUTE~q ),
	.datac(\cpu_inst|current_stage.DECODE~q ),
	.datad(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~3 .lut_mask = 16'h0001;
defparam \cpu_inst|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \cpu_inst|Selector31~0 (
// Equation(s):
// \cpu_inst|Selector31~0_combout  = (!\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|current_sub.SUB_WAIT~q ) # ((\cpu_inst|decoder_inst|WideOr17~4_combout  & !\cpu_inst|current_sub.SUB_SET_ADDR~q ))))

	.dataa(\cpu_inst|decoder_inst|WideOr17~4_combout ),
	.datab(\cpu_inst|current_sub.SUB_WAIT~q ),
	.datac(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~0 .lut_mask = 16'h00CE;
defparam \cpu_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \cpu_inst|Add3~0 (
// Equation(s):
// \cpu_inst|Add3~0_combout  = \cpu_inst|temp_pc [0] $ (VCC)
// \cpu_inst|Add3~1  = CARRY(\cpu_inst|temp_pc [0])

	.dataa(\cpu_inst|temp_pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add3~0_combout ),
	.cout(\cpu_inst|Add3~1 ));
// synopsys translate_off
defparam \cpu_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \cpu_inst|Add15~0 (
// Equation(s):
// \cpu_inst|Add15~0_combout  = \cpu_inst|cpu_register_inst|PC [0] $ (VCC)
// \cpu_inst|Add15~1  = CARRY(\cpu_inst|cpu_register_inst|PC [0])

	.dataa(\cpu_inst|cpu_register_inst|PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add15~0_combout ),
	.cout(\cpu_inst|Add15~1 ));
// synopsys translate_off
defparam \cpu_inst|Add15~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \cpu_inst|Add3~29 (
// Equation(s):
// \cpu_inst|Add3~29_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~0_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~0_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add3~0_combout ),
	.datad(\cpu_inst|Add15~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~29 .lut_mask = 16'hF3C0;
defparam \cpu_inst|Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \cpu_inst|temp_pc[5]~1 (
// Equation(s):
// \cpu_inst|temp_pc[5]~1_combout  = (\cpu_inst|temp_pc~0_combout ) # ((\cpu_inst|current_stage.DECODE~q ) # (!\reset_n~input_o ))

	.dataa(\cpu_inst|temp_pc~0_combout ),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|current_stage.DECODE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|temp_pc[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|temp_pc[5]~1 .lut_mask = 16'hFBFB;
defparam \cpu_inst|temp_pc[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \cpu_inst|temp_pc[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[0] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \cpu_inst|Selector18~0 (
// Equation(s):
// \cpu_inst|Selector18~0_combout  = (\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|current_sub.SUB_WAIT~q ) # (!\cpu_inst|current_sub.SUB_SET_ADDR~q )))

	.dataa(\cpu_inst|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.datad(\cpu_inst|current_sub.SUB_WAIT~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~0 .lut_mask = 16'hAA0A;
defparam \cpu_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \cpu_inst|Selector31~1 (
// Equation(s):
// \cpu_inst|Selector31~1_combout  = (\cpu_inst|operand_lo [0] & ((\cpu_inst|Selector31~0_combout ) # ((\cpu_inst|temp_pc [0] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|operand_lo [0] & (((\cpu_inst|temp_pc [0] & \cpu_inst|Selector18~0_combout ))))

	.dataa(\cpu_inst|operand_lo [0]),
	.datab(\cpu_inst|Selector31~0_combout ),
	.datac(\cpu_inst|temp_pc [0]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \cpu_inst|Selector31~2 (
// Equation(s):
// \cpu_inst|Selector31~2_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector31~1_combout ) # ((\cpu_inst|cpu_register_inst|PC [0] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|current_stage.READ~q  & (\cpu_inst|cpu_register_inst|PC [0] 
// & (\cpu_inst|Selector18~3_combout )))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|cpu_register_inst|PC [0]),
	.datac(\cpu_inst|Selector18~3_combout ),
	.datad(\cpu_inst|Selector31~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~2 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \cpu_inst|Selector31~3 (
// Equation(s):
// \cpu_inst|Selector31~3_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|w_ram~0_combout  & ((\cpu_inst|operand_lo [0])))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector31~2_combout ) # ((\cpu_inst|w_ram~0_combout  & 
// \cpu_inst|operand_lo [0]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|w_ram~0_combout ),
	.datac(\cpu_inst|Selector31~2_combout ),
	.datad(\cpu_inst|operand_lo [0]),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~3 .lut_mask = 16'hDC50;
defparam \cpu_inst|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \cpu_inst|Add3~2 (
// Equation(s):
// \cpu_inst|Add3~2_combout  = (\cpu_inst|temp_pc [1] & (!\cpu_inst|Add3~1 )) # (!\cpu_inst|temp_pc [1] & ((\cpu_inst|Add3~1 ) # (GND)))
// \cpu_inst|Add3~3  = CARRY((!\cpu_inst|Add3~1 ) # (!\cpu_inst|temp_pc [1]))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~1 ),
	.combout(\cpu_inst|Add3~2_combout ),
	.cout(\cpu_inst|Add3~3 ));
// synopsys translate_off
defparam \cpu_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \cpu_inst|Add3~30 (
// Equation(s):
// \cpu_inst|Add3~30_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~2_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~2_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add3~2_combout ),
	.datad(\cpu_inst|Add15~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~30 .lut_mask = 16'hF3C0;
defparam \cpu_inst|Add3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \cpu_inst|temp_pc[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[1] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \cpu_inst|Selector30~0 (
// Equation(s):
// \cpu_inst|Selector30~0_combout  = (\cpu_inst|temp_pc [1] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [1] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [1] & (\cpu_inst|operand_lo [1] & (\cpu_inst|Selector31~0_combout )))

	.dataa(\cpu_inst|temp_pc [1]),
	.datab(\cpu_inst|operand_lo [1]),
	.datac(\cpu_inst|Selector31~0_combout ),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector30~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \cpu_inst|Selector30~1 (
// Equation(s):
// \cpu_inst|Selector30~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [1]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector30~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector30~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [1]),
	.datad(\cpu_inst|Selector30~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector30~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \cpu_inst|Selector30~2 (
// Equation(s):
// \cpu_inst|Selector30~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|w_ram~0_combout  & (\cpu_inst|operand_lo [1]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector30~1_combout ) # ((\cpu_inst|w_ram~0_combout  & 
// \cpu_inst|operand_lo [1]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|w_ram~0_combout ),
	.datac(\cpu_inst|operand_lo [1]),
	.datad(\cpu_inst|Selector30~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector30~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \cpu_inst|Add16~0 (
// Equation(s):
// \cpu_inst|Add16~0_combout  = \cpu_inst|cpu_register_inst|PC [1] $ (VCC)
// \cpu_inst|Add16~1  = CARRY(\cpu_inst|cpu_register_inst|PC [1])

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add16~0_combout ),
	.cout(\cpu_inst|Add16~1 ));
// synopsys translate_off
defparam \cpu_inst|Add16~0 .lut_mask = 16'h33CC;
defparam \cpu_inst|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \cpu_inst|Add16~2 (
// Equation(s):
// \cpu_inst|Add16~2_combout  = (\cpu_inst|cpu_register_inst|PC [2] & (!\cpu_inst|Add16~1 )) # (!\cpu_inst|cpu_register_inst|PC [2] & ((\cpu_inst|Add16~1 ) # (GND)))
// \cpu_inst|Add16~3  = CARRY((!\cpu_inst|Add16~1 ) # (!\cpu_inst|cpu_register_inst|PC [2]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~1 ),
	.combout(\cpu_inst|Add16~2_combout ),
	.cout(\cpu_inst|Add16~3 ));
// synopsys translate_off
defparam \cpu_inst|Add16~2 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \cpu_inst|Add15~2 (
// Equation(s):
// \cpu_inst|Add15~2_combout  = (\cpu_inst|cpu_register_inst|PC [1] & (!\cpu_inst|Add15~1 )) # (!\cpu_inst|cpu_register_inst|PC [1] & ((\cpu_inst|Add15~1 ) # (GND)))
// \cpu_inst|Add15~3  = CARRY((!\cpu_inst|Add15~1 ) # (!\cpu_inst|cpu_register_inst|PC [1]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~1 ),
	.combout(\cpu_inst|Add15~2_combout ),
	.cout(\cpu_inst|Add15~3 ));
// synopsys translate_off
defparam \cpu_inst|Add15~2 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \cpu_inst|Add15~4 (
// Equation(s):
// \cpu_inst|Add15~4_combout  = (\cpu_inst|cpu_register_inst|PC [2] & (\cpu_inst|Add15~3  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [2] & (!\cpu_inst|Add15~3  & VCC))
// \cpu_inst|Add15~5  = CARRY((\cpu_inst|cpu_register_inst|PC [2] & !\cpu_inst|Add15~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~3 ),
	.combout(\cpu_inst|Add15~4_combout ),
	.cout(\cpu_inst|Add15~5 ));
// synopsys translate_off
defparam \cpu_inst|Add15~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Equal0~0 (
// Equation(s):
// \cpu_inst|alu_inst|Equal0~0_combout  = (\cpu_inst|alu_inst|Mux1~12_combout ) # ((!\cpu_inst|alu_inst|Mux6~7_combout  & (!\cpu_inst|alu_inst|Mux2~5_combout  & !\cpu_inst|alu_inst|Mux3~20_combout )))

	.dataa(\cpu_inst|alu_inst|Mux6~7_combout ),
	.datab(\cpu_inst|alu_inst|Mux2~5_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~20_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Equal0~0 .lut_mask = 16'hF0F1;
defparam \cpu_inst|alu_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Equal0~1 (
// Equation(s):
// \cpu_inst|alu_inst|Equal0~1_combout  = (\cpu_inst|alu_inst|Mux1~12_combout ) # ((!\cpu_inst|alu_inst|Mux5~7_combout  & (!\cpu_inst|alu_inst|Mux1~11_combout  & !\cpu_inst|alu_inst|Mux4~7_combout )))

	.dataa(\cpu_inst|alu_inst|Mux5~7_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~11_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux4~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Equal0~1 .lut_mask = 16'hF0F1;
defparam \cpu_inst|alu_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Equal0~2 (
// Equation(s):
// \cpu_inst|alu_inst|Equal0~2_combout  = (\cpu_inst|alu_inst|Equal0~0_combout  & (!\cpu_inst|alu_inst|Mux7~5_combout  & (!\cpu_inst|alu_inst|Mux0~4_combout  & \cpu_inst|alu_inst|Equal0~1_combout )))

	.dataa(\cpu_inst|alu_inst|Equal0~0_combout ),
	.datab(\cpu_inst|alu_inst|Mux7~5_combout ),
	.datac(\cpu_inst|alu_inst|Mux0~4_combout ),
	.datad(\cpu_inst|alu_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Equal0~2 .lut_mask = 16'h0200;
defparam \cpu_inst|alu_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \cpu_inst|cpu_register_inst|PS[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|alu_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_ps_sig~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PS[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \cpu_inst|pc_in_reg~95 (
// Equation(s):
// \cpu_inst|pc_in_reg~95_combout  = (\cpu_inst|opcode [7] & ((\cpu_inst|opcode [6] & (\cpu_inst|cpu_register_inst|PS [1])) # (!\cpu_inst|opcode [6] & ((\cpu_inst|cpu_register_inst|PS [0])))))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|cpu_register_inst|PS [1]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|cpu_register_inst|PS [0]),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~95 .lut_mask = 16'hD080;
defparam \cpu_inst|pc_in_reg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \cpu_inst|pc_in_reg~96 (
// Equation(s):
// \cpu_inst|pc_in_reg~96_combout  = (\cpu_inst|opcode [1]) # ((\cpu_inst|opcode [5] $ (\cpu_inst|pc_in_reg~95_combout )) # (!\cpu_inst|opcode [4]))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|pc_in_reg~95_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~96 .lut_mask = 16'hBFFB;
defparam \cpu_inst|pc_in_reg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \cpu_inst|pc_in_reg~94 (
// Equation(s):
// \cpu_inst|pc_in_reg~94_combout  = (\cpu_inst|opcode [3]) # ((\cpu_inst|pc_in_reg~96_combout ) # ((\cpu_inst|opcode [2]) # (\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|pc_in_reg~96_combout ),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~94 .lut_mask = 16'hFFFE;
defparam \cpu_inst|pc_in_reg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|PC[1]~0 (
// Equation(s):
// \cpu_inst|cpu_register_inst|PC[1]~0_combout  = (\cpu_inst|pc_in_reg~94_combout  & (!\cpu_inst|Equal36~10_combout  & (\cpu_inst|decoder_inst|WideOr1~8_combout  $ (!\cpu_inst|decoder_inst|WideOr0~9_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.datab(\cpu_inst|pc_in_reg~94_combout ),
	.datac(\cpu_inst|Equal36~10_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[1]~0 .lut_mask = 16'h0804;
defparam \cpu_inst|cpu_register_inst|PC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \cpu_inst|Add0~0 (
// Equation(s):
// \cpu_inst|Add0~0_combout  = \cpu_inst|operand_lo [1] $ (VCC)
// \cpu_inst|Add0~1  = CARRY(\cpu_inst|operand_lo [1])

	.dataa(\cpu_inst|operand_lo [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add0~0_combout ),
	.cout(\cpu_inst|Add0~1 ));
// synopsys translate_off
defparam \cpu_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \cpu_inst|Add0~2 (
// Equation(s):
// \cpu_inst|Add0~2_combout  = (\cpu_inst|operand_lo [2] & (!\cpu_inst|Add0~1 )) # (!\cpu_inst|operand_lo [2] & ((\cpu_inst|Add0~1 ) # (GND)))
// \cpu_inst|Add0~3  = CARRY((!\cpu_inst|Add0~1 ) # (!\cpu_inst|operand_lo [2]))

	.dataa(\cpu_inst|operand_lo [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add0~1 ),
	.combout(\cpu_inst|Add0~2_combout ),
	.cout(\cpu_inst|Add0~3 ));
// synopsys translate_off
defparam \cpu_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \cpu_inst|Add13~0 (
// Equation(s):
// \cpu_inst|Add13~0_combout  = (\cpu_inst|operand_lo [0] & (\cpu_inst|cpu_register_inst|PC [0] $ (VCC))) # (!\cpu_inst|operand_lo [0] & (\cpu_inst|cpu_register_inst|PC [0] & VCC))
// \cpu_inst|Add13~1  = CARRY((\cpu_inst|operand_lo [0] & \cpu_inst|cpu_register_inst|PC [0]))

	.dataa(\cpu_inst|operand_lo [0]),
	.datab(\cpu_inst|cpu_register_inst|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add13~0_combout ),
	.cout(\cpu_inst|Add13~1 ));
// synopsys translate_off
defparam \cpu_inst|Add13~0 .lut_mask = 16'h6688;
defparam \cpu_inst|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \cpu_inst|Add13~2 (
// Equation(s):
// \cpu_inst|Add13~2_combout  = (\cpu_inst|cpu_register_inst|PC [1] & ((\cpu_inst|Add0~0_combout  & (\cpu_inst|Add13~1  & VCC)) # (!\cpu_inst|Add0~0_combout  & (!\cpu_inst|Add13~1 )))) # (!\cpu_inst|cpu_register_inst|PC [1] & ((\cpu_inst|Add0~0_combout  & 
// (!\cpu_inst|Add13~1 )) # (!\cpu_inst|Add0~0_combout  & ((\cpu_inst|Add13~1 ) # (GND)))))
// \cpu_inst|Add13~3  = CARRY((\cpu_inst|cpu_register_inst|PC [1] & (!\cpu_inst|Add0~0_combout  & !\cpu_inst|Add13~1 )) # (!\cpu_inst|cpu_register_inst|PC [1] & ((!\cpu_inst|Add13~1 ) # (!\cpu_inst|Add0~0_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [1]),
	.datab(\cpu_inst|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~1 ),
	.combout(\cpu_inst|Add13~2_combout ),
	.cout(\cpu_inst|Add13~3 ));
// synopsys translate_off
defparam \cpu_inst|Add13~2 .lut_mask = 16'h9617;
defparam \cpu_inst|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \cpu_inst|Add13~4 (
// Equation(s):
// \cpu_inst|Add13~4_combout  = ((\cpu_inst|cpu_register_inst|PC [2] $ (\cpu_inst|Add0~2_combout  $ (!\cpu_inst|Add13~3 )))) # (GND)
// \cpu_inst|Add13~5  = CARRY((\cpu_inst|cpu_register_inst|PC [2] & ((\cpu_inst|Add0~2_combout ) # (!\cpu_inst|Add13~3 ))) # (!\cpu_inst|cpu_register_inst|PC [2] & (\cpu_inst|Add0~2_combout  & !\cpu_inst|Add13~3 )))

	.dataa(\cpu_inst|cpu_register_inst|PC [2]),
	.datab(\cpu_inst|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~3 ),
	.combout(\cpu_inst|Add13~4_combout ),
	.cout(\cpu_inst|Add13~5 ));
// synopsys translate_off
defparam \cpu_inst|Add13~4 .lut_mask = 16'h698E;
defparam \cpu_inst|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|PC[1]~1 (
// Equation(s):
// \cpu_inst|cpu_register_inst|PC[1]~1_combout  = (\cpu_inst|pc_in_reg~94_combout  & (!\cpu_inst|Equal36~10_combout  & ((\cpu_inst|decoder_inst|WideOr1~8_combout ) # (\cpu_inst|decoder_inst|WideOr0~9_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.datab(\cpu_inst|pc_in_reg~94_combout ),
	.datac(\cpu_inst|Equal36~10_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[1]~1 .lut_mask = 16'h0C08;
defparam \cpu_inst|cpu_register_inst|PC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \cpu_inst|Add17~0 (
// Equation(s):
// \cpu_inst|Add17~0_combout  = \cpu_inst|cpu_register_inst|PC [0] $ (VCC)
// \cpu_inst|Add17~1  = CARRY(\cpu_inst|cpu_register_inst|PC [0])

	.dataa(\cpu_inst|cpu_register_inst|PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add17~0_combout ),
	.cout(\cpu_inst|Add17~1 ));
// synopsys translate_off
defparam \cpu_inst|Add17~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \cpu_inst|Add17~2 (
// Equation(s):
// \cpu_inst|Add17~2_combout  = (\cpu_inst|cpu_register_inst|PC [1] & (\cpu_inst|Add17~1  & VCC)) # (!\cpu_inst|cpu_register_inst|PC [1] & (!\cpu_inst|Add17~1 ))
// \cpu_inst|Add17~3  = CARRY((!\cpu_inst|cpu_register_inst|PC [1] & !\cpu_inst|Add17~1 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~1 ),
	.combout(\cpu_inst|Add17~2_combout ),
	.cout(\cpu_inst|Add17~3 ));
// synopsys translate_off
defparam \cpu_inst|Add17~2 .lut_mask = 16'hC303;
defparam \cpu_inst|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \cpu_inst|Add17~4 (
// Equation(s):
// \cpu_inst|Add17~4_combout  = (\cpu_inst|cpu_register_inst|PC [2] & (\cpu_inst|Add17~3  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [2] & (!\cpu_inst|Add17~3  & VCC))
// \cpu_inst|Add17~5  = CARRY((\cpu_inst|cpu_register_inst|PC [2] & !\cpu_inst|Add17~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~3 ),
	.combout(\cpu_inst|Add17~4_combout ),
	.cout(\cpu_inst|Add17~5 ));
// synopsys translate_off
defparam \cpu_inst|Add17~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \cpu_inst|pc_in_reg~64 (
// Equation(s):
// \cpu_inst|pc_in_reg~64_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|Add17~4_combout ) # (\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (\cpu_inst|Add13~4_combout  & 
// ((!\cpu_inst|cpu_register_inst|PC[1]~0_combout ))))

	.dataa(\cpu_inst|Add13~4_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datac(\cpu_inst|Add17~4_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~64 .lut_mask = 16'hCCE2;
defparam \cpu_inst|pc_in_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \cpu_inst|pc_in_reg~65 (
// Equation(s):
// \cpu_inst|pc_in_reg~65_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|pc_in_reg~64_combout  & (\cpu_inst|Add16~2_combout )) # (!\cpu_inst|pc_in_reg~64_combout  & ((\cpu_inst|Add15~4_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|pc_in_reg~64_combout ))))

	.dataa(\cpu_inst|Add16~2_combout ),
	.datab(\cpu_inst|Add15~4_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datad(\cpu_inst|pc_in_reg~64_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~65 .lut_mask = 16'hAFC0;
defparam \cpu_inst|pc_in_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \cpu_inst|pc_in_reg~86 (
// Equation(s):
// \cpu_inst|pc_in_reg~86_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal36~11_combout  & (\cpu_inst|operand_lo [2])) # (!\cpu_inst|Equal36~11_combout  & ((\cpu_inst|pc_in_reg~65_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|pc_in_reg~65_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|operand_lo [2]),
	.datac(\cpu_inst|pc_in_reg~65_combout ),
	.datad(\cpu_inst|Equal36~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~86 .lut_mask = 16'hD8F0;
defparam \cpu_inst|pc_in_reg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \cpu_inst|cpu_register_inst|PC[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~86_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \cpu_inst|Add3~4 (
// Equation(s):
// \cpu_inst|Add3~4_combout  = (\cpu_inst|temp_pc [2] & (\cpu_inst|Add3~3  $ (GND))) # (!\cpu_inst|temp_pc [2] & (!\cpu_inst|Add3~3  & VCC))
// \cpu_inst|Add3~5  = CARRY((\cpu_inst|temp_pc [2] & !\cpu_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~3 ),
	.combout(\cpu_inst|Add3~4_combout ),
	.cout(\cpu_inst|Add3~5 ));
// synopsys translate_off
defparam \cpu_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \cpu_inst|Add3~31 (
// Equation(s):
// \cpu_inst|Add3~31_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~4_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~4_combout )))

	.dataa(\cpu_inst|Add3~4_combout ),
	.datab(gnd),
	.datac(\cpu_inst|Add15~4_combout ),
	.datad(\cpu_inst|temp_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~31 .lut_mask = 16'hAAF0;
defparam \cpu_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \cpu_inst|temp_pc[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[2] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \cpu_inst|Selector29~0 (
// Equation(s):
// \cpu_inst|Selector29~0_combout  = (\cpu_inst|temp_pc [2] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [2] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [2] & (\cpu_inst|operand_lo [2] & (\cpu_inst|Selector31~0_combout )))

	.dataa(\cpu_inst|temp_pc [2]),
	.datab(\cpu_inst|operand_lo [2]),
	.datac(\cpu_inst|Selector31~0_combout ),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector29~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \cpu_inst|Selector29~1 (
// Equation(s):
// \cpu_inst|Selector29~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [2]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector29~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (((\cpu_inst|current_stage.READ~q  & 
// \cpu_inst|Selector29~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [2]),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|Selector29~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector29~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \cpu_inst|Selector29~2 (
// Equation(s):
// \cpu_inst|Selector29~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|w_ram~0_combout  & (\cpu_inst|operand_lo [2]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector29~1_combout ) # ((\cpu_inst|w_ram~0_combout  & 
// \cpu_inst|operand_lo [2]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|w_ram~0_combout ),
	.datac(\cpu_inst|operand_lo [2]),
	.datad(\cpu_inst|Selector29~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector29~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \cpu_inst|Add16~4 (
// Equation(s):
// \cpu_inst|Add16~4_combout  = (\cpu_inst|cpu_register_inst|PC [3] & (\cpu_inst|Add16~3  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [3] & (!\cpu_inst|Add16~3  & VCC))
// \cpu_inst|Add16~5  = CARRY((\cpu_inst|cpu_register_inst|PC [3] & !\cpu_inst|Add16~3 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~3 ),
	.combout(\cpu_inst|Add16~4_combout ),
	.cout(\cpu_inst|Add16~5 ));
// synopsys translate_off
defparam \cpu_inst|Add16~4 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \cpu_inst|Add15~6 (
// Equation(s):
// \cpu_inst|Add15~6_combout  = (\cpu_inst|cpu_register_inst|PC [3] & (!\cpu_inst|Add15~5 )) # (!\cpu_inst|cpu_register_inst|PC [3] & ((\cpu_inst|Add15~5 ) # (GND)))
// \cpu_inst|Add15~7  = CARRY((!\cpu_inst|Add15~5 ) # (!\cpu_inst|cpu_register_inst|PC [3]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~5 ),
	.combout(\cpu_inst|Add15~6_combout ),
	.cout(\cpu_inst|Add15~7 ));
// synopsys translate_off
defparam \cpu_inst|Add15~6 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \cpu_inst|Add0~4 (
// Equation(s):
// \cpu_inst|Add0~4_combout  = (\cpu_inst|operand_lo [3] & (\cpu_inst|Add0~3  $ (GND))) # (!\cpu_inst|operand_lo [3] & (!\cpu_inst|Add0~3  & VCC))
// \cpu_inst|Add0~5  = CARRY((\cpu_inst|operand_lo [3] & !\cpu_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|operand_lo [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add0~3 ),
	.combout(\cpu_inst|Add0~4_combout ),
	.cout(\cpu_inst|Add0~5 ));
// synopsys translate_off
defparam \cpu_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \cpu_inst|Add13~6 (
// Equation(s):
// \cpu_inst|Add13~6_combout  = (\cpu_inst|cpu_register_inst|PC [3] & ((\cpu_inst|Add0~4_combout  & (\cpu_inst|Add13~5  & VCC)) # (!\cpu_inst|Add0~4_combout  & (!\cpu_inst|Add13~5 )))) # (!\cpu_inst|cpu_register_inst|PC [3] & ((\cpu_inst|Add0~4_combout  & 
// (!\cpu_inst|Add13~5 )) # (!\cpu_inst|Add0~4_combout  & ((\cpu_inst|Add13~5 ) # (GND)))))
// \cpu_inst|Add13~7  = CARRY((\cpu_inst|cpu_register_inst|PC [3] & (!\cpu_inst|Add0~4_combout  & !\cpu_inst|Add13~5 )) # (!\cpu_inst|cpu_register_inst|PC [3] & ((!\cpu_inst|Add13~5 ) # (!\cpu_inst|Add0~4_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [3]),
	.datab(\cpu_inst|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~5 ),
	.combout(\cpu_inst|Add13~6_combout ),
	.cout(\cpu_inst|Add13~7 ));
// synopsys translate_off
defparam \cpu_inst|Add13~6 .lut_mask = 16'h9617;
defparam \cpu_inst|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \cpu_inst|Add17~6 (
// Equation(s):
// \cpu_inst|Add17~6_combout  = (\cpu_inst|cpu_register_inst|PC [3] & (!\cpu_inst|Add17~5 )) # (!\cpu_inst|cpu_register_inst|PC [3] & ((\cpu_inst|Add17~5 ) # (GND)))
// \cpu_inst|Add17~7  = CARRY((!\cpu_inst|Add17~5 ) # (!\cpu_inst|cpu_register_inst|PC [3]))

	.dataa(\cpu_inst|cpu_register_inst|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~5 ),
	.combout(\cpu_inst|Add17~6_combout ),
	.cout(\cpu_inst|Add17~7 ));
// synopsys translate_off
defparam \cpu_inst|Add17~6 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \cpu_inst|pc_in_reg~72 (
// Equation(s):
// \cpu_inst|pc_in_reg~72_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~1_combout  & 
// ((\cpu_inst|Add17~6_combout ))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (\cpu_inst|Add13~6_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datab(\cpu_inst|Add13~6_combout ),
	.datac(\cpu_inst|Add17~6_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~72 .lut_mask = 16'hFA44;
defparam \cpu_inst|pc_in_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \cpu_inst|pc_in_reg~73 (
// Equation(s):
// \cpu_inst|pc_in_reg~73_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|pc_in_reg~72_combout  & (\cpu_inst|Add16~4_combout )) # (!\cpu_inst|pc_in_reg~72_combout  & ((\cpu_inst|Add15~6_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|pc_in_reg~72_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datab(\cpu_inst|Add16~4_combout ),
	.datac(\cpu_inst|Add15~6_combout ),
	.datad(\cpu_inst|pc_in_reg~72_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~73 .lut_mask = 16'hDDA0;
defparam \cpu_inst|pc_in_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \cpu_inst|pc_in_reg~90 (
// Equation(s):
// \cpu_inst|pc_in_reg~90_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal36~11_combout  & ((\cpu_inst|operand_lo [3]))) # (!\cpu_inst|Equal36~11_combout  & (\cpu_inst|pc_in_reg~73_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|pc_in_reg~73_combout ))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|pc_in_reg~73_combout ),
	.datac(\cpu_inst|operand_lo [3]),
	.datad(\cpu_inst|Equal36~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~90 .lut_mask = 16'hE4CC;
defparam \cpu_inst|pc_in_reg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \cpu_inst|cpu_register_inst|PC[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~90_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \cpu_inst|Add3~6 (
// Equation(s):
// \cpu_inst|Add3~6_combout  = (\cpu_inst|temp_pc [3] & (!\cpu_inst|Add3~5 )) # (!\cpu_inst|temp_pc [3] & ((\cpu_inst|Add3~5 ) # (GND)))
// \cpu_inst|Add3~7  = CARRY((!\cpu_inst|Add3~5 ) # (!\cpu_inst|temp_pc [3]))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~5 ),
	.combout(\cpu_inst|Add3~6_combout ),
	.cout(\cpu_inst|Add3~7 ));
// synopsys translate_off
defparam \cpu_inst|Add3~6 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \cpu_inst|Add3~32 (
// Equation(s):
// \cpu_inst|Add3~32_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~6_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~6_combout )))

	.dataa(\cpu_inst|Add3~6_combout ),
	.datab(gnd),
	.datac(\cpu_inst|Add15~6_combout ),
	.datad(\cpu_inst|temp_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~32 .lut_mask = 16'hAAF0;
defparam \cpu_inst|Add3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \cpu_inst|temp_pc[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[3] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \cpu_inst|Selector28~0 (
// Equation(s):
// \cpu_inst|Selector28~0_combout  = (\cpu_inst|temp_pc [3] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [3] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [3] & (\cpu_inst|operand_lo [3] & (\cpu_inst|Selector31~0_combout )))

	.dataa(\cpu_inst|temp_pc [3]),
	.datab(\cpu_inst|operand_lo [3]),
	.datac(\cpu_inst|Selector31~0_combout ),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector28~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \cpu_inst|Selector28~1 (
// Equation(s):
// \cpu_inst|Selector28~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [3]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector28~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (((\cpu_inst|current_stage.READ~q  & 
// \cpu_inst|Selector28~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [3]),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|Selector28~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector28~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \cpu_inst|Selector28~2 (
// Equation(s):
// \cpu_inst|Selector28~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|w_ram~0_combout  & (\cpu_inst|operand_lo [3]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector28~1_combout ) # ((\cpu_inst|w_ram~0_combout  & 
// \cpu_inst|operand_lo [3]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|w_ram~0_combout ),
	.datac(\cpu_inst|operand_lo [3]),
	.datad(\cpu_inst|Selector28~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector28~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \cpu_inst|Add15~8 (
// Equation(s):
// \cpu_inst|Add15~8_combout  = (\cpu_inst|cpu_register_inst|PC [4] & (\cpu_inst|Add15~7  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [4] & (!\cpu_inst|Add15~7  & VCC))
// \cpu_inst|Add15~9  = CARRY((\cpu_inst|cpu_register_inst|PC [4] & !\cpu_inst|Add15~7 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~7 ),
	.combout(\cpu_inst|Add15~8_combout ),
	.cout(\cpu_inst|Add15~9 ));
// synopsys translate_off
defparam \cpu_inst|Add15~8 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \cpu_inst|Add16~6 (
// Equation(s):
// \cpu_inst|Add16~6_combout  = (\cpu_inst|cpu_register_inst|PC [4] & (!\cpu_inst|Add16~5 )) # (!\cpu_inst|cpu_register_inst|PC [4] & ((\cpu_inst|Add16~5 ) # (GND)))
// \cpu_inst|Add16~7  = CARRY((!\cpu_inst|Add16~5 ) # (!\cpu_inst|cpu_register_inst|PC [4]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~5 ),
	.combout(\cpu_inst|Add16~6_combout ),
	.cout(\cpu_inst|Add16~7 ));
// synopsys translate_off
defparam \cpu_inst|Add16~6 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \cpu_inst|Add0~6 (
// Equation(s):
// \cpu_inst|Add0~6_combout  = (\cpu_inst|operand_lo [4] & (!\cpu_inst|Add0~5 )) # (!\cpu_inst|operand_lo [4] & ((\cpu_inst|Add0~5 ) # (GND)))
// \cpu_inst|Add0~7  = CARRY((!\cpu_inst|Add0~5 ) # (!\cpu_inst|operand_lo [4]))

	.dataa(\cpu_inst|operand_lo [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add0~5 ),
	.combout(\cpu_inst|Add0~6_combout ),
	.cout(\cpu_inst|Add0~7 ));
// synopsys translate_off
defparam \cpu_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \cpu_inst|Add13~8 (
// Equation(s):
// \cpu_inst|Add13~8_combout  = ((\cpu_inst|Add0~6_combout  $ (\cpu_inst|cpu_register_inst|PC [4] $ (!\cpu_inst|Add13~7 )))) # (GND)
// \cpu_inst|Add13~9  = CARRY((\cpu_inst|Add0~6_combout  & ((\cpu_inst|cpu_register_inst|PC [4]) # (!\cpu_inst|Add13~7 ))) # (!\cpu_inst|Add0~6_combout  & (\cpu_inst|cpu_register_inst|PC [4] & !\cpu_inst|Add13~7 )))

	.dataa(\cpu_inst|Add0~6_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~7 ),
	.combout(\cpu_inst|Add13~8_combout ),
	.cout(\cpu_inst|Add13~9 ));
// synopsys translate_off
defparam \cpu_inst|Add13~8 .lut_mask = 16'h698E;
defparam \cpu_inst|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \cpu_inst|Add17~8 (
// Equation(s):
// \cpu_inst|Add17~8_combout  = (\cpu_inst|cpu_register_inst|PC [4] & (\cpu_inst|Add17~7  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [4] & (!\cpu_inst|Add17~7  & VCC))
// \cpu_inst|Add17~9  = CARRY((\cpu_inst|cpu_register_inst|PC [4] & !\cpu_inst|Add17~7 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~7 ),
	.combout(\cpu_inst|Add17~8_combout ),
	.cout(\cpu_inst|Add17~9 ));
// synopsys translate_off
defparam \cpu_inst|Add17~8 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \cpu_inst|pc_in_reg~48 (
// Equation(s):
// \cpu_inst|pc_in_reg~48_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|Add17~8_combout ) # (\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (\cpu_inst|Add13~8_combout  & 
// ((!\cpu_inst|cpu_register_inst|PC[1]~0_combout ))))

	.dataa(\cpu_inst|Add13~8_combout ),
	.datab(\cpu_inst|Add17~8_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~48 .lut_mask = 16'hF0CA;
defparam \cpu_inst|pc_in_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \cpu_inst|pc_in_reg~49 (
// Equation(s):
// \cpu_inst|pc_in_reg~49_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|pc_in_reg~48_combout  & ((\cpu_inst|Add16~6_combout ))) # (!\cpu_inst|pc_in_reg~48_combout  & (\cpu_inst|Add15~8_combout )))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|pc_in_reg~48_combout ))))

	.dataa(\cpu_inst|Add15~8_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datac(\cpu_inst|Add16~6_combout ),
	.datad(\cpu_inst|pc_in_reg~48_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~49 .lut_mask = 16'hF388;
defparam \cpu_inst|pc_in_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~80 (
// Equation(s):
// \cpu_inst|pc_in_reg~80_combout  = (\cpu_inst|Equal36~11_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|operand_lo [4])) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|pc_in_reg~49_combout ))))) # 
// (!\cpu_inst|Equal36~11_combout  & (((\cpu_inst|pc_in_reg~49_combout ))))

	.dataa(\cpu_inst|operand_lo [4]),
	.datab(\cpu_inst|Equal36~11_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|pc_in_reg~49_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~80 .lut_mask = 16'hBF80;
defparam \cpu_inst|pc_in_reg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \cpu_inst|cpu_register_inst|PC[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \cpu_inst|Add3~8 (
// Equation(s):
// \cpu_inst|Add3~8_combout  = (\cpu_inst|temp_pc [4] & (\cpu_inst|Add3~7  $ (GND))) # (!\cpu_inst|temp_pc [4] & (!\cpu_inst|Add3~7  & VCC))
// \cpu_inst|Add3~9  = CARRY((\cpu_inst|temp_pc [4] & !\cpu_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~7 ),
	.combout(\cpu_inst|Add3~8_combout ),
	.cout(\cpu_inst|Add3~9 ));
// synopsys translate_off
defparam \cpu_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \cpu_inst|Add3~33 (
// Equation(s):
// \cpu_inst|Add3~33_combout  = (\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add3~8_combout ))) # (!\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add15~8_combout ))

	.dataa(\cpu_inst|Add15~8_combout ),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|Add3~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~33 .lut_mask = 16'hE2E2;
defparam \cpu_inst|Add3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N19
dffeas \cpu_inst|temp_pc[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[4] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \cpu_inst|Selector27~0 (
// Equation(s):
// \cpu_inst|Selector27~0_combout  = (\cpu_inst|operand_lo [4] & ((\cpu_inst|Selector31~0_combout ) # ((\cpu_inst|temp_pc [4] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|operand_lo [4] & (\cpu_inst|temp_pc [4] & ((\cpu_inst|Selector18~0_combout ))))

	.dataa(\cpu_inst|operand_lo [4]),
	.datab(\cpu_inst|temp_pc [4]),
	.datac(\cpu_inst|Selector31~0_combout ),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector27~0 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \cpu_inst|Selector27~1 (
// Equation(s):
// \cpu_inst|Selector27~1_combout  = (\cpu_inst|cpu_register_inst|PC [4] & ((\cpu_inst|Selector18~3_combout ) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector27~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC [4] & (\cpu_inst|current_stage.READ~q  
// & (\cpu_inst|Selector27~0_combout )))

	.dataa(\cpu_inst|cpu_register_inst|PC [4]),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|Selector27~0_combout ),
	.datad(\cpu_inst|Selector18~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector27~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \cpu_inst|Selector27~2 (
// Equation(s):
// \cpu_inst|Selector27~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|w_ram~0_combout  & (\cpu_inst|operand_lo [4]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector27~1_combout ) # ((\cpu_inst|w_ram~0_combout  & 
// \cpu_inst|operand_lo [4]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|w_ram~0_combout ),
	.datac(\cpu_inst|operand_lo [4]),
	.datad(\cpu_inst|Selector27~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector27~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \cpu_inst|Add3~10 (
// Equation(s):
// \cpu_inst|Add3~10_combout  = (\cpu_inst|temp_pc [5] & (!\cpu_inst|Add3~9 )) # (!\cpu_inst|temp_pc [5] & ((\cpu_inst|Add3~9 ) # (GND)))
// \cpu_inst|Add3~11  = CARRY((!\cpu_inst|Add3~9 ) # (!\cpu_inst|temp_pc [5]))

	.dataa(\cpu_inst|temp_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~9 ),
	.combout(\cpu_inst|Add3~10_combout ),
	.cout(\cpu_inst|Add3~11 ));
// synopsys translate_off
defparam \cpu_inst|Add3~10 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \cpu_inst|Add0~8 (
// Equation(s):
// \cpu_inst|Add0~8_combout  = (\cpu_inst|operand_lo [5] & (\cpu_inst|Add0~7  $ (GND))) # (!\cpu_inst|operand_lo [5] & (!\cpu_inst|Add0~7  & VCC))
// \cpu_inst|Add0~9  = CARRY((\cpu_inst|operand_lo [5] & !\cpu_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\cpu_inst|operand_lo [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add0~7 ),
	.combout(\cpu_inst|Add0~8_combout ),
	.cout(\cpu_inst|Add0~9 ));
// synopsys translate_off
defparam \cpu_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \cpu_inst|Add13~10 (
// Equation(s):
// \cpu_inst|Add13~10_combout  = (\cpu_inst|cpu_register_inst|PC [5] & ((\cpu_inst|Add0~8_combout  & (\cpu_inst|Add13~9  & VCC)) # (!\cpu_inst|Add0~8_combout  & (!\cpu_inst|Add13~9 )))) # (!\cpu_inst|cpu_register_inst|PC [5] & ((\cpu_inst|Add0~8_combout  & 
// (!\cpu_inst|Add13~9 )) # (!\cpu_inst|Add0~8_combout  & ((\cpu_inst|Add13~9 ) # (GND)))))
// \cpu_inst|Add13~11  = CARRY((\cpu_inst|cpu_register_inst|PC [5] & (!\cpu_inst|Add0~8_combout  & !\cpu_inst|Add13~9 )) # (!\cpu_inst|cpu_register_inst|PC [5] & ((!\cpu_inst|Add13~9 ) # (!\cpu_inst|Add0~8_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [5]),
	.datab(\cpu_inst|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~9 ),
	.combout(\cpu_inst|Add13~10_combout ),
	.cout(\cpu_inst|Add13~11 ));
// synopsys translate_off
defparam \cpu_inst|Add13~10 .lut_mask = 16'h9617;
defparam \cpu_inst|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \cpu_inst|pc_in_reg~58 (
// Equation(s):
// \cpu_inst|pc_in_reg~58_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~1_combout ) # (\cpu_inst|Add15~10_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (\cpu_inst|Add13~10_combout  & 
// (!\cpu_inst|cpu_register_inst|PC[1]~1_combout )))

	.dataa(\cpu_inst|Add13~10_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|Add15~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~58 .lut_mask = 16'hCEC2;
defparam \cpu_inst|pc_in_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \cpu_inst|Add17~10 (
// Equation(s):
// \cpu_inst|Add17~10_combout  = (\cpu_inst|cpu_register_inst|PC [5] & (!\cpu_inst|Add17~9 )) # (!\cpu_inst|cpu_register_inst|PC [5] & ((\cpu_inst|Add17~9 ) # (GND)))
// \cpu_inst|Add17~11  = CARRY((!\cpu_inst|Add17~9 ) # (!\cpu_inst|cpu_register_inst|PC [5]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~9 ),
	.combout(\cpu_inst|Add17~10_combout ),
	.cout(\cpu_inst|Add17~11 ));
// synopsys translate_off
defparam \cpu_inst|Add17~10 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \cpu_inst|Add16~8 (
// Equation(s):
// \cpu_inst|Add16~8_combout  = (\cpu_inst|cpu_register_inst|PC [5] & (\cpu_inst|Add16~7  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [5] & (!\cpu_inst|Add16~7  & VCC))
// \cpu_inst|Add16~9  = CARRY((\cpu_inst|cpu_register_inst|PC [5] & !\cpu_inst|Add16~7 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~7 ),
	.combout(\cpu_inst|Add16~8_combout ),
	.cout(\cpu_inst|Add16~9 ));
// synopsys translate_off
defparam \cpu_inst|Add16~8 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \cpu_inst|pc_in_reg~59 (
// Equation(s):
// \cpu_inst|pc_in_reg~59_combout  = (\cpu_inst|pc_in_reg~58_combout  & (((\cpu_inst|Add16~8_combout ) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|pc_in_reg~58_combout  & (\cpu_inst|Add17~10_combout  & 
// (\cpu_inst|cpu_register_inst|PC[1]~1_combout )))

	.dataa(\cpu_inst|pc_in_reg~58_combout ),
	.datab(\cpu_inst|Add17~10_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|Add16~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~59 .lut_mask = 16'hEA4A;
defparam \cpu_inst|pc_in_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \cpu_inst|pc_in_reg~83 (
// Equation(s):
// \cpu_inst|pc_in_reg~83_combout  = (\cpu_inst|Equal36~11_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|operand_lo [5]))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|pc_in_reg~59_combout )))) # 
// (!\cpu_inst|Equal36~11_combout  & (((\cpu_inst|pc_in_reg~59_combout ))))

	.dataa(\cpu_inst|Equal36~11_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datac(\cpu_inst|pc_in_reg~59_combout ),
	.datad(\cpu_inst|operand_lo [5]),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~83 .lut_mask = 16'hF870;
defparam \cpu_inst|pc_in_reg~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \cpu_inst|cpu_register_inst|PC[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~83_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \cpu_inst|Add15~10 (
// Equation(s):
// \cpu_inst|Add15~10_combout  = (\cpu_inst|cpu_register_inst|PC [5] & (!\cpu_inst|Add15~9 )) # (!\cpu_inst|cpu_register_inst|PC [5] & ((\cpu_inst|Add15~9 ) # (GND)))
// \cpu_inst|Add15~11  = CARRY((!\cpu_inst|Add15~9 ) # (!\cpu_inst|cpu_register_inst|PC [5]))

	.dataa(\cpu_inst|cpu_register_inst|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~9 ),
	.combout(\cpu_inst|Add15~10_combout ),
	.cout(\cpu_inst|Add15~11 ));
// synopsys translate_off
defparam \cpu_inst|Add15~10 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \cpu_inst|Add3~34 (
// Equation(s):
// \cpu_inst|Add3~34_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~10_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~10_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add3~10_combout ),
	.datad(\cpu_inst|Add15~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~34 .lut_mask = 16'hF3C0;
defparam \cpu_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \cpu_inst|temp_pc[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[5] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \cpu_inst|Selector26~0 (
// Equation(s):
// \cpu_inst|Selector26~0_combout  = (\cpu_inst|temp_pc [5] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [5] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [5] & (\cpu_inst|operand_lo [5] & (\cpu_inst|Selector31~0_combout )))

	.dataa(\cpu_inst|temp_pc [5]),
	.datab(\cpu_inst|operand_lo [5]),
	.datac(\cpu_inst|Selector31~0_combout ),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector26~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \cpu_inst|Selector26~1 (
// Equation(s):
// \cpu_inst|Selector26~1_combout  = (\cpu_inst|Selector26~0_combout  & ((\cpu_inst|current_stage.READ~q ) # ((\cpu_inst|cpu_register_inst|PC [5] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|Selector26~0_combout  & (((\cpu_inst|cpu_register_inst|PC 
// [5] & \cpu_inst|Selector18~3_combout ))))

	.dataa(\cpu_inst|Selector26~0_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [5]),
	.datad(\cpu_inst|Selector18~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector26~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \cpu_inst|Selector26~2 (
// Equation(s):
// \cpu_inst|Selector26~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|w_ram~0_combout  & (\cpu_inst|operand_lo [5]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector26~1_combout ) # ((\cpu_inst|w_ram~0_combout  & 
// \cpu_inst|operand_lo [5]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|w_ram~0_combout ),
	.datac(\cpu_inst|operand_lo [5]),
	.datad(\cpu_inst|Selector26~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector26~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \cpu_inst|operand_lo[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[6] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \cpu_inst|Add16~10 (
// Equation(s):
// \cpu_inst|Add16~10_combout  = (\cpu_inst|cpu_register_inst|PC [6] & (!\cpu_inst|Add16~9 )) # (!\cpu_inst|cpu_register_inst|PC [6] & ((\cpu_inst|Add16~9 ) # (GND)))
// \cpu_inst|Add16~11  = CARRY((!\cpu_inst|Add16~9 ) # (!\cpu_inst|cpu_register_inst|PC [6]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~9 ),
	.combout(\cpu_inst|Add16~10_combout ),
	.cout(\cpu_inst|Add16~11 ));
// synopsys translate_off
defparam \cpu_inst|Add16~10 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \cpu_inst|Add15~12 (
// Equation(s):
// \cpu_inst|Add15~12_combout  = (\cpu_inst|cpu_register_inst|PC [6] & (\cpu_inst|Add15~11  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [6] & (!\cpu_inst|Add15~11  & VCC))
// \cpu_inst|Add15~13  = CARRY((\cpu_inst|cpu_register_inst|PC [6] & !\cpu_inst|Add15~11 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~11 ),
	.combout(\cpu_inst|Add15~12_combout ),
	.cout(\cpu_inst|Add15~13 ));
// synopsys translate_off
defparam \cpu_inst|Add15~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \cpu_inst|Add0~10 (
// Equation(s):
// \cpu_inst|Add0~10_combout  = (\cpu_inst|operand_lo [6] & (!\cpu_inst|Add0~9 )) # (!\cpu_inst|operand_lo [6] & ((\cpu_inst|Add0~9 ) # (GND)))
// \cpu_inst|Add0~11  = CARRY((!\cpu_inst|Add0~9 ) # (!\cpu_inst|operand_lo [6]))

	.dataa(gnd),
	.datab(\cpu_inst|operand_lo [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add0~9 ),
	.combout(\cpu_inst|Add0~10_combout ),
	.cout(\cpu_inst|Add0~11 ));
// synopsys translate_off
defparam \cpu_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \cpu_inst|Add13~12 (
// Equation(s):
// \cpu_inst|Add13~12_combout  = ((\cpu_inst|cpu_register_inst|PC [6] $ (\cpu_inst|Add0~10_combout  $ (!\cpu_inst|Add13~11 )))) # (GND)
// \cpu_inst|Add13~13  = CARRY((\cpu_inst|cpu_register_inst|PC [6] & ((\cpu_inst|Add0~10_combout ) # (!\cpu_inst|Add13~11 ))) # (!\cpu_inst|cpu_register_inst|PC [6] & (\cpu_inst|Add0~10_combout  & !\cpu_inst|Add13~11 )))

	.dataa(\cpu_inst|cpu_register_inst|PC [6]),
	.datab(\cpu_inst|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~11 ),
	.combout(\cpu_inst|Add13~12_combout ),
	.cout(\cpu_inst|Add13~13 ));
// synopsys translate_off
defparam \cpu_inst|Add13~12 .lut_mask = 16'h698E;
defparam \cpu_inst|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \cpu_inst|pc_in_reg~66 (
// Equation(s):
// \cpu_inst|pc_in_reg~66_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|Add15~12_combout ) # ((\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|Add13~12_combout  & 
// !\cpu_inst|cpu_register_inst|PC[1]~1_combout ))))

	.dataa(\cpu_inst|Add15~12_combout ),
	.datab(\cpu_inst|Add13~12_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~66 .lut_mask = 16'hF0AC;
defparam \cpu_inst|pc_in_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \cpu_inst|Add17~12 (
// Equation(s):
// \cpu_inst|Add17~12_combout  = (\cpu_inst|cpu_register_inst|PC [6] & (\cpu_inst|Add17~11  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [6] & (!\cpu_inst|Add17~11  & VCC))
// \cpu_inst|Add17~13  = CARRY((\cpu_inst|cpu_register_inst|PC [6] & !\cpu_inst|Add17~11 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~11 ),
	.combout(\cpu_inst|Add17~12_combout ),
	.cout(\cpu_inst|Add17~13 ));
// synopsys translate_off
defparam \cpu_inst|Add17~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~67 (
// Equation(s):
// \cpu_inst|pc_in_reg~67_combout  = (\cpu_inst|pc_in_reg~66_combout  & ((\cpu_inst|Add16~10_combout ) # ((!\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|pc_in_reg~66_combout  & (((\cpu_inst|Add17~12_combout  & 
// \cpu_inst|cpu_register_inst|PC[1]~1_combout ))))

	.dataa(\cpu_inst|Add16~10_combout ),
	.datab(\cpu_inst|pc_in_reg~66_combout ),
	.datac(\cpu_inst|Add17~12_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~67 .lut_mask = 16'hB8CC;
defparam \cpu_inst|pc_in_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \cpu_inst|pc_in_reg~87 (
// Equation(s):
// \cpu_inst|pc_in_reg~87_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal36~11_combout  & (\cpu_inst|operand_lo [6])) # (!\cpu_inst|Equal36~11_combout  & ((\cpu_inst|pc_in_reg~67_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|pc_in_reg~67_combout ))))

	.dataa(\cpu_inst|operand_lo [6]),
	.datab(\cpu_inst|pc_in_reg~67_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|Equal36~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~87 .lut_mask = 16'hACCC;
defparam \cpu_inst|pc_in_reg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \cpu_inst|cpu_register_inst|PC[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~87_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \cpu_inst|Add3~12 (
// Equation(s):
// \cpu_inst|Add3~12_combout  = (\cpu_inst|temp_pc [6] & (\cpu_inst|Add3~11  $ (GND))) # (!\cpu_inst|temp_pc [6] & (!\cpu_inst|Add3~11  & VCC))
// \cpu_inst|Add3~13  = CARRY((\cpu_inst|temp_pc [6] & !\cpu_inst|Add3~11 ))

	.dataa(\cpu_inst|temp_pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~11 ),
	.combout(\cpu_inst|Add3~12_combout ),
	.cout(\cpu_inst|Add3~13 ));
// synopsys translate_off
defparam \cpu_inst|Add3~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \cpu_inst|Add3~35 (
// Equation(s):
// \cpu_inst|Add3~35_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~12_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~12_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add3~12_combout ),
	.datad(\cpu_inst|Add15~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~35 .lut_mask = 16'hF3C0;
defparam \cpu_inst|Add3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \cpu_inst|temp_pc[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[6] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \cpu_inst|Selector25~0 (
// Equation(s):
// \cpu_inst|Selector25~0_combout  = (\cpu_inst|temp_pc [6] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|Selector31~0_combout  & \cpu_inst|operand_lo [6])))) # (!\cpu_inst|temp_pc [6] & (\cpu_inst|Selector31~0_combout  & (\cpu_inst|operand_lo [6])))

	.dataa(\cpu_inst|temp_pc [6]),
	.datab(\cpu_inst|Selector31~0_combout ),
	.datac(\cpu_inst|operand_lo [6]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector25~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \cpu_inst|Selector25~1 (
// Equation(s):
// \cpu_inst|Selector25~1_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector25~0_combout ) # ((\cpu_inst|cpu_register_inst|PC [6] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|current_stage.READ~q  & (\cpu_inst|cpu_register_inst|PC [6] 
// & (\cpu_inst|Selector18~3_combout )))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|cpu_register_inst|PC [6]),
	.datac(\cpu_inst|Selector18~3_combout ),
	.datad(\cpu_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector25~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \cpu_inst|Selector25~2 (
// Equation(s):
// \cpu_inst|Selector25~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|w_ram~0_combout  & (\cpu_inst|operand_lo [6]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector25~1_combout ) # ((\cpu_inst|w_ram~0_combout  & 
// \cpu_inst|operand_lo [6]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|w_ram~0_combout ),
	.datac(\cpu_inst|operand_lo [6]),
	.datad(\cpu_inst|Selector25~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector25~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \cpu_inst|Add16~12 (
// Equation(s):
// \cpu_inst|Add16~12_combout  = (\cpu_inst|cpu_register_inst|PC [7] & (\cpu_inst|Add16~11  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [7] & (!\cpu_inst|Add16~11  & VCC))
// \cpu_inst|Add16~13  = CARRY((\cpu_inst|cpu_register_inst|PC [7] & !\cpu_inst|Add16~11 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~11 ),
	.combout(\cpu_inst|Add16~12_combout ),
	.cout(\cpu_inst|Add16~13 ));
// synopsys translate_off
defparam \cpu_inst|Add16~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \cpu_inst|Add17~14 (
// Equation(s):
// \cpu_inst|Add17~14_combout  = (\cpu_inst|cpu_register_inst|PC [7] & (!\cpu_inst|Add17~13 )) # (!\cpu_inst|cpu_register_inst|PC [7] & ((\cpu_inst|Add17~13 ) # (GND)))
// \cpu_inst|Add17~15  = CARRY((!\cpu_inst|Add17~13 ) # (!\cpu_inst|cpu_register_inst|PC [7]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~13 ),
	.combout(\cpu_inst|Add17~14_combout ),
	.cout(\cpu_inst|Add17~15 ));
// synopsys translate_off
defparam \cpu_inst|Add17~14 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \cpu_inst|Add15~14 (
// Equation(s):
// \cpu_inst|Add15~14_combout  = (\cpu_inst|cpu_register_inst|PC [7] & (!\cpu_inst|Add15~13 )) # (!\cpu_inst|cpu_register_inst|PC [7] & ((\cpu_inst|Add15~13 ) # (GND)))
// \cpu_inst|Add15~15  = CARRY((!\cpu_inst|Add15~13 ) # (!\cpu_inst|cpu_register_inst|PC [7]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~13 ),
	.combout(\cpu_inst|Add15~14_combout ),
	.cout(\cpu_inst|Add15~15 ));
// synopsys translate_off
defparam \cpu_inst|Add15~14 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \cpu_inst|Add0~12 (
// Equation(s):
// \cpu_inst|Add0~12_combout  = (\cpu_inst|operand_lo [7] & (\cpu_inst|Add0~11  $ (GND))) # (!\cpu_inst|operand_lo [7] & (!\cpu_inst|Add0~11  & VCC))
// \cpu_inst|Add0~13  = CARRY((\cpu_inst|operand_lo [7] & !\cpu_inst|Add0~11 ))

	.dataa(\cpu_inst|operand_lo [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add0~11 ),
	.combout(\cpu_inst|Add0~12_combout ),
	.cout(\cpu_inst|Add0~13 ));
// synopsys translate_off
defparam \cpu_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \cpu_inst|Add13~14 (
// Equation(s):
// \cpu_inst|Add13~14_combout  = (\cpu_inst|cpu_register_inst|PC [7] & ((\cpu_inst|Add0~12_combout  & (\cpu_inst|Add13~13  & VCC)) # (!\cpu_inst|Add0~12_combout  & (!\cpu_inst|Add13~13 )))) # (!\cpu_inst|cpu_register_inst|PC [7] & ((\cpu_inst|Add0~12_combout 
//  & (!\cpu_inst|Add13~13 )) # (!\cpu_inst|Add0~12_combout  & ((\cpu_inst|Add13~13 ) # (GND)))))
// \cpu_inst|Add13~15  = CARRY((\cpu_inst|cpu_register_inst|PC [7] & (!\cpu_inst|Add0~12_combout  & !\cpu_inst|Add13~13 )) # (!\cpu_inst|cpu_register_inst|PC [7] & ((!\cpu_inst|Add13~13 ) # (!\cpu_inst|Add0~12_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [7]),
	.datab(\cpu_inst|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~13 ),
	.combout(\cpu_inst|Add13~14_combout ),
	.cout(\cpu_inst|Add13~15 ));
// synopsys translate_off
defparam \cpu_inst|Add13~14 .lut_mask = 16'h9617;
defparam \cpu_inst|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \cpu_inst|pc_in_reg~74 (
// Equation(s):
// \cpu_inst|pc_in_reg~74_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~0_combout  & 
// (\cpu_inst|Add15~14_combout )) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|Add13~14_combout )))))

	.dataa(\cpu_inst|Add15~14_combout ),
	.datab(\cpu_inst|Add13~14_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~74 .lut_mask = 16'hFA0C;
defparam \cpu_inst|pc_in_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \cpu_inst|pc_in_reg~75 (
// Equation(s):
// \cpu_inst|pc_in_reg~75_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|pc_in_reg~74_combout  & (\cpu_inst|Add16~12_combout )) # (!\cpu_inst|pc_in_reg~74_combout  & ((\cpu_inst|Add17~14_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|pc_in_reg~74_combout ))))

	.dataa(\cpu_inst|Add16~12_combout ),
	.datab(\cpu_inst|Add17~14_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|pc_in_reg~74_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~75 .lut_mask = 16'hAFC0;
defparam \cpu_inst|pc_in_reg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \cpu_inst|pc_in_reg~91 (
// Equation(s):
// \cpu_inst|pc_in_reg~91_combout  = (\cpu_inst|Equal36~11_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|operand_lo [7])) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|pc_in_reg~75_combout ))))) # 
// (!\cpu_inst|Equal36~11_combout  & (((\cpu_inst|pc_in_reg~75_combout ))))

	.dataa(\cpu_inst|operand_lo [7]),
	.datab(\cpu_inst|Equal36~11_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|pc_in_reg~75_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~91 .lut_mask = 16'hBF80;
defparam \cpu_inst|pc_in_reg~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \cpu_inst|cpu_register_inst|PC[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~91_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \cpu_inst|Add3~14 (
// Equation(s):
// \cpu_inst|Add3~14_combout  = (\cpu_inst|temp_pc [7] & (!\cpu_inst|Add3~13 )) # (!\cpu_inst|temp_pc [7] & ((\cpu_inst|Add3~13 ) # (GND)))
// \cpu_inst|Add3~15  = CARRY((!\cpu_inst|Add3~13 ) # (!\cpu_inst|temp_pc [7]))

	.dataa(\cpu_inst|temp_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~13 ),
	.combout(\cpu_inst|Add3~14_combout ),
	.cout(\cpu_inst|Add3~15 ));
// synopsys translate_off
defparam \cpu_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \cpu_inst|Add3~36 (
// Equation(s):
// \cpu_inst|Add3~36_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~14_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~14_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add3~14_combout ),
	.datad(\cpu_inst|Add15~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~36 .lut_mask = 16'hF3C0;
defparam \cpu_inst|Add3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \cpu_inst|temp_pc[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[7] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \cpu_inst|Selector24~0 (
// Equation(s):
// \cpu_inst|Selector24~0_combout  = (\cpu_inst|temp_pc [7] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|Selector31~0_combout  & \cpu_inst|operand_lo [7])))) # (!\cpu_inst|temp_pc [7] & (\cpu_inst|Selector31~0_combout  & (\cpu_inst|operand_lo [7])))

	.dataa(\cpu_inst|temp_pc [7]),
	.datab(\cpu_inst|Selector31~0_combout ),
	.datac(\cpu_inst|operand_lo [7]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector24~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \cpu_inst|Selector24~1 (
// Equation(s):
// \cpu_inst|Selector24~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [7]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector24~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector24~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [7]),
	.datad(\cpu_inst|Selector24~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector24~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \cpu_inst|Selector24~2 (
// Equation(s):
// \cpu_inst|Selector24~2_combout  = (\cpu_inst|w_ram~0_combout  & ((\cpu_inst|operand_lo [7]) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector24~1_combout )))) # (!\cpu_inst|w_ram~0_combout  & (((!\cpu_inst|current_stage.WRITEBACK~q  & 
// \cpu_inst|Selector24~1_combout ))))

	.dataa(\cpu_inst|w_ram~0_combout ),
	.datab(\cpu_inst|operand_lo [7]),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|Selector24~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector24~2 .lut_mask = 16'h8F88;
defparam \cpu_inst|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \cpu_inst|operand_hi[0]~feeder (
// Equation(s):
// \cpu_inst|operand_hi[0]~feeder_combout  = \cpu_inst|opcode~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_hi[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_hi[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|operand_hi[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \cpu_inst|operand_hi[2]~0 (
// Equation(s):
// \cpu_inst|operand_hi[2]~0_combout  = ((\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|operand_count [1]) # (\cpu_inst|operand_count [0])))) # (!\reset_n~input_o )

	.dataa(\cpu_inst|operand_count [1]),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\reset_n~input_o ),
	.datad(\cpu_inst|operand_count [0]),
	.cin(gnd),
	.combout(\cpu_inst|operand_hi[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_hi[2]~0 .lut_mask = 16'hCF8F;
defparam \cpu_inst|operand_hi[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \cpu_inst|operand_hi[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_hi[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \cpu_inst|Add17~16 (
// Equation(s):
// \cpu_inst|Add17~16_combout  = (\cpu_inst|cpu_register_inst|PC [8] & (\cpu_inst|Add17~15  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [8] & (!\cpu_inst|Add17~15  & VCC))
// \cpu_inst|Add17~17  = CARRY((\cpu_inst|cpu_register_inst|PC [8] & !\cpu_inst|Add17~15 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~15 ),
	.combout(\cpu_inst|Add17~16_combout ),
	.cout(\cpu_inst|Add17~17 ));
// synopsys translate_off
defparam \cpu_inst|Add17~16 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \cpu_inst|Add0~14 (
// Equation(s):
// \cpu_inst|Add0~14_combout  = \cpu_inst|Add0~13  $ (\cpu_inst|operand_lo [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|operand_lo [7]),
	.cin(\cpu_inst|Add0~13 ),
	.combout(\cpu_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add0~14 .lut_mask = 16'h0FF0;
defparam \cpu_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \cpu_inst|Add13~16 (
// Equation(s):
// \cpu_inst|Add13~16_combout  = ((\cpu_inst|cpu_register_inst|PC [8] $ (\cpu_inst|Add0~14_combout  $ (!\cpu_inst|Add13~15 )))) # (GND)
// \cpu_inst|Add13~17  = CARRY((\cpu_inst|cpu_register_inst|PC [8] & ((\cpu_inst|Add0~14_combout ) # (!\cpu_inst|Add13~15 ))) # (!\cpu_inst|cpu_register_inst|PC [8] & (\cpu_inst|Add0~14_combout  & !\cpu_inst|Add13~15 )))

	.dataa(\cpu_inst|cpu_register_inst|PC [8]),
	.datab(\cpu_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~15 ),
	.combout(\cpu_inst|Add13~16_combout ),
	.cout(\cpu_inst|Add13~17 ));
// synopsys translate_off
defparam \cpu_inst|Add13~16 .lut_mask = 16'h698E;
defparam \cpu_inst|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \cpu_inst|pc_in_reg~50 (
// Equation(s):
// \cpu_inst|pc_in_reg~50_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~0_combout  & 
// (\cpu_inst|Add15~16_combout )) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|Add13~16_combout )))))

	.dataa(\cpu_inst|Add15~16_combout ),
	.datab(\cpu_inst|Add13~16_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~50 .lut_mask = 16'hFA0C;
defparam \cpu_inst|pc_in_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \cpu_inst|Add16~14 (
// Equation(s):
// \cpu_inst|Add16~14_combout  = (\cpu_inst|cpu_register_inst|PC [8] & (!\cpu_inst|Add16~13 )) # (!\cpu_inst|cpu_register_inst|PC [8] & ((\cpu_inst|Add16~13 ) # (GND)))
// \cpu_inst|Add16~15  = CARRY((!\cpu_inst|Add16~13 ) # (!\cpu_inst|cpu_register_inst|PC [8]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~13 ),
	.combout(\cpu_inst|Add16~14_combout ),
	.cout(\cpu_inst|Add16~15 ));
// synopsys translate_off
defparam \cpu_inst|Add16~14 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~51 (
// Equation(s):
// \cpu_inst|pc_in_reg~51_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|pc_in_reg~50_combout  & ((\cpu_inst|Add16~14_combout ))) # (!\cpu_inst|pc_in_reg~50_combout  & (\cpu_inst|Add17~16_combout )))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|pc_in_reg~50_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datab(\cpu_inst|Add17~16_combout ),
	.datac(\cpu_inst|pc_in_reg~50_combout ),
	.datad(\cpu_inst|Add16~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~51 .lut_mask = 16'hF858;
defparam \cpu_inst|pc_in_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \cpu_inst|pc_in_reg~81 (
// Equation(s):
// \cpu_inst|pc_in_reg~81_combout  = (\cpu_inst|Equal36~11_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|operand_hi [0])) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|pc_in_reg~51_combout ))))) # 
// (!\cpu_inst|Equal36~11_combout  & (((\cpu_inst|pc_in_reg~51_combout ))))

	.dataa(\cpu_inst|operand_hi [0]),
	.datab(\cpu_inst|Equal36~11_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|pc_in_reg~51_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~81 .lut_mask = 16'hBF80;
defparam \cpu_inst|pc_in_reg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \cpu_inst|cpu_register_inst|PC[8] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~81_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[8] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \cpu_inst|Add15~16 (
// Equation(s):
// \cpu_inst|Add15~16_combout  = (\cpu_inst|cpu_register_inst|PC [8] & (\cpu_inst|Add15~15  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [8] & (!\cpu_inst|Add15~15  & VCC))
// \cpu_inst|Add15~17  = CARRY((\cpu_inst|cpu_register_inst|PC [8] & !\cpu_inst|Add15~15 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~15 ),
	.combout(\cpu_inst|Add15~16_combout ),
	.cout(\cpu_inst|Add15~17 ));
// synopsys translate_off
defparam \cpu_inst|Add15~16 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \cpu_inst|Add3~16 (
// Equation(s):
// \cpu_inst|Add3~16_combout  = (\cpu_inst|temp_pc [8] & (\cpu_inst|Add3~15  $ (GND))) # (!\cpu_inst|temp_pc [8] & (!\cpu_inst|Add3~15  & VCC))
// \cpu_inst|Add3~17  = CARRY((\cpu_inst|temp_pc [8] & !\cpu_inst|Add3~15 ))

	.dataa(\cpu_inst|temp_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~15 ),
	.combout(\cpu_inst|Add3~16_combout ),
	.cout(\cpu_inst|Add3~17 ));
// synopsys translate_off
defparam \cpu_inst|Add3~16 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \cpu_inst|Add3~37 (
// Equation(s):
// \cpu_inst|Add3~37_combout  = (\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add3~16_combout ))) # (!\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add15~16_combout ))

	.dataa(\cpu_inst|Add15~16_combout ),
	.datab(gnd),
	.datac(\cpu_inst|Add3~16_combout ),
	.datad(\cpu_inst|temp_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~37 .lut_mask = 16'hF0AA;
defparam \cpu_inst|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \cpu_inst|temp_pc[8] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[8] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \cpu_inst|Selector18~1 (
// Equation(s):
// \cpu_inst|Selector18~1_combout  = (\cpu_inst|Selector31~0_combout  & ((!\cpu_inst|decoder_inst|WideOr1~8_combout ) # (!\cpu_inst|decoder_inst|WideOr0~9_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.datac(\cpu_inst|Selector31~0_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~1 .lut_mask = 16'h30F0;
defparam \cpu_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \cpu_inst|Selector23~0 (
// Equation(s):
// \cpu_inst|Selector23~0_combout  = (\cpu_inst|temp_pc [8] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_hi [0] & \cpu_inst|Selector18~1_combout )))) # (!\cpu_inst|temp_pc [8] & (\cpu_inst|operand_hi [0] & (\cpu_inst|Selector18~1_combout )))

	.dataa(\cpu_inst|temp_pc [8]),
	.datab(\cpu_inst|operand_hi [0]),
	.datac(\cpu_inst|Selector18~1_combout ),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \cpu_inst|Selector23~1 (
// Equation(s):
// \cpu_inst|Selector23~1_combout  = (\cpu_inst|Selector23~0_combout  & ((\cpu_inst|current_stage.READ~q ) # ((\cpu_inst|cpu_register_inst|PC [8] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|Selector23~0_combout  & (\cpu_inst|cpu_register_inst|PC [8] 
// & (\cpu_inst|Selector18~3_combout )))

	.dataa(\cpu_inst|Selector23~0_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [8]),
	.datac(\cpu_inst|Selector18~3_combout ),
	.datad(\cpu_inst|current_stage.READ~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \cpu_inst|Selector23~2 (
// Equation(s):
// \cpu_inst|Selector23~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|operand_hi [0] & (\cpu_inst|Selector19~0_combout ))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector23~1_combout ) # ((\cpu_inst|operand_hi [0] & 
// \cpu_inst|Selector19~0_combout ))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|operand_hi [0]),
	.datac(\cpu_inst|Selector19~0_combout ),
	.datad(\cpu_inst|Selector23~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \cpu_inst|operand_hi[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \cpu_inst|Add16~16 (
// Equation(s):
// \cpu_inst|Add16~16_combout  = (\cpu_inst|cpu_register_inst|PC [9] & (\cpu_inst|Add16~15  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [9] & (!\cpu_inst|Add16~15  & VCC))
// \cpu_inst|Add16~17  = CARRY((\cpu_inst|cpu_register_inst|PC [9] & !\cpu_inst|Add16~15 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~15 ),
	.combout(\cpu_inst|Add16~16_combout ),
	.cout(\cpu_inst|Add16~17 ));
// synopsys translate_off
defparam \cpu_inst|Add16~16 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \cpu_inst|Add15~18 (
// Equation(s):
// \cpu_inst|Add15~18_combout  = (\cpu_inst|cpu_register_inst|PC [9] & (!\cpu_inst|Add15~17 )) # (!\cpu_inst|cpu_register_inst|PC [9] & ((\cpu_inst|Add15~17 ) # (GND)))
// \cpu_inst|Add15~19  = CARRY((!\cpu_inst|Add15~17 ) # (!\cpu_inst|cpu_register_inst|PC [9]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~17 ),
	.combout(\cpu_inst|Add15~18_combout ),
	.cout(\cpu_inst|Add15~19 ));
// synopsys translate_off
defparam \cpu_inst|Add15~18 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \cpu_inst|Add13~18 (
// Equation(s):
// \cpu_inst|Add13~18_combout  = (\cpu_inst|cpu_register_inst|PC [9] & ((\cpu_inst|Add0~14_combout  & (\cpu_inst|Add13~17  & VCC)) # (!\cpu_inst|Add0~14_combout  & (!\cpu_inst|Add13~17 )))) # (!\cpu_inst|cpu_register_inst|PC [9] & ((\cpu_inst|Add0~14_combout 
//  & (!\cpu_inst|Add13~17 )) # (!\cpu_inst|Add0~14_combout  & ((\cpu_inst|Add13~17 ) # (GND)))))
// \cpu_inst|Add13~19  = CARRY((\cpu_inst|cpu_register_inst|PC [9] & (!\cpu_inst|Add0~14_combout  & !\cpu_inst|Add13~17 )) # (!\cpu_inst|cpu_register_inst|PC [9] & ((!\cpu_inst|Add13~17 ) # (!\cpu_inst|Add0~14_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [9]),
	.datab(\cpu_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~17 ),
	.combout(\cpu_inst|Add13~18_combout ),
	.cout(\cpu_inst|Add13~19 ));
// synopsys translate_off
defparam \cpu_inst|Add13~18 .lut_mask = 16'h9617;
defparam \cpu_inst|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \cpu_inst|Add17~18 (
// Equation(s):
// \cpu_inst|Add17~18_combout  = (\cpu_inst|cpu_register_inst|PC [9] & (!\cpu_inst|Add17~17 )) # (!\cpu_inst|cpu_register_inst|PC [9] & ((\cpu_inst|Add17~17 ) # (GND)))
// \cpu_inst|Add17~19  = CARRY((!\cpu_inst|Add17~17 ) # (!\cpu_inst|cpu_register_inst|PC [9]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~17 ),
	.combout(\cpu_inst|Add17~18_combout ),
	.cout(\cpu_inst|Add17~19 ));
// synopsys translate_off
defparam \cpu_inst|Add17~18 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \cpu_inst|pc_in_reg~60 (
// Equation(s):
// \cpu_inst|pc_in_reg~60_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~1_combout  & 
// ((\cpu_inst|Add17~18_combout ))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (\cpu_inst|Add13~18_combout ))))

	.dataa(\cpu_inst|Add13~18_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|Add17~18_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~60 .lut_mask = 16'hF2C2;
defparam \cpu_inst|pc_in_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~61 (
// Equation(s):
// \cpu_inst|pc_in_reg~61_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|pc_in_reg~60_combout  & (\cpu_inst|Add16~16_combout )) # (!\cpu_inst|pc_in_reg~60_combout  & ((\cpu_inst|Add15~18_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|pc_in_reg~60_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datab(\cpu_inst|Add16~16_combout ),
	.datac(\cpu_inst|Add15~18_combout ),
	.datad(\cpu_inst|pc_in_reg~60_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~61 .lut_mask = 16'hDDA0;
defparam \cpu_inst|pc_in_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \cpu_inst|pc_in_reg~84 (
// Equation(s):
// \cpu_inst|pc_in_reg~84_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal36~11_combout  & (\cpu_inst|operand_hi [1])) # (!\cpu_inst|Equal36~11_combout  & ((\cpu_inst|pc_in_reg~61_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|pc_in_reg~61_combout ))))

	.dataa(\cpu_inst|operand_hi [1]),
	.datab(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datac(\cpu_inst|Equal36~11_combout ),
	.datad(\cpu_inst|pc_in_reg~61_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~84 .lut_mask = 16'hBF80;
defparam \cpu_inst|pc_in_reg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \cpu_inst|cpu_register_inst|PC[9] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~84_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[9] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \cpu_inst|Add3~18 (
// Equation(s):
// \cpu_inst|Add3~18_combout  = (\cpu_inst|temp_pc [9] & (!\cpu_inst|Add3~17 )) # (!\cpu_inst|temp_pc [9] & ((\cpu_inst|Add3~17 ) # (GND)))
// \cpu_inst|Add3~19  = CARRY((!\cpu_inst|Add3~17 ) # (!\cpu_inst|temp_pc [9]))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~17 ),
	.combout(\cpu_inst|Add3~18_combout ),
	.cout(\cpu_inst|Add3~19 ));
// synopsys translate_off
defparam \cpu_inst|Add3~18 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \cpu_inst|Add3~38 (
// Equation(s):
// \cpu_inst|Add3~38_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~18_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~18_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|Add3~18_combout ),
	.datac(\cpu_inst|Add15~18_combout ),
	.datad(\cpu_inst|temp_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~38 .lut_mask = 16'hCCF0;
defparam \cpu_inst|Add3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \cpu_inst|temp_pc[9] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[9] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \cpu_inst|Selector22~0 (
// Equation(s):
// \cpu_inst|Selector22~0_combout  = (\cpu_inst|Selector18~0_combout  & ((\cpu_inst|temp_pc [9]) # ((\cpu_inst|Selector18~1_combout  & \cpu_inst|operand_hi [1])))) # (!\cpu_inst|Selector18~0_combout  & (((\cpu_inst|Selector18~1_combout  & 
// \cpu_inst|operand_hi [1]))))

	.dataa(\cpu_inst|Selector18~0_combout ),
	.datab(\cpu_inst|temp_pc [9]),
	.datac(\cpu_inst|Selector18~1_combout ),
	.datad(\cpu_inst|operand_hi [1]),
	.cin(gnd),
	.combout(\cpu_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector22~0 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \cpu_inst|Selector22~1 (
// Equation(s):
// \cpu_inst|Selector22~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [9]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector22~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector22~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [9]),
	.datad(\cpu_inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector22~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \cpu_inst|Selector22~2 (
// Equation(s):
// \cpu_inst|Selector22~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|Selector19~0_combout  & (\cpu_inst|operand_hi [1]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector22~1_combout ) # ((\cpu_inst|Selector19~0_combout  & 
// \cpu_inst|operand_hi [1]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|Selector19~0_combout ),
	.datac(\cpu_inst|operand_hi [1]),
	.datad(\cpu_inst|Selector22~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector22~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \cpu_inst|operand_hi[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[2] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \cpu_inst|Add3~20 (
// Equation(s):
// \cpu_inst|Add3~20_combout  = (\cpu_inst|temp_pc [10] & (\cpu_inst|Add3~19  $ (GND))) # (!\cpu_inst|temp_pc [10] & (!\cpu_inst|Add3~19  & VCC))
// \cpu_inst|Add3~21  = CARRY((\cpu_inst|temp_pc [10] & !\cpu_inst|Add3~19 ))

	.dataa(\cpu_inst|temp_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~19 ),
	.combout(\cpu_inst|Add3~20_combout ),
	.cout(\cpu_inst|Add3~21 ));
// synopsys translate_off
defparam \cpu_inst|Add3~20 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \cpu_inst|Add16~18 (
// Equation(s):
// \cpu_inst|Add16~18_combout  = (\cpu_inst|cpu_register_inst|PC [10] & (!\cpu_inst|Add16~17 )) # (!\cpu_inst|cpu_register_inst|PC [10] & ((\cpu_inst|Add16~17 ) # (GND)))
// \cpu_inst|Add16~19  = CARRY((!\cpu_inst|Add16~17 ) # (!\cpu_inst|cpu_register_inst|PC [10]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~17 ),
	.combout(\cpu_inst|Add16~18_combout ),
	.cout(\cpu_inst|Add16~19 ));
// synopsys translate_off
defparam \cpu_inst|Add16~18 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \cpu_inst|Add17~20 (
// Equation(s):
// \cpu_inst|Add17~20_combout  = (\cpu_inst|cpu_register_inst|PC [10] & (\cpu_inst|Add17~19  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [10] & (!\cpu_inst|Add17~19  & VCC))
// \cpu_inst|Add17~21  = CARRY((\cpu_inst|cpu_register_inst|PC [10] & !\cpu_inst|Add17~19 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~19 ),
	.combout(\cpu_inst|Add17~20_combout ),
	.cout(\cpu_inst|Add17~21 ));
// synopsys translate_off
defparam \cpu_inst|Add17~20 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \cpu_inst|Add13~20 (
// Equation(s):
// \cpu_inst|Add13~20_combout  = ((\cpu_inst|cpu_register_inst|PC [10] $ (\cpu_inst|Add0~14_combout  $ (!\cpu_inst|Add13~19 )))) # (GND)
// \cpu_inst|Add13~21  = CARRY((\cpu_inst|cpu_register_inst|PC [10] & ((\cpu_inst|Add0~14_combout ) # (!\cpu_inst|Add13~19 ))) # (!\cpu_inst|cpu_register_inst|PC [10] & (\cpu_inst|Add0~14_combout  & !\cpu_inst|Add13~19 )))

	.dataa(\cpu_inst|cpu_register_inst|PC [10]),
	.datab(\cpu_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~19 ),
	.combout(\cpu_inst|Add13~20_combout ),
	.cout(\cpu_inst|Add13~21 ));
// synopsys translate_off
defparam \cpu_inst|Add13~20 .lut_mask = 16'h698E;
defparam \cpu_inst|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \cpu_inst|pc_in_reg~68 (
// Equation(s):
// \cpu_inst|pc_in_reg~68_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|Add17~20_combout ) # ((\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & 
// (((!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & \cpu_inst|Add13~20_combout ))))

	.dataa(\cpu_inst|Add17~20_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datad(\cpu_inst|Add13~20_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~68 .lut_mask = 16'hCBC8;
defparam \cpu_inst|pc_in_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \cpu_inst|pc_in_reg~69 (
// Equation(s):
// \cpu_inst|pc_in_reg~69_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|pc_in_reg~68_combout  & ((\cpu_inst|Add16~18_combout ))) # (!\cpu_inst|pc_in_reg~68_combout  & (\cpu_inst|Add15~20_combout )))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|pc_in_reg~68_combout ))))

	.dataa(\cpu_inst|Add15~20_combout ),
	.datab(\cpu_inst|Add16~18_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datad(\cpu_inst|pc_in_reg~68_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~69 .lut_mask = 16'hCFA0;
defparam \cpu_inst|pc_in_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \cpu_inst|pc_in_reg~88 (
// Equation(s):
// \cpu_inst|pc_in_reg~88_combout  = (\cpu_inst|Equal36~11_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|operand_hi [2]))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|pc_in_reg~69_combout )))) # 
// (!\cpu_inst|Equal36~11_combout  & (\cpu_inst|pc_in_reg~69_combout ))

	.dataa(\cpu_inst|Equal36~11_combout ),
	.datab(\cpu_inst|pc_in_reg~69_combout ),
	.datac(\cpu_inst|operand_hi [2]),
	.datad(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~88 .lut_mask = 16'hE4CC;
defparam \cpu_inst|pc_in_reg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \cpu_inst|cpu_register_inst|PC[10] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~88_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[10] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \cpu_inst|Add15~20 (
// Equation(s):
// \cpu_inst|Add15~20_combout  = (\cpu_inst|cpu_register_inst|PC [10] & (\cpu_inst|Add15~19  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [10] & (!\cpu_inst|Add15~19  & VCC))
// \cpu_inst|Add15~21  = CARRY((\cpu_inst|cpu_register_inst|PC [10] & !\cpu_inst|Add15~19 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~19 ),
	.combout(\cpu_inst|Add15~20_combout ),
	.cout(\cpu_inst|Add15~21 ));
// synopsys translate_off
defparam \cpu_inst|Add15~20 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \cpu_inst|Add3~39 (
// Equation(s):
// \cpu_inst|Add3~39_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~20_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~20_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add3~20_combout ),
	.datad(\cpu_inst|Add15~20_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~39 .lut_mask = 16'hF3C0;
defparam \cpu_inst|Add3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \cpu_inst|temp_pc[10] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[10] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \cpu_inst|Selector21~0 (
// Equation(s):
// \cpu_inst|Selector21~0_combout  = (\cpu_inst|Selector18~0_combout  & ((\cpu_inst|temp_pc [10]) # ((\cpu_inst|Selector18~1_combout  & \cpu_inst|operand_hi [2])))) # (!\cpu_inst|Selector18~0_combout  & (\cpu_inst|Selector18~1_combout  & 
// (\cpu_inst|operand_hi [2])))

	.dataa(\cpu_inst|Selector18~0_combout ),
	.datab(\cpu_inst|Selector18~1_combout ),
	.datac(\cpu_inst|operand_hi [2]),
	.datad(\cpu_inst|temp_pc [10]),
	.cin(gnd),
	.combout(\cpu_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector21~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \cpu_inst|Selector21~1 (
// Equation(s):
// \cpu_inst|Selector21~1_combout  = (\cpu_inst|Selector21~0_combout  & ((\cpu_inst|current_stage.READ~q ) # ((\cpu_inst|cpu_register_inst|PC [10] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|Selector21~0_combout  & (\cpu_inst|cpu_register_inst|PC 
// [10] & (\cpu_inst|Selector18~3_combout )))

	.dataa(\cpu_inst|Selector21~0_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [10]),
	.datac(\cpu_inst|Selector18~3_combout ),
	.datad(\cpu_inst|current_stage.READ~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector21~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \cpu_inst|Selector21~2 (
// Equation(s):
// \cpu_inst|Selector21~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|Selector19~0_combout  & (\cpu_inst|operand_hi [2]))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector21~1_combout ) # ((\cpu_inst|Selector19~0_combout  & 
// \cpu_inst|operand_hi [2]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|Selector19~0_combout ),
	.datac(\cpu_inst|operand_hi [2]),
	.datad(\cpu_inst|Selector21~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector21~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \cpu_inst|operand_hi[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[3] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \cpu_inst|Add16~20 (
// Equation(s):
// \cpu_inst|Add16~20_combout  = (\cpu_inst|cpu_register_inst|PC [11] & (\cpu_inst|Add16~19  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [11] & (!\cpu_inst|Add16~19  & VCC))
// \cpu_inst|Add16~21  = CARRY((\cpu_inst|cpu_register_inst|PC [11] & !\cpu_inst|Add16~19 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~19 ),
	.combout(\cpu_inst|Add16~20_combout ),
	.cout(\cpu_inst|Add16~21 ));
// synopsys translate_off
defparam \cpu_inst|Add16~20 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \cpu_inst|Add15~22 (
// Equation(s):
// \cpu_inst|Add15~22_combout  = (\cpu_inst|cpu_register_inst|PC [11] & (!\cpu_inst|Add15~21 )) # (!\cpu_inst|cpu_register_inst|PC [11] & ((\cpu_inst|Add15~21 ) # (GND)))
// \cpu_inst|Add15~23  = CARRY((!\cpu_inst|Add15~21 ) # (!\cpu_inst|cpu_register_inst|PC [11]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~21 ),
	.combout(\cpu_inst|Add15~22_combout ),
	.cout(\cpu_inst|Add15~23 ));
// synopsys translate_off
defparam \cpu_inst|Add15~22 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \cpu_inst|Add17~22 (
// Equation(s):
// \cpu_inst|Add17~22_combout  = (\cpu_inst|cpu_register_inst|PC [11] & (!\cpu_inst|Add17~21 )) # (!\cpu_inst|cpu_register_inst|PC [11] & ((\cpu_inst|Add17~21 ) # (GND)))
// \cpu_inst|Add17~23  = CARRY((!\cpu_inst|Add17~21 ) # (!\cpu_inst|cpu_register_inst|PC [11]))

	.dataa(\cpu_inst|cpu_register_inst|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~21 ),
	.combout(\cpu_inst|Add17~22_combout ),
	.cout(\cpu_inst|Add17~23 ));
// synopsys translate_off
defparam \cpu_inst|Add17~22 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \cpu_inst|Add13~22 (
// Equation(s):
// \cpu_inst|Add13~22_combout  = (\cpu_inst|cpu_register_inst|PC [11] & ((\cpu_inst|Add0~14_combout  & (\cpu_inst|Add13~21  & VCC)) # (!\cpu_inst|Add0~14_combout  & (!\cpu_inst|Add13~21 )))) # (!\cpu_inst|cpu_register_inst|PC [11] & 
// ((\cpu_inst|Add0~14_combout  & (!\cpu_inst|Add13~21 )) # (!\cpu_inst|Add0~14_combout  & ((\cpu_inst|Add13~21 ) # (GND)))))
// \cpu_inst|Add13~23  = CARRY((\cpu_inst|cpu_register_inst|PC [11] & (!\cpu_inst|Add0~14_combout  & !\cpu_inst|Add13~21 )) # (!\cpu_inst|cpu_register_inst|PC [11] & ((!\cpu_inst|Add13~21 ) # (!\cpu_inst|Add0~14_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [11]),
	.datab(\cpu_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~21 ),
	.combout(\cpu_inst|Add13~22_combout ),
	.cout(\cpu_inst|Add13~23 ));
// synopsys translate_off
defparam \cpu_inst|Add13~22 .lut_mask = 16'h9617;
defparam \cpu_inst|Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \cpu_inst|pc_in_reg~76 (
// Equation(s):
// \cpu_inst|pc_in_reg~76_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~1_combout  & 
// (\cpu_inst|Add17~22_combout )) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|Add13~22_combout )))))

	.dataa(\cpu_inst|Add17~22_combout ),
	.datab(\cpu_inst|Add13~22_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~76 .lut_mask = 16'hFA0C;
defparam \cpu_inst|pc_in_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \cpu_inst|pc_in_reg~77 (
// Equation(s):
// \cpu_inst|pc_in_reg~77_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|pc_in_reg~76_combout  & (\cpu_inst|Add16~20_combout )) # (!\cpu_inst|pc_in_reg~76_combout  & ((\cpu_inst|Add15~22_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|pc_in_reg~76_combout ))))

	.dataa(\cpu_inst|Add16~20_combout ),
	.datab(\cpu_inst|Add15~22_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datad(\cpu_inst|pc_in_reg~76_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~77 .lut_mask = 16'hAFC0;
defparam \cpu_inst|pc_in_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~92 (
// Equation(s):
// \cpu_inst|pc_in_reg~92_combout  = (\cpu_inst|Equal36~11_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|operand_hi [3])) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|pc_in_reg~77_combout ))))) # 
// (!\cpu_inst|Equal36~11_combout  & (((\cpu_inst|pc_in_reg~77_combout ))))

	.dataa(\cpu_inst|Equal36~11_combout ),
	.datab(\cpu_inst|operand_hi [3]),
	.datac(\cpu_inst|pc_in_reg~77_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~92 .lut_mask = 16'hD8F0;
defparam \cpu_inst|pc_in_reg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \cpu_inst|cpu_register_inst|PC[11] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~92_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[11] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \cpu_inst|Add3~22 (
// Equation(s):
// \cpu_inst|Add3~22_combout  = (\cpu_inst|temp_pc [11] & (!\cpu_inst|Add3~21 )) # (!\cpu_inst|temp_pc [11] & ((\cpu_inst|Add3~21 ) # (GND)))
// \cpu_inst|Add3~23  = CARRY((!\cpu_inst|Add3~21 ) # (!\cpu_inst|temp_pc [11]))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~21 ),
	.combout(\cpu_inst|Add3~22_combout ),
	.cout(\cpu_inst|Add3~23 ));
// synopsys translate_off
defparam \cpu_inst|Add3~22 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \cpu_inst|Add3~40 (
// Equation(s):
// \cpu_inst|Add3~40_combout  = (\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add3~22_combout ))) # (!\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add15~22_combout ))

	.dataa(\cpu_inst|Add15~22_combout ),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(gnd),
	.datad(\cpu_inst|Add3~22_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~40 .lut_mask = 16'hEE22;
defparam \cpu_inst|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \cpu_inst|temp_pc[11] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[11] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \cpu_inst|Selector20~0 (
// Equation(s):
// \cpu_inst|Selector20~0_combout  = (\cpu_inst|Selector18~0_combout  & ((\cpu_inst|temp_pc [11]) # ((\cpu_inst|Selector18~1_combout  & \cpu_inst|operand_hi [3])))) # (!\cpu_inst|Selector18~0_combout  & (((\cpu_inst|Selector18~1_combout  & 
// \cpu_inst|operand_hi [3]))))

	.dataa(\cpu_inst|Selector18~0_combout ),
	.datab(\cpu_inst|temp_pc [11]),
	.datac(\cpu_inst|Selector18~1_combout ),
	.datad(\cpu_inst|operand_hi [3]),
	.cin(gnd),
	.combout(\cpu_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector20~0 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \cpu_inst|Selector20~1 (
// Equation(s):
// \cpu_inst|Selector20~1_combout  = (\cpu_inst|cpu_register_inst|PC [11] & ((\cpu_inst|Selector18~3_combout ) # ((\cpu_inst|Selector20~0_combout  & \cpu_inst|current_stage.READ~q )))) # (!\cpu_inst|cpu_register_inst|PC [11] & 
// (((\cpu_inst|Selector20~0_combout  & \cpu_inst|current_stage.READ~q ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [11]),
	.datab(\cpu_inst|Selector18~3_combout ),
	.datac(\cpu_inst|Selector20~0_combout ),
	.datad(\cpu_inst|current_stage.READ~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector20~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \cpu_inst|Selector20~2 (
// Equation(s):
// \cpu_inst|Selector20~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (((\cpu_inst|Selector19~0_combout  & \cpu_inst|operand_hi [3])))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector20~1_combout ) # ((\cpu_inst|Selector19~0_combout  & 
// \cpu_inst|operand_hi [3]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|Selector20~1_combout ),
	.datac(\cpu_inst|Selector19~0_combout ),
	.datad(\cpu_inst|operand_hi [3]),
	.cin(gnd),
	.combout(\cpu_inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector20~2 .lut_mask = 16'hF444;
defparam \cpu_inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \cpu_inst|pc_in_reg~44 (
// Equation(s):
// \cpu_inst|pc_in_reg~44_combout  = (\cpu_inst|pc_in_reg~94_combout  & ((!\cpu_inst|Equal36~11_combout ) # (!\cpu_inst|decoder_inst|WideOr9~22_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datac(\cpu_inst|Equal36~11_combout ),
	.datad(\cpu_inst|pc_in_reg~94_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~44 .lut_mask = 16'h3F00;
defparam \cpu_inst|pc_in_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \cpu_inst|operand_hi[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[4] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \cpu_inst|Add13~24 (
// Equation(s):
// \cpu_inst|Add13~24_combout  = ((\cpu_inst|cpu_register_inst|PC [12] $ (\cpu_inst|Add0~14_combout  $ (\cpu_inst|Add13~23 )))) # (GND)
// \cpu_inst|Add13~25  = CARRY((\cpu_inst|cpu_register_inst|PC [12] & (\cpu_inst|Add0~14_combout  & !\cpu_inst|Add13~23 )) # (!\cpu_inst|cpu_register_inst|PC [12] & ((\cpu_inst|Add0~14_combout ) # (!\cpu_inst|Add13~23 ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [12]),
	.datab(\cpu_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~23 ),
	.combout(\cpu_inst|Add13~24_combout ),
	.cout(\cpu_inst|Add13~25 ));
// synopsys translate_off
defparam \cpu_inst|Add13~24 .lut_mask = 16'h964D;
defparam \cpu_inst|Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \cpu_inst|pc_in_reg~52 (
// Equation(s):
// \cpu_inst|pc_in_reg~52_combout  = (\cpu_inst|operand_hi [4] & ((\cpu_inst|Equal36~10_combout ) # ((\cpu_inst|Add13~24_combout  & !\cpu_inst|pc_in_reg~94_combout )))) # (!\cpu_inst|operand_hi [4] & (((\cpu_inst|Add13~24_combout  & 
// !\cpu_inst|pc_in_reg~94_combout ))))

	.dataa(\cpu_inst|operand_hi [4]),
	.datab(\cpu_inst|Equal36~10_combout ),
	.datac(\cpu_inst|Add13~24_combout ),
	.datad(\cpu_inst|pc_in_reg~94_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~52 .lut_mask = 16'h88F8;
defparam \cpu_inst|pc_in_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \cpu_inst|Add15~24 (
// Equation(s):
// \cpu_inst|Add15~24_combout  = (\cpu_inst|cpu_register_inst|PC [12] & (!\cpu_inst|Add15~23  & VCC)) # (!\cpu_inst|cpu_register_inst|PC [12] & (\cpu_inst|Add15~23  $ (GND)))
// \cpu_inst|Add15~25  = CARRY((!\cpu_inst|cpu_register_inst|PC [12] & !\cpu_inst|Add15~23 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~23 ),
	.combout(\cpu_inst|Add15~24_combout ),
	.cout(\cpu_inst|Add15~25 ));
// synopsys translate_off
defparam \cpu_inst|Add15~24 .lut_mask = 16'h3C03;
defparam \cpu_inst|Add15~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \cpu_inst|Add17~24 (
// Equation(s):
// \cpu_inst|Add17~24_combout  = (\cpu_inst|cpu_register_inst|PC [12] & (!\cpu_inst|Add17~23  & VCC)) # (!\cpu_inst|cpu_register_inst|PC [12] & (\cpu_inst|Add17~23  $ (GND)))
// \cpu_inst|Add17~25  = CARRY((!\cpu_inst|cpu_register_inst|PC [12] & !\cpu_inst|Add17~23 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~23 ),
	.combout(\cpu_inst|Add17~24_combout ),
	.cout(\cpu_inst|Add17~25 ));
// synopsys translate_off
defparam \cpu_inst|Add17~24 .lut_mask = 16'h5A05;
defparam \cpu_inst|Add17~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \cpu_inst|Add16~22 (
// Equation(s):
// \cpu_inst|Add16~22_combout  = (\cpu_inst|cpu_register_inst|PC [12] & ((\cpu_inst|Add16~21 ) # (GND))) # (!\cpu_inst|cpu_register_inst|PC [12] & (!\cpu_inst|Add16~21 ))
// \cpu_inst|Add16~23  = CARRY((\cpu_inst|cpu_register_inst|PC [12]) # (!\cpu_inst|Add16~21 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~21 ),
	.combout(\cpu_inst|Add16~22_combout ),
	.cout(\cpu_inst|Add16~23 ));
// synopsys translate_off
defparam \cpu_inst|Add16~22 .lut_mask = 16'hA5AF;
defparam \cpu_inst|Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \cpu_inst|pc_in_reg~53 (
// Equation(s):
// \cpu_inst|pc_in_reg~53_combout  = (\cpu_inst|decoder_inst|WideOr1~8_combout  & ((\cpu_inst|decoder_inst|WideOr0~9_combout  & ((\cpu_inst|Add16~22_combout ))) # (!\cpu_inst|decoder_inst|WideOr0~9_combout  & (\cpu_inst|Add17~24_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr1~8_combout  & (\cpu_inst|Add17~24_combout  & ((\cpu_inst|decoder_inst|WideOr0~9_combout ))))

	.dataa(\cpu_inst|Add17~24_combout ),
	.datab(\cpu_inst|Add16~22_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~53 .lut_mask = 16'hCAA0;
defparam \cpu_inst|pc_in_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \cpu_inst|pc_in_reg~54 (
// Equation(s):
// \cpu_inst|pc_in_reg~54_combout  = (\cpu_inst|pc_in_reg~53_combout ) # ((!\cpu_inst|decoder_inst|WideOr1~8_combout  & (\cpu_inst|Add15~24_combout  & !\cpu_inst|decoder_inst|WideOr0~9_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.datab(\cpu_inst|Add15~24_combout ),
	.datac(\cpu_inst|pc_in_reg~53_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~54 .lut_mask = 16'hF0F4;
defparam \cpu_inst|pc_in_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~55 (
// Equation(s):
// \cpu_inst|pc_in_reg~55_combout  = (!\cpu_inst|pc_in_reg~52_combout  & ((!\cpu_inst|pc_in_reg~54_combout ) # (!\cpu_inst|pc_in_reg~44_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|pc_in_reg~44_combout ),
	.datac(\cpu_inst|pc_in_reg~52_combout ),
	.datad(\cpu_inst|pc_in_reg~54_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~55 .lut_mask = 16'h030F;
defparam \cpu_inst|pc_in_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \cpu_inst|cpu_register_inst|PC[12] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~55_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[12] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \cpu_inst|Add3~24 (
// Equation(s):
// \cpu_inst|Add3~24_combout  = (\cpu_inst|temp_pc [12] & (\cpu_inst|Add3~23  $ (GND))) # (!\cpu_inst|temp_pc [12] & (!\cpu_inst|Add3~23  & VCC))
// \cpu_inst|Add3~25  = CARRY((\cpu_inst|temp_pc [12] & !\cpu_inst|Add3~23 ))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add3~23 ),
	.combout(\cpu_inst|Add3~24_combout ),
	.cout(\cpu_inst|Add3~25 ));
// synopsys translate_off
defparam \cpu_inst|Add3~24 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \cpu_inst|Add3~41 (
// Equation(s):
// \cpu_inst|Add3~41_combout  = (\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add3~24_combout )) # (!\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add15~24_combout )))

	.dataa(\cpu_inst|temp_pc~0_combout ),
	.datab(\cpu_inst|Add3~24_combout ),
	.datac(gnd),
	.datad(\cpu_inst|Add15~24_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~41 .lut_mask = 16'hDD88;
defparam \cpu_inst|Add3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \cpu_inst|temp_pc[12] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[12] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \cpu_inst|Selector19~1 (
// Equation(s):
// \cpu_inst|Selector19~1_combout  = (\cpu_inst|temp_pc [12] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|Selector18~1_combout  & \cpu_inst|operand_hi [4])))) # (!\cpu_inst|temp_pc [12] & (\cpu_inst|Selector18~1_combout  & (\cpu_inst|operand_hi [4])))

	.dataa(\cpu_inst|temp_pc [12]),
	.datab(\cpu_inst|Selector18~1_combout ),
	.datac(\cpu_inst|operand_hi [4]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \cpu_inst|Selector19~2 (
// Equation(s):
// \cpu_inst|Selector19~2_combout  = (\cpu_inst|Selector18~3_combout  & (((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector19~1_combout )) # (!\cpu_inst|cpu_register_inst|PC [12]))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector19~1_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [12]),
	.datad(\cpu_inst|Selector19~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~2 .lut_mask = 16'hCE0A;
defparam \cpu_inst|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \cpu_inst|Selector19~3 (
// Equation(s):
// \cpu_inst|Selector19~3_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (((\cpu_inst|Selector19~0_combout  & \cpu_inst|operand_hi [4])))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector19~2_combout ) # ((\cpu_inst|Selector19~0_combout  & 
// \cpu_inst|operand_hi [4]))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|Selector19~2_combout ),
	.datac(\cpu_inst|Selector19~0_combout ),
	.datad(\cpu_inst|operand_hi [4]),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~3 .lut_mask = 16'hF444;
defparam \cpu_inst|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[2]~33_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[2]~33_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008080;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .lut_mask = 16'hDD88;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[3]~16_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[3]~16_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C485;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~4 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~4 .lut_mask = 16'hAACC;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[4]~13_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[4]~13_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036320;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~3 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~3 .lut_mask = 16'hDD88;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[5]~23_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[5]~23_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402D;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~6 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~6 .lut_mask = 16'hAACC;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[6]~30_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[6]~30_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ECBA;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~7 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~7 .lut_mask = 16'hDD88;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \cpu_inst|ram_data_in[7]~24 (
// Equation(s):
// \cpu_inst|ram_data_in[7]~24_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[2]~3_combout  & ((\cpu_inst|cpu_register_inst|Y [7]))) # (!\cpu_inst|ram_data_in[2]~3_combout  & (\cpu_inst|cpu_register_inst|X [7])))) # 
// (!\cpu_inst|ram_data_in[2]~1_combout  & (\cpu_inst|ram_data_in[2]~3_combout ))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|ram_data_in[2]~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [7]),
	.datad(\cpu_inst|cpu_register_inst|Y [7]),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[7]~24 .lut_mask = 16'hEC64;
defparam \cpu_inst|ram_data_in[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \cpu_inst|ram_data_in[7]~25 (
// Equation(s):
// \cpu_inst|ram_data_in[7]~25_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & (((\cpu_inst|ram_data_in[7]~24_combout )))) # (!\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[7]~24_combout  & ((\cpu_inst|cpu_register_inst|A [7]))) # 
// (!\cpu_inst|ram_data_in[7]~24_combout  & (!\cpu_inst|cpu_register_inst|SP [7]))))

	.dataa(\cpu_inst|cpu_register_inst|SP [7]),
	.datab(\cpu_inst|ram_data_in[2]~1_combout ),
	.datac(\cpu_inst|cpu_register_inst|A [7]),
	.datad(\cpu_inst|ram_data_in[7]~24_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[7]~25 .lut_mask = 16'hFC11;
defparam \cpu_inst|ram_data_in[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \cpu_inst|ram_data_in[7]~26 (
// Equation(s):
// \cpu_inst|ram_data_in[7]~26_combout  = (\cpu_inst|ram_data_in[4]~11_combout  & ((\cpu_inst|ram_data_in[7]~25_combout ) # ((\cpu_inst|ram_data_in[4]~12_combout  & \cpu_inst|alu_inst|Mux0~4_combout )))) # (!\cpu_inst|ram_data_in[4]~11_combout  & 
// (\cpu_inst|ram_data_in[4]~12_combout  & ((\cpu_inst|alu_inst|Mux0~4_combout ))))

	.dataa(\cpu_inst|ram_data_in[4]~11_combout ),
	.datab(\cpu_inst|ram_data_in[4]~12_combout ),
	.datac(\cpu_inst|ram_data_in[7]~25_combout ),
	.datad(\cpu_inst|alu_inst|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[7]~26 .lut_mask = 16'hECA0;
defparam \cpu_inst|ram_data_in[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[7]~26_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C2D;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[7]~26_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~5 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~5 .lut_mask = 16'hCCAA;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0033;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8 .lut_mask = 16'hFFDD;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~5_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~7_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~6_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~3_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~4_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \cpu_inst|opcode~8 (
// Equation(s):
// \cpu_inst|opcode~8_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~8 .lut_mask = 16'hA808;
defparam \cpu_inst|opcode~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \cpu_inst|opcode[2]~1 (
// Equation(s):
// \cpu_inst|opcode[2]~1_combout  = ((!\cpu_inst|current_stage.FETCH~q  & \cpu_inst|current_sub.SUB_CAPTURE~q )) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|current_stage.FETCH~q ),
	.datac(gnd),
	.datad(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.cin(gnd),
	.combout(\cpu_inst|opcode[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode[2]~1 .lut_mask = 16'h7755;
defparam \cpu_inst|opcode[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \cpu_inst|opcode[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[2] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr17~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr17~2_combout  = (\cpu_inst|opcode [0] & (!\cpu_inst|opcode [1] & (\cpu_inst|opcode [5] $ (\cpu_inst|opcode [6])))) # (!\cpu_inst|opcode [0] & ((\cpu_inst|opcode [5]) # ((\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr17~2 .lut_mask = 16'h574C;
defparam \cpu_inst|decoder_inst|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr17~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr17~3_combout  = (\cpu_inst|decoder_inst|WideOr17~2_combout  & ((\cpu_inst|opcode [7]) # ((!\cpu_inst|opcode [1] & \cpu_inst|decoder_inst|WideOr13~0_combout )))) # (!\cpu_inst|decoder_inst|WideOr17~2_combout  & 
// (!\cpu_inst|opcode [1] & ((\cpu_inst|decoder_inst|WideOr13~0_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr17~2_combout ),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr17~3 .lut_mask = 16'hB3A0;
defparam \cpu_inst|decoder_inst|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr17~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr17~4_combout  = (!\cpu_inst|opcode [3] & (\cpu_inst|opcode [2] & (\cpu_inst|decoder_inst|WideOr17~3_combout  & !\cpu_inst|opcode [4])))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|decoder_inst|WideOr17~3_combout ),
	.datad(\cpu_inst|opcode [4]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr17~4 .lut_mask = 16'h0040;
defparam \cpu_inst|decoder_inst|WideOr17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \cpu_inst|current_stage~13 (
// Equation(s):
// \cpu_inst|current_stage~13_combout  = (\cpu_inst|operand_count [0] & (\cpu_inst|decoder_inst|WideOr0~9_combout  & (!\cpu_inst|operand_count [1] & \cpu_inst|decoder_inst|WideOr1~8_combout ))) # (!\cpu_inst|operand_count [0] & 
// (!\cpu_inst|decoder_inst|WideOr1~8_combout  & (\cpu_inst|decoder_inst|WideOr0~9_combout  $ (!\cpu_inst|operand_count [1]))))

	.dataa(\cpu_inst|operand_count [0]),
	.datab(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.datac(\cpu_inst|operand_count [1]),
	.datad(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~13 .lut_mask = 16'h0841;
defparam \cpu_inst|current_stage~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \cpu_inst|current_stage~12 (
// Equation(s):
// \cpu_inst|current_stage~12_combout  = (!\cpu_inst|current_stage.EXECUTE~q  & (!\cpu_inst|current_stage.WRITEBACK~q  & \reset_n~input_o ))

	.dataa(\cpu_inst|current_stage.EXECUTE~q ),
	.datab(gnd),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~12 .lut_mask = 16'h0500;
defparam \cpu_inst|current_stage~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \cpu_inst|current_stage~14 (
// Equation(s):
// \cpu_inst|current_stage~14_combout  = (\cpu_inst|current_stage~12_combout  & (((\cpu_inst|decoder_inst|WideOr17~4_combout  & \cpu_inst|current_stage~13_combout )) # (!\cpu_inst|current_stage~10_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr17~4_combout ),
	.datab(\cpu_inst|current_stage~13_combout ),
	.datac(\cpu_inst|current_stage~12_combout ),
	.datad(\cpu_inst|current_stage~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~14 .lut_mask = 16'h80F0;
defparam \cpu_inst|current_stage~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \cpu_inst|current_stage~16 (
// Equation(s):
// \cpu_inst|current_stage~16_combout  = (\cpu_inst|current_stage~14_combout  & ((\cpu_inst|current_stage.DECODE~q  & (\cpu_inst|Equal17~0_combout )) # (!\cpu_inst|current_stage.DECODE~q  & ((\cpu_inst|current_stage.READ~q )))))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(\cpu_inst|Equal17~0_combout ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|current_stage~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~16 .lut_mask = 16'hD800;
defparam \cpu_inst|current_stage~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \cpu_inst|current_stage.READ (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_stage~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.READ .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \cpu_inst|operand_count[1]~1 (
// Equation(s):
// \cpu_inst|operand_count[1]~1_combout  = (\cpu_inst|current_sub.SUB_CAPTURE~q  & (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|LessThan3~0_combout ) # (\cpu_inst|decoder_inst|WideOr17~4_combout ))))

	.dataa(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datab(\cpu_inst|LessThan3~0_combout ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|decoder_inst|WideOr17~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count[1]~1 .lut_mask = 16'hA080;
defparam \cpu_inst|operand_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \cpu_inst|operand_count~2 (
// Equation(s):
// \cpu_inst|operand_count~2_combout  = (\reset_n~input_o  & (!\cpu_inst|operand_count [0] & \cpu_inst|operand_count[1]~1_combout ))

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|operand_count [0]),
	.datad(\cpu_inst|operand_count[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count~2 .lut_mask = 16'h0C00;
defparam \cpu_inst|operand_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \cpu_inst|operand_count[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_count[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_count[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \cpu_inst|LessThan3~0 (
// Equation(s):
// \cpu_inst|LessThan3~0_combout  = (\cpu_inst|decoder_inst|WideOr0~9_combout  & (!\cpu_inst|operand_count [1] & ((!\cpu_inst|decoder_inst|WideOr1~8_combout ) # (!\cpu_inst|operand_count [0])))) # (!\cpu_inst|decoder_inst|WideOr0~9_combout  & 
// (((\cpu_inst|decoder_inst|WideOr1~8_combout ))))

	.dataa(\cpu_inst|operand_count [0]),
	.datab(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.datac(\cpu_inst|operand_count [1]),
	.datad(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|LessThan3~0 .lut_mask = 16'h370C;
defparam \cpu_inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \cpu_inst|current_stage~10 (
// Equation(s):
// \cpu_inst|current_stage~10_combout  = (\cpu_inst|current_sub.SUB_CAPTURE~q  & (!\cpu_inst|LessThan3~0_combout  & \cpu_inst|current_stage.READ~q ))

	.dataa(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datab(\cpu_inst|LessThan3~0_combout ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~10 .lut_mask = 16'h2020;
defparam \cpu_inst|current_stage~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \cpu_inst|operand_val[0]~0 (
// Equation(s):
// \cpu_inst|operand_val[0]~0_combout  = ((\cpu_inst|current_stage~10_combout  & \cpu_inst|decoder_inst|WideOr17~4_combout )) # (!\reset_n~input_o )

	.dataa(gnd),
	.datab(\cpu_inst|current_stage~10_combout ),
	.datac(\reset_n~input_o ),
	.datad(\cpu_inst|decoder_inst|WideOr17~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_val[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_val[0]~0 .lut_mask = 16'hCF0F;
defparam \cpu_inst|operand_val[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \cpu_inst|operand_val[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[6] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \cpu_inst|alu_reg2~41 (
// Equation(s):
// \cpu_inst|alu_reg2~41_combout  = (\cpu_inst|decoder_inst|WideOr11~5_combout  & ((\cpu_inst|decoder_inst|WideOr10~3_combout  & (\cpu_inst|operand_val [6])) # (!\cpu_inst|decoder_inst|WideOr10~3_combout  & ((\cpu_inst|operand_lo [6]))))) # 
// (!\cpu_inst|decoder_inst|WideOr11~5_combout  & (\cpu_inst|operand_val [6]))

	.dataa(\cpu_inst|operand_val [6]),
	.datab(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datad(\cpu_inst|operand_lo [6]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2~41 .lut_mask = 16'hAEA2;
defparam \cpu_inst|alu_reg2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~10 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~10_combout  = (\cpu_inst|alu_reg2~41_combout  & (\cpu_inst|Equal34~0_combout  & \cpu_inst|always1~0_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg2~41_combout ),
	.datac(\cpu_inst|Equal34~0_combout ),
	.datad(\cpu_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~10 .lut_mask = 16'hC000;
defparam \cpu_inst|cpu_data_in[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~11 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~11_combout  = (\cpu_inst|cpu_data_in[6]~10_combout ) # ((\cpu_inst|alu_inst|Mux1~11_combout  & (!\cpu_inst|alu_inst|Mux1~12_combout  & \cpu_inst|cpu_data_in[4]~3_combout )))

	.dataa(\cpu_inst|alu_inst|Mux1~11_combout ),
	.datab(\cpu_inst|cpu_data_in[6]~10_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~12_combout ),
	.datad(\cpu_inst|cpu_data_in[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~11 .lut_mask = 16'hCECC;
defparam \cpu_inst|cpu_data_in[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \cpu_inst|cpu_register_inst|Y[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[6]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_y_sig~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|Y[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \cpu_inst|alu_reg2[6]~42 (
// Equation(s):
// \cpu_inst|alu_reg2[6]~42_combout  = (\cpu_inst|alu_reg2[1]~49_combout  & (((\cpu_inst|alu_reg2[1]~16_combout )))) # (!\cpu_inst|alu_reg2[1]~49_combout  & ((\cpu_inst|alu_reg2[1]~16_combout  & ((!\cpu_inst|cpu_register_inst|SP [6]))) # 
// (!\cpu_inst|alu_reg2[1]~16_combout  & (\cpu_inst|alu_reg2~41_combout ))))

	.dataa(\cpu_inst|alu_reg2[1]~49_combout ),
	.datab(\cpu_inst|alu_reg2~41_combout ),
	.datac(\cpu_inst|cpu_register_inst|SP [6]),
	.datad(\cpu_inst|alu_reg2[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[6]~42 .lut_mask = 16'hAF44;
defparam \cpu_inst|alu_reg2[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \cpu_inst|alu_reg2[6]~43 (
// Equation(s):
// \cpu_inst|alu_reg2[6]~43_combout  = (\cpu_inst|alu_reg2[1]~49_combout  & ((\cpu_inst|alu_reg2[6]~42_combout  & ((\cpu_inst|cpu_register_inst|X [6]))) # (!\cpu_inst|alu_reg2[6]~42_combout  & (\cpu_inst|cpu_register_inst|Y [6])))) # 
// (!\cpu_inst|alu_reg2[1]~49_combout  & (((\cpu_inst|alu_reg2[6]~42_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|Y [6]),
	.datab(\cpu_inst|alu_reg2[1]~49_combout ),
	.datac(\cpu_inst|alu_reg2[6]~42_combout ),
	.datad(\cpu_inst|cpu_register_inst|X [6]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[6]~43 .lut_mask = 16'hF838;
defparam \cpu_inst|alu_reg2[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \cpu_inst|alu_reg2[6]~44 (
// Equation(s):
// \cpu_inst|alu_reg2[6]~44_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|alu_reg2[6]~43_combout )) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal9~13_combout  & ((\cpu_inst|cpu_register_inst|A [6]))) # 
// (!\cpu_inst|Equal9~13_combout  & (\cpu_inst|alu_reg2[6]~43_combout ))))

	.dataa(\cpu_inst|alu_reg2[6]~43_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [6]),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|Equal9~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[6]~44 .lut_mask = 16'hACAA;
defparam \cpu_inst|alu_reg2[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|result~4 (
// Equation(s):
// \cpu_inst|alu_inst|result~4_combout  = \cpu_inst|alu_reg2[6]~44_combout  $ (((\cpu_inst|Equal1~15_combout  & ((\cpu_inst|operand_val [6]))) # (!\cpu_inst|Equal1~15_combout  & (\cpu_inst|alu_reg1[6]~39_combout ))))

	.dataa(\cpu_inst|alu_reg2[6]~44_combout ),
	.datab(\cpu_inst|alu_reg1[6]~39_combout ),
	.datac(\cpu_inst|operand_val [6]),
	.datad(\cpu_inst|Equal1~15_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|result~4 .lut_mask = 16'h5A66;
defparam \cpu_inst|alu_inst|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~6 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~6_combout  = (\cpu_inst|decoder_inst|WideOr16~6_combout  & ((\cpu_inst|decoder_inst|WideOr15~7_combout ) # ((\cpu_inst|alu_reg2[6]~44_combout  & \cpu_inst|alu_reg1[6]~40_combout )))) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & 
// (!\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_reg2[6]~44_combout ) # (\cpu_inst|alu_reg1[6]~40_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datab(\cpu_inst|alu_reg2[6]~44_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datad(\cpu_inst|alu_reg1[6]~40_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~6 .lut_mask = 16'hADA4;
defparam \cpu_inst|alu_inst|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~7 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~7_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & ((\cpu_inst|alu_inst|Mux1~6_combout  & ((\cpu_inst|alu_inst|Add0~14_combout ))) # (!\cpu_inst|alu_inst|Mux1~6_combout  & (\cpu_inst|alu_inst|Add2~14_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|alu_inst|Mux1~6_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|alu_inst|Add2~14_combout ),
	.datac(\cpu_inst|alu_inst|Add0~14_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~7 .lut_mask = 16'hF588;
defparam \cpu_inst|alu_inst|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~8 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~8_combout  = (\cpu_inst|alu_inst|Mux1~5_combout  & ((\cpu_inst|alu_inst|Mux1~7_combout ) # ((\cpu_inst|alu_inst|Mux1~4_combout )))) # (!\cpu_inst|alu_inst|Mux1~5_combout  & (((\cpu_inst|alu_inst|Add4~12_combout  & 
// !\cpu_inst|alu_inst|Mux1~4_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux1~5_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~7_combout ),
	.datac(\cpu_inst|alu_inst|Add4~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~8 .lut_mask = 16'hAAD8;
defparam \cpu_inst|alu_inst|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~9 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~9_combout  = (\cpu_inst|alu_inst|Mux1~4_combout  & ((\cpu_inst|alu_inst|Mux1~8_combout  & ((\cpu_inst|alu_inst|Add5~12_combout ))) # (!\cpu_inst|alu_inst|Mux1~8_combout  & (\cpu_inst|alu_inst|result~4_combout )))) # 
// (!\cpu_inst|alu_inst|Mux1~4_combout  & (((\cpu_inst|alu_inst|Mux1~8_combout ))))

	.dataa(\cpu_inst|alu_inst|result~4_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~4_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~8_combout ),
	.datad(\cpu_inst|alu_inst|Add5~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~9 .lut_mask = 16'hF838;
defparam \cpu_inst|alu_inst|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~10 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~10_combout  = (\cpu_inst|alu_inst|Mux1~2_combout  & ((\cpu_inst|alu_reg1[5]~37_combout ) # ((\cpu_inst|alu_inst|Mux1~3_combout )))) # (!\cpu_inst|alu_inst|Mux1~2_combout  & (((\cpu_inst|alu_inst|Mux1~9_combout  & 
// !\cpu_inst|alu_inst|Mux1~3_combout ))))

	.dataa(\cpu_inst|alu_reg1[5]~37_combout ),
	.datab(\cpu_inst|alu_inst|Mux1~2_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~9_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~10 .lut_mask = 16'hCCB8;
defparam \cpu_inst|alu_inst|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux1~11 (
// Equation(s):
// \cpu_inst|alu_inst|Mux1~11_combout  = (\cpu_inst|alu_inst|Mux1~3_combout  & ((\cpu_inst|alu_inst|Mux1~10_combout  & ((\cpu_inst|alu_reg1[7]~43_combout ))) # (!\cpu_inst|alu_inst|Mux1~10_combout  & (\cpu_inst|alu_reg2[6]~44_combout )))) # 
// (!\cpu_inst|alu_inst|Mux1~3_combout  & (((\cpu_inst|alu_inst|Mux1~10_combout ))))

	.dataa(\cpu_inst|alu_reg2[6]~44_combout ),
	.datab(\cpu_inst|alu_reg1[7]~43_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~3_combout ),
	.datad(\cpu_inst|alu_inst|Mux1~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux1~11 .lut_mask = 16'hCFA0;
defparam \cpu_inst|alu_inst|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \cpu_inst|ram_data_in[6]~27 (
// Equation(s):
// \cpu_inst|ram_data_in[6]~27_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & (!\cpu_inst|ram_data_in[2]~3_combout  & (\cpu_inst|cpu_register_inst|X [6]))) # (!\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[2]~3_combout ) # 
// ((!\cpu_inst|cpu_register_inst|SP [6]))))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|ram_data_in[2]~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [6]),
	.datad(\cpu_inst|cpu_register_inst|SP [6]),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[6]~27 .lut_mask = 16'h6475;
defparam \cpu_inst|ram_data_in[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \cpu_inst|ram_data_in[6]~28 (
// Equation(s):
// \cpu_inst|ram_data_in[6]~28_combout  = (\cpu_inst|ram_data_in[2]~3_combout  & ((\cpu_inst|ram_data_in[6]~27_combout  & ((\cpu_inst|cpu_register_inst|A [6]))) # (!\cpu_inst|ram_data_in[6]~27_combout  & (\cpu_inst|cpu_register_inst|Y [6])))) # 
// (!\cpu_inst|ram_data_in[2]~3_combout  & (((\cpu_inst|ram_data_in[6]~27_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|Y [6]),
	.datab(\cpu_inst|ram_data_in[2]~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|A [6]),
	.datad(\cpu_inst|ram_data_in[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[6]~28 .lut_mask = 16'hF388;
defparam \cpu_inst|ram_data_in[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \cpu_inst|ram_data_in[6]~29 (
// Equation(s):
// \cpu_inst|ram_data_in[6]~29_combout  = (\cpu_inst|Equal27~16_combout  & (\cpu_inst|w_ram~0_combout  & \cpu_inst|ram_data_in[6]~28_combout ))

	.dataa(\cpu_inst|Equal27~16_combout ),
	.datab(gnd),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|ram_data_in[6]~28_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[6]~29 .lut_mask = 16'hA000;
defparam \cpu_inst|ram_data_in[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \cpu_inst|ram_data_in[6]~30 (
// Equation(s):
// \cpu_inst|ram_data_in[6]~30_combout  = (\cpu_inst|ram_data_in[6]~29_combout ) # ((\cpu_inst|alu_inst|Mux1~11_combout  & (!\cpu_inst|alu_inst|Mux1~12_combout  & \cpu_inst|ram_data_in[4]~12_combout )))

	.dataa(\cpu_inst|alu_inst|Mux1~11_combout ),
	.datab(\cpu_inst|ram_data_in[6]~29_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~12_combout ),
	.datad(\cpu_inst|ram_data_in[4]~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[6]~30 .lut_mask = 16'hCECC;
defparam \cpu_inst|ram_data_in[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \cpu_inst|opcode~7 (
// Equation(s):
// \cpu_inst|opcode~7_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~7 .lut_mask = 16'hA820;
defparam \cpu_inst|opcode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \cpu_inst|opcode[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[6] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~0_combout  = (\cpu_inst|opcode [1] & (!\cpu_inst|opcode [6] & (\cpu_inst|opcode [5] & \cpu_inst|decoder_inst|WideOr6~4_combout )))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|decoder_inst|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~0 .lut_mask = 16'h2000;
defparam \cpu_inst|decoder_inst|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~2_combout  = (!\cpu_inst|opcode [5] & (\cpu_inst|opcode [6] & (\cpu_inst|opcode [3] $ (\cpu_inst|opcode [2]))))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~2 .lut_mask = 16'h0600;
defparam \cpu_inst|decoder_inst|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~3_combout  = (\cpu_inst|opcode [3] & (!\cpu_inst|opcode [2])) # (!\cpu_inst|opcode [3] & ((\cpu_inst|opcode [2]) # ((\cpu_inst|opcode [5]) # (\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~3 .lut_mask = 16'h7776;
defparam \cpu_inst|decoder_inst|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~4_combout  = (\cpu_inst|opcode [0] & (\cpu_inst|decoder_inst|WideOr3~2_combout  & ((!\cpu_inst|opcode [1])))) # (!\cpu_inst|opcode [0] & (((\cpu_inst|decoder_inst|WideOr3~3_combout ) # (\cpu_inst|opcode [1]))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|decoder_inst|WideOr3~3_combout ),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~4 .lut_mask = 16'h33B8;
defparam \cpu_inst|decoder_inst|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~0_combout  = (\cpu_inst|opcode [3] & (!\cpu_inst|opcode [2] & (\cpu_inst|opcode [5] $ (\cpu_inst|opcode [6])))) # (!\cpu_inst|opcode [3] & (!\cpu_inst|opcode [6] & ((\cpu_inst|opcode [2]) # (\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [3]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~0 .lut_mask = 16'h0274;
defparam \cpu_inst|decoder_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~1_combout  = (\cpu_inst|opcode [7] & ((\cpu_inst|opcode [4]) # ((\cpu_inst|decoder_inst|WideOr3~0_combout ) # (!\cpu_inst|opcode [1]))))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|decoder_inst|WideOr3~0_combout ),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~1 .lut_mask = 16'hE0F0;
defparam \cpu_inst|decoder_inst|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~5_combout  = (\cpu_inst|decoder_inst|WideOr3~4_combout  & (\cpu_inst|decoder_inst|WideOr3~1_combout  & ((\cpu_inst|decoder_inst|WideOr15~0_combout ) # (!\cpu_inst|opcode [4]))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~0_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~4_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~5 .lut_mask = 16'h8C00;
defparam \cpu_inst|decoder_inst|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~1 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~1_combout  = (\cpu_inst|decoder_inst|WideOr3~5_combout  & !\cpu_inst|decoder_inst|WideOr2~3_combout )

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~1 .lut_mask = 16'h0C0C;
defparam \cpu_inst|ram_data_in[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \cpu_inst|ram_data_in[3]~14 (
// Equation(s):
// \cpu_inst|ram_data_in[3]~14_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[2]~3_combout  & (\cpu_inst|cpu_register_inst|Y [3])) # (!\cpu_inst|ram_data_in[2]~3_combout  & ((\cpu_inst|cpu_register_inst|X [3]))))) # 
// (!\cpu_inst|ram_data_in[2]~1_combout  & (((\cpu_inst|ram_data_in[2]~3_combout ))))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|cpu_register_inst|Y [3]),
	.datac(\cpu_inst|cpu_register_inst|X [3]),
	.datad(\cpu_inst|ram_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[3]~14 .lut_mask = 16'hDDA0;
defparam \cpu_inst|ram_data_in[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \cpu_inst|ram_data_in[3]~15 (
// Equation(s):
// \cpu_inst|ram_data_in[3]~15_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & (\cpu_inst|ram_data_in[3]~14_combout )) # (!\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[3]~14_combout  & (\cpu_inst|cpu_register_inst|A [3])) # 
// (!\cpu_inst|ram_data_in[3]~14_combout  & ((!\cpu_inst|cpu_register_inst|SP [3])))))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|ram_data_in[3]~14_combout ),
	.datac(\cpu_inst|cpu_register_inst|A [3]),
	.datad(\cpu_inst|cpu_register_inst|SP [3]),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[3]~15 .lut_mask = 16'hC8D9;
defparam \cpu_inst|ram_data_in[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \cpu_inst|ram_data_in[3]~16 (
// Equation(s):
// \cpu_inst|ram_data_in[3]~16_combout  = (\cpu_inst|ram_data_in[4]~11_combout  & ((\cpu_inst|ram_data_in[3]~15_combout ) # ((\cpu_inst|ram_data_in[4]~12_combout  & \cpu_inst|alu_inst|Mux4~8_combout )))) # (!\cpu_inst|ram_data_in[4]~11_combout  & 
// (((\cpu_inst|ram_data_in[4]~12_combout  & \cpu_inst|alu_inst|Mux4~8_combout ))))

	.dataa(\cpu_inst|ram_data_in[4]~11_combout ),
	.datab(\cpu_inst|ram_data_in[3]~15_combout ),
	.datac(\cpu_inst|ram_data_in[4]~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux4~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[3]~16 .lut_mask = 16'hF888;
defparam \cpu_inst|ram_data_in[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \cpu_inst|opcode~2 (
// Equation(s):
// \cpu_inst|opcode~2_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~2 .lut_mask = 16'hA808;
defparam \cpu_inst|opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \cpu_inst|opcode[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[3] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr15~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr15~1_combout  = (\cpu_inst|opcode [3] & (!\cpu_inst|opcode [5] & !\cpu_inst|opcode [2]))

	.dataa(\cpu_inst|opcode [3]),
	.datab(gnd),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr15~1 .lut_mask = 16'h000A;
defparam \cpu_inst|decoder_inst|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr2~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr2~0_combout  = (\cpu_inst|opcode [2] & (\cpu_inst|opcode [0] & ((\cpu_inst|opcode [5]) # (\cpu_inst|opcode [1])))) # (!\cpu_inst|opcode [2] & (((\cpu_inst|opcode [1]) # (\cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr2~0 .lut_mask = 16'hFD50;
defparam \cpu_inst|decoder_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr2~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr2~1_combout  = (\cpu_inst|opcode [6] & (!\cpu_inst|decoder_inst|WideOr2~0_combout  & (!\cpu_inst|opcode [4] & !\cpu_inst|opcode [3])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|decoder_inst|WideOr2~0_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr2~1 .lut_mask = 16'h0002;
defparam \cpu_inst|decoder_inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr2~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr2~2_combout  = (\cpu_inst|opcode [6] & (!\cpu_inst|opcode [4] & (!\cpu_inst|opcode [1] & \cpu_inst|opcode [0]))) # (!\cpu_inst|opcode [6] & (\cpu_inst|opcode [4] & (\cpu_inst|opcode [1] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr2~2 .lut_mask = 16'h0240;
defparam \cpu_inst|decoder_inst|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr2~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr2~3_combout  = (\cpu_inst|opcode [7] & ((\cpu_inst|decoder_inst|WideOr2~1_combout ) # ((\cpu_inst|decoder_inst|WideOr15~1_combout  & \cpu_inst|decoder_inst|WideOr2~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr15~1_combout ),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr2~3 .lut_mask = 16'hC8C0;
defparam \cpu_inst|decoder_inst|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \cpu_inst|ram_data_in[0]~7 (
// Equation(s):
// \cpu_inst|ram_data_in[0]~7_combout  = (\cpu_inst|decoder_inst|WideOr2~3_combout  & (!\cpu_inst|Equal27~16_combout  & (!\cpu_inst|decoder_inst|WideOr3~5_combout  & !\cpu_inst|decoder_inst|WideOr4~7_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr2~3_combout ),
	.datab(\cpu_inst|Equal27~16_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~5_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr4~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[0]~7 .lut_mask = 16'h0002;
defparam \cpu_inst|ram_data_in[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \cpu_inst|ram_data_in[4]~12 (
// Equation(s):
// \cpu_inst|ram_data_in[4]~12_combout  = (\cpu_inst|w_ram~0_combout  & \cpu_inst|ram_data_in[0]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|ram_data_in[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[4]~12 .lut_mask = 16'hF000;
defparam \cpu_inst|ram_data_in[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \cpu_inst|ram_data_in[5]~20 (
// Equation(s):
// \cpu_inst|ram_data_in[5]~20_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[2]~3_combout  & (\cpu_inst|cpu_register_inst|Y [5])) # (!\cpu_inst|ram_data_in[2]~3_combout  & ((\cpu_inst|cpu_register_inst|X [5]))))) # 
// (!\cpu_inst|ram_data_in[2]~1_combout  & (((\cpu_inst|ram_data_in[2]~3_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|Y [5]),
	.datab(\cpu_inst|ram_data_in[2]~1_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [5]),
	.datad(\cpu_inst|ram_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[5]~20 .lut_mask = 16'hBBC0;
defparam \cpu_inst|ram_data_in[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \cpu_inst|ram_data_in[5]~21 (
// Equation(s):
// \cpu_inst|ram_data_in[5]~21_combout  = (\cpu_inst|ram_data_in[5]~20_combout  & (((\cpu_inst|cpu_register_inst|A [5]) # (\cpu_inst|ram_data_in[2]~1_combout )))) # (!\cpu_inst|ram_data_in[5]~20_combout  & (!\cpu_inst|cpu_register_inst|SP [5] & 
// ((!\cpu_inst|ram_data_in[2]~1_combout ))))

	.dataa(\cpu_inst|ram_data_in[5]~20_combout ),
	.datab(\cpu_inst|cpu_register_inst|SP [5]),
	.datac(\cpu_inst|cpu_register_inst|A [5]),
	.datad(\cpu_inst|ram_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[5]~21 .lut_mask = 16'hAAB1;
defparam \cpu_inst|ram_data_in[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \cpu_inst|ram_data_in[5]~22 (
// Equation(s):
// \cpu_inst|ram_data_in[5]~22_combout  = (\cpu_inst|Equal27~16_combout  & (\cpu_inst|ram_data_in[5]~21_combout  & \cpu_inst|w_ram~0_combout ))

	.dataa(\cpu_inst|Equal27~16_combout ),
	.datab(\cpu_inst|ram_data_in[5]~21_combout ),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[5]~22 .lut_mask = 16'h8080;
defparam \cpu_inst|ram_data_in[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \cpu_inst|ram_data_in[5]~23 (
// Equation(s):
// \cpu_inst|ram_data_in[5]~23_combout  = (\cpu_inst|ram_data_in[5]~22_combout ) # ((\cpu_inst|ram_data_in[4]~12_combout  & (!\cpu_inst|alu_inst|Mux1~12_combout  & \cpu_inst|alu_inst|Mux2~5_combout )))

	.dataa(\cpu_inst|ram_data_in[4]~12_combout ),
	.datab(\cpu_inst|ram_data_in[5]~22_combout ),
	.datac(\cpu_inst|alu_inst|Mux1~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[5]~23 .lut_mask = 16'hCECC;
defparam \cpu_inst|ram_data_in[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \cpu_inst|opcode~4 (
// Equation(s):
// \cpu_inst|opcode~4_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~4 .lut_mask = 16'hA808;
defparam \cpu_inst|opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \cpu_inst|opcode[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[5] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \cpu_inst|Equal27~6 (
// Equation(s):
// \cpu_inst|Equal27~6_combout  = (!\cpu_inst|opcode [0]) # (!\cpu_inst|opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|Equal27~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal27~6 .lut_mask = 16'h0FFF;
defparam \cpu_inst|Equal27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \cpu_inst|Equal27~3 (
// Equation(s):
// \cpu_inst|Equal27~3_combout  = (!\cpu_inst|opcode [6] & (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [4] & \cpu_inst|Equal27~6_combout )))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|Equal27~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal27~3 .lut_mask = 16'h0400;
defparam \cpu_inst|Equal27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \cpu_inst|Equal27~16 (
// Equation(s):
// \cpu_inst|Equal27~16_combout  = (!\cpu_inst|opcode [5] & (!\cpu_inst|opcode [3] & (\cpu_inst|opcode [2] & \cpu_inst|Equal27~3_combout )))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|Equal27~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal27~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal27~16 .lut_mask = 16'h1000;
defparam \cpu_inst|Equal27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \cpu_inst|ram_data_in[4]~11 (
// Equation(s):
// \cpu_inst|ram_data_in[4]~11_combout  = (\cpu_inst|Equal27~16_combout  & \cpu_inst|w_ram~0_combout )

	.dataa(\cpu_inst|Equal27~16_combout ),
	.datab(gnd),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[4]~11 .lut_mask = 16'hA0A0;
defparam \cpu_inst|ram_data_in[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \cpu_inst|ram_data_in[4]~9 (
// Equation(s):
// \cpu_inst|ram_data_in[4]~9_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & (!\cpu_inst|ram_data_in[2]~3_combout  & (\cpu_inst|cpu_register_inst|X [4]))) # (!\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[2]~3_combout ) # 
// ((!\cpu_inst|cpu_register_inst|SP [4]))))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|ram_data_in[2]~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [4]),
	.datad(\cpu_inst|cpu_register_inst|SP [4]),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[4]~9 .lut_mask = 16'h6475;
defparam \cpu_inst|ram_data_in[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \cpu_inst|ram_data_in[4]~10 (
// Equation(s):
// \cpu_inst|ram_data_in[4]~10_combout  = (\cpu_inst|ram_data_in[4]~9_combout  & (((\cpu_inst|cpu_register_inst|A [4]) # (!\cpu_inst|ram_data_in[2]~3_combout )))) # (!\cpu_inst|ram_data_in[4]~9_combout  & (\cpu_inst|cpu_register_inst|Y [4] & 
// ((\cpu_inst|ram_data_in[2]~3_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|Y [4]),
	.datab(\cpu_inst|ram_data_in[4]~9_combout ),
	.datac(\cpu_inst|cpu_register_inst|A [4]),
	.datad(\cpu_inst|ram_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[4]~10 .lut_mask = 16'hE2CC;
defparam \cpu_inst|ram_data_in[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \cpu_inst|ram_data_in[4]~13 (
// Equation(s):
// \cpu_inst|ram_data_in[4]~13_combout  = (\cpu_inst|ram_data_in[4]~11_combout  & ((\cpu_inst|ram_data_in[4]~10_combout ) # ((\cpu_inst|ram_data_in[4]~12_combout  & \cpu_inst|alu_inst|Mux3~25_combout )))) # (!\cpu_inst|ram_data_in[4]~11_combout  & 
// (((\cpu_inst|ram_data_in[4]~12_combout  & \cpu_inst|alu_inst|Mux3~25_combout ))))

	.dataa(\cpu_inst|ram_data_in[4]~11_combout ),
	.datab(\cpu_inst|ram_data_in[4]~10_combout ),
	.datac(\cpu_inst|ram_data_in[4]~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~25_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[4]~13 .lut_mask = 16'hF888;
defparam \cpu_inst|ram_data_in[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \cpu_inst|opcode~0 (
// Equation(s):
// \cpu_inst|opcode~0_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~0 .lut_mask = 16'hA820;
defparam \cpu_inst|opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \cpu_inst|opcode[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[4] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \cpu_inst|Equal1~3 (
// Equation(s):
// \cpu_inst|Equal1~3_combout  = (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [3] & \cpu_inst|opcode [1])))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal1~3 .lut_mask = 16'h0400;
defparam \cpu_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \cpu_inst|Equal1~15 (
// Equation(s):
// \cpu_inst|Equal1~15_combout  = (\cpu_inst|Equal1~3_combout  & (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [2] & \cpu_inst|opcode [6])))

	.dataa(\cpu_inst|Equal1~3_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|Equal1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal1~15 .lut_mask = 16'h2000;
defparam \cpu_inst|Equal1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \cpu_inst|alu_reg1[0]~19 (
// Equation(s):
// \cpu_inst|alu_reg1[0]~19_combout  = (\cpu_inst|cpu_register_inst|A [0] & ((!\cpu_inst|always1~1_combout ) # (!\cpu_inst|decoder_inst|WideOr6~13_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr6~13_combout ),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [0]),
	.datad(\cpu_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[0]~19 .lut_mask = 16'h50F0;
defparam \cpu_inst|alu_reg1[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \cpu_inst|alu_reg1[0]~20 (
// Equation(s):
// \cpu_inst|alu_reg1[0]~20_combout  = (\cpu_inst|alu_reg1[2]~17_combout  & (((\cpu_inst|alu_reg1[2]~15_combout ) # (\cpu_inst|cpu_register_inst|Y [0])))) # (!\cpu_inst|alu_reg1[2]~17_combout  & (\cpu_inst|alu_reg1[0]~19_combout ))

	.dataa(\cpu_inst|alu_reg1[2]~17_combout ),
	.datab(\cpu_inst|alu_reg1[0]~19_combout ),
	.datac(\cpu_inst|alu_reg1[2]~15_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[0]~20 .lut_mask = 16'hEEE4;
defparam \cpu_inst|alu_reg1[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \cpu_inst|alu_reg1[0]~21 (
// Equation(s):
// \cpu_inst|alu_reg1[0]~21_combout  = (\cpu_inst|alu_reg1[2]~18_combout  & ((\cpu_inst|alu_reg1[0]~20_combout  & (\cpu_inst|cpu_register_inst|X [0])) # (!\cpu_inst|alu_reg1[0]~20_combout  & ((!\cpu_inst|cpu_register_inst|SP [0]))))) # 
// (!\cpu_inst|alu_reg1[2]~18_combout  & (((\cpu_inst|alu_reg1[0]~20_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|X [0]),
	.datab(\cpu_inst|alu_reg1[2]~18_combout ),
	.datac(\cpu_inst|alu_reg1[0]~20_combout ),
	.datad(\cpu_inst|cpu_register_inst|SP [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[0]~21 .lut_mask = 16'hB0BC;
defparam \cpu_inst|alu_reg1[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \cpu_inst|alu_reg1[0]~22 (
// Equation(s):
// \cpu_inst|alu_reg1[0]~22_combout  = (\cpu_inst|Equal1~15_combout  & (\cpu_inst|operand_val [0])) # (!\cpu_inst|Equal1~15_combout  & ((\cpu_inst|alu_reg1[0]~21_combout )))

	.dataa(\cpu_inst|Equal1~15_combout ),
	.datab(\cpu_inst|operand_val [0]),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg1[0]~21_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[0]~22 .lut_mask = 16'hDD88;
defparam \cpu_inst|alu_reg1[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~24 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~24_combout  = (\cpu_inst|alu_reg1[0]~22_combout  & (((\cpu_inst|opcode [4]) # (\cpu_inst|alu_reg2[0]~20_combout )) # (!\cpu_inst|decoder_inst|WideOr16~5_combout ))) # (!\cpu_inst|alu_reg1[0]~22_combout  & 
// (\cpu_inst|alu_reg2[0]~20_combout  & ((\cpu_inst|opcode [4]) # (!\cpu_inst|decoder_inst|WideOr16~5_combout ))))

	.dataa(\cpu_inst|alu_reg1[0]~22_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|alu_reg2[0]~20_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~24 .lut_mask = 16'hFBA2;
defparam \cpu_inst|alu_inst|Mux3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~23 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~23_combout  = (\cpu_inst|decoder_inst|WideOr16~5_combout  & ((\cpu_inst|opcode [4] & ((\cpu_inst|alu_inst|Add2~2_combout ))) # (!\cpu_inst|opcode [4] & (\cpu_inst|alu_inst|Add0~2_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr16~5_combout  & (((\cpu_inst|alu_inst|Add2~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|alu_inst|Add0~2_combout ),
	.datad(\cpu_inst|alu_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~23 .lut_mask = 16'hFD20;
defparam \cpu_inst|alu_inst|Mux3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~2_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|decoder_inst|WideOr14~5_combout ) # (\cpu_inst|alu_inst|Mux3~23_combout )))) # (!\cpu_inst|decoder_inst|WideOr15~7_combout  & 
// (\cpu_inst|alu_inst|Mux3~24_combout  & (!\cpu_inst|decoder_inst|WideOr14~5_combout )))

	.dataa(\cpu_inst|alu_inst|Mux3~24_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~23_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~2 .lut_mask = 16'hCEC2;
defparam \cpu_inst|alu_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~22 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~22_combout  = (!\cpu_inst|opcode [4] & (\cpu_inst|decoder_inst|WideOr16~5_combout  & \cpu_inst|alu_inst|Add5~0_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datad(\cpu_inst|alu_inst|Add5~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~22 .lut_mask = 16'h3000;
defparam \cpu_inst|alu_inst|Mux3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~14 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~14_combout  = (\cpu_inst|decoder_inst|WideOr16~6_combout  & (\cpu_inst|alu_reg2[0]~20_combout  $ ((\cpu_inst|alu_reg1[0]~22_combout )))) # (!\cpu_inst|decoder_inst|WideOr16~6_combout  & (((\cpu_inst|alu_inst|Add4~0_combout ))))

	.dataa(\cpu_inst|alu_reg2[0]~20_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr16~6_combout ),
	.datac(\cpu_inst|alu_reg1[0]~22_combout ),
	.datad(\cpu_inst|alu_inst|Add4~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~14 .lut_mask = 16'h7B48;
defparam \cpu_inst|alu_inst|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~3 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~3_combout  = (\cpu_inst|alu_inst|Mux7~2_combout  & (((\cpu_inst|alu_inst|Mux3~14_combout ) # (!\cpu_inst|decoder_inst|WideOr14~5_combout )))) # (!\cpu_inst|alu_inst|Mux7~2_combout  & (\cpu_inst|alu_inst|Mux3~22_combout  & 
// (\cpu_inst|decoder_inst|WideOr14~5_combout )))

	.dataa(\cpu_inst|alu_inst|Mux7~2_combout ),
	.datab(\cpu_inst|alu_inst|Mux3~22_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~3 .lut_mask = 16'hEA4A;
defparam \cpu_inst|alu_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~4 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~4_combout  = (\cpu_inst|decoder_inst|WideOr15~7_combout  & (((\cpu_inst|alu_cin~10_combout ) # (\cpu_inst|cpu_register_inst|PS [0])))) # (!\cpu_inst|decoder_inst|WideOr15~7_combout  & (\cpu_inst|alu_reg2[0]~20_combout ))

	.dataa(\cpu_inst|decoder_inst|WideOr15~7_combout ),
	.datab(\cpu_inst|alu_reg2[0]~20_combout ),
	.datac(\cpu_inst|alu_cin~10_combout ),
	.datad(\cpu_inst|cpu_register_inst|PS [0]),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~4 .lut_mask = 16'hEEE4;
defparam \cpu_inst|alu_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~6 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~6_combout  = (\cpu_inst|opcode [4] & (\cpu_inst|alu_inst|Mux7~4_combout )) # (!\cpu_inst|opcode [4] & ((\cpu_inst|decoder_inst|WideOr16~5_combout  & ((\cpu_inst|alu_reg1[1]~25_combout ))) # 
// (!\cpu_inst|decoder_inst|WideOr16~5_combout  & (\cpu_inst|alu_inst|Mux7~4_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux7~4_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|decoder_inst|WideOr16~5_combout ),
	.datad(\cpu_inst|alu_reg1[1]~25_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~6 .lut_mask = 16'hBA8A;
defparam \cpu_inst|alu_inst|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~5 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~5_combout  = (\cpu_inst|alu_inst|Selector0~9_combout  & (\cpu_inst|alu_inst|Mux7~3_combout )) # (!\cpu_inst|alu_inst|Selector0~9_combout  & (((!\cpu_inst|decoder_inst|WideOr14~5_combout  & \cpu_inst|alu_inst|Mux7~6_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux7~3_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr14~5_combout ),
	.datac(\cpu_inst|alu_inst|Selector0~9_combout ),
	.datad(\cpu_inst|alu_inst|Mux7~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~5 .lut_mask = 16'hA3A0;
defparam \cpu_inst|alu_inst|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \cpu_inst|ram_data_in[0]~4 (
// Equation(s):
// \cpu_inst|ram_data_in[0]~4_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & (((\cpu_inst|cpu_register_inst|X [0] & !\cpu_inst|ram_data_in[2]~3_combout )))) # (!\cpu_inst|ram_data_in[2]~1_combout  & (((\cpu_inst|ram_data_in[2]~3_combout )) # 
// (!\cpu_inst|cpu_register_inst|SP [0])))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|cpu_register_inst|SP [0]),
	.datac(\cpu_inst|cpu_register_inst|X [0]),
	.datad(\cpu_inst|ram_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[0]~4 .lut_mask = 16'h55B1;
defparam \cpu_inst|ram_data_in[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \cpu_inst|ram_data_in[0]~5 (
// Equation(s):
// \cpu_inst|ram_data_in[0]~5_combout  = (\cpu_inst|ram_data_in[0]~4_combout  & (((\cpu_inst|cpu_register_inst|A [0]) # (!\cpu_inst|ram_data_in[2]~3_combout )))) # (!\cpu_inst|ram_data_in[0]~4_combout  & (\cpu_inst|cpu_register_inst|Y [0] & 
// ((\cpu_inst|ram_data_in[2]~3_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|Y [0]),
	.datab(\cpu_inst|ram_data_in[0]~4_combout ),
	.datac(\cpu_inst|cpu_register_inst|A [0]),
	.datad(\cpu_inst|ram_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[0]~5 .lut_mask = 16'hE2CC;
defparam \cpu_inst|ram_data_in[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \cpu_inst|ram_data_in[0]~6 (
// Equation(s):
// \cpu_inst|ram_data_in[0]~6_combout  = (\cpu_inst|ram_data_in[0]~5_combout  & \cpu_inst|Equal27~16_combout )

	.dataa(gnd),
	.datab(\cpu_inst|ram_data_in[0]~5_combout ),
	.datac(\cpu_inst|Equal27~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[0]~6 .lut_mask = 16'hC0C0;
defparam \cpu_inst|ram_data_in[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \cpu_inst|ram_data_in[0]~8 (
// Equation(s):
// \cpu_inst|ram_data_in[0]~8_combout  = (\cpu_inst|w_ram~0_combout  & ((\cpu_inst|ram_data_in[0]~6_combout ) # ((\cpu_inst|alu_inst|Mux7~5_combout  & \cpu_inst|ram_data_in[0]~7_combout ))))

	.dataa(\cpu_inst|alu_inst|Mux7~5_combout ),
	.datab(\cpu_inst|ram_data_in[0]~7_combout ),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|ram_data_in[0]~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[0]~8 .lut_mask = 16'hF080;
defparam \cpu_inst|ram_data_in[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[0]~8_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[0]~8_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005041;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 16'hAACC;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \cpu_inst|ram_data_in[1]~17 (
// Equation(s):
// \cpu_inst|ram_data_in[1]~17_combout  = (\cpu_inst|ram_data_in[2]~3_combout  & (((\cpu_inst|cpu_register_inst|Y [1]) # (!\cpu_inst|ram_data_in[2]~1_combout )))) # (!\cpu_inst|ram_data_in[2]~3_combout  & (\cpu_inst|cpu_register_inst|X [1] & 
// ((\cpu_inst|ram_data_in[2]~1_combout ))))

	.dataa(\cpu_inst|ram_data_in[2]~3_combout ),
	.datab(\cpu_inst|cpu_register_inst|X [1]),
	.datac(\cpu_inst|cpu_register_inst|Y [1]),
	.datad(\cpu_inst|ram_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[1]~17 .lut_mask = 16'hE4AA;
defparam \cpu_inst|ram_data_in[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \cpu_inst|ram_data_in[1]~18 (
// Equation(s):
// \cpu_inst|ram_data_in[1]~18_combout  = (\cpu_inst|ram_data_in[2]~1_combout  & (((\cpu_inst|ram_data_in[1]~17_combout )))) # (!\cpu_inst|ram_data_in[2]~1_combout  & ((\cpu_inst|ram_data_in[1]~17_combout  & ((\cpu_inst|cpu_register_inst|A [1]))) # 
// (!\cpu_inst|ram_data_in[1]~17_combout  & (\cpu_inst|cpu_register_inst|SP [1]))))

	.dataa(\cpu_inst|ram_data_in[2]~1_combout ),
	.datab(\cpu_inst|cpu_register_inst|SP [1]),
	.datac(\cpu_inst|cpu_register_inst|A [1]),
	.datad(\cpu_inst|ram_data_in[1]~17_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[1]~18 .lut_mask = 16'hFA44;
defparam \cpu_inst|ram_data_in[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \cpu_inst|ram_data_in[1]~19 (
// Equation(s):
// \cpu_inst|ram_data_in[1]~19_combout  = (\cpu_inst|ram_data_in[4]~11_combout  & ((\cpu_inst|ram_data_in[1]~18_combout ) # ((\cpu_inst|ram_data_in[4]~12_combout  & \cpu_inst|alu_inst|Mux6~8_combout )))) # (!\cpu_inst|ram_data_in[4]~11_combout  & 
// (((\cpu_inst|ram_data_in[4]~12_combout  & \cpu_inst|alu_inst|Mux6~8_combout ))))

	.dataa(\cpu_inst|ram_data_in[4]~11_combout ),
	.datab(\cpu_inst|ram_data_in[1]~18_combout ),
	.datac(\cpu_inst|ram_data_in[4]~12_combout ),
	.datad(\cpu_inst|alu_inst|Mux6~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[1]~19 .lut_mask = 16'hF888;
defparam \cpu_inst|ram_data_in[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [1]),
	.ena1(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[1]~19_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|eq_node [0]),
	.ena1(!\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[1]~19_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~2_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_83l1:auto_generated|altsyncram_cdb2:altsyncram1|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015156;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hDD88;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h7250;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hDD88;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hF404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h0B0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h8880;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hFFCE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41 (
	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40 ),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41 .lut_mask = 16'h5A5A;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout  = (\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .lut_mask = 16'h8080;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \cpu_inst|opcode~6 (
// Equation(s):
// \cpu_inst|opcode~6_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout )))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~6 .lut_mask = 16'hAC00;
defparam \cpu_inst|opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \cpu_inst|opcode[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[0] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~1_combout  = (\cpu_inst|opcode [0]) # ((!\cpu_inst|opcode [4] & ((\cpu_inst|opcode [6]) # (\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~1 .lut_mask = 16'hFF32;
defparam \cpu_inst|decoder_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~2_combout  = (\cpu_inst|decoder_inst|WideOr1~1_combout  & (((\cpu_inst|opcode [7])))) # (!\cpu_inst|decoder_inst|WideOr1~1_combout  & ((\cpu_inst|opcode [2] & (\cpu_inst|opcode [7] & !\cpu_inst|opcode [4])) # 
// (!\cpu_inst|opcode [2] & ((\cpu_inst|opcode [4])))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~2 .lut_mask = 16'hCC58;
defparam \cpu_inst|decoder_inst|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~3_combout  = (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [2] & ((!\cpu_inst|opcode [6]) # (!\cpu_inst|opcode [5]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~3 .lut_mask = 16'h1030;
defparam \cpu_inst|decoder_inst|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~4_combout  = (\cpu_inst|opcode [0] & ((\cpu_inst|decoder_inst|WideOr1~2_combout  & (\cpu_inst|decoder_inst|WideOr1~3_combout )) # (!\cpu_inst|decoder_inst|WideOr1~2_combout  & ((\cpu_inst|decoder_inst|WideOr1~0_combout ))))) 
// # (!\cpu_inst|opcode [0] & (\cpu_inst|decoder_inst|WideOr1~2_combout ))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|decoder_inst|WideOr1~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~4 .lut_mask = 16'hE6C4;
defparam \cpu_inst|decoder_inst|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~5_combout  = (!\cpu_inst|opcode [6] & ((\cpu_inst|opcode [1] & (\cpu_inst|opcode [5])) # (!\cpu_inst|opcode [1] & (!\cpu_inst|opcode [5] & \cpu_inst|opcode [7]))))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~5 .lut_mask = 16'h0908;
defparam \cpu_inst|decoder_inst|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~6_combout  = (\cpu_inst|opcode [0] & (((\cpu_inst|decoder_inst|WideOr1~5_combout )))) # (!\cpu_inst|opcode [0] & (\cpu_inst|decoder_inst|WideOr18~1_combout  & ((\cpu_inst|opcode [2]) # 
// (\cpu_inst|decoder_inst|WideOr1~5_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr18~1_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|decoder_inst|WideOr1~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~6 .lut_mask = 16'hEE20;
defparam \cpu_inst|decoder_inst|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~7_combout  = (\cpu_inst|decoder_inst|WideOr1~6_combout  & (((!\cpu_inst|opcode [0] & \cpu_inst|opcode [1])))) # (!\cpu_inst|decoder_inst|WideOr1~6_combout  & (\cpu_inst|decoder_inst|WideOr6~4_combout  & (\cpu_inst|opcode [0] 
// & !\cpu_inst|opcode [1])))

	.dataa(\cpu_inst|decoder_inst|WideOr1~6_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr6~4_combout ),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~7 .lut_mask = 16'h0A40;
defparam \cpu_inst|decoder_inst|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~8 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~8_combout  = (\cpu_inst|decoder_inst|WideOr1~4_combout  & ((\cpu_inst|decoder_inst|WideOr7~0_combout ) # ((\cpu_inst|decoder_inst|WideOr1~7_combout  & !\cpu_inst|opcode [4])))) # (!\cpu_inst|decoder_inst|WideOr1~4_combout  & 
// (\cpu_inst|decoder_inst|WideOr1~7_combout  & (!\cpu_inst|opcode [4])))

	.dataa(\cpu_inst|decoder_inst|WideOr1~4_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr1~7_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~8 .lut_mask = 16'hAE0C;
defparam \cpu_inst|decoder_inst|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \cpu_inst|Equal17~0 (
// Equation(s):
// \cpu_inst|Equal17~0_combout  = (\cpu_inst|decoder_inst|WideOr0~9_combout ) # (\cpu_inst|decoder_inst|WideOr1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal17~0 .lut_mask = 16'hFFF0;
defparam \cpu_inst|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \cpu_inst|current_stage~15 (
// Equation(s):
// \cpu_inst|current_stage~15_combout  = (\cpu_inst|current_stage~14_combout  & (\cpu_inst|current_stage.DECODE~q  & (!\cpu_inst|Equal17~0_combout ))) # (!\cpu_inst|current_stage~14_combout  & (((\cpu_inst|current_stage~12_combout ))))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(\cpu_inst|Equal17~0_combout ),
	.datac(\cpu_inst|current_stage~12_combout ),
	.datad(\cpu_inst|current_stage~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~15 .lut_mask = 16'h22F0;
defparam \cpu_inst|current_stage~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \cpu_inst|current_stage.EXECUTE (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_stage~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.EXECUTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.EXECUTE .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.EXECUTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \cpu_inst|current_stage~9 (
// Equation(s):
// \cpu_inst|current_stage~9_combout  = (\reset_n~input_o  & \cpu_inst|current_stage.EXECUTE~q )

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\cpu_inst|current_stage.EXECUTE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~9 .lut_mask = 16'hA0A0;
defparam \cpu_inst|current_stage~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \cpu_inst|current_stage.WRITEBACK~feeder (
// Equation(s):
// \cpu_inst|current_stage.WRITEBACK~feeder_combout  = \cpu_inst|current_stage~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|current_stage~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage.WRITEBACK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage.WRITEBACK~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|current_stage.WRITEBACK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \cpu_inst|current_stage.WRITEBACK (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_stage.WRITEBACK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.WRITEBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.WRITEBACK .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.WRITEBACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \cpu_inst|current_stage~11 (
// Equation(s):
// \cpu_inst|current_stage~11_combout  = (\reset_n~input_o  & (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|current_stage.FETCH~q ) # (\cpu_inst|current_sub.SUB_CAPTURE~q ))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|current_stage.FETCH~q ),
	.datad(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~11 .lut_mask = 16'h2220;
defparam \cpu_inst|current_stage~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \cpu_inst|current_stage.FETCH (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_stage~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.FETCH .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.FETCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \cpu_inst|Selector32~0 (
// Equation(s):
// \cpu_inst|Selector32~0_combout  = (!\cpu_inst|current_sub.SUB_CAPTURE~q  & ((\cpu_inst|current_stage.READ~q ) # (!\cpu_inst|current_stage.FETCH~q )))

	.dataa(gnd),
	.datab(\cpu_inst|current_stage.FETCH~q ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector32~0 .lut_mask = 16'h00F3;
defparam \cpu_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \cpu_inst|opcode~5 (
// Equation(s):
// \cpu_inst|opcode~5_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datac(\reset_n~input_o ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\cpu_inst|opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~5 .lut_mask = 16'hA0C0;
defparam \cpu_inst|opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \cpu_inst|opcode[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[7] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr18~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr18~1_combout  = (\cpu_inst|opcode [7] & !\cpu_inst|opcode [3])

	.dataa(gnd),
	.datab(\cpu_inst|opcode [7]),
	.datac(gnd),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr18~1 .lut_mask = 16'h00CC;
defparam \cpu_inst|decoder_inst|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \cpu_inst|w_ram~0 (
// Equation(s):
// \cpu_inst|w_ram~0_combout  = (\cpu_inst|decoder_inst|WideOr18~1_combout  & (\cpu_inst|current_stage.WRITEBACK~q  & (!\cpu_inst|decoder_inst|WideOr18~2_combout  & \cpu_inst|decoder_inst|WideOr18~0_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr18~1_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|decoder_inst|WideOr18~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|w_ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|w_ram~0 .lut_mask = 16'h0800;
defparam \cpu_inst|w_ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \cpu_inst|Selector19~0 (
// Equation(s):
// \cpu_inst|Selector19~0_combout  = (\cpu_inst|w_ram~0_combout  & ((\cpu_inst|decoder_inst|WideOr11~5_combout ) # (!\cpu_inst|decoder_inst|WideOr10~3_combout )))

	.dataa(\cpu_inst|w_ram~0_combout ),
	.datab(gnd),
	.datac(\cpu_inst|decoder_inst|WideOr10~3_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~0 .lut_mask = 16'hAA0A;
defparam \cpu_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \cpu_inst|operand_hi[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[5] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \cpu_inst|Add16~24 (
// Equation(s):
// \cpu_inst|Add16~24_combout  = (\cpu_inst|cpu_register_inst|PC [13] & (\cpu_inst|Add16~23  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [13] & (!\cpu_inst|Add16~23  & VCC))
// \cpu_inst|Add16~25  = CARRY((\cpu_inst|cpu_register_inst|PC [13] & !\cpu_inst|Add16~23 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~23 ),
	.combout(\cpu_inst|Add16~24_combout ),
	.cout(\cpu_inst|Add16~25 ));
// synopsys translate_off
defparam \cpu_inst|Add16~24 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add16~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \cpu_inst|Add17~26 (
// Equation(s):
// \cpu_inst|Add17~26_combout  = (\cpu_inst|cpu_register_inst|PC [13] & (!\cpu_inst|Add17~25 )) # (!\cpu_inst|cpu_register_inst|PC [13] & ((\cpu_inst|Add17~25 ) # (GND)))
// \cpu_inst|Add17~27  = CARRY((!\cpu_inst|Add17~25 ) # (!\cpu_inst|cpu_register_inst|PC [13]))

	.dataa(\cpu_inst|cpu_register_inst|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~25 ),
	.combout(\cpu_inst|Add17~26_combout ),
	.cout(\cpu_inst|Add17~27 ));
// synopsys translate_off
defparam \cpu_inst|Add17~26 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add17~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \cpu_inst|Add13~26 (
// Equation(s):
// \cpu_inst|Add13~26_combout  = (\cpu_inst|cpu_register_inst|PC [13] & ((\cpu_inst|Add0~14_combout  & (\cpu_inst|Add13~25  & VCC)) # (!\cpu_inst|Add0~14_combout  & (!\cpu_inst|Add13~25 )))) # (!\cpu_inst|cpu_register_inst|PC [13] & 
// ((\cpu_inst|Add0~14_combout  & (!\cpu_inst|Add13~25 )) # (!\cpu_inst|Add0~14_combout  & ((\cpu_inst|Add13~25 ) # (GND)))))
// \cpu_inst|Add13~27  = CARRY((\cpu_inst|cpu_register_inst|PC [13] & (!\cpu_inst|Add0~14_combout  & !\cpu_inst|Add13~25 )) # (!\cpu_inst|cpu_register_inst|PC [13] & ((!\cpu_inst|Add13~25 ) # (!\cpu_inst|Add0~14_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [13]),
	.datab(\cpu_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~25 ),
	.combout(\cpu_inst|Add13~26_combout ),
	.cout(\cpu_inst|Add13~27 ));
// synopsys translate_off
defparam \cpu_inst|Add13~26 .lut_mask = 16'h9617;
defparam \cpu_inst|Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \cpu_inst|pc_in_reg~62 (
// Equation(s):
// \cpu_inst|pc_in_reg~62_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~0_combout  & 
// (\cpu_inst|Add15~26_combout )) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|Add13~26_combout )))))

	.dataa(\cpu_inst|Add15~26_combout ),
	.datab(\cpu_inst|Add13~26_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~62 .lut_mask = 16'hFA0C;
defparam \cpu_inst|pc_in_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \cpu_inst|pc_in_reg~63 (
// Equation(s):
// \cpu_inst|pc_in_reg~63_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|pc_in_reg~62_combout  & (\cpu_inst|Add16~24_combout )) # (!\cpu_inst|pc_in_reg~62_combout  & ((\cpu_inst|Add17~26_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|pc_in_reg~62_combout ))))

	.dataa(\cpu_inst|Add16~24_combout ),
	.datab(\cpu_inst|Add17~26_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|pc_in_reg~62_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~63 .lut_mask = 16'hAFC0;
defparam \cpu_inst|pc_in_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \cpu_inst|pc_in_reg~85 (
// Equation(s):
// \cpu_inst|pc_in_reg~85_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal36~11_combout  & (\cpu_inst|operand_hi [5])) # (!\cpu_inst|Equal36~11_combout  & ((\cpu_inst|pc_in_reg~63_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (((\cpu_inst|pc_in_reg~63_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datab(\cpu_inst|operand_hi [5]),
	.datac(\cpu_inst|Equal36~11_combout ),
	.datad(\cpu_inst|pc_in_reg~63_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~85 .lut_mask = 16'hDF80;
defparam \cpu_inst|pc_in_reg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \cpu_inst|cpu_register_inst|PC[13] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~85_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[13] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \cpu_inst|Add15~26 (
// Equation(s):
// \cpu_inst|Add15~26_combout  = (\cpu_inst|cpu_register_inst|PC [13] & (!\cpu_inst|Add15~25 )) # (!\cpu_inst|cpu_register_inst|PC [13] & ((\cpu_inst|Add15~25 ) # (GND)))
// \cpu_inst|Add15~27  = CARRY((!\cpu_inst|Add15~25 ) # (!\cpu_inst|cpu_register_inst|PC [13]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~25 ),
	.combout(\cpu_inst|Add15~26_combout ),
	.cout(\cpu_inst|Add15~27 ));
// synopsys translate_off
defparam \cpu_inst|Add15~26 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add15~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \cpu_inst|Add3~26 (
// Equation(s):
// \cpu_inst|Add3~26_combout  = \cpu_inst|temp_pc [13] $ (\cpu_inst|Add3~25 )

	.dataa(\cpu_inst|temp_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|Add3~25 ),
	.combout(\cpu_inst|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~26 .lut_mask = 16'h5A5A;
defparam \cpu_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \cpu_inst|Add3~28 (
// Equation(s):
// \cpu_inst|Add3~28_combout  = (\cpu_inst|temp_pc~0_combout  & ((\cpu_inst|Add3~26_combout ))) # (!\cpu_inst|temp_pc~0_combout  & (\cpu_inst|Add15~26_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc~0_combout ),
	.datac(\cpu_inst|Add15~26_combout ),
	.datad(\cpu_inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add3~28 .lut_mask = 16'hFC30;
defparam \cpu_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \cpu_inst|temp_pc[13] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[13] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \cpu_inst|Selector18~2 (
// Equation(s):
// \cpu_inst|Selector18~2_combout  = (\cpu_inst|temp_pc [13] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|Selector18~1_combout  & \cpu_inst|operand_hi [5])))) # (!\cpu_inst|temp_pc [13] & (\cpu_inst|Selector18~1_combout  & ((\cpu_inst|operand_hi 
// [5]))))

	.dataa(\cpu_inst|temp_pc [13]),
	.datab(\cpu_inst|Selector18~1_combout ),
	.datac(\cpu_inst|Selector18~0_combout ),
	.datad(\cpu_inst|operand_hi [5]),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~2 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \cpu_inst|Selector18~4 (
// Equation(s):
// \cpu_inst|Selector18~4_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector18~2_combout ) # ((\cpu_inst|Selector18~3_combout  & \cpu_inst|cpu_register_inst|PC [13])))) # (!\cpu_inst|current_stage.READ~q  & (((\cpu_inst|Selector18~3_combout  
// & \cpu_inst|cpu_register_inst|PC [13]))))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|Selector18~2_combout ),
	.datac(\cpu_inst|Selector18~3_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC [13]),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~4 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \cpu_inst|Selector18~5 (
// Equation(s):
// \cpu_inst|Selector18~5_combout  = (\cpu_inst|Selector19~0_combout  & ((\cpu_inst|operand_hi [5]) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector18~4_combout )))) # (!\cpu_inst|Selector19~0_combout  & (!\cpu_inst|current_stage.WRITEBACK~q  & 
// (\cpu_inst|Selector18~4_combout )))

	.dataa(\cpu_inst|Selector19~0_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|Selector18~4_combout ),
	.datad(\cpu_inst|operand_hi [5]),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~5 .lut_mask = 16'hBA30;
defparam \cpu_inst|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout  = \cpu_inst|Selector18~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|Selector32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \cpu_inst|opcode~3 (
// Equation(s):
// \cpu_inst|opcode~3_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~3 .lut_mask = 16'hA280;
defparam \cpu_inst|opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \cpu_inst|opcode[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[1] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~6 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~6_combout  = (!\cpu_inst|opcode [0] & ((\cpu_inst|opcode [2]) # ((\cpu_inst|opcode [5] & !\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~6 .lut_mask = 16'h0A0E;
defparam \cpu_inst|decoder_inst|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~7 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~7_combout  = (\cpu_inst|decoder_inst|WideOr0~6_combout  & (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [7] & \cpu_inst|opcode [1])))

	.dataa(\cpu_inst|decoder_inst|WideOr0~6_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~7 .lut_mask = 16'h2000;
defparam \cpu_inst|decoder_inst|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~8 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~8_combout  = (\cpu_inst|decoder_inst|WideOr0~7_combout ) # ((!\cpu_inst|opcode [1] & (\cpu_inst|opcode [4] & \cpu_inst|decoder_inst|WideOr8~4_combout )))

	.dataa(\cpu_inst|opcode [1]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|decoder_inst|WideOr8~4_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~8 .lut_mask = 16'hFF40;
defparam \cpu_inst|decoder_inst|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~4_combout  = (!\cpu_inst|opcode [2] & (\cpu_inst|opcode [0] & ((\cpu_inst|opcode [5]) # (\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~4 .lut_mask = 16'h5040;
defparam \cpu_inst|decoder_inst|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~0_combout  = (\cpu_inst|opcode [2] & (((!\cpu_inst|opcode [6]) # (!\cpu_inst|opcode [0])) # (!\cpu_inst|opcode [5]))) # (!\cpu_inst|opcode [2] & (!\cpu_inst|opcode [0] & ((\cpu_inst|opcode [5]) # (\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~0 .lut_mask = 16'h2FAE;
defparam \cpu_inst|decoder_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~1_combout  = (\cpu_inst|opcode [2] & (!\cpu_inst|opcode [5] & (!\cpu_inst|opcode [0] & \cpu_inst|opcode [6]))) # (!\cpu_inst|opcode [2] & (((\cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~1 .lut_mask = 16'h5250;
defparam \cpu_inst|decoder_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~2_combout  = (\cpu_inst|opcode [2] & (!\cpu_inst|opcode [5] & \cpu_inst|opcode [0]))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~2 .lut_mask = 16'h2020;
defparam \cpu_inst|decoder_inst|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~3_combout  = (\cpu_inst|opcode [3] & ((\cpu_inst|decoder_inst|WideOr0~1_combout ) # ((\cpu_inst|opcode [7])))) # (!\cpu_inst|opcode [3] & (((!\cpu_inst|opcode [7] & \cpu_inst|decoder_inst|WideOr0~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr0~1_combout ),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~3 .lut_mask = 16'hCBC8;
defparam \cpu_inst|decoder_inst|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~5_combout  = (\cpu_inst|opcode [7] & ((\cpu_inst|decoder_inst|WideOr0~3_combout  & (\cpu_inst|decoder_inst|WideOr0~4_combout )) # (!\cpu_inst|decoder_inst|WideOr0~3_combout  & ((\cpu_inst|decoder_inst|WideOr0~0_combout ))))) 
// # (!\cpu_inst|opcode [7] & (((\cpu_inst|decoder_inst|WideOr0~3_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr0~0_combout ),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~5 .lut_mask = 16'hAFC0;
defparam \cpu_inst|decoder_inst|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~9 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~9_combout  = (\cpu_inst|decoder_inst|WideOr0~8_combout  & (((\cpu_inst|decoder_inst|WideOr0~5_combout  & \cpu_inst|decoder_inst|WideOr7~1_combout )) # (!\cpu_inst|opcode [3]))) # (!\cpu_inst|decoder_inst|WideOr0~8_combout  & 
// (\cpu_inst|decoder_inst|WideOr0~5_combout  & ((\cpu_inst|decoder_inst|WideOr7~1_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr0~8_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr0~5_combout ),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|decoder_inst|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~9 .lut_mask = 16'hCE0A;
defparam \cpu_inst|decoder_inst|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \cpu_inst|pc_in_reg~46 (
// Equation(s):
// \cpu_inst|pc_in_reg~46_combout  = (\cpu_inst|decoder_inst|WideOr0~9_combout  & ((\cpu_inst|decoder_inst|WideOr1~8_combout  & ((\cpu_inst|cpu_register_inst|PC [0]))) # (!\cpu_inst|decoder_inst|WideOr1~8_combout  & (\cpu_inst|Add17~0_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr0~9_combout  & (\cpu_inst|Add17~0_combout  & (\cpu_inst|decoder_inst|WideOr1~8_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.datab(\cpu_inst|Add17~0_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC [0]),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~46 .lut_mask = 16'hE848;
defparam \cpu_inst|pc_in_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~43 (
// Equation(s):
// \cpu_inst|pc_in_reg~43_combout  = (\cpu_inst|operand_lo [0] & ((\cpu_inst|Equal36~10_combout ) # ((\cpu_inst|Add13~0_combout  & !\cpu_inst|pc_in_reg~94_combout )))) # (!\cpu_inst|operand_lo [0] & (\cpu_inst|Add13~0_combout  & 
// ((!\cpu_inst|pc_in_reg~94_combout ))))

	.dataa(\cpu_inst|operand_lo [0]),
	.datab(\cpu_inst|Add13~0_combout ),
	.datac(\cpu_inst|Equal36~10_combout ),
	.datad(\cpu_inst|pc_in_reg~94_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~43 .lut_mask = 16'hA0EC;
defparam \cpu_inst|pc_in_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \cpu_inst|pc_in_reg~45 (
// Equation(s):
// \cpu_inst|pc_in_reg~45_combout  = (!\cpu_inst|decoder_inst|WideOr0~9_combout  & (!\cpu_inst|decoder_inst|WideOr1~8_combout  & \cpu_inst|Add15~0_combout ))

	.dataa(\cpu_inst|decoder_inst|WideOr0~9_combout ),
	.datab(gnd),
	.datac(\cpu_inst|decoder_inst|WideOr1~8_combout ),
	.datad(\cpu_inst|Add15~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~45 .lut_mask = 16'h0500;
defparam \cpu_inst|pc_in_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \cpu_inst|pc_in_reg~47 (
// Equation(s):
// \cpu_inst|pc_in_reg~47_combout  = (\cpu_inst|pc_in_reg~43_combout ) # ((\cpu_inst|pc_in_reg~44_combout  & ((\cpu_inst|pc_in_reg~46_combout ) # (\cpu_inst|pc_in_reg~45_combout ))))

	.dataa(\cpu_inst|pc_in_reg~46_combout ),
	.datab(\cpu_inst|pc_in_reg~44_combout ),
	.datac(\cpu_inst|pc_in_reg~43_combout ),
	.datad(\cpu_inst|pc_in_reg~45_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~47 .lut_mask = 16'hFCF8;
defparam \cpu_inst|pc_in_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \cpu_inst|cpu_register_inst|PC[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~47_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \cpu_inst|pc_in_reg~56 (
// Equation(s):
// \cpu_inst|pc_in_reg~56_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~1_combout  & 
// ((\cpu_inst|Add17~2_combout ))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (\cpu_inst|Add13~2_combout ))))

	.dataa(\cpu_inst|Add13~2_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|Add17~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~56 .lut_mask = 16'hF2C2;
defparam \cpu_inst|pc_in_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \cpu_inst|pc_in_reg~57 (
// Equation(s):
// \cpu_inst|pc_in_reg~57_combout  = (\cpu_inst|pc_in_reg~56_combout  & (((\cpu_inst|Add16~0_combout ) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|pc_in_reg~56_combout  & (\cpu_inst|Add15~2_combout  & 
// ((\cpu_inst|cpu_register_inst|PC[1]~0_combout ))))

	.dataa(\cpu_inst|Add15~2_combout ),
	.datab(\cpu_inst|pc_in_reg~56_combout ),
	.datac(\cpu_inst|Add16~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~57 .lut_mask = 16'hE2CC;
defparam \cpu_inst|pc_in_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \cpu_inst|pc_in_reg~82 (
// Equation(s):
// \cpu_inst|pc_in_reg~82_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal36~11_combout  & ((\cpu_inst|operand_lo [1]))) # (!\cpu_inst|Equal36~11_combout  & (\cpu_inst|pc_in_reg~57_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|pc_in_reg~57_combout ))

	.dataa(\cpu_inst|pc_in_reg~57_combout ),
	.datab(\cpu_inst|operand_lo [1]),
	.datac(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datad(\cpu_inst|Equal36~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~82 .lut_mask = 16'hCAAA;
defparam \cpu_inst|pc_in_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \cpu_inst|cpu_register_inst|PC[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~82_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \btn_n[0]~input (
	.i(btn_n[0]),
	.ibar(gnd),
	.o(\btn_n[0]~input_o ));
// synopsys translate_off
defparam \btn_n[0]~input .bus_hold = "false";
defparam \btn_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \btn_n[1]~input (
	.i(btn_n[1]),
	.ibar(gnd),
	.o(\btn_n[1]~input_o ));
// synopsys translate_off
defparam \btn_n[1]~input .bus_hold = "false";
defparam \btn_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~1_combout  = (\btn_n[0]~input_o  & \btn_n[1]~input_o )

	.dataa(\btn_n[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\btn_n[1]~input_o ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~1 .lut_mask = 16'hAA00;
defparam \monitor_logic|sled_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \btn_n[2]~input (
	.i(btn_n[2]),
	.ibar(gnd),
	.o(\btn_n[2]~input_o ));
// synopsys translate_off
defparam \btn_n[2]~input .bus_hold = "false";
defparam \btn_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~0_combout  = (\btn_n[0]~input_o  & ((\btn_n[2]~input_o ) # (!\btn_n[1]~input_o )))

	.dataa(\btn_n[2]~input_o ),
	.datab(\btn_n[1]~input_o ),
	.datac(gnd),
	.datad(\btn_n[0]~input_o ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~0 .lut_mask = 16'hBB00;
defparam \monitor_logic|sled_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~0_combout  = (\monitor_logic|sled_inst|Mux3~1_combout  & (((\monitor_logic|sled_inst|Mux3~0_combout )))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & ((\monitor_logic|sled_inst|Mux3~0_combout  & 
// (\cpu_inst|cpu_register_inst|A [1])) # (!\monitor_logic|sled_inst|Mux3~0_combout  & ((\cpu_inst|cpu_register_inst|Y [1])))))

	.dataa(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [1]),
	.datac(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~0 .lut_mask = 16'hE5E0;
defparam \monitor_logic|sled_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~1_combout  = (\monitor_logic|sled_inst|Mux2~0_combout  & ((\cpu_inst|cpu_register_inst|PC [1]) # ((!\monitor_logic|sled_inst|Mux3~1_combout )))) # (!\monitor_logic|sled_inst|Mux2~0_combout  & (((\cpu_inst|cpu_register_inst|X 
// [1] & \monitor_logic|sled_inst|Mux3~1_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [1]),
	.datab(\monitor_logic|sled_inst|Mux2~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [1]),
	.datad(\monitor_logic|sled_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~1 .lut_mask = 16'hB8CC;
defparam \monitor_logic|sled_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~4 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~4_combout  = (\btn_n[1]~input_o  & (\btn_n[2]~input_o  & (\cpu_inst|cpu_register_inst|PC [13] & \btn_n[0]~input_o )))

	.dataa(\btn_n[1]~input_o ),
	.datab(\btn_n[2]~input_o ),
	.datac(\cpu_inst|cpu_register_inst|PC [13]),
	.datad(\btn_n[0]~input_o ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~4 .lut_mask = 16'h8000;
defparam \monitor_logic|sled_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[0]~20 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[0]~20_combout  = \monitor_logic|sled_inst|scan_count [0] $ (VCC)
// \monitor_logic|sled_inst|scan_count[0]~21  = CARRY(\monitor_logic|sled_inst|scan_count [0])

	.dataa(\monitor_logic|sled_inst|scan_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|scan_count[0]~20_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[0]~21 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[0]~20 .lut_mask = 16'h55AA;
defparam \monitor_logic|sled_inst|scan_count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~1 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~1_combout  = (\monitor_logic|sled_inst|scan_count [0]) # ((\monitor_logic|sled_inst|scan_count [3]) # ((\monitor_logic|sled_inst|scan_count [1]) # (\monitor_logic|sled_inst|scan_count [2])))

	.dataa(\monitor_logic|sled_inst|scan_count [0]),
	.datab(\monitor_logic|sled_inst|scan_count [3]),
	.datac(\monitor_logic|sled_inst|scan_count [1]),
	.datad(\monitor_logic|sled_inst|scan_count [2]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~1 .lut_mask = 16'hFFFE;
defparam \monitor_logic|sled_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~2 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~2_combout  = (\monitor_logic|sled_inst|scan_count [7]) # (((\monitor_logic|sled_inst|scan_count [5]) # (!\monitor_logic|sled_inst|scan_count [6])) # (!\monitor_logic|sled_inst|scan_count [4]))

	.dataa(\monitor_logic|sled_inst|scan_count [7]),
	.datab(\monitor_logic|sled_inst|scan_count [4]),
	.datac(\monitor_logic|sled_inst|scan_count [5]),
	.datad(\monitor_logic|sled_inst|scan_count [6]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~2 .lut_mask = 16'hFBFF;
defparam \monitor_logic|sled_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~4 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~4_combout  = (((\monitor_logic|sled_inst|scan_count [12]) # (\monitor_logic|sled_inst|scan_count [13])) # (!\monitor_logic|sled_inst|scan_count [14])) # (!\monitor_logic|sled_inst|scan_count [15])

	.dataa(\monitor_logic|sled_inst|scan_count [15]),
	.datab(\monitor_logic|sled_inst|scan_count [14]),
	.datac(\monitor_logic|sled_inst|scan_count [12]),
	.datad(\monitor_logic|sled_inst|scan_count [13]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~4 .lut_mask = 16'hFFF7;
defparam \monitor_logic|sled_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~3 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~3_combout  = (\monitor_logic|sled_inst|scan_count [11]) # ((\monitor_logic|sled_inst|scan_count [10]) # ((!\monitor_logic|sled_inst|scan_count [8]) # (!\monitor_logic|sled_inst|scan_count [9])))

	.dataa(\monitor_logic|sled_inst|scan_count [11]),
	.datab(\monitor_logic|sled_inst|scan_count [10]),
	.datac(\monitor_logic|sled_inst|scan_count [9]),
	.datad(\monitor_logic|sled_inst|scan_count [8]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~3 .lut_mask = 16'hEFFF;
defparam \monitor_logic|sled_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~5 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~5_combout  = (\monitor_logic|sled_inst|Equal0~1_combout ) # ((\monitor_logic|sled_inst|Equal0~2_combout ) # ((\monitor_logic|sled_inst|Equal0~4_combout ) # (\monitor_logic|sled_inst|Equal0~3_combout )))

	.dataa(\monitor_logic|sled_inst|Equal0~1_combout ),
	.datab(\monitor_logic|sled_inst|Equal0~2_combout ),
	.datac(\monitor_logic|sled_inst|Equal0~4_combout ),
	.datad(\monitor_logic|sled_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~5 .lut_mask = 16'hFFFE;
defparam \monitor_logic|sled_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|digit_idx[0]~0 (
// Equation(s):
// \monitor_logic|sled_inst|digit_idx[0]~0_combout  = ((!\monitor_logic|sled_inst|Equal0~0_combout  & !\monitor_logic|sled_inst|Equal0~5_combout )) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\monitor_logic|sled_inst|Equal0~0_combout ),
	.datad(\monitor_logic|sled_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[0]~0 .lut_mask = 16'h555F;
defparam \monitor_logic|sled_inst|digit_idx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \monitor_logic|sled_inst|scan_count[0] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[0] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[1]~22 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[1]~22_combout  = (\monitor_logic|sled_inst|scan_count [1] & (!\monitor_logic|sled_inst|scan_count[0]~21 )) # (!\monitor_logic|sled_inst|scan_count [1] & ((\monitor_logic|sled_inst|scan_count[0]~21 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[1]~23  = CARRY((!\monitor_logic|sled_inst|scan_count[0]~21 ) # (!\monitor_logic|sled_inst|scan_count [1]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[0]~21 ),
	.combout(\monitor_logic|sled_inst|scan_count[1]~22_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[1]~23 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[1]~22 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \monitor_logic|sled_inst|scan_count[1] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[1] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[2]~24 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[2]~24_combout  = (\monitor_logic|sled_inst|scan_count [2] & (\monitor_logic|sled_inst|scan_count[1]~23  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [2] & (!\monitor_logic|sled_inst|scan_count[1]~23  & VCC))
// \monitor_logic|sled_inst|scan_count[2]~25  = CARRY((\monitor_logic|sled_inst|scan_count [2] & !\monitor_logic|sled_inst|scan_count[1]~23 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[1]~23 ),
	.combout(\monitor_logic|sled_inst|scan_count[2]~24_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[2]~25 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[2]~24 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \monitor_logic|sled_inst|scan_count[2] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[2] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[3]~26 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[3]~26_combout  = (\monitor_logic|sled_inst|scan_count [3] & (!\monitor_logic|sled_inst|scan_count[2]~25 )) # (!\monitor_logic|sled_inst|scan_count [3] & ((\monitor_logic|sled_inst|scan_count[2]~25 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[3]~27  = CARRY((!\monitor_logic|sled_inst|scan_count[2]~25 ) # (!\monitor_logic|sled_inst|scan_count [3]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[2]~25 ),
	.combout(\monitor_logic|sled_inst|scan_count[3]~26_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[3]~27 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[3]~26 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \monitor_logic|sled_inst|scan_count[3] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[3] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[4]~28 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[4]~28_combout  = (\monitor_logic|sled_inst|scan_count [4] & (\monitor_logic|sled_inst|scan_count[3]~27  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [4] & (!\monitor_logic|sled_inst|scan_count[3]~27  & VCC))
// \monitor_logic|sled_inst|scan_count[4]~29  = CARRY((\monitor_logic|sled_inst|scan_count [4] & !\monitor_logic|sled_inst|scan_count[3]~27 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[3]~27 ),
	.combout(\monitor_logic|sled_inst|scan_count[4]~28_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[4]~29 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[4]~28 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \monitor_logic|sled_inst|scan_count[4] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[4] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[5]~30 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[5]~30_combout  = (\monitor_logic|sled_inst|scan_count [5] & (!\monitor_logic|sled_inst|scan_count[4]~29 )) # (!\monitor_logic|sled_inst|scan_count [5] & ((\monitor_logic|sled_inst|scan_count[4]~29 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[5]~31  = CARRY((!\monitor_logic|sled_inst|scan_count[4]~29 ) # (!\monitor_logic|sled_inst|scan_count [5]))

	.dataa(\monitor_logic|sled_inst|scan_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[4]~29 ),
	.combout(\monitor_logic|sled_inst|scan_count[5]~30_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[5]~31 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[5]~30 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \monitor_logic|sled_inst|scan_count[5] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[5] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[6]~32 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[6]~32_combout  = (\monitor_logic|sled_inst|scan_count [6] & (\monitor_logic|sled_inst|scan_count[5]~31  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [6] & (!\monitor_logic|sled_inst|scan_count[5]~31  & VCC))
// \monitor_logic|sled_inst|scan_count[6]~33  = CARRY((\monitor_logic|sled_inst|scan_count [6] & !\monitor_logic|sled_inst|scan_count[5]~31 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[5]~31 ),
	.combout(\monitor_logic|sled_inst|scan_count[6]~32_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[6]~33 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[6]~32 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \monitor_logic|sled_inst|scan_count[6] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[6] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[7]~34 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[7]~34_combout  = (\monitor_logic|sled_inst|scan_count [7] & (!\monitor_logic|sled_inst|scan_count[6]~33 )) # (!\monitor_logic|sled_inst|scan_count [7] & ((\monitor_logic|sled_inst|scan_count[6]~33 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[7]~35  = CARRY((!\monitor_logic|sled_inst|scan_count[6]~33 ) # (!\monitor_logic|sled_inst|scan_count [7]))

	.dataa(\monitor_logic|sled_inst|scan_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[6]~33 ),
	.combout(\monitor_logic|sled_inst|scan_count[7]~34_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[7]~35 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[7]~34 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \monitor_logic|sled_inst|scan_count[7] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[7] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[8]~36 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[8]~36_combout  = (\monitor_logic|sled_inst|scan_count [8] & (\monitor_logic|sled_inst|scan_count[7]~35  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [8] & (!\monitor_logic|sled_inst|scan_count[7]~35  & VCC))
// \monitor_logic|sled_inst|scan_count[8]~37  = CARRY((\monitor_logic|sled_inst|scan_count [8] & !\monitor_logic|sled_inst|scan_count[7]~35 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[7]~35 ),
	.combout(\monitor_logic|sled_inst|scan_count[8]~36_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[8]~37 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[8]~36 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \monitor_logic|sled_inst|scan_count[8] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[8] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[9]~38 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[9]~38_combout  = (\monitor_logic|sled_inst|scan_count [9] & (!\monitor_logic|sled_inst|scan_count[8]~37 )) # (!\monitor_logic|sled_inst|scan_count [9] & ((\monitor_logic|sled_inst|scan_count[8]~37 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[9]~39  = CARRY((!\monitor_logic|sled_inst|scan_count[8]~37 ) # (!\monitor_logic|sled_inst|scan_count [9]))

	.dataa(\monitor_logic|sled_inst|scan_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[8]~37 ),
	.combout(\monitor_logic|sled_inst|scan_count[9]~38_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[9]~39 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[9]~38 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \monitor_logic|sled_inst|scan_count[9] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[9] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[10]~40 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[10]~40_combout  = (\monitor_logic|sled_inst|scan_count [10] & (\monitor_logic|sled_inst|scan_count[9]~39  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [10] & (!\monitor_logic|sled_inst|scan_count[9]~39  & VCC))
// \monitor_logic|sled_inst|scan_count[10]~41  = CARRY((\monitor_logic|sled_inst|scan_count [10] & !\monitor_logic|sled_inst|scan_count[9]~39 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[9]~39 ),
	.combout(\monitor_logic|sled_inst|scan_count[10]~40_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[10]~41 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[10]~40 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \monitor_logic|sled_inst|scan_count[10] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[10] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[11]~42 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[11]~42_combout  = (\monitor_logic|sled_inst|scan_count [11] & (!\monitor_logic|sled_inst|scan_count[10]~41 )) # (!\monitor_logic|sled_inst|scan_count [11] & ((\monitor_logic|sled_inst|scan_count[10]~41 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[11]~43  = CARRY((!\monitor_logic|sled_inst|scan_count[10]~41 ) # (!\monitor_logic|sled_inst|scan_count [11]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[10]~41 ),
	.combout(\monitor_logic|sled_inst|scan_count[11]~42_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[11]~43 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[11]~42 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \monitor_logic|sled_inst|scan_count[11] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[11] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[12]~44 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[12]~44_combout  = (\monitor_logic|sled_inst|scan_count [12] & (\monitor_logic|sled_inst|scan_count[11]~43  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [12] & (!\monitor_logic|sled_inst|scan_count[11]~43  & VCC))
// \monitor_logic|sled_inst|scan_count[12]~45  = CARRY((\monitor_logic|sled_inst|scan_count [12] & !\monitor_logic|sled_inst|scan_count[11]~43 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[11]~43 ),
	.combout(\monitor_logic|sled_inst|scan_count[12]~44_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[12]~45 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[12]~44 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \monitor_logic|sled_inst|scan_count[12] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[12] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[13]~46 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[13]~46_combout  = (\monitor_logic|sled_inst|scan_count [13] & (!\monitor_logic|sled_inst|scan_count[12]~45 )) # (!\monitor_logic|sled_inst|scan_count [13] & ((\monitor_logic|sled_inst|scan_count[12]~45 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[13]~47  = CARRY((!\monitor_logic|sled_inst|scan_count[12]~45 ) # (!\monitor_logic|sled_inst|scan_count [13]))

	.dataa(\monitor_logic|sled_inst|scan_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[12]~45 ),
	.combout(\monitor_logic|sled_inst|scan_count[13]~46_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[13]~47 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[13]~46 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \monitor_logic|sled_inst|scan_count[13] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[13] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[14]~48 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[14]~48_combout  = (\monitor_logic|sled_inst|scan_count [14] & (\monitor_logic|sled_inst|scan_count[13]~47  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [14] & (!\monitor_logic|sled_inst|scan_count[13]~47  & VCC))
// \monitor_logic|sled_inst|scan_count[14]~49  = CARRY((\monitor_logic|sled_inst|scan_count [14] & !\monitor_logic|sled_inst|scan_count[13]~47 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[13]~47 ),
	.combout(\monitor_logic|sled_inst|scan_count[14]~48_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[14]~49 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[14]~48 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \monitor_logic|sled_inst|scan_count[14] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[14] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[15]~50 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[15]~50_combout  = (\monitor_logic|sled_inst|scan_count [15] & (!\monitor_logic|sled_inst|scan_count[14]~49 )) # (!\monitor_logic|sled_inst|scan_count [15] & ((\monitor_logic|sled_inst|scan_count[14]~49 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[15]~51  = CARRY((!\monitor_logic|sled_inst|scan_count[14]~49 ) # (!\monitor_logic|sled_inst|scan_count [15]))

	.dataa(\monitor_logic|sled_inst|scan_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[14]~49 ),
	.combout(\monitor_logic|sled_inst|scan_count[15]~50_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[15]~51 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[15]~50 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \monitor_logic|sled_inst|scan_count[15] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[15] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[16]~52 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[16]~52_combout  = (\monitor_logic|sled_inst|scan_count [16] & (\monitor_logic|sled_inst|scan_count[15]~51  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [16] & (!\monitor_logic|sled_inst|scan_count[15]~51  & VCC))
// \monitor_logic|sled_inst|scan_count[16]~53  = CARRY((\monitor_logic|sled_inst|scan_count [16] & !\monitor_logic|sled_inst|scan_count[15]~51 ))

	.dataa(\monitor_logic|sled_inst|scan_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[15]~51 ),
	.combout(\monitor_logic|sled_inst|scan_count[16]~52_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[16]~53 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[16]~52 .lut_mask = 16'hA50A;
defparam \monitor_logic|sled_inst|scan_count[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \monitor_logic|sled_inst|scan_count[16] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[16] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[17]~54 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[17]~54_combout  = (\monitor_logic|sled_inst|scan_count [17] & (!\monitor_logic|sled_inst|scan_count[16]~53 )) # (!\monitor_logic|sled_inst|scan_count [17] & ((\monitor_logic|sled_inst|scan_count[16]~53 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[17]~55  = CARRY((!\monitor_logic|sled_inst|scan_count[16]~53 ) # (!\monitor_logic|sled_inst|scan_count [17]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[16]~53 ),
	.combout(\monitor_logic|sled_inst|scan_count[17]~54_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[17]~55 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[17]~54 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \monitor_logic|sled_inst|scan_count[17] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[17] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[18]~56 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[18]~56_combout  = (\monitor_logic|sled_inst|scan_count [18] & (\monitor_logic|sled_inst|scan_count[17]~55  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [18] & (!\monitor_logic|sled_inst|scan_count[17]~55  & VCC))
// \monitor_logic|sled_inst|scan_count[18]~57  = CARRY((\monitor_logic|sled_inst|scan_count [18] & !\monitor_logic|sled_inst|scan_count[17]~55 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[17]~55 ),
	.combout(\monitor_logic|sled_inst|scan_count[18]~56_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[18]~57 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[18]~56 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \monitor_logic|sled_inst|scan_count[18] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[18] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[19]~58 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[19]~58_combout  = \monitor_logic|sled_inst|scan_count[18]~57  $ (\monitor_logic|sled_inst|scan_count [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\monitor_logic|sled_inst|scan_count [19]),
	.cin(\monitor_logic|sled_inst|scan_count[18]~57 ),
	.combout(\monitor_logic|sled_inst|scan_count[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[19]~58 .lut_mask = 16'h0FF0;
defparam \monitor_logic|sled_inst|scan_count[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \monitor_logic|sled_inst|scan_count[19] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[19] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~0 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~0_combout  = (\monitor_logic|sled_inst|scan_count [16]) # ((\monitor_logic|sled_inst|scan_count [19]) # ((\monitor_logic|sled_inst|scan_count [17]) # (\monitor_logic|sled_inst|scan_count [18])))

	.dataa(\monitor_logic|sled_inst|scan_count [16]),
	.datab(\monitor_logic|sled_inst|scan_count [19]),
	.datac(\monitor_logic|sled_inst|scan_count [17]),
	.datad(\monitor_logic|sled_inst|scan_count [18]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~0 .lut_mask = 16'hFFFE;
defparam \monitor_logic|sled_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|digit_idx[0]~1 (
// Equation(s):
// \monitor_logic|sled_inst|digit_idx[0]~1_combout  = (\reset_n~input_o  & (\monitor_logic|sled_inst|digit_idx [0] $ (((!\monitor_logic|sled_inst|Equal0~0_combout  & !\monitor_logic|sled_inst|Equal0~5_combout )))))

	.dataa(\reset_n~input_o ),
	.datab(\monitor_logic|sled_inst|Equal0~0_combout ),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[0]~1 .lut_mask = 16'hA082;
defparam \monitor_logic|sled_inst|digit_idx[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \monitor_logic|sled_inst|digit_idx[0] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|digit_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[0] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|digit_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|Add1~0 (
// Equation(s):
// \monitor_logic|sled_inst|Add1~0_combout  = \monitor_logic|sled_inst|digit_idx [0] $ (\monitor_logic|sled_inst|digit_idx [1])

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|digit_idx [0]),
	.datac(\monitor_logic|sled_inst|digit_idx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Add1~0 .lut_mask = 16'h3C3C;
defparam \monitor_logic|sled_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \monitor_logic|sled_inst|digit_idx[1] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|digit_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[1] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|digit_idx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~7 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~7_combout  = (!\monitor_logic|sled_inst|digit_idx [1] & (((\monitor_logic|sled_inst|Mux3~1_combout  & \btn_n[2]~input_o )) # (!\monitor_logic|sled_inst|digit_idx [0])))

	.dataa(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datab(\btn_n[2]~input_o ),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~7 .lut_mask = 16'h008F;
defparam \monitor_logic|sled_inst|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~5 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~5_combout  = (\monitor_logic|sled_inst|Mux3~7_combout  & ((\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|PC [9]))) # (!\monitor_logic|sled_inst|digit_idx [0] & (\monitor_logic|sled_inst|Mux2~4_combout 
// )))) # (!\monitor_logic|sled_inst|Mux3~7_combout  & (((!\monitor_logic|sled_inst|digit_idx [0]))))

	.dataa(\monitor_logic|sled_inst|Mux2~4_combout ),
	.datab(\monitor_logic|sled_inst|Mux3~7_combout ),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\cpu_inst|cpu_register_inst|PC [9]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~5 .lut_mask = 16'hCB0B;
defparam \monitor_logic|sled_inst|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~2_combout  = (\monitor_logic|sled_inst|Mux3~0_combout  & (\monitor_logic|sled_inst|Mux3~1_combout )) # (!\monitor_logic|sled_inst|Mux3~0_combout  & ((\monitor_logic|sled_inst|Mux3~1_combout  & ((\cpu_inst|cpu_register_inst|X 
// [5]))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & (\cpu_inst|cpu_register_inst|Y [5]))))

	.dataa(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datab(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datac(\cpu_inst|cpu_register_inst|Y [5]),
	.datad(\cpu_inst|cpu_register_inst|X [5]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~2 .lut_mask = 16'hDC98;
defparam \monitor_logic|sled_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~3_combout  = (\monitor_logic|sled_inst|Mux3~0_combout  & ((\monitor_logic|sled_inst|Mux2~2_combout  & (\cpu_inst|cpu_register_inst|PC [5])) # (!\monitor_logic|sled_inst|Mux2~2_combout  & ((\cpu_inst|cpu_register_inst|A 
// [5]))))) # (!\monitor_logic|sled_inst|Mux3~0_combout  & (\monitor_logic|sled_inst|Mux2~2_combout ))

	.dataa(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~2_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC [5]),
	.datad(\cpu_inst|cpu_register_inst|A [5]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~3 .lut_mask = 16'hE6C4;
defparam \monitor_logic|sled_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~combout  = (\monitor_logic|sled_inst|Mux2~5_combout  & (((\monitor_logic|sled_inst|Mux2~3_combout ) # (!\monitor_logic|sled_inst|digit_idx [1])))) # (!\monitor_logic|sled_inst|Mux2~5_combout  & 
// (\monitor_logic|sled_inst|Mux2~1_combout  & ((\monitor_logic|sled_inst|digit_idx [1]))))

	.dataa(\monitor_logic|sled_inst|Mux2~1_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~5_combout ),
	.datac(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2 .lut_mask = 16'hE2CC;
defparam \monitor_logic|sled_inst|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~4 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~4_combout  = (\monitor_logic|sled_inst|Mux3~1_combout  & ((\monitor_logic|sled_inst|Mux3~0_combout ) # ((\cpu_inst|cpu_register_inst|X [4])))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & 
// (!\monitor_logic|sled_inst|Mux3~0_combout  & ((\cpu_inst|cpu_register_inst|Y [4]))))

	.dataa(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datab(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|X [4]),
	.datad(\cpu_inst|cpu_register_inst|Y [4]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~4 .lut_mask = 16'hB9A8;
defparam \monitor_logic|sled_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~5 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~5_combout  = (\monitor_logic|sled_inst|Mux3~4_combout  & (((\cpu_inst|cpu_register_inst|PC [4])) # (!\monitor_logic|sled_inst|Mux3~0_combout ))) # (!\monitor_logic|sled_inst|Mux3~4_combout  & 
// (\monitor_logic|sled_inst|Mux3~0_combout  & ((\cpu_inst|cpu_register_inst|A [4]))))

	.dataa(\monitor_logic|sled_inst|Mux3~4_combout ),
	.datab(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC [4]),
	.datad(\cpu_inst|cpu_register_inst|A [4]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~5 .lut_mask = 16'hE6A2;
defparam \monitor_logic|sled_inst|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~2_combout  = (\monitor_logic|sled_inst|Mux3~1_combout  & ((\cpu_inst|cpu_register_inst|X [0]) # ((\monitor_logic|sled_inst|Mux3~0_combout )))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & (((\cpu_inst|cpu_register_inst|Y 
// [0] & !\monitor_logic|sled_inst|Mux3~0_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|X [0]),
	.datab(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datac(\cpu_inst|cpu_register_inst|Y [0]),
	.datad(\monitor_logic|sled_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~2 .lut_mask = 16'hCCB8;
defparam \monitor_logic|sled_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~3_combout  = (\monitor_logic|sled_inst|Mux3~0_combout  & ((\monitor_logic|sled_inst|Mux3~2_combout  & (\cpu_inst|cpu_register_inst|PC [0])) # (!\monitor_logic|sled_inst|Mux3~2_combout  & ((\cpu_inst|cpu_register_inst|A 
// [0]))))) # (!\monitor_logic|sled_inst|Mux3~0_combout  & (((\monitor_logic|sled_inst|Mux3~2_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [0]),
	.datab(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~2_combout ),
	.datad(\cpu_inst|cpu_register_inst|A [0]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~3 .lut_mask = 16'hBCB0;
defparam \monitor_logic|sled_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~6 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~6_combout  = (\btn_n[1]~input_o  & (\btn_n[2]~input_o  & (!\cpu_inst|cpu_register_inst|PC [12] & \btn_n[0]~input_o )))

	.dataa(\btn_n[1]~input_o ),
	.datab(\btn_n[2]~input_o ),
	.datac(\cpu_inst|cpu_register_inst|PC [12]),
	.datad(\btn_n[0]~input_o ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~6 .lut_mask = 16'h0800;
defparam \monitor_logic|sled_inst|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~8 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~8_combout  = (\monitor_logic|sled_inst|Mux3~7_combout  & ((\monitor_logic|sled_inst|digit_idx [0] & (\cpu_inst|cpu_register_inst|PC [8])) # (!\monitor_logic|sled_inst|digit_idx [0] & ((\monitor_logic|sled_inst|Mux3~6_combout 
// ))))) # (!\monitor_logic|sled_inst|Mux3~7_combout  & (((!\monitor_logic|sled_inst|digit_idx [0]))))

	.dataa(\monitor_logic|sled_inst|Mux3~7_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [8]),
	.datac(\monitor_logic|sled_inst|Mux3~6_combout ),
	.datad(\monitor_logic|sled_inst|digit_idx [0]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~8 .lut_mask = 16'h88F5;
defparam \monitor_logic|sled_inst|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~combout  = (\monitor_logic|sled_inst|digit_idx [1] & ((\monitor_logic|sled_inst|Mux3~8_combout  & (\monitor_logic|sled_inst|Mux3~5_combout )) # (!\monitor_logic|sled_inst|Mux3~8_combout  & 
// ((\monitor_logic|sled_inst|Mux3~3_combout ))))) # (!\monitor_logic|sled_inst|digit_idx [1] & (((\monitor_logic|sled_inst|Mux3~8_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux3~5_combout ),
	.datab(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datac(\monitor_logic|sled_inst|digit_idx [1]),
	.datad(\monitor_logic|sled_inst|Mux3~8_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3 .lut_mask = 16'hAFC0;
defparam \monitor_logic|sled_inst|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~2_combout  = (\monitor_logic|sled_inst|Mux3~0_combout  & (((\monitor_logic|sled_inst|Mux3~1_combout )))) # (!\monitor_logic|sled_inst|Mux3~0_combout  & ((\monitor_logic|sled_inst|Mux3~1_combout  & 
// (\cpu_inst|cpu_register_inst|X [7])) # (!\monitor_logic|sled_inst|Mux3~1_combout  & ((\cpu_inst|cpu_register_inst|Y [7])))))

	.dataa(\cpu_inst|cpu_register_inst|X [7]),
	.datab(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [7]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~2 .lut_mask = 16'hE3E0;
defparam \monitor_logic|sled_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~3_combout  = (\monitor_logic|sled_inst|Mux3~0_combout  & ((\monitor_logic|sled_inst|Mux0~2_combout  & (\cpu_inst|cpu_register_inst|PC [7])) # (!\monitor_logic|sled_inst|Mux0~2_combout  & ((\cpu_inst|cpu_register_inst|A 
// [7]))))) # (!\monitor_logic|sled_inst|Mux3~0_combout  & (\monitor_logic|sled_inst|Mux0~2_combout ))

	.dataa(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datab(\monitor_logic|sled_inst|Mux0~2_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC [7]),
	.datad(\cpu_inst|cpu_register_inst|A [7]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~3 .lut_mask = 16'hE6C4;
defparam \monitor_logic|sled_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~0_combout  = (\monitor_logic|sled_inst|Mux3~1_combout  & (((\monitor_logic|sled_inst|Mux3~0_combout )))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & ((\monitor_logic|sled_inst|Mux3~0_combout  & 
// (\cpu_inst|cpu_register_inst|A [3])) # (!\monitor_logic|sled_inst|Mux3~0_combout  & ((\cpu_inst|cpu_register_inst|Y [3])))))

	.dataa(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datab(\cpu_inst|cpu_register_inst|A [3]),
	.datac(\cpu_inst|cpu_register_inst|Y [3]),
	.datad(\monitor_logic|sled_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~0 .lut_mask = 16'hEE50;
defparam \monitor_logic|sled_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~1_combout  = (\monitor_logic|sled_inst|Mux3~1_combout  & ((\monitor_logic|sled_inst|Mux0~0_combout  & (\cpu_inst|cpu_register_inst|PC [3])) # (!\monitor_logic|sled_inst|Mux0~0_combout  & ((\cpu_inst|cpu_register_inst|X 
// [3]))))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & (((\monitor_logic|sled_inst|Mux0~0_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [3]),
	.datac(\cpu_inst|cpu_register_inst|X [3]),
	.datad(\monitor_logic|sled_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~1 .lut_mask = 16'hDDA0;
defparam \monitor_logic|sled_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \cpu_inst|Add15~28 (
// Equation(s):
// \cpu_inst|Add15~28_combout  = (\cpu_inst|cpu_register_inst|PC [14] & (\cpu_inst|Add15~27  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [14] & (!\cpu_inst|Add15~27  & VCC))
// \cpu_inst|Add15~29  = CARRY((\cpu_inst|cpu_register_inst|PC [14] & !\cpu_inst|Add15~27 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add15~27 ),
	.combout(\cpu_inst|Add15~28_combout ),
	.cout(\cpu_inst|Add15~29 ));
// synopsys translate_off
defparam \cpu_inst|Add15~28 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add15~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \cpu_inst|Add13~28 (
// Equation(s):
// \cpu_inst|Add13~28_combout  = ((\cpu_inst|cpu_register_inst|PC [14] $ (\cpu_inst|Add0~14_combout  $ (!\cpu_inst|Add13~27 )))) # (GND)
// \cpu_inst|Add13~29  = CARRY((\cpu_inst|cpu_register_inst|PC [14] & ((\cpu_inst|Add0~14_combout ) # (!\cpu_inst|Add13~27 ))) # (!\cpu_inst|cpu_register_inst|PC [14] & (\cpu_inst|Add0~14_combout  & !\cpu_inst|Add13~27 )))

	.dataa(\cpu_inst|cpu_register_inst|PC [14]),
	.datab(\cpu_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add13~27 ),
	.combout(\cpu_inst|Add13~28_combout ),
	.cout(\cpu_inst|Add13~29 ));
// synopsys translate_off
defparam \cpu_inst|Add13~28 .lut_mask = 16'h698E;
defparam \cpu_inst|Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \cpu_inst|pc_in_reg~70 (
// Equation(s):
// \cpu_inst|pc_in_reg~70_combout  = (\cpu_inst|cpu_register_inst|PC[1]~0_combout  & ((\cpu_inst|Add15~28_combout ) # ((\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (((\cpu_inst|Add13~28_combout  & 
// !\cpu_inst|cpu_register_inst|PC[1]~1_combout ))))

	.dataa(\cpu_inst|Add15~28_combout ),
	.datab(\cpu_inst|Add13~28_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~70 .lut_mask = 16'hF0AC;
defparam \cpu_inst|pc_in_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \cpu_inst|Add17~28 (
// Equation(s):
// \cpu_inst|Add17~28_combout  = (\cpu_inst|cpu_register_inst|PC [14] & (\cpu_inst|Add17~27  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [14] & (!\cpu_inst|Add17~27  & VCC))
// \cpu_inst|Add17~29  = CARRY((\cpu_inst|cpu_register_inst|PC [14] & !\cpu_inst|Add17~27 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add17~27 ),
	.combout(\cpu_inst|Add17~28_combout ),
	.cout(\cpu_inst|Add17~29 ));
// synopsys translate_off
defparam \cpu_inst|Add17~28 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add17~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \cpu_inst|Add16~26 (
// Equation(s):
// \cpu_inst|Add16~26_combout  = (\cpu_inst|cpu_register_inst|PC [14] & (!\cpu_inst|Add16~25 )) # (!\cpu_inst|cpu_register_inst|PC [14] & ((\cpu_inst|Add16~25 ) # (GND)))
// \cpu_inst|Add16~27  = CARRY((!\cpu_inst|Add16~25 ) # (!\cpu_inst|cpu_register_inst|PC [14]))

	.dataa(\cpu_inst|cpu_register_inst|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add16~25 ),
	.combout(\cpu_inst|Add16~26_combout ),
	.cout(\cpu_inst|Add16~27 ));
// synopsys translate_off
defparam \cpu_inst|Add16~26 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add16~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \cpu_inst|pc_in_reg~71 (
// Equation(s):
// \cpu_inst|pc_in_reg~71_combout  = (\cpu_inst|pc_in_reg~70_combout  & (((\cpu_inst|Add16~26_combout ) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout )))) # (!\cpu_inst|pc_in_reg~70_combout  & (\cpu_inst|Add17~28_combout  & 
// ((\cpu_inst|cpu_register_inst|PC[1]~1_combout ))))

	.dataa(\cpu_inst|pc_in_reg~70_combout ),
	.datab(\cpu_inst|Add17~28_combout ),
	.datac(\cpu_inst|Add16~26_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~71 .lut_mask = 16'hE4AA;
defparam \cpu_inst|pc_in_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \cpu_inst|operand_hi[6]~feeder (
// Equation(s):
// \cpu_inst|operand_hi[6]~feeder_combout  = \cpu_inst|opcode~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_hi[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_hi[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|operand_hi[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \cpu_inst|operand_hi[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_hi[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[6] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~89 (
// Equation(s):
// \cpu_inst|pc_in_reg~89_combout  = (\cpu_inst|Equal36~11_combout  & ((\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|operand_hi [6]))) # (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|pc_in_reg~71_combout )))) # 
// (!\cpu_inst|Equal36~11_combout  & (\cpu_inst|pc_in_reg~71_combout ))

	.dataa(\cpu_inst|Equal36~11_combout ),
	.datab(\cpu_inst|pc_in_reg~71_combout ),
	.datac(\cpu_inst|operand_hi [6]),
	.datad(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~89 .lut_mask = 16'hE4CC;
defparam \cpu_inst|pc_in_reg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \cpu_inst|cpu_register_inst|PC[14] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~89_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[14] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \cpu_inst|Add16~28 (
// Equation(s):
// \cpu_inst|Add16~28_combout  = \cpu_inst|cpu_register_inst|PC [15] $ (!\cpu_inst|Add16~27 )

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|Add16~27 ),
	.combout(\cpu_inst|Add16~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add16~28 .lut_mask = 16'hC3C3;
defparam \cpu_inst|Add16~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \cpu_inst|Add17~30 (
// Equation(s):
// \cpu_inst|Add17~30_combout  = \cpu_inst|cpu_register_inst|PC [15] $ (\cpu_inst|Add17~29 )

	.dataa(\cpu_inst|cpu_register_inst|PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|Add17~29 ),
	.combout(\cpu_inst|Add17~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add17~30 .lut_mask = 16'h5A5A;
defparam \cpu_inst|Add17~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \cpu_inst|Add13~30 (
// Equation(s):
// \cpu_inst|Add13~30_combout  = \cpu_inst|cpu_register_inst|PC [15] $ (\cpu_inst|Add13~29  $ (\cpu_inst|Add0~14_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [15]),
	.datac(gnd),
	.datad(\cpu_inst|Add0~14_combout ),
	.cin(\cpu_inst|Add13~29 ),
	.combout(\cpu_inst|Add13~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add13~30 .lut_mask = 16'hC33C;
defparam \cpu_inst|Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \cpu_inst|Add15~30 (
// Equation(s):
// \cpu_inst|Add15~30_combout  = \cpu_inst|Add15~29  $ (\cpu_inst|cpu_register_inst|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_register_inst|PC [15]),
	.cin(\cpu_inst|Add15~29 ),
	.combout(\cpu_inst|Add15~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add15~30 .lut_mask = 16'h0FF0;
defparam \cpu_inst|Add15~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~78 (
// Equation(s):
// \cpu_inst|pc_in_reg~78_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[1]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[1]~0_combout  & 
// ((\cpu_inst|Add15~30_combout ))) # (!\cpu_inst|cpu_register_inst|PC[1]~0_combout  & (\cpu_inst|Add13~30_combout ))))

	.dataa(\cpu_inst|Add13~30_combout ),
	.datab(\cpu_inst|Add15~30_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~78 .lut_mask = 16'hFC0A;
defparam \cpu_inst|pc_in_reg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \cpu_inst|pc_in_reg~79 (
// Equation(s):
// \cpu_inst|pc_in_reg~79_combout  = (\cpu_inst|cpu_register_inst|PC[1]~1_combout  & ((\cpu_inst|pc_in_reg~78_combout  & (\cpu_inst|Add16~28_combout )) # (!\cpu_inst|pc_in_reg~78_combout  & ((\cpu_inst|Add17~30_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[1]~1_combout  & (((\cpu_inst|pc_in_reg~78_combout ))))

	.dataa(\cpu_inst|Add16~28_combout ),
	.datab(\cpu_inst|Add17~30_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[1]~1_combout ),
	.datad(\cpu_inst|pc_in_reg~78_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~79 .lut_mask = 16'hAFC0;
defparam \cpu_inst|pc_in_reg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \cpu_inst|operand_hi[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_hi[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[7] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \cpu_inst|pc_in_reg~93 (
// Equation(s):
// \cpu_inst|pc_in_reg~93_combout  = (\cpu_inst|decoder_inst|WideOr9~22_combout  & ((\cpu_inst|Equal36~11_combout  & ((\cpu_inst|operand_hi [7]))) # (!\cpu_inst|Equal36~11_combout  & (\cpu_inst|pc_in_reg~79_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr9~22_combout  & (\cpu_inst|pc_in_reg~79_combout ))

	.dataa(\cpu_inst|pc_in_reg~79_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr9~22_combout ),
	.datac(\cpu_inst|operand_hi [7]),
	.datad(\cpu_inst|Equal36~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~93 .lut_mask = 16'hE2AA;
defparam \cpu_inst|pc_in_reg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \cpu_inst|cpu_register_inst|PC[15] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~93_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[15] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~4 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~4_combout  = (\btn_n[1]~input_o  & (\cpu_inst|cpu_register_inst|PC [15] & (\btn_n[2]~input_o  & \btn_n[0]~input_o )))

	.dataa(\btn_n[1]~input_o ),
	.datab(\cpu_inst|cpu_register_inst|PC [15]),
	.datac(\btn_n[2]~input_o ),
	.datad(\btn_n[0]~input_o ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~4 .lut_mask = 16'h8000;
defparam \monitor_logic|sled_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~5 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~5_combout  = (\monitor_logic|sled_inst|Mux3~7_combout  & ((\monitor_logic|sled_inst|digit_idx [0] & (\cpu_inst|cpu_register_inst|PC [11])) # (!\monitor_logic|sled_inst|digit_idx [0] & ((\monitor_logic|sled_inst|Mux0~4_combout 
// ))))) # (!\monitor_logic|sled_inst|Mux3~7_combout  & (((!\monitor_logic|sled_inst|digit_idx [0]))))

	.dataa(\cpu_inst|cpu_register_inst|PC [11]),
	.datab(\monitor_logic|sled_inst|Mux3~7_combout ),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|Mux0~4_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~5 .lut_mask = 16'h8F83;
defparam \monitor_logic|sled_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~combout  = (\monitor_logic|sled_inst|digit_idx [1] & ((\monitor_logic|sled_inst|Mux0~5_combout  & (\monitor_logic|sled_inst|Mux0~3_combout )) # (!\monitor_logic|sled_inst|Mux0~5_combout  & 
// ((\monitor_logic|sled_inst|Mux0~1_combout ))))) # (!\monitor_logic|sled_inst|digit_idx [1] & (((\monitor_logic|sled_inst|Mux0~5_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux0~3_combout ),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|sled_inst|Mux0~1_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~5_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0 .lut_mask = 16'hBBC0;
defparam \monitor_logic|sled_inst|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~0_combout  = (\monitor_logic|sled_inst|Mux3~0_combout  & (((\cpu_inst|cpu_register_inst|A [2]) # (\monitor_logic|sled_inst|Mux3~1_combout )))) # (!\monitor_logic|sled_inst|Mux3~0_combout  & (\cpu_inst|cpu_register_inst|Y [2] 
// & ((!\monitor_logic|sled_inst|Mux3~1_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datab(\cpu_inst|cpu_register_inst|Y [2]),
	.datac(\cpu_inst|cpu_register_inst|A [2]),
	.datad(\monitor_logic|sled_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~0 .lut_mask = 16'hAAE4;
defparam \monitor_logic|sled_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~1_combout  = (\monitor_logic|sled_inst|Mux3~1_combout  & ((\monitor_logic|sled_inst|Mux1~0_combout  & (\cpu_inst|cpu_register_inst|PC [2])) # (!\monitor_logic|sled_inst|Mux1~0_combout  & ((\cpu_inst|cpu_register_inst|X 
// [2]))))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & (\monitor_logic|sled_inst|Mux1~0_combout ))

	.dataa(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datab(\monitor_logic|sled_inst|Mux1~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC [2]),
	.datad(\cpu_inst|cpu_register_inst|X [2]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~1 .lut_mask = 16'hE6C4;
defparam \monitor_logic|sled_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~4 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~4_combout  = (\btn_n[1]~input_o  & (\cpu_inst|cpu_register_inst|PC [14] & (\btn_n[2]~input_o  & \btn_n[0]~input_o )))

	.dataa(\btn_n[1]~input_o ),
	.datab(\cpu_inst|cpu_register_inst|PC [14]),
	.datac(\btn_n[2]~input_o ),
	.datad(\btn_n[0]~input_o ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~4 .lut_mask = 16'h8000;
defparam \monitor_logic|sled_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~5 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~5_combout  = (\monitor_logic|sled_inst|Mux3~7_combout  & ((\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|PC [10]))) # (!\monitor_logic|sled_inst|digit_idx [0] & 
// (\monitor_logic|sled_inst|Mux1~4_combout )))) # (!\monitor_logic|sled_inst|Mux3~7_combout  & (((!\monitor_logic|sled_inst|digit_idx [0]))))

	.dataa(\monitor_logic|sled_inst|Mux1~4_combout ),
	.datab(\monitor_logic|sled_inst|Mux3~7_combout ),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\cpu_inst|cpu_register_inst|PC [10]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~5 .lut_mask = 16'hCB0B;
defparam \monitor_logic|sled_inst|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~2_combout  = (\monitor_logic|sled_inst|Mux3~1_combout  & ((\cpu_inst|cpu_register_inst|X [6]) # ((\monitor_logic|sled_inst|Mux3~0_combout )))) # (!\monitor_logic|sled_inst|Mux3~1_combout  & 
// (((!\monitor_logic|sled_inst|Mux3~0_combout  & \cpu_inst|cpu_register_inst|Y [6]))))

	.dataa(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datab(\cpu_inst|cpu_register_inst|X [6]),
	.datac(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|Y [6]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~2 .lut_mask = 16'hADA8;
defparam \monitor_logic|sled_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~3_combout  = (\monitor_logic|sled_inst|Mux1~2_combout  & ((\cpu_inst|cpu_register_inst|PC [6]) # ((!\monitor_logic|sled_inst|Mux3~0_combout )))) # (!\monitor_logic|sled_inst|Mux1~2_combout  & 
// (((\monitor_logic|sled_inst|Mux3~0_combout  & \cpu_inst|cpu_register_inst|A [6]))))

	.dataa(\cpu_inst|cpu_register_inst|PC [6]),
	.datab(\monitor_logic|sled_inst|Mux1~2_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|A [6]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~3 .lut_mask = 16'hBC8C;
defparam \monitor_logic|sled_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~combout  = (\monitor_logic|sled_inst|Mux1~5_combout  & (((\monitor_logic|sled_inst|Mux1~3_combout ) # (!\monitor_logic|sled_inst|digit_idx [1])))) # (!\monitor_logic|sled_inst|Mux1~5_combout  & 
// (\monitor_logic|sled_inst|Mux1~1_combout  & ((\monitor_logic|sled_inst|digit_idx [1]))))

	.dataa(\monitor_logic|sled_inst|Mux1~1_combout ),
	.datab(\monitor_logic|sled_inst|Mux1~5_combout ),
	.datac(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1 .lut_mask = 16'hE2CC;
defparam \monitor_logic|sled_inst|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~0 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~0_combout  = (\monitor_logic|sled_inst|Mux0~combout  & (\monitor_logic|sled_inst|Mux3~combout  & (\monitor_logic|sled_inst|Mux2~combout  $ (\monitor_logic|sled_inst|Mux1~combout )))) # 
// (!\monitor_logic|sled_inst|Mux0~combout  & (!\monitor_logic|sled_inst|Mux2~combout  & (\monitor_logic|sled_inst|Mux3~combout  $ (\monitor_logic|sled_inst|Mux1~combout ))))

	.dataa(\monitor_logic|sled_inst|Mux2~combout ),
	.datab(\monitor_logic|sled_inst|Mux3~combout ),
	.datac(\monitor_logic|sled_inst|Mux0~combout ),
	.datad(\monitor_logic|sled_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~0 .lut_mask = 16'h4184;
defparam \monitor_logic|sled_inst|seg_map~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~1 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~1_combout  = (\monitor_logic|sled_inst|Mux2~combout  & ((\monitor_logic|sled_inst|Mux3~combout  & (\monitor_logic|sled_inst|Mux0~combout )) # (!\monitor_logic|sled_inst|Mux3~combout  & 
// ((\monitor_logic|sled_inst|Mux1~combout ))))) # (!\monitor_logic|sled_inst|Mux2~combout  & (\monitor_logic|sled_inst|Mux1~combout  & (\monitor_logic|sled_inst|Mux3~combout  $ (\monitor_logic|sled_inst|Mux0~combout ))))

	.dataa(\monitor_logic|sled_inst|Mux2~combout ),
	.datab(\monitor_logic|sled_inst|Mux3~combout ),
	.datac(\monitor_logic|sled_inst|Mux0~combout ),
	.datad(\monitor_logic|sled_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~1 .lut_mask = 16'hB680;
defparam \monitor_logic|sled_inst|seg_map~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~2 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~2_combout  = (\monitor_logic|sled_inst|Mux0~combout  & (\monitor_logic|sled_inst|Mux1~combout  & ((\monitor_logic|sled_inst|Mux2~combout ) # (!\monitor_logic|sled_inst|Mux3~combout )))) # 
// (!\monitor_logic|sled_inst|Mux0~combout  & (\monitor_logic|sled_inst|Mux2~combout  & (!\monitor_logic|sled_inst|Mux3~combout  & !\monitor_logic|sled_inst|Mux1~combout )))

	.dataa(\monitor_logic|sled_inst|Mux2~combout ),
	.datab(\monitor_logic|sled_inst|Mux3~combout ),
	.datac(\monitor_logic|sled_inst|Mux0~combout ),
	.datad(\monitor_logic|sled_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~2 .lut_mask = 16'hB002;
defparam \monitor_logic|sled_inst|seg_map~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~3 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~3_combout  = (\monitor_logic|sled_inst|Mux2~combout  & ((\monitor_logic|sled_inst|Mux3~combout  & ((\monitor_logic|sled_inst|Mux1~combout ))) # (!\monitor_logic|sled_inst|Mux3~combout  & 
// (\monitor_logic|sled_inst|Mux0~combout  & !\monitor_logic|sled_inst|Mux1~combout )))) # (!\monitor_logic|sled_inst|Mux2~combout  & (!\monitor_logic|sled_inst|Mux0~combout  & (\monitor_logic|sled_inst|Mux3~combout  $ (\monitor_logic|sled_inst|Mux1~combout 
// ))))

	.dataa(\monitor_logic|sled_inst|Mux2~combout ),
	.datab(\monitor_logic|sled_inst|Mux3~combout ),
	.datac(\monitor_logic|sled_inst|Mux0~combout ),
	.datad(\monitor_logic|sled_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~3 .lut_mask = 16'h8924;
defparam \monitor_logic|sled_inst|seg_map~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~4 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~4_combout  = (\monitor_logic|sled_inst|Mux2~combout  & (\monitor_logic|sled_inst|Mux3~combout  & (!\monitor_logic|sled_inst|Mux0~combout ))) # (!\monitor_logic|sled_inst|Mux2~combout  & 
// ((\monitor_logic|sled_inst|Mux1~combout  & ((!\monitor_logic|sled_inst|Mux0~combout ))) # (!\monitor_logic|sled_inst|Mux1~combout  & (\monitor_logic|sled_inst|Mux3~combout ))))

	.dataa(\monitor_logic|sled_inst|Mux2~combout ),
	.datab(\monitor_logic|sled_inst|Mux3~combout ),
	.datac(\monitor_logic|sled_inst|Mux0~combout ),
	.datad(\monitor_logic|sled_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~4 .lut_mask = 16'h0D4C;
defparam \monitor_logic|sled_inst|seg_map~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~5 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~5_combout  = (\monitor_logic|sled_inst|Mux2~combout  & (!\monitor_logic|sled_inst|Mux0~combout  & ((\monitor_logic|sled_inst|Mux3~combout ) # (!\monitor_logic|sled_inst|Mux1~combout )))) # 
// (!\monitor_logic|sled_inst|Mux2~combout  & (\monitor_logic|sled_inst|Mux3~combout  & (\monitor_logic|sled_inst|Mux0~combout  $ (!\monitor_logic|sled_inst|Mux1~combout ))))

	.dataa(\monitor_logic|sled_inst|Mux2~combout ),
	.datab(\monitor_logic|sled_inst|Mux3~combout ),
	.datac(\monitor_logic|sled_inst|Mux0~combout ),
	.datad(\monitor_logic|sled_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~5 .lut_mask = 16'h480E;
defparam \monitor_logic|sled_inst|seg_map~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~6 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~6_combout  = (\monitor_logic|sled_inst|Mux3~combout  & ((\monitor_logic|sled_inst|Mux0~combout ) # (\monitor_logic|sled_inst|Mux2~combout  $ (\monitor_logic|sled_inst|Mux1~combout )))) # 
// (!\monitor_logic|sled_inst|Mux3~combout  & ((\monitor_logic|sled_inst|Mux2~combout ) # (\monitor_logic|sled_inst|Mux0~combout  $ (\monitor_logic|sled_inst|Mux1~combout ))))

	.dataa(\monitor_logic|sled_inst|Mux2~combout ),
	.datab(\monitor_logic|sled_inst|Mux3~combout ),
	.datac(\monitor_logic|sled_inst|Mux0~combout ),
	.datad(\monitor_logic|sled_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~6_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~6 .lut_mask = 16'hE7FA;
defparam \monitor_logic|sled_inst|seg_map~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~0 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~0_combout  = (\monitor_logic|sled_inst|digit_idx [1] & \monitor_logic|sled_inst|digit_idx [0])

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~0 .lut_mask = 16'hC0C0;
defparam \monitor_logic|sled_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~1 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~1_combout  = (\monitor_logic|sled_inst|digit_idx [1] & !\monitor_logic|sled_inst|digit_idx [0])

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~1 .lut_mask = 16'h0C0C;
defparam \monitor_logic|sled_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~2 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~2_combout  = (!\monitor_logic|sled_inst|digit_idx [1] & \monitor_logic|sled_inst|digit_idx [0])

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~2 .lut_mask = 16'h3030;
defparam \monitor_logic|sled_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~3 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~3_combout  = (\monitor_logic|sled_inst|digit_idx [1]) # (\monitor_logic|sled_inst|digit_idx [0])

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~3 .lut_mask = 16'hFCFC;
defparam \monitor_logic|sled_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \btn_n[3]~input (
	.i(btn_n[3]),
	.ibar(gnd),
	.o(\btn_n[3]~input_o ));
// synopsys translate_off
defparam \btn_n[3]~input .bus_hold = "false";
defparam \btn_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
