<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

</twCmdLine><twDesign>optohybrid_top.ncd</twDesign><twDesignPath>optohybrid_top.ncd</twDesignPath><twPCF>optohybrid_top.pcf</twPCF><twPcfPath>optohybrid_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>924</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>69</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.459</twMinPer></twConstHead><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_10 (SLICE_X42Y85.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.541</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_0</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.311</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_0</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>clock_control_inst/cdce_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y83.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;2&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.530</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>3.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.544</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_0</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.308</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_0</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>clock_control_inst/cdce_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y83.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.610</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>3.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.551</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_0</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_0</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>clock_control_inst/cdce_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;0&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_9 (SLICE_X42Y85.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.553</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_0</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_9</twDest><twTotPathDel>3.299</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_0</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>clock_control_inst/cdce_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y83.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;2&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_9</twBEL></twPathDel><twLogDel>1.518</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>3.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.556</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_0</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_9</twDest><twTotPathDel>3.296</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_0</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>clock_control_inst/cdce_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y83.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_9</twBEL></twPathDel><twLogDel>1.598</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>3.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.563</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_0</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_9</twDest><twTotPathDel>3.289</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_0</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>clock_control_inst/cdce_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;0&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_9</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>3.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_10 (SLICE_X42Y85.A2), 11 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.560</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_0</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.292</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_0</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>clock_control_inst/cdce_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;8&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>1.872</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.702</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_3</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.150</twTotPathDel><twClkSkew dest = "0.147" src = "0.160">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_3</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;8&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>1.730</twRouteDel><twTotDel>3.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.737</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.117</twTotPathDel><twClkSkew dest = "0.147" src = "0.158">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;8&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>1.697</twRouteDel><twTotDel>3.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_1 (SLICE_X42Y83.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_1</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_1</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_1</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>clock_control_inst/cdce_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL><twBEL>clock_control_inst/cdce_count_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_2 (SLICE_X42Y83.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.531</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_2</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_2</twDest><twTotPathDel>0.531</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_2</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y83.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>clock_control_inst/cdce_count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;2&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL><twBEL>clock_control_inst/cdce_count_2</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>87.8</twPctLog><twPctRoute>12.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_6 (SLICE_X42Y84.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.535</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_6</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_6</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_6</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>clock_control_inst/cdce_count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;6&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL><twBEL>clock_control_inst/cdce_count_6</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.069</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>87.1</twPctLog><twPctRoute>12.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_control_inst/cdce_count&lt;3&gt;/CLK" logResource="clock_control_inst/cdce_count_0/CK" locationPin="SLICE_X42Y83.CLK" clockNet="fpga_clk"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_control_inst/cdce_count&lt;3&gt;/CLK" logResource="clock_control_inst/cdce_count_1/CK" locationPin="SLICE_X42Y83.CLK" clockNet="fpga_clk"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_control_inst/cdce_count&lt;3&gt;/CLK" logResource="clock_control_inst/cdce_count_2/CK" locationPin="SLICE_X42Y83.CLK" clockNet="fpga_clk"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X39Y73.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.541</twSlack><twSrc BELType="FF">clock_control_inst/last_vfat2</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_0</twDest><twTotPathDel>1.315</twTotPathDel><twClkSkew dest = "0.145" src = "0.154">0.009</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/last_vfat2</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp><twBEL>clock_control_inst/last_vfat2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;0&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.680</twRouteDel><twTotDel>1.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X39Y73.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.731</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_0</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_0</twDest><twTotPathDel>1.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_0</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y73.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;0&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X39Y73.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.742</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_2</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_2</twDest><twTotPathDel>1.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_2</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y73.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;2&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>0.435</twRouteDel><twTotDel>1.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X39Y73.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_0</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_2</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_0</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y73.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;2&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twLogDel>0.399</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X39Y73.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_0</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_1</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_0</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y73.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;1&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_1</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>88.4</twPctLog><twPctRoute>11.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X39Y73.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.530</twSlack><twSrc BELType="FF">clock_control_inst/last_vfat2</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_2</twDest><twTotPathDel>0.532</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/last_vfat2</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp><twBEL>clock_control_inst/last_vfat2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.177</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;2&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.177</twRouteDel><twTotDel>0.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y32.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y32.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y32.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Tdcmper_CLKIN" slack="1.335" period="3.125" constraintValue="3.125" deviceLimit="1.790" freqLimit="558.659" physResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" logResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="rec_clk_pll_inst/clkin1"/><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="rec_clk_pll_inst/clkin1_buf/I0" logResource="rec_clk_pll_inst/clkin1_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="rec_clk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="2.680" period="6.250" constraintValue="6.250" deviceLimit="3.570" freqLimit="280.112" physResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" logResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" locationPin="DCM_X0Y0.CLK0" clockNet="rec_clk_pll_inst/clk0"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>33611</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10141</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.250</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAMB16_X4Y62.ADDRB11), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.236</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twDest><twTotPathDel>5.658</twTotPathDel><twClkSkew dest = "0.689" src = "0.910">0.221</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y164.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y62.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.820</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y62.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.838</twLogDel><twRouteDel>4.820</twRouteDel><twTotDel>5.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/gtp_tx_mux_inst/header_1 (SLICE_X67Y127.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">link_tracking_1_inst/vi2c_core_inst/tx_ready_o</twSrc><twDest BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/header_1</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew dest = "0.874" src = "0.823">-0.051</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/vi2c_core_inst/tx_ready_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/header_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X67Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/vi2c_tx_ready</twComp><twBEL>link_tracking_1_inst/vi2c_core_inst/tx_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>234</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>link_tracking_1_inst/vi2c_tx_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y127.CE</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.265</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y127.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/header&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/header_1</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>4.953</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/tx_ready_o</twSrc><twDest BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/header_1</twDest><twTotPathDel>5.664</twTotPathDel><twClkSkew dest = "0.247" src = "0.260">0.013</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/tx_ready_o</twSrc><twDest BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/header_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X47Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/regs_tx_ready</twComp><twBEL>link_tracking_1_inst/registers_core_inst/tx_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>232</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>link_tracking_1_inst/regs_tx_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y127.CE</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.265</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y127.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/header&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/header_1</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>4.719</twRouteDel><twTotDel>5.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.240</twSlack><twSrc BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2</twSrc><twDest BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/header_1</twDest><twTotPathDel>4.935</twTotPathDel><twClkSkew dest = "0.874" src = "0.814">-0.060</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2</twSrc><twDest BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/header_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y131.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>tx_kchar&lt;6&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y127.CE</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.265</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y127.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/gtp_tx_mux_inst/header&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/header_1</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>3.973</twRouteDel><twTotDel>4.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAMB16_X4Y62.WEB2), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twDest><twTotPathDel>5.702</twTotPathDel><twClkSkew dest = "0.689" src = "0.823">0.134</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y62.WEB2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">5.011</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y62.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>5.011</twRouteDel><twTotDel>5.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG (SLICE_X90Y138.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[50].UPDATE_CELL/GEN_CLK.USER_REG</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG</twDest><twTotPathDel>0.239</twTotPathDel><twClkSkew dest = "0.036" src = "0.032">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[50].UPDATE_CELL/GEN_CLK.USER_REG</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X90Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;19&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[50].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>cs_sync_out&lt;2&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twLogDel>0.126</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X71Y152.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twTotPathDel>0.328</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y152.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAMB16_X4Y82.DIB15), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.338</twTotPathDel><twClkSkew dest = "0.069" src = "0.065">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;51&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y82.DIB15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;51&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X4Y82.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="gtp_clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK21" clockNet="gtp_clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="gtp_clk"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>57152</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20752</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.738</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122 (SLICE_X114Y57.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.262</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twDest><twTotPathDel>9.184</twTotPathDel><twClkSkew dest = "0.603" src = "0.772">0.169</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.242</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;122&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>7.852</twRouteDel><twTotDel>9.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.342</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twDest><twTotPathDel>9.104</twTotPathDel><twClkSkew dest = "0.603" src = "0.772">0.169</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.242</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;122&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>7.709</twRouteDel><twTotDel>9.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.374</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twDest><twTotPathDel>9.072</twTotPathDel><twClkSkew dest = "0.603" src = "0.772">0.169</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.242</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;122&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>7.670</twRouteDel><twTotDel>9.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119 (SLICE_X112Y55.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.286</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twDest><twTotPathDel>9.158</twTotPathDel><twClkSkew dest = "0.601" src = "0.772">0.171</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.235</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;119&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twBEL></twPathDel><twLogDel>1.313</twLogDel><twRouteDel>7.845</twRouteDel><twTotDel>9.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.366</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twDest><twTotPathDel>9.078</twTotPathDel><twClkSkew dest = "0.601" src = "0.772">0.171</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.235</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;119&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twBEL></twPathDel><twLogDel>1.376</twLogDel><twRouteDel>7.702</twRouteDel><twTotDel>9.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.398</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twDest><twTotPathDel>9.046</twTotPathDel><twClkSkew dest = "0.601" src = "0.772">0.171</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.235</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;119&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119</twBEL></twPathDel><twLogDel>1.383</twLogDel><twRouteDel>7.663</twRouteDel><twTotDel>9.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (SLICE_X66Y37.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.288</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twTotPathDel>9.345</twTotPathDel><twClkSkew dest = "0.790" src = "0.772">-0.018</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.403</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;173&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>8.013</twRouteDel><twTotDel>9.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.368</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twTotPathDel>9.265</twTotPathDel><twClkSkew dest = "0.790" src = "0.772">-0.018</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.403</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;173&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>7.870</twRouteDel><twTotDel>9.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.400</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twTotPathDel>9.233</twTotPathDel><twClkSkew dest = "0.790" src = "0.772">-0.018</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y80.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">5.403</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;173&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>7.831</twRouteDel><twTotDel>9.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182 (SLICE_X87Y64.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_1_inst/data_182</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182</twDest><twTotPathDel>0.455</twTotPathDel><twClkSkew dest = "0.432" src = "0.340">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_182</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X87Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_1_inst/data&lt;182&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_182</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y64.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_1_inst/data&lt;182&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_data&lt;1&gt;&lt;183&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183 (SLICE_X87Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_1_inst/data_183</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew dest = "0.432" src = "0.340">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_183</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_1_inst/data&lt;184&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_183</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_1_inst/data&lt;183&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_data&lt;1&gt;&lt;183&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X66Y63.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twTotPathDel>0.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;_rt</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>84.3</twPctLog><twPctRoute>15.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y32.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y45.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="126" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="131">0</twUnmetConstCnt><twDataSheet anchorID="132" twNameLen="15"><twClk2SUList anchorID="133" twDestWidth="15"><twDest>fpga_clk_i</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>9.738</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>9.738</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="134" twDestWidth="15"><twDest>fpga_test_io&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>9.738</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>9.738</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="135"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>91696</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>30984</twConnCnt></twConstCov><twStats anchorID="136"><twMinPer>9.738</twMinPer><twFootnote number="1" /><twMaxFreq>102.690</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Nov 22 18:35:48 2014 </twTimestamp></twFoot><twClientInfo anchorID="137"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 383 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
