Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  7 17:04:58 2023
| Host         : lee-virtual-machine running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
| Design       : riscv_wrapper
| Device       : xc7k325t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2444 |
|    Minimum number of control sets                        |  2354 |
|    Addition due to synthesis replication                 |    90 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4995 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2444 |
| >= 0 to < 4        |   182 |
| >= 4 to < 6        |   320 |
| >= 6 to < 8        |   195 |
| >= 8 to < 10       |   219 |
| >= 10 to < 12      |    39 |
| >= 12 to < 14      |    60 |
| >= 14 to < 16      |    17 |
| >= 16              |  1412 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           15984 |         4471 |
| No           | No                    | Yes                    |             438 |          156 |
| No           | Yes                   | No                     |            2751 |         1077 |
| Yes          | No                    | No                     |           51057 |        22523 |
| Yes          | No                    | Yes                    |             104 |           23 |
| Yes          | Yes                   | No                     |           11023 |         3593 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                         Clock Signal                                                        |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                             |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                             |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
| ~riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sdio_reset_reg_0                                                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                   |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/me/finish_tmp_reg_0                                                                                                                                                                            |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/s_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/maybe_full_reg_1                                                                                                                                                   |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/out_f_wivalid_16                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx[31]_i_2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/dma_axi4_arvalid_1                                                                                                                                                          |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                       |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_55_out                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              2 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                      |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[0]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/QueueCompatibility_2/ram_extra_id_reg_0_3_0_5_i_1__2_n_0                                                                                                                        |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                               |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/DMCONTROLReg_dmactive_reg                                                                                                                                                                                                                                | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                                        | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[73]_i_1_n_0                                                                                                                  |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/SPI_CTRL/state_reg[1]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/SPI_CTRL/state_reg[7]                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/write_byte_count[2]_i_2_n_0                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/write_byte_count0                                                                                         |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_1[0]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                         |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/state[3]_i_1__1_n_0                                                                                                                                                                                                                                | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_17                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1_n_0                                                                                                                                                     | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/SR[0]                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/last_din[3]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                          |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_0                                                       |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                4 |              4 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/drt_bit[3]_i_1_n_0                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[3]_i_1_n_0                                                                                                                                                      | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                                  | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/crc_bit[3]_i_1_n_0                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/_GEN_213_out                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/sent_d_reg                                                                                                 |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                      |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/_GEN_213_out                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/sent_d_reg                                                                                                 |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/do_deq                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in1[31]_i_1_n_0                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/mem_ctrl_wfd_reg[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_11                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_12                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_13                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_16                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                      |                2 |              4 |         2.00 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_15                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_14                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_3                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/do_enq                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                                      |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_1                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                           |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                                        |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_0                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/_GEN_213_out                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/sent_d_reg                                                                                                 |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/_GEN_213_out                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/state_1_0_reg                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                                      |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_10                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/FSM_onehot_sbState_reg[0]_1[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/refill_way[3]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                             | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_pkt_out[0]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_pkt_inp                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[1]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_out__0                                                                                                                                                                                                                                              | riscv_i/IO/Ethernet/inst/tx_m_axi_stop                                                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                                        |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                           | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_inp[3]_i_2_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/tx_m_axi_stop                                                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_2                                                                                                        |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                      | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_pkt_inp                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv_0[0]                                                                                                                                                                      |                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv_0[0]                                                                                                                                                                      | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                                                                                                                                                                        |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                              |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_55_out                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/startup_count[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                                       |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_5[0]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/SPI_CTRL/shift_counter[3]_i_2_n_0                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/SPI_CTRL/shift_counter[3]_i_1_n_0                                                                         |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/mem_ctrl_branch_reg_1                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_out_pos[0]_i_1_n_0                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_state                                                                                                                                                                                                                                                         | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_inp_pos[3]_i_1_n_0                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_out_pos__0                                                                                                                                                                                                                                                    | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/mem_ctrl_branch_reg_2                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                             |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_wstrb[0]_i_2_n_0                                                                                                                                                                                                                                          | riscv_i/IO/Ethernet/inst/rx_wstrb[0]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                                          |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0]                                                                                                           | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                 | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                           |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                          |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_buf                                                                                                                                                                                                                                                           | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/E[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/m_axi_wcnt                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/m_axi_awaddr[31]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_1                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_burst_out[3]_i_1_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_burst_inp                                                                                                                                                                                                                                                 | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                 | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                           |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_pkt_out[3]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_27                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_24                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_25                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/reset_waddr_reg[9]_inv                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                    |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_26                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/valid_1_reg                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              4 |         4.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_dcsr_ebreakm                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                   | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_28                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              4 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___88_n_0                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_22                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_18                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_19                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_2                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_20                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_21                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/reset_waddr_reg[9]_inv_0                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/sExp_Z[12]_i_1_n_0                                                             |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                           |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_23                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                      | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                      |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                      | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_e_q/do_enq__3                                                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                       |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_9                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_29                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_3                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_4                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                    |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_5                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_6                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_7                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_8                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              4 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/E[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/value_reg_1[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              5 |         1.67 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_1_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_id_reg[0]_1[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                    | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/count[5]_i_1_n_0                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_T_38                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                     |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_4_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/SPI_CTRL/state_reg[1]                                                                                                                                                             |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                    | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/after_state[5]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/temp_page[1]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/write_base_addr                                                                                                                                                                   |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_5_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_3_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_ren2_i_1_0[0]                                                                                                                                                                   |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_0_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___18_n_0                                                                                                             |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___64_n_0                                                                                                             |                4 |              5 |         1.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_2_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_6_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_misa                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                1 |              5 |         5.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                4 |              5 |         1.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_fflags[4]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[0]_0                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |         2.50 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_7_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                4 |              5 |         1.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_7_control_dmode                                                                                                                                                           |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_3_0[0]                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/me/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks[2047]_i_2_n_0                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/counter2[5]_i_1_n_0                                                                                                 |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                  | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_1                                                                                                                                     |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg                                                                                                                                       |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_v                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_validout_v_reg                                                        |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_34_in                                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/sel                                                                                                                                                                                                                                                           | riscv_i/RocketChip/inst/syn_reset/shreg[2]                                                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/data_index[4]_i_1_n_0                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                  | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/FSM_onehot_sbState_reg[2][0]                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                4 |              5 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                   |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/release_state_reg[1]                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/state_reg[0]_0                                                                                                              |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[31]_i_1_n_0                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/dcacheArb_io_requestor_1_replay_next                                                                                           |                5 |              5 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                           |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                           |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/E[0]                                                                                                                                                                                           | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                 |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/SPI_CTRL/counter[4]_i_1__0_n_0                                                                            |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_int_enable_reg[4]_i_1_n_0                                                                                                                                                                                                                                      | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/TxD_2                                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/data_int_enable_reg[4]_i_1_n_0                                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_data_master0/int_status_o[4]_i_1_n_0                                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/int_status_reg[4]_i_1_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/fq_reset                                                                                                                                        |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/E[0]                                                                                                                                                   |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                                                              |                5 |              5 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                                                              |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                                |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                           | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                            |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_int[1]                                                                                                                                                                                                     | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                      |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/deq/maybe_full_reg_1[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].match_flag_pb_reg[21]_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                5 |              6 |         1.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                        |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_6_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                      | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/reg_RW0_addr0_1                                                                                                                                                                                        |                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_probe_x12                                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_want_victimize                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                      | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                  |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                     |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                                |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/btb_io_resp_valid                                                                                                                                                                          |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_clock49_out                                                                                                                                                                                                                                             | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_cnt[5]_i_1_n_0                                                                                                                                                                                                                                          | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                  |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                     |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/inp_pos0                                                                                                                                                                                                                                      | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                           | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/FSM_sequential_core_state_reg[3]_rep[0]                                                                                                                                              |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/out_pos0                                                                                                                                                                                                                                   | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                1 |              6 |         6.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_scause[63]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_mie                                                                                                                                                                          |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/inp_pos0                                                                                                                                                                                                                                   | riscv_i/IO/SD/inst/sd_data_master0/start_tx_fifo_o_reg_0[0]                                                                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/E[0]                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_data_master0/start_tx_fifo_o_reg_0[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/m_axi_wcnt[5]_i_2_n_0                                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/SR[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___20_n_0                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___21_n_0                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                            |                                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                  |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |         3.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_4_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_2_rd                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                           |                3 |              6 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_1_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                3 |              6 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_3_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                3 |              6 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_5_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/r_btb_updatePipe_valid                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                                                                                             | riscv_i/DDR/mem_reset_control_0/inst/reset_cnt[5]_inv_i_1_n_0                                                                                                                                                 |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb41_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb47_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                5 |              6 |         1.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb35_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb50_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].match_flag_pb_reg[61]_1                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                     |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_1                                                                                                        |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                        |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                     |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].match_flag_pb_reg[53]_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                5 |              6 |         1.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/state_3_reg_0[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              6 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_2_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                                   |                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/small_[5]_i_1_n_0                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                4 |              6 |         1.50 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/small_1[5]_i_1_n_0                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                           |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/state_4_reg_0[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[11].srl_nx1/shift                                                                             |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              6 |         3.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_0_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_3                                                                                                           |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/readys_mask_reg[2][0]                                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_probe_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                           |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/int_rtc_tick_value_reg[5][0]                                                                                                                    |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/resp_idx[6]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back/ram_index_reg[9]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_1_pipeid                                                                                                                                                                                  |                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                                                                                                                                    | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                   |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/CRC_7/ENABLE0                                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/cmd_serial_host0/AR[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/syn_req/stb_reg[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                4 |              7 |         1.75 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_T_38                                                                                                                                                                            |                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              7 |         1.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                           |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                             |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/state[6]_i_2__0_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_data_master0/SR[0]                                                                                                                                                                      |                2 |              7 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[1]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/SPI_CTRL/shift_register[7]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_6[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[0]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_10[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_head                                                                                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/tx_burst_head[31]_i_1_n_0                                                                                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                     | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_11[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_1[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_2[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                7 |              8 |         1.14 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                                                                                                                                         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                 |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/xon_xoff_inp[7]_i_1_n_0                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/xon_xoff_out_3                                                                                                                                                                                                                                                   | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_3[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/temp_spi_data[7]_i_2_n_0                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/temp_spi_data0                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/temp_delay_ms[7]_i_2_n_0                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/oled_vbat0                                                                                                |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_4[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_5[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                 |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_16[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_15[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_14[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_13[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_12[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_11[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_8[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_10[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_17[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_4[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_3[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/valid011_out                                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/reset_reg[0]                                                                                                 |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_9[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_2[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_1[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[2]                                                                                                                                                                                             |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[3]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[4]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[5]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[6]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/MS_DELAY/stop_time_0                                                                                                                                                              |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[7]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[0]                                                                                                                                                                                             |                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_7[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[1]                                                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__25[0]                                                 |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_1[2]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[3]                                                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                      |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[4]                                                                                                                                                                                             |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[5]                                                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_9[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_8[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_7[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_6[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_1[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                          |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__0_2[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_7[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__3_0[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__3[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__2_0[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__2[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1_6[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1_5[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__0[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__0_0[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__0_1[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1_3[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1_0[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_id[2]_i_1_n_0                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_cache[3]_i_1_n_0                                                                          |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_8[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_9[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_1[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_12[0]                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_2[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                                  |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_3[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[6]                                                                                                                                                                                             |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                               | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_11[0]                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/E[0]                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_10[0]                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_rg[7]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/clock_cnt[7]_i_1_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_4[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_5[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1_4[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                6 |              8 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_28[0]                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_6[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_19[0]                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_2_n_0                                                                                                                                                                                                                                           | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_1_n_0                                                                                                                                                                   |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                     |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[3][0]                                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[2]_0[0]                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[2][0]                                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[1][0]                                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[0]_0[0]                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[0][0]                                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_6[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_4[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_7[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/state[7]_i_2_n_0                                                                                                                                                                                                                                  | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                        |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_8[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/E[0]                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/FSM_onehot_sbState_reg[0]_0[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ibuf/mem_reg_valid_reg[0]                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_9[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_2[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           |                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/_pstore1_cmd_T                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pstore1_mask[6]_i_1_n_0                                                                                                  |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_3[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_5[0]                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_7[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/clock_divider_reg[7]_i_1_n_0                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_6[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_5[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_4[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_3[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_2[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_1[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/ctrlStateReg_reg[0]_0[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_3[7]                                                                                                                                                                                             |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1_1[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/resetting                                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/full_reg_rep__1_2[0]                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2_1                                                                                                                       |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/wr_req014_out                                                                                                                                                                                                                                                    | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |         4.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                            |                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                      |                4 |              9 |         2.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_medeleg                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/maybe_full_reg_0[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              9 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                            |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/maybe_full_reg_2[0]                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/maybe_full_reg_2[0]                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/d_first_counter[8]_i_1__2_n_0                                                                              |                4 |              9 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/E[0]                                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/_a_first_T                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_1__1_n_0                                                                              |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/beatsLeft_3_reg[1]_0                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/SR[0]                                                                                                                                    |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/_a_first_T                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/fixer/a_first_counter[8]_i_1_n_0                                                                                                                         |                5 |              9 |         1.80 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/beatsLeft[8]_i_1_n_0                                                                                               |                2 |              9 |         4.50 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                                                                                            |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/SR[0]                                                                                                                             |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/valid_4_reg                                                                                                                                           |                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/valid_4_reg                                                                                                                                           |                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                6 |              9 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/error/a/E[0]                                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                                                    |                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                  |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/maybe_full_reg_2[0]                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/a_first_counter_reg[8][0]                                                                                                         |                5 |              9 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/pstore2_valid_reg                                                                                                                                                             |                                                                                                                                                                                                               |                8 |              9 |         1.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                     |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                6 |              9 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/maybe_full_reg_7[0]                                                                                                                |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                4 |              9 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/value_1_reg_0                                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/reset_reg[0]                                                                                                                       |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_13[0]                                                                                                                                                  |                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_10[0]                                                                                                                                                  |                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_11[0]                                                                                                                                                  |                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_12[0]                                                                                                                                                  |                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                                                                | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                5 |             10 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain/_widx_T_1                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/valid_reg_reg                                                                                       |                6 |             10 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]_i_1_n_0                                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                6 |             10 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[9]_i_2_n_0                                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[9]_i_1_n_0                                                                                         |                3 |             10 |         3.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |             10 |         3.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[9]_i_1_n_0                                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                2 |             10 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/_GEN_213_out                                                                                                                                                                       |                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                5 |             10 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/temp_index[6]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |             10 |         3.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                             |                4 |             10 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                7 |             10 |         1.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/_GEN_213_out                                                                                                                                                                         |                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/E[0]                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_14[0]                                                                                                                                                  |                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/FSM_onehot_translation_state_reg[9][0]                                                                                                                                               |                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/_GEN_213_out                                                                                                                                                                       |                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/_GEN_213_out                                                                                                                                                                       |                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                2 |             10 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_17[0]                                                                                                                                                  |                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_16[0]                                                                                                                                                  |                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_15[0]                                                                                                                                                  |                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |             11 |         5.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                6 |             11 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                4 |             11 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_pkt_offs[13]_i_1_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/tx_axis_byte_offs                                                                                                                                                                    |                2 |             11 |         5.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                     |                7 |             11 |         1.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_v                                                                                                                                                                           |                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                      |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/dmem_req_bits_addr[37]_i_1_n_0                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/dmem_req_bits_addr[39]_i_1_n_0                                                                                             |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/me/finish_tmp_reg_0                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/me/FSM_sequential_translation_state_reg[4]                                                                             |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                      |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq/ram_id_reg_0_1_0_3_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/block_size_reg[11]_i_1_n_0                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                |                6 |             12 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                               | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                              |                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |               12 |             12 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_buf_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/p_0_in__0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/MS_DELAY/ms_counter__0                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/MS_DELAY/ms_counter[0]_i_1_n_0                                                                            |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rd_req0                                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[0]                                                                                                  |                4 |             12 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg_0[0]                                                                                                                                                                                                             | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                              |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/wr_req0                                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_1                                                                                                     |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                              |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_1                                                                                                     |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                                                                               |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/uncachedReqs_0_addr                                                                                                                                                                              |                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/resp_valid_0_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                     |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                          |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/ppn_ccu_inst                                                                                                                                                                                       |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                   |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/temp_write_ascii[6]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |                9 |             13 |         1.44 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_valid_reg13_out                                                                                                                                                                                        | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                                                                                            |                3 |             13 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0                                                                                                                                                                                  | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                                                                                            |                4 |             13 |         3.25 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1_n_0                                                                                                                                                                                     | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/wr_ptr_gray_reg                                                                                                        |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg[12]_i_1_n_0                                                                                                                                                                                               | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                                                                                            |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                                               | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clear                                                                                                                  |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                  |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                                               | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg                                                                                                                              |                5 |             13 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/command_reg[13]_i_1_n_0                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_tlb_resp_miss_reg[0]                                                                                                                                                                 |                                                                                                                                                                                                               |                6 |             14 |         2.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |               11 |             14 |         1.27 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                8 |             14 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_word_left                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                            |                6 |             14 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_2                                                                                                                                                                                     |                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                                                           |                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/iop_data[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/blockProbeAfterGrantCount                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                3 |             15 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmiBypass/bar/_widx_T_1                                                                                                                                                                                                         |                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                5 |             15 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/release_state_reg[0]_1[0]                                                                                                                                                                        |                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_valid_not_nacked                                                                                                                                                                              |                                                                                                                                                                                                               |               12 |             15 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                     |                6 |             15 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[15]_i_1_n_0                                                                                                                                                      | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                 |                5 |             16 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/transf_cnt[15]_i_1_n_0                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_5                                                                                                                                                      |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_3                                                                                                                                                      |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_4                                                                                                                                                      |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[31]                                                                                                                                                                                                                                              |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/do_enq                                                                                                                                                                |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[23]                                                                                                                                                                                                                                              |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/blkcnt_reg[15]_i_1_n_0                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_2[0]                                                                                                                                                                                                | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[15]                                                                                                                                                                                                                                              |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/refill_fire                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[7]                                                                                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                       |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/do_enq                                                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/data_cycles[15]_i_1_n_0                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/wr_req0                                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/block_count_reg[15]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                6 |             16 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/rd_req0                                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                5 |             16 |         3.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/wr_req0                                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_reg_valid                                                                                                                                                                                     |                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rd_req0                                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |             16 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                3 |             17 |         5.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/MS_DELAY/clk_counter                                                                                      |                4 |             17 |         4.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                6 |             17 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                3 |             17 |         5.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                      |                4 |             17 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                7 |             17 |         2.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/E[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                9 |             18 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                4 |             18 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |             18 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |             18 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                               |                                                                                                                                                                                                               |               13 |             18 |         1.38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_c_q/_T_322                                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                9 |             18 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |                5 |             18 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/_pstore1_cmd_T                                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             19 |         1.36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                           |                                                                                                                                                                                                               |                4 |             20 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                3 |             20 |         6.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                5 |             20 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                           |                                                                                                                                                                                                               |                4 |             20 |         5.00 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |               11 |             21 |         1.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/full_reg_rep__3[0]                                                                                                                                                                                         |                                                                                                                                                                                                               |               11 |             21 |         1.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |               11 |             21 |         1.91 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                      |                6 |             21 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/s2_valid_reg_0                                                                                                                                                |                                                                                                                                                                                                               |                9 |             21 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                9 |             21 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/debug_reset                                                                                                                                     |                9 |             21 |         2.33 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_satp_mode                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             21 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                               |                7 |             21 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |               11 |             22 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain/_widx_T_1                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain/valid_reg_reg                                                                |               13 |             22 |         1.69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/_GEN_00                                                                                                                                                                                   |                                                                                                                                                                                                               |               15 |             22 |         1.47 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |                4 |             23 |         5.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                                |                                                                                                                                                                                                               |               13 |             24 |         1.85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]                                                                                                                                          |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             24 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             24 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/do_enq                                                                                                                                                                                                    |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                             | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_11                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_status_reg_0_15_0_0_i_2_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                7 |             24 |         3.43 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                8 |             24 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |                6 |             24 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_head                                                                                                                                                                                                                                                |                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_3                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_21                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_22                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_23                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_24                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_25                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_26                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_27                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_28                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_29                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_1                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_4                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_5                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_6                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_7                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_8                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_9                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                             | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |               11 |             24 |         2.18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_2                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_19                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_18                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_17                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_10                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_20                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/do_enq                                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_14                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_0                                                                                                                                        |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_15                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_16                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_13                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_12                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_tag[26]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_2                                                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_3                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_0                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/count_reg[1]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_12[0]                                                                                                                                                                              |                                                                                                                                                                                                               |                4 |             25 |         6.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_11[0]                                                                                                                                                                              |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmiBypass/bar/_widx_T_1                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmiBypass/bar/we_reg                                                                                                                                    |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_5[24]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_13[0]                                                                                                                                                                              |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_10[0]                                                                                                                                                                              |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                               | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                   |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_1                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_timeout_reg[24]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_14[0]                                                                                                                                                                              |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/count_reg[1]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                               |                4 |             25 |         6.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_4[24]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/E[0]                                                                                                                                                                                                                     | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog[24]_i_1_n_0                                                                                                                                                                                                                                | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                4 |             25 |         6.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/Q[7]                                                        |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_tag[26]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |               11 |             25 |         2.27 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             25 |         1.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep_1[0]                                                                                                                                                        |                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep_2[0]                                                                                                                                                        |                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep_3[0]                                                                                                                                                        |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep_4[0]                                                                                                                                                        |                                                                                                                                                                                                               |                4 |             25 |         6.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep_5[0]                                                                                                                                                        |                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep_6[0]                                                                                                                                                        |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep_7[0]                                                                                                                                                        |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                      |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                                                                                                                                                                                 | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                4 |             25 |         6.25 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg                                                                                                                                                                                                           | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/wr_ptr_gray_reg                                                                                                        |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_3                                                                                                                                                                |                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_2                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_2[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_0                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_1                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/_refill_paddr_T                                                                                                                                                                         |                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_3[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             26 |         2.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_0[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_1                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_3[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_2[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_1                                                                                                                                                                |                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_0[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/counter_2_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                      |                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                5 |             26 |         5.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                                                                                                                                                                    | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                                                                                            |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/p_0_in10_out                                                                                                                                                                                     |                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_detect_cnt[0]_i_1_n_0                                                                                                                                                                                                                                           | sdio_cd_IBUF                                                                                                                                                                                                  |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               13 |             26 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/dmem_req_bits_addr[37]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg[12]_i_1__0_n_0                                                                                                                                                                                   | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/wr_ptr_gray_reg                                                                                                        |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_3[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_1[1]_i_1                                                                                                                                                                      |                                                                                                                                                                                                               |               12 |             26 |         2.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks[2047]_i_2_n_0                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/counter2[31]_i_1_n_0                                                                                                |                9 |             26 |         2.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_refill_tag_reg[0][0]                                                                                                                                                                              |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_3                                                                                                                                                                |                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_2[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_1                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_0                                                                                                                                                                |                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_3                                                                                                                                                                |                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_2                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_1                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_0                                                                                                                                                                |                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_0                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_1                                                                                                                                                                |                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_3                                                                                                                                                                |                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_0[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_2[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_1                                                                                                                                                                |                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_1[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_2[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_0[34]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_3                                                                                                                                                                |                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/D[2]                                                                                                                                                                                           |                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               12 |             27 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/context_tracking_on_reg_1[0]                                                                                                                                                         |                                                                                                                                                                                                               |               11 |             27 |         2.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_data                                                                                                                                                                                           |                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/_T_22                                                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |               13 |             28 |         2.15 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/data_timeout_reg[27]_i_1_n_0                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                7 |             28 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/watchdog[27]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                4 |             28 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/isValid[27]_i_2_n_0                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/SR[0]                                                                                                                                           |                9 |             28 |         3.11 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |               14 |             28 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |               14 |             28 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |               14 |             28 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_inst                                                                                                                                                                                           |                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                         |                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               13 |             29 |         2.23 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                9 |             29 |         3.22 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/start_rx_fifo_o_reg[0]                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |                4 |             30 |         7.50 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_5_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             30 |         2.31 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_4_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_0_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               14 |             30 |         2.14 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_3_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               12 |             30 |         2.50 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_2_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             30 |         2.31 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_1_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             30 |         1.67 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_6_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_pmp_7_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/mem_ctrl_wfd_reg[0]                                                                                                                                                              |                                                                                                                                                                                                               |               16 |             30 |         1.88 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_10[0]                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |               11 |             31 |         2.82 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_mtvec[31]_i_1_n_0                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |               11 |             31 |         2.82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/in_in2                                                                                                          |               18 |             31 |         1.72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_2                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_0                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_3[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_2[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_1[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_0[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_2                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_1                                                                                                                                                                  |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               17 |             32 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_1                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                        | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               16 |             32 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                                                                                        | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               14 |             32 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_0                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                               |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |               18 |             32 |         1.78 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/count_flag_tmp[0]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r[31]_i_1_n_0                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |               17 |             32 |         1.88 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/syn_done/E[0]                                                                                                                                                                                                                                            | riscv_i/RocketChip/inst/jtag/crc[31]_i_1_n_0                                                                                                                                                                  |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_0                                                                                                                                                                  |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_2                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_1                                                                                                                                                                  |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_0                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_3[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_2                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_1                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_0                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_3[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_2[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_1                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_0                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_1                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_2                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                                                                                                                                      | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state[31]_i_1_n_0                                                                                  |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_0                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_3[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_2[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_1[34]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/_GEN_213_out                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/wr_req034_out                                                                                                                                                                                                                                                      | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/counter[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_start40_out                                                                                                                                                                                                                                             | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/int_enable                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/wr_req094_out                                                                                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc1_out                                                                                                                                                                | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1__0_n_0                                                                               |               12 |             32 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/resp_valid_0_reg_rep                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_1                                                                                                                                     |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/_GEN_213_out                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |               10 |             32 |         3.20 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/crc_add                                                                                                                                                                                                                                                  | riscv_i/RocketChip/inst/jtag/crc[31]_i_1_n_0                                                                                                                                                                  |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/_GEN_213_out                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/_GEN_213_out                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                       |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/syn_req/E[0]                                                                                                                                                                                                                                             | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/E[0]                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/p_337_in                                                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in3[31]_i_1__0_n_0                                                                                               |               13 |             32 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag//i__n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/FSM_onehot_sbState_reg[1][0]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                         |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                    |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/store2[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/temp1[31]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/dout[7]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/temp1[31]_i_1_n_0                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/temp2[31]_i_1_n_0                                                                                                   |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/tlb_flush_context_tracking_reg_5                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg                                                                                                                                       |               15 |             32 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/dout[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/counter3[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/dma_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/argument_reg[31]_i_1_n_0                                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in2                                                                                                              |               11 |             33 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/cmd_oe_o1_out                                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                        |               12 |             33 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_9                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_16                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_8                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_7                                                                                                                                                                                     |                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_17                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_18                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_19                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_6                                                                                                                                                                                     |                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_2                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_20                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_21                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_22                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_23                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_24                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_25                                                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_5                                                                                                                                                                                     |                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_26                                                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_27                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_3                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_4                                                                                                                                                                                     |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             34 |         3.09 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                              |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                       |                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_14                                                                                                                                                                                    |                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/m_axi_araddr[31]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_1                                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/m_axi_awaddr[31]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_10                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_11                                                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_12                                                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_0                                                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                               |                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_13                                                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_15                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               22 |             35 |         1.59 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_19[0]                                                                                                                                                                                            |                                                                                                                                                                                                               |               18 |             35 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_8                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_7                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_2                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_12                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_6                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb__T_48                                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             36 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state3                                                                                                                                                                                     |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_19                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_18                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_17                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_16                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_7                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_15                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_14                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_23                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_13                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                            |                                                                                                                                                                                                               |               11 |             36 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_16                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_6                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_5                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_4                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_21                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_20                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_3                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_2                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_19                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_18                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_17                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_9                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_15                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_14                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_13                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_12                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_11                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_10                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_1                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_0                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_22                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_10                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_1                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_0                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]                                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[11]_1                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[11]_0                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[11]                                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[10]_5                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[10]_4                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_10                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[10]_3                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[10]_2                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_2                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[10]                                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_3                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_25                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[10]_1                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_24                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[10]_0                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_4                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_1                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_0                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_9                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_8                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_7                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_6                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_5                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_5                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_11                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_4                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_3                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_2                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_14                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_13                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_12                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[12]_10                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[6]_11                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_2                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_12                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_13                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_14                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_15                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_16                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_17                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_18                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_19                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_11                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_20                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_21                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_22                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_3                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_9                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[0]                                                                                                  |               13 |             36 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_8                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_9                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_10                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_1                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_0                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_4                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_5                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_6                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_7                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_8                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/write_D_flag_reg_9                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                               |               16 |             36 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][5][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                               |               22 |             36 |         1.64 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/reset_sync_reg[2][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/reset_sync_reg[2]_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_3                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_12                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_13                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_14                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_15                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_16                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_1                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_0                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_10                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_2                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_4                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_9                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_5                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_6                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx[31]_i_2_n_0                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx[31]_i_1_n_0                                                                                                            |                9 |             36 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_7                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_8                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_11                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[7]_8                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_1                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]_0                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_7                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_6                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_5                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[8]                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_4                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ppn_ccu_reg[9]_3                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                        |                                                                                                                                                                                                               |               18 |             37 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                8 |             37 |         4.62 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                               |               12 |             37 |         3.08 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               11 |             37 |         3.36 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |               11 |             37 |         3.36 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                               |               10 |             37 |         3.70 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |               12 |             37 |         3.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               14 |             37 |         2.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_2                                                                                                                                                                                    |                                                                                                                                                                                                               |               15 |             38 |         2.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[2][0]                                                                                                                                                                           |                                                                                                                                                                                                               |               13 |             38 |         2.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                               |               10 |             38 |         3.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                               |               15 |             38 |         2.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_1                                                                                                                                                                                    |                                                                                                                                                                                                               |               13 |             38 |         2.92 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                  |               13 |             38 |         2.92 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg                                                                                                                                                                                                           | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clear                                                                                                                  |               10 |             38 |         3.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_3                                                                                                                                                                                    |                                                                                                                                                                                                               |               16 |             38 |         2.38 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0                                                                                                                                                                                        | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg                                                                                                                              |                9 |             38 |         4.22 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_stvec[38]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |               16 |             38 |         2.38 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_0_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               15 |             39 |         2.60 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_mepc[39]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                               |               12 |             39 |         3.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/csr_protect_state134_out                                                                                                                                                         |                                                                                                                                                                                                               |                7 |             39 |         5.57 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_1_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             39 |         3.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_7_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             39 |         2.79 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_2_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             39 |         3.55 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_3_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             39 |         3.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_4_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             39 |         3.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_dpc[39]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               13 |             39 |         3.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_5_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               16 |             39 |         2.44 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_6_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                               |               17 |             39 |         2.29 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_sepc[39]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                               |               13 |             39 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                7 |             39 |         5.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                               |               12 |             39 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                7 |             39 |         5.57 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                     |               12 |             39 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_size0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/cmd                                                                                                                                                                                                                                                      |                                                                                                                                                                                                               |               14 |             40 |         2.86 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/dr                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                6 |             40 |         6.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/s2_valid_reg_0                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |               17 |             40 |         2.35 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               20 |             40 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                            |                                                                                                                                                                                                               |               11 |             40 |         3.64 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_stval[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |               27 |             40 |         1.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/QueueCompatibility/dma_axi4_arvalid_0[0]                                                                                                                                        |                                                                                                                                                                                                               |               13 |             40 |         3.08 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |               19 |             40 |         2.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/maybe_full_reg_1[0]                                                                                                                                                       |                                                                                                                                                                                                               |               12 |             40 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain/ready_reg_reg[0]                                                                                                                                     |                                                                                                                                                                                                               |               21 |             40 |         1.90 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_mtval[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |               22 |             40 |         1.82 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_size0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                   |               14 |             41 |         2.93 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog_enable_i_1_n_0                                                                                                                                                                                                                             | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |               15 |             42 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               20 |             42 |         2.10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             42 |         5.25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/resp_len[5]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                        |               13 |             42 |         3.23 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                               |               18 |             43 |         2.39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |               15 |             43 |         2.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1092]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_b_q/do_enq__1                                                                                                                                                                                              |                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/mem_reg_0_63_0_2_i_1__0_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/p_0_in                                                                                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                   |               26 |             44 |         1.69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             45 |         3.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[0]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             45 |         3.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/valid_stage0_v                                                                                                                                                                          |                                                                                                                                                                                                               |               15 |             45 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/count_reg[1]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             45 |         3.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/count_reg[1]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[1]                                                                                                  |               14 |             46 |         3.29 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                      |               26 |             46 |         1.77 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_wstrb                                                                                                                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             46 |         4.18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                               |               15 |             46 |         3.07 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_axis_byte_offs                                                                                                                                                                                                                                            |                                                                                                                                                                                                               |               12 |             46 |         3.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                               |               24 |             46 |         1.92 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               12 |             47 |         3.92 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               16 |             47 |         2.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                                                                                                                                   |                                                                                                                                                                                                               |               21 |             48 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_2                                                                                                                                                                                              |                                                                                                                                                                                                               |               19 |             49 |         2.58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_6                                                                                                                                                                                              |                                                                                                                                                                                                               |               17 |             49 |         2.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_5                                                                                                                                                                                              |                                                                                                                                                                                                               |               15 |             49 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                               |                8 |             49 |         6.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                8 |             49 |         6.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               15 |             49 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |               10 |             49 |         4.90 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_4                                                                                                                                                                                              |                                                                                                                                                                                                               |               18 |             49 |         2.72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_3                                                                                                                                                                                              |                                                                                                                                                                                                               |               16 |             49 |         3.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_1                                                                                                                                                                                              |                                                                                                                                                                                                               |               19 |             49 |         2.58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_7                                                                                                                                                                                              |                                                                                                                                                                                                               |               17 |             49 |         2.88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |               18 |             49 |         2.72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags_0                                                                                                                                                                                              |                                                                                                                                                                                                               |               15 |             49 |         3.27 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |               25 |             49 |         1.96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_id[0]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               17 |             50 |         2.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/maybe_full                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |             50 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_rep_2[0]                                                                                                                                                                           |                                                                                                                                                                                                               |               18 |             51 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                               |               13 |             51 |         3.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_superpage_entries_1_level                                                                                                                                                                    |                                                                                                                                                                                                               |               15 |             51 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_superpage_entries_0_level                                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             51 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/deq/maybe_full                                                                                                                                                              |                                                                                                                                                                                                               |               24 |             52 |         2.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/inReady_reg_2[0]                                                                                                                                       |                                                                                                                                                                                                               |               21 |             52 |         2.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/release_state_reg[1]                                                                                                                                                     |                                                                                                                                                                                                               |               20 |             52 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_v                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundRawFNToRecFN_io_roundingMode_b_reg[0]                               |               10 |             53 |         5.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_9[0]                                                                                                                                                                               |                                                                                                                                                                                                               |               16 |             53 |         3.31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_id[2]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |               40 |             53 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                              |                                                                                                                                                                                                               |               26 |             53 |         2.04 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_rep_1[0]                                                                                                                                                                           |                                                                                                                                                                                                               |               23 |             55 |         2.39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/subsystem_fbus_xbar/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                               |               15 |             56 |         3.73 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/large_1[57]_i_1_n_0                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |               14 |             58 |         4.14 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/large_[57]_i_1_n_0                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/SR[0]                                                                                                    |               13 |             58 |         4.46 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/ex_reg_rs_lsb_0[1]_i_3[0]                                                                                                                                                        |                                                                                                                                                                                                               |               29 |             62 |         2.14 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/E[0]                                                                                                                                                                             |                                                                                                                                                                                                               |               32 |             62 |         1.94 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/remainder[129]_i_1_n_0                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/remainder[126]_i_1_n_0                                                                                   |               24 |             62 |         2.58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                             |                                                                                                                                                                                                               |               24 |             63 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_debug_sb/widget/repeated_repeater/_GEN_00                                                                                                                                                                           |                                                                                                                                                                                                               |               22 |             63 |         2.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[320][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[31][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[321][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[426][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[312][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[425][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[431][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[430][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[408][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[319][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[448][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[318][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[317][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[316][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[315][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[441][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[314][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[313][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[292][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[445][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_dscratch                                                                                                                                                                     |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/CRC_16_gen[3].CRC_16_i/E[0]                                                                                                                                                                                                                   | riscv_i/IO/SD/inst/sd_data_serial_host0/SR[0]                                                                                                                                                                 |               14 |             64 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[436][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[435][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[434][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[444][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                 |                                                                                                                                                                                                               |               12 |             64 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_1                                                                                                                                                      |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                               |               11 |             64 |         5.82 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                               |               14 |             64 |         4.57 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               14 |             64 |         4.57 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                               |               12 |             64 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ibuf/context_tracking_on_reg[0]                                                                                                                                                      |                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/context_tracking_on_reg_0                                                                                                                                                            |                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/mem_reg_rs2                                                                                                                                                                          |                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[424][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[39][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[399][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[398][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[397][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[400][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_2[0]                                                                                                                                                             |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[417][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[418][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[419][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[41][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[420][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[421][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[422][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[423][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_7[0]                                                                                                                                                             |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[8][0]                                                                                                                                                            |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[7]_4[0]                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[7]_3[0]                                                                                                                                                          |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[7]_2[0]                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[7]_1[0]                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[7]_0[0]                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[7][0]                                                                                                                                                            |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_9[0]                                                                                                                                                             |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_8[0]                                                                                                                                                             |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[8]_0[0]                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_6[0]                                                                                                                                                             |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_5[0]                                                                                                                                                             |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[281][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[282][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[283][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               40 |             64 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[429][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[284][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[285][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[428][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_5[0]                                                                                                                                                          |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_mscratch                                                                                                                                                                     |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_sscratch                                                                                                                                                                     |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/req_tag_reg[4]_0[0]                                                                                                                                                              |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/req_tag_reg[4]_1[0]                                                                                                                                                              |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/req_tag_reg[4]_2[0]                                                                                                                                                              |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/req_tag_reg[4]_3[0]                                                                                                                                                              |                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/req_tag_reg[4]_4[0]                                                                                                                                                              |                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_7[0]                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_6[0]                                                                                                                                                          |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[286][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_4[0]                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/e[31]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_3[0]                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_2[0]                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_1[0]                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9]_0[0]                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[9][0]                                                                                                                                                            |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_reg_inst_reg[8]_1[0]                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[305][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[302][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[303][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[331][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[304][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[443][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[326][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[403][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state_reg[0]_2[0]                                                                                                                                                                          |                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_4[0]                                                                                                                                                             |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[301][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[306][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[327][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[307][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[308][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[309][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[330][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[30][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[310][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/wb_ctrl_wxd_reg_3[0]                                                                                                                                                             |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[427][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[287][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[288][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[289][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[28][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[290][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[291][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[385][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[293][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[294][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[311][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[295][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[296][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[297][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[298][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[299][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[29][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[2][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[300][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[339][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[255][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[3][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[265][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[266][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[277][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[387][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[246][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[245][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[244][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[243][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[242][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[324][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[241][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[240][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[23][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[338][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[447][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[446][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[32][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[332][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[333][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[40][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[410][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[466][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[407][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[406][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[334][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[337][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[336][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[322][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[509][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[91][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[92][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[93][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[94][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[95][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[96][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[97][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[98][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[99][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[9][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[512][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[511][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[510][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[50][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[335][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[247][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[386][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[268][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[267][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[409][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[262][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[261][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[25][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[259][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[404][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[258][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[323][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[257][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[256][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[208][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[221][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[220][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[21][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[219][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[218][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[217][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[216][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[215][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[214][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[213][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[212][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[211][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[210][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[209][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[254][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[222][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[207][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[206][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[205][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[204][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[203][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[202][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[201][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[200][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[1][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[19][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[273][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[274][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[199][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[198][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[234][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[328][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[329][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[248][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[249][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[24][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[239][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[272][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[271][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[405][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[238][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[250][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[237][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[236][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[235][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[90][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[233][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[232][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[231][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[230][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[22][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[325][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               41 |             64 |         1.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[229][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[228][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[280][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[227][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[226][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[225][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[224][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[223][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[62][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[465][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[463][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[462][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[449][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               41 |             64 |         1.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[6][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[70][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[44][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[450][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[69][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[68][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[67][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[66][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[65][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[64][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[63][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[460][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[61][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[60][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[5][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[59][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[58][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[57][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[56][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[55][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[467][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[468][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[469][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[46][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[470][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[471][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[376][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[71][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[384][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[464][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[53][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[383][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[382][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[381][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[380][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[37][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[456][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[379][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[378][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[453][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[377][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[472][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[375][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[374][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[459][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[458][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[457][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[75][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[452][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[451][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[461][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[455][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[454][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[74][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[72][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[45][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[77][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[4][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[51][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[500][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[501][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[502][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[503][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[54][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[504][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[505][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[52][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[506][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[507][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[508][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[76][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[49][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[78][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[79][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[7][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[80][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[81][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[82][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[83][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[84][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[85][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[86][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[87][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[88][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[89][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[8][63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[486][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[473][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[474][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[475][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[476][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[477][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[478][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[479][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[47][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[480][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[481][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[482][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[483][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[484][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[485][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[260][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[487][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[488][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[489][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[48][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[490][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[491][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[492][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[493][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[494][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[495][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[496][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[497][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[498][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[499][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[264][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[135][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[251][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[134][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[133][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[132][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[131][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[130][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[12][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[129][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[128][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[42][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[127][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[253][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[263][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[126][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[278][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[279][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[125][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[124][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[123][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[122][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[121][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[120][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[11][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[143][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[147][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[364][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[365][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[366][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[367][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[437][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[146][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[145][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[144][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[438][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[368][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[270][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[142][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[141][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[140][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[13][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[139][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[369][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[36][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[138][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[137][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[136][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[370][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[395][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[371][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[396][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[372][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[416][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[415][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[414][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[413][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[100][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[412][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[411][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[373][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[101][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[394][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[393][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/_pstore1_cmd_T                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pstore1_data[63]_i_1_n_0                                                                                                 |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[392][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[391][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[390][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[38][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[389][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[388][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[269][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data                                                                                                                                                                                          |                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[110][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[119][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[118][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[117][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[116][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[115][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[114][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[26][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[113][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[27][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[112][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[111][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[148][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[10][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[109][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[108][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[107][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[106][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[105][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[104][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[103][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[43][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[102][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[439][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[172][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[17][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[179][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[178][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[442][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[177][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[176][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[175][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[33][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[174][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[173][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[340][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[180][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[171][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[170][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[16][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[169][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[168][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[167][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[166][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[165][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[164][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[341][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[342][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[189][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[197][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[196][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[195][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[194][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[193][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[192][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[275][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[191][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[20][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[190][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[18][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[343][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[188][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[187][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[252][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[186][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[185][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[184][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[183][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[276][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[182][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[181][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               37 |             64 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[150][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[156][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[354][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[355][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[155][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[356][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[154][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[433][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[432][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[153][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[152][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[357][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[151][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[440][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[358][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[359][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[35][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[360][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[402][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[401][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[361][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[14][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[362][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[363][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[149][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[73][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[345][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[163][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[346][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[347][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/in_in3[63]_i_1_n_0                                                                                                  |               38 |             64 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[348][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[162][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[349][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[34][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[161][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[160][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[15][63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[159][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[158][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[157][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[350][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[351][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[352][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/en                                                                                                                                                                                               |                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[353][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/read_data[344][63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in2[64]_i_1__0_n_0                                                                                               |               31 |             65 |         2.10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in2[64]_i_1_n_0                                                                                         |               31 |             65 |         2.10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in1[64]_i_1_n_0                                                                                         |               27 |             65 |         2.41 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/divisor[64]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               23 |             65 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                               |               12 |             66 |         5.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/inPipe_valid                                                                                                                                                                                |                                                                                                                                                                                                               |               28 |             66 |         2.36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                               |               25 |             66 |         2.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_unshelve_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                               |               18 |             66 |         3.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                |                                                                                                                                                                                                               |               20 |             66 |         3.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/value_1_reg_2[0]                                                                                                                                                                                           |                                                                                                                                                                                                               |               31 |             66 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                               |               18 |             66 |         3.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |               23 |             67 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               14 |             67 |         4.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/E[0]                                                                                                                                                               |                                                                                                                                                                                                               |               18 |             67 |         3.72 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/remainder[129]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                               |               36 |             68 |         1.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_valid                                                                                                                                                                                |                                                                                                                                                                                                               |               36 |             69 |         1.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in1[64]_i_1__0_n_0                                                                                               |               41 |             70 |         1.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               16 |             70 |         4.38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/buffer_io_dmem_resp_bits_tag_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                               |               37 |             70 |         1.89 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/buf__pc                                                                                                                                                                          |                                                                                                                                                                                                               |               27 |             71 |         2.63 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                                            |                                                                                                                                                                                                               |               23 |             71 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                               |               28 |             72 |         2.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                               |               12 |             72 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                               |               11 |             72 |         6.55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                          |                                                                                                                                                                                                               |               23 |             72 |         3.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                               |               22 |             72 |         3.27 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                         |                                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                                |                                                                                                                                                                                                               |               19 |             72 |         3.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                               |               27 |             72 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_wen_reg[0]_1                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/E[0]                                                                                                                                                                      |                                                                                                                                                                                                               |               16 |             72 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/E[0]                                                                                                                                                              |                                                                                                                                                                                                               |               47 |             73 |         1.55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                    | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               16 |             73 |         4.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                   |                                                                                                                                                                                                               |               20 |             73 |         3.65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/deq/maybe_full_0                                                                                                                                                            |                                                                                                                                                                                                               |               31 |             73 |         2.35 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               43 |             75 |         1.74 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               16 |             76 |         4.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/valid_stage0_v                                                                                                                                                                          |                                                                                                                                                                                                               |               28 |             77 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               15 |             78 |         5.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                               |               10 |             80 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                               |               10 |             80 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               14 |             81 |         5.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               25 |             81 |         3.24 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ibuf/E[0]                                                                                                                                                                            |                                                                                                                                                                                                               |               30 |             82 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                               | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               34 |             82 |         2.41 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               15 |             82 |         5.47 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/advance_pstore1                                                                                                                                                                                  |                                                                                                                                                                                                               |               63 |             85 |         1.35 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ppn_idx                                                                                                                                                                                        |                                                                                                                                                                                                               |               70 |             87 |         1.24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               24 |             87 |         3.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               16 |             87 |         5.44 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_addr0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_addr0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_meta_clk_en                                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             88 |         6.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_4                                                                                                                                                                                       |                                                                                                                                                                                                               |               25 |             89 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen                                                                                                                                                                                         |                                                                                                                                                                                                               |               20 |             89 |         4.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_3                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             89 |         4.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_2                                                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             89 |         4.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_1                                                                                                                                                                                       |                                                                                                                                                                                                               |               21 |             89 |         4.24 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |               56 |             91 |         1.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_1__0__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/e[31]_i_1_n_0                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/b[31]_i_1_n_0                                                                                                       |               25 |             96 |         3.84 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_1__1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/do_enq                                                                                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/e[31]_i_1_n_0                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/f[31]_i_1_n_0                                                                                                       |               24 |             96 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_strb_reg_0_1_6_7_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                               |               13 |             98 |         7.54 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |               36 |             99 |         2.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_last_reg_0_1_0_0_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                               |               13 |            102 |         7.85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/valid                                                                                                                                                                                       |                                                                                                                                                                                                               |               27 |            106 |         3.93 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               14 |            108 |         7.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rem_Z0                                                                                                                                                 |                                                                                                                                                                                                               |               44 |            110 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               14 |            112 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               14 |            112 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               14 |            112 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |               18 |            116 |         6.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                               |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                               |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleIn_0_d_q/do_enq                                                                                                                                                                                                     |                                                                                                                                                                                                               |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/cam_s_0_state2                                                                                                                                                                                                           |                                                                                                                                                                                                               |               55 |            117 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_7                                                                                                                                                   |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_6                                                                                                                                                   |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_5                                                                                                                                                   |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_4                                                                                                                                                   |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/clock_1                                                                                                                                                            |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/do_enq                                                                                                                                                             |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/do_enq__0                                                                                                                                                                                              |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/response_0_o[31]_i_1_n_0                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                        |               33 |            120 |         3.64 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/response_o[119]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                        |               18 |            122 |         6.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/me/exponent_reg[123]_i_2_n_0                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/me/exponent_reg[123]_i_1_n_0                                                                                           |               24 |            126 |         5.25 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/FSM_sequential_protect_start_end_reg[2]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/FSM_sequential_protect_start_end_reg[2]_2                                                                |               27 |            128 |         4.74 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s1_valid_0                                                                                                                                                                              |                                                                                                                                                                                                               |               25 |            133 |         5.32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                        |               38 |            139 |         3.66 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/p_15_in                                                                                                                                                                              |                                                                                                                                                                                                               |               54 |            140 |         2.59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_c_q/do_enq__2                                                                                                                                                                                             |                                                                                                                                                                                                               |               18 |            144 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg_0_1_0_2_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               20 |            160 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_a_q/do_enq                                                                                                                                                                                                |                                                                                                                                                                                                               |               21 |            164 |         7.81 |
|  riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/mem_ctrl_csr                                                                                                                                                                         |                                                                                                                                                                                                               |               69 |            166 |         2.41 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4416_4479_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4224_4287_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4480_4543_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4544_4607_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_448_511_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4608_4671_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4672_4735_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4736_4799_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4800_4863_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4864_4927_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4928_4991_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4992_5055_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5056_5119_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5120_5183_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3968_4031_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3520_3583_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3584_3647_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3648_3711_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3712_3775_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3776_3839_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1152_1215_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_384_447_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3904_3967_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4352_4415_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4160_4223_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4096_4159_0_2_i_4_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7104_7167_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4032_4095_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_704_767_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5184_5247_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_4288_4351_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6208_6271_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6272_6335_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7040_7103_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6336_6399_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6400_6463_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_640_703_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6464_6527_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6528_6591_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6144_6207_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6592_6655_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6656_6719_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6720_6783_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6784_6847_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6848_6911_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6912_6975_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6976_7039_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5696_5759_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3840_3903_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5248_5311_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5312_5375_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5376_5439_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5440_5503_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5504_5567_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5568_5631_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5632_5695_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_512_575_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5760_5823_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_576_639_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5824_5887_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5888_5951_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_5952_6015_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6016_6079_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_6080_6143_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_192_255_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1408_1471_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1472_1535_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1536_1599_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1600_1663_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1664_1727_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1728_1791_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1792_1855_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1856_1919_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1920_1983_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7168_7231_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7360_7423_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1984_2047_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7424_7487_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2048_2111_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7488_7551_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7552_7615_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2176_2239_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7616_7679_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_8128_8191_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1088_1151_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1024_1087_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_0_2_i_4_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1216_1279_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7232_7295_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_960_1023_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_896_959_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_832_895_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2112_2175_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_8064_8127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_8000_8063_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7936_7999_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7872_7935_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1280_1343_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7296_7359_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1344_1407_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_128_191_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7680_7743_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2944_3007_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3008_3071_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3072_3135_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2880_2943_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2816_2879_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3136_3199_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3200_3263_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2752_2815_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_320_383_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2688_2751_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2624_2687_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7808_7871_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_7744_7807_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_256_319_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2560_2623_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2496_2559_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3264_3327_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3328_3391_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2432_2495_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2368_2431_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3392_3455_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_768_831_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2304_2367_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_2240_2303_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3456_3519_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               43 |            172 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleOut_0_a_q/do_enq                                                                                                                                                            |                                                                                                                                                                                                               |               22 |            174 |         7.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleOut_0_a_q/do_enq__0                                                                                                                                                                                                 |                                                                                                                                                                                                               |               22 |            174 |         7.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/valid                                                                                                                                                                                       |                                                                                                                                                                                                               |               56 |            197 |         3.52 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/FSM_sequential_core_state_reg[1]                                                                                                                                                     |                                                                                                                                                                                                               |              171 |            240 |         1.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/background_hash_compute_reg                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx_hash[31]_i_1_n_0                                                                                                       |               79 |            254 |         3.22 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                               |               85 |            256 |         3.01 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clock_2                                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/SR[0]                                                                                                        |               71 |            256 |         3.61 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/hashed[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |              110 |            256 |         2.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               58 |            273 |         4.71 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                               |               94 |            288 |         3.06 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               99 |            299 |         3.02 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/sched_reg_0_63_0_0_i_2_n_0                                                                                                                                                                  |                                                                                                                                                                                                               |               76 |            304 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks[2047]_i_2_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |               71 |            327 |         4.61 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                               |               43 |            344 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |               89 |            358 |         4.02 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |               45 |            360 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                               |               48 |            384 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |               49 |            392 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/buffer_reset                                                                                                                                                                                       |                                                                                                                                                                                                               |              160 |            394 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                     |              316 |            795 |         2.52 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks[2047]_i_2_n_0                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks[2047]_i_1_n_0                                                                                                    |              376 |           1325 |         3.52 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |              813 |           3305 |         4.07 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |             3492 |          12216 |         3.50 |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


