<profile>

<section name = "Vitis HLS Report for 'Sliding'" level="0">
<item name = "Date">Mon Mar 10 15:36:51 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.259 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 2405, 10.000 ns, 24.050 us, 1, 2405, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192">Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2, 2367, 2367, 23.670 us, 23.670 us, 2367, 2367, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 426, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">88, 20, 4018, 4237, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 413, -</column>
<column name="Register">-, -, 635, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">6, ~0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">3, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192">Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2, 88, 4, 3230, 3661, 0</column>
<column name="mul_28ns_32ns_60_1_1_U649">mul_28ns_32ns_60_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_28ns_32_1_1_U650">mul_32s_28ns_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_28ns_32_1_1_U651">mul_32s_28ns_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U652">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U653">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="udiv_32ns_32s_32_36_seq_1_U654">udiv_32ns_32s_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="udiv_32ns_32s_32_36_seq_1_U655">udiv_32ns_32s_32_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add63_fu_398_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln95_1_fu_314_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln95_fu_263_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln98_1_fu_351_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln98_fu_281_p2">+, 0, 0, 39, 32, 32</column>
<column name="baseIter_fu_357_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub143_fu_392_p2">+, 0, 0, 39, 32, 2</column>
<column name="grp_fu_275_p0">-, 0, 0, 39, 32, 32</column>
<column name="grp_fu_293_p0">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_state39_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln97_fu_336_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="max_cycles_fu_340_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_blk_n">9, 2, 1, 2</column>
<column name="C_c_blk_n">9, 2, 1, 2</column>
<column name="K_blk_n">9, 2, 1, 2</column>
<column name="K_c57_blk_n">9, 2, 1, 2</column>
<column name="M_blk_n">9, 2, 1, 2</column>
<column name="M_c54_blk_n">9, 2, 1, 2</column>
<column name="N_blk_n">9, 2, 1, 2</column>
<column name="N_c49_blk_n">9, 2, 1, 2</column>
<column name="P_blk_n">9, 2, 1, 2</column>
<column name="P_c_blk_n">9, 2, 1, 2</column>
<column name="R_blk_n">9, 2, 1, 2</column>
<column name="R_c44_blk_n">9, 2, 1, 2</column>
<column name="S_blk_n">9, 2, 1, 2</column>
<column name="S_c_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="conv3_samepad_read">9, 2, 1, 2</column>
<column name="conv3_sild_write">9, 2, 1, 2</column>
<column name="grp_fu_229_p0">14, 3, 32, 96</column>
<column name="grp_fu_229_p1">14, 3, 32, 96</column>
<column name="grp_fu_233_p0">14, 3, 32, 96</column>
<column name="grp_fu_233_p1">14, 3, 32, 96</column>
<column name="mode_blk_n">9, 2, 1, 2</column>
<column name="mode_c70_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="K_1_reg_425">32, 0, 32, 0</column>
<column name="N_1_reg_433">32, 0, 32, 0</column>
<column name="S_1_reg_416">32, 0, 32, 0</column>
<column name="add63_reg_527">32, 0, 32, 0</column>
<column name="add_ln95_1_reg_472">32, 0, 32, 0</column>
<column name="add_ln95_reg_446">32, 0, 32, 0</column>
<column name="add_ln98_reg_457">32, 0, 32, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="baseIter_reg_501">32, 0, 32, 0</column>
<column name="cycles_read_block_reg_484">32, 0, 32, 0</column>
<column name="cycles_write_block_reg_477">32, 0, 32, 0</column>
<column name="div29_cast_reg_467">28, 0, 28, 0</column>
<column name="div42_cast_reg_517">12, 0, 12, 0</column>
<column name="div_reg_512">28, 0, 28, 0</column>
<column name="empty_reg_441">12, 0, 12, 0</column>
<column name="grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192_ap_start_reg">1, 0, 1, 0</column>
<column name="max_cycles_reg_496">32, 0, 32, 0</column>
<column name="mode_1_reg_412">1, 0, 1, 0</column>
<column name="mul_ln93_reg_507">60, 0, 60, 0</column>
<column name="reg_248">28, 0, 28, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sub143_reg_522">32, 0, 32, 0</column>
<column name="trunc_ln156_reg_532">4, 0, 4, 0</column>
<column name="trunc_ln158_reg_537">4, 0, 4, 0</column>
<column name="udiv_ln98_reg_491">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="conv3_samepad_dout">in, 512, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_num_data_valid">in, 4, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_fifo_cap">in, 4, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_empty_n">in, 1, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_read">out, 1, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_sild_din">out, 512, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_num_data_valid">in, 3, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_fifo_cap">in, 3, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_full_n">in, 1, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_write">out, 1, ap_fifo, conv3_sild, pointer</column>
<column name="R_dout">in, 32, ap_fifo, R, pointer</column>
<column name="R_num_data_valid">in, 3, ap_fifo, R, pointer</column>
<column name="R_fifo_cap">in, 3, ap_fifo, R, pointer</column>
<column name="R_empty_n">in, 1, ap_fifo, R, pointer</column>
<column name="R_read">out, 1, ap_fifo, R, pointer</column>
<column name="C_dout">in, 32, ap_fifo, C, pointer</column>
<column name="C_num_data_valid">in, 3, ap_fifo, C, pointer</column>
<column name="C_fifo_cap">in, 3, ap_fifo, C, pointer</column>
<column name="C_empty_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_read">out, 1, ap_fifo, C, pointer</column>
<column name="N_dout">in, 32, ap_fifo, N, pointer</column>
<column name="N_num_data_valid">in, 3, ap_fifo, N, pointer</column>
<column name="N_fifo_cap">in, 3, ap_fifo, N, pointer</column>
<column name="N_empty_n">in, 1, ap_fifo, N, pointer</column>
<column name="N_read">out, 1, ap_fifo, N, pointer</column>
<column name="M_dout">in, 32, ap_fifo, M, pointer</column>
<column name="M_num_data_valid">in, 3, ap_fifo, M, pointer</column>
<column name="M_fifo_cap">in, 3, ap_fifo, M, pointer</column>
<column name="M_empty_n">in, 1, ap_fifo, M, pointer</column>
<column name="M_read">out, 1, ap_fifo, M, pointer</column>
<column name="K_dout">in, 32, ap_fifo, K, pointer</column>
<column name="K_num_data_valid">in, 3, ap_fifo, K, pointer</column>
<column name="K_fifo_cap">in, 3, ap_fifo, K, pointer</column>
<column name="K_empty_n">in, 1, ap_fifo, K, pointer</column>
<column name="K_read">out, 1, ap_fifo, K, pointer</column>
<column name="P_dout">in, 32, ap_fifo, P, pointer</column>
<column name="P_num_data_valid">in, 3, ap_fifo, P, pointer</column>
<column name="P_fifo_cap">in, 3, ap_fifo, P, pointer</column>
<column name="P_empty_n">in, 1, ap_fifo, P, pointer</column>
<column name="P_read">out, 1, ap_fifo, P, pointer</column>
<column name="S_dout">in, 32, ap_fifo, S, pointer</column>
<column name="S_num_data_valid">in, 3, ap_fifo, S, pointer</column>
<column name="S_fifo_cap">in, 3, ap_fifo, S, pointer</column>
<column name="S_empty_n">in, 1, ap_fifo, S, pointer</column>
<column name="S_read">out, 1, ap_fifo, S, pointer</column>
<column name="mode_dout">in, 1, ap_fifo, mode, pointer</column>
<column name="mode_num_data_valid">in, 3, ap_fifo, mode, pointer</column>
<column name="mode_fifo_cap">in, 3, ap_fifo, mode, pointer</column>
<column name="mode_empty_n">in, 1, ap_fifo, mode, pointer</column>
<column name="mode_read">out, 1, ap_fifo, mode, pointer</column>
<column name="R_c44_din">out, 32, ap_fifo, R_c44, pointer</column>
<column name="R_c44_num_data_valid">in, 3, ap_fifo, R_c44, pointer</column>
<column name="R_c44_fifo_cap">in, 3, ap_fifo, R_c44, pointer</column>
<column name="R_c44_full_n">in, 1, ap_fifo, R_c44, pointer</column>
<column name="R_c44_write">out, 1, ap_fifo, R_c44, pointer</column>
<column name="C_c_din">out, 32, ap_fifo, C_c, pointer</column>
<column name="C_c_num_data_valid">in, 4, ap_fifo, C_c, pointer</column>
<column name="C_c_fifo_cap">in, 4, ap_fifo, C_c, pointer</column>
<column name="C_c_full_n">in, 1, ap_fifo, C_c, pointer</column>
<column name="C_c_write">out, 1, ap_fifo, C_c, pointer</column>
<column name="N_c49_din">out, 32, ap_fifo, N_c49, pointer</column>
<column name="N_c49_num_data_valid">in, 3, ap_fifo, N_c49, pointer</column>
<column name="N_c49_fifo_cap">in, 3, ap_fifo, N_c49, pointer</column>
<column name="N_c49_full_n">in, 1, ap_fifo, N_c49, pointer</column>
<column name="N_c49_write">out, 1, ap_fifo, N_c49, pointer</column>
<column name="M_c54_din">out, 32, ap_fifo, M_c54, pointer</column>
<column name="M_c54_num_data_valid">in, 4, ap_fifo, M_c54, pointer</column>
<column name="M_c54_fifo_cap">in, 4, ap_fifo, M_c54, pointer</column>
<column name="M_c54_full_n">in, 1, ap_fifo, M_c54, pointer</column>
<column name="M_c54_write">out, 1, ap_fifo, M_c54, pointer</column>
<column name="K_c57_din">out, 32, ap_fifo, K_c57, pointer</column>
<column name="K_c57_num_data_valid">in, 4, ap_fifo, K_c57, pointer</column>
<column name="K_c57_fifo_cap">in, 4, ap_fifo, K_c57, pointer</column>
<column name="K_c57_full_n">in, 1, ap_fifo, K_c57, pointer</column>
<column name="K_c57_write">out, 1, ap_fifo, K_c57, pointer</column>
<column name="P_c_din">out, 32, ap_fifo, P_c, pointer</column>
<column name="P_c_num_data_valid">in, 4, ap_fifo, P_c, pointer</column>
<column name="P_c_fifo_cap">in, 4, ap_fifo, P_c, pointer</column>
<column name="P_c_full_n">in, 1, ap_fifo, P_c, pointer</column>
<column name="P_c_write">out, 1, ap_fifo, P_c, pointer</column>
<column name="S_c_din">out, 32, ap_fifo, S_c, pointer</column>
<column name="S_c_num_data_valid">in, 4, ap_fifo, S_c, pointer</column>
<column name="S_c_fifo_cap">in, 4, ap_fifo, S_c, pointer</column>
<column name="S_c_full_n">in, 1, ap_fifo, S_c, pointer</column>
<column name="S_c_write">out, 1, ap_fifo, S_c, pointer</column>
<column name="mode_c70_din">out, 1, ap_fifo, mode_c70, pointer</column>
<column name="mode_c70_num_data_valid">in, 3, ap_fifo, mode_c70, pointer</column>
<column name="mode_c70_fifo_cap">in, 3, ap_fifo, mode_c70, pointer</column>
<column name="mode_c70_full_n">in, 1, ap_fifo, mode_c70, pointer</column>
<column name="mode_c70_write">out, 1, ap_fifo, mode_c70, pointer</column>
</table>
</item>
</section>
</profile>
