// Seed: 1488301208
module module_0 (
    input tri1 id_0
);
  wor id_2;
  assign id_2 = id_2;
  module_2();
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wand id_6,
    input tri id_7,
    input uwire id_8,
    output tri id_9,
    input wire id_10,
    output wand id_11
);
  wire id_13;
  module_0(
      id_0
  );
endmodule
module module_2 ();
  wire id_1;
endmodule
