Welcome to Xilinx CORE Generator.
Help system initialized.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/Software/xilinx/13.2/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
The IP Catalog has been reloaded.
Opening project file
/home/asip04/SS17/Session5b/ASIPMeisterProjects/brownie/ISEUART5f/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim - Generating component instance 'chipscope_ila4b' of
   'xilinx.com:ip:chipscope_ila:1.04.a' from
   '/Software/xilinx/13.2/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_i
   la_v1_04_a/chipscope_ila_v1_04_a.xcd'.
Customizing IP...
Release 13.2 - Xilinx CORE Generator IP GUI Launcher O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <chipscope_ila4b> already exists in the output
   directory. Output products for this core may be overwritten.
Gathering HDL files for chipscope_ila4b root...
Creating XST project for chipscope_ila4b...
Creating XST script file for chipscope_ila4b...
Creating XST instantiation file for chipscope_ila4b...
Running XST for chipscope_ila4b...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_ila4b...
Skipping Verilog instantiation template for chipscope_ila4b...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim - Generating component instance 'chipscope_ila4b' of
   'xilinx.com:ip:chipscope_ila:1.04.a' from
   '/Software/xilinx/13.2/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_i
   la_v1_04_a/chipscope_ila_v1_04_a.xcd'.
Customizing IP...
Release 13.2 - Xilinx CORE Generator IP GUI Launcher O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <chipscope_ila4b> already exists in the output
   directory. Output products for this core may be overwritten.
Gathering HDL files for chipscope_ila4b root...
Creating XST project for chipscope_ila4b...
Creating XST script file for chipscope_ila4b...
Creating XST instantiation file for chipscope_ila4b...
Running XST for chipscope_ila4b...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_ila4b...
Skipping Verilog instantiation template for chipscope_ila4b...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
Closed project file.
