#
# designrulecheck/CorrectLabel.java
#
# ==> IllegalChar = 
# ==> ReservedVerilogKeyword = 
# ==> ReservedVHDLKeyword = 
# ==> VerilogKeywordNameError = 
# ==> VHDLKeywordNameError = 
#
# designrulecheck/Netlist.java
#
# ==> BuildingNetlistFor = 
# ==> CircuitInfoString = 
# ==> DRCPassesString = 
# ==> EmptyNamedSheet = 
# ==> FoundBadComponent = 
# ==> HDL_CompNameIsLabel = 
# ==> HDL_DuplicatedLabels = 
# ==> HDL_LabelInvalid = 
# ==> HDL_noLabel = 
# ==> HDL_Tristate = 
# ==> HDL_unsupported = 
# ==> MultipleSheetSameName = 
# ==> NetAdd_ComponentWidthMismatch = 
# ==> NetList_BitwidthError = 
# ==> NetList_CircuitGated = 
# ==> NetList_CircuitGatedNotGated = 
# ==> NetList_CircuitNotGated = 
# ==> NetList_duplicatedSplitter = 
# ==> NetList_emptynets = 
# ==> NetList_GatedClock = 
# ==> NetList_GatedClockInt = 
# ==> NetList_GatedClockSink = 
# ==> NetList_GatedClockSource = 
# ==> NetList_IOError = 
# ==> NetList_NoClockConnection = 
# ==> NetList_NoEndSplitterConnections = 
# ==> NetList_NoSplitterConnection = 
# ==> NetList_NoSplitterEndConnections = 
# ==> NetList_PossibleGatedClock = 
# ==> NetList_ShortCircuit = 
# ==> NetList_SourceWithoutSink = 
# ==> NetList_TraceListBegin = 
# ==> NetList_TraceListEnd = 
# ==> NetList_UnconnectedInput = 
# ==> NetList_UnconnectedInputs = 
# ==> NetList_UnconnectedOutput = 
# ==> NetList_UnsourcedSink = 
# ==> NetListBuild = 
# ==> NetMerge_BitWidthError = 
# ==> TopLevelNoIO = 
#
# download/AlteraDownload.java
#
# ==> AlteraCofFile = 
# ==> AlteraDetectDevice = 
# ==> AlteraErrorCof = 
# ==> AlteraFlash = 
# ==> AlteraFlashError = 
# ==> AlteraFlashFailure = 
# ==> AlteraJicFile = 
# ==> AlteraJicFileError = 
# ==> AlteraNoCof = 
# ==> AlteraNoSofFile = 
# ==> AlteraOptimize = 
# ==> AlteraProgSof = 
# ==> AlteraProgSofError = 
# ==> AlteraProgSofFailure = 
# ==> AlteraProject = 
# ==> AlteraSyntPRBit = 
#
# download/Download.java
#
# ==> FPGABoardNotConnected = 
# ==> FPGABoardSelection = 
# ==> FPGACancelWait = 
# ==> FPGADownloadAborted = 
# ==> FPGADownloadBitfile = 
# ==> FPGADownloadCancel = 
# ==> FpgaDownloadInfo = 
# ==> FPGADownloadOk = 
# ==> FPGAExecutionFailure = 
# ==> FpgaGuiCanceling = 
# ==> FPGAInterrupted = 
# ==> FPGAInterruptedError = 
# ==> FPGAIOError = 
# ==> FPGAMapNotComplete = 
# ==> FPGAMultipleBoards = 
# ==> FPGANameContainsSpaces = 
# ==> FPGAState0 = 
# ==> FPGAState1 = 
# ==> FPGAState2 = 
# ==> FPGAState3 = 
# ==> FPGAState4 = 
# ==> FPGAStaticExecutionFailure = 
# ==> FPGAVerifyMsg1 = 
# ==> FPGAVerifyMsg2 = 
#
# download/VivadoDownload.java
#
# ==> VivadoBitstream = 
# ==> VivadoProject = 
#
# download/XilinxDownload.java
#
# ==> XilinxBit = 
# ==> XilinxContraints = 
# ==> XilinxFlashMissing = 
# ==> XilinxMap = 
# ==> XilinxOpenFailure = 
# ==> XilinxPAR = 
# ==> XilinxSynth = 
# ==> XilinxUsbTmc = 
# ==> XilinxUsbTmcError = 
#
# fpgaboardeditor/BoardDialog.java
#
# ==> FpgaBoardClkFreq = 
# ==> FpgaBoardClkLoc = 
# ==> FpgaBoardClkPin = 
# ==> FpgaBoardClkProp = 
# ==> FpgaBoardClkPul = 
# ==> FpgaBoardClkReq = 
# ==> FpgaBoardClkStd = 
# ==> FpgaBoardClose = 
# ==> FpgaBoardDefine = 
# ==> FPGABoardEditor = 
# ==> FpgaBoardFlashLoc = 
# ==> FpgaBoardFlashType = 
# ==> FpgaBoardFpgaFam = 
# ==> FpgaBoardFpgaFamMis = 
# ==> FpgaBoardFpgaPack = 
# ==> FpgaBoardFpgaPacMis = 
# ==> FpgaBoardFpgaParam = 
# ==> FpgaBoardFpgaPart = 
# ==> FpgaBoardFpgaPartMis = 
# ==> FpgaBoardFpgaProp = 
# ==> FpgaBoardFpgaSG = 
# ==> FpgaBoardFpgaSpeedMis = 
# ==> FpgaBoardFpgaVend = 
# ==> FpgaBoardFracError = 
# ==> FpgaBoardFreqError = 
# ==> FpgaBoardIOResources = 
# ==> FpgaBoardJtagLoc = 
# ==> FpgaBoardJtagProp = 
# ==> FpgaBoardLoadExternal = 
# ==> FpgaBoardLoadFile = 
# ==> FpgaBoardLoadInternal = 
# ==> FpgaBoardMiscProp = 
# ==> FpgaBoardName = 
# ==> FpgaBoardOverlap = 
# ==> FpgaBoardPinUnused = 
# ==> FpgaBoardSave = 
# ==> FpgaBoardSaveDir = 
# ==> FpgaBoardSelect = 
# ==> FpgaBoardUSBTMC = 
# ==> XMLFileFilter = 
#
# fpgaboardeditor/BoardPanel.java
#
# ==> PNG File Filter = 
#
# fpgaboardeditor/FPGAIOInformationContainer.java
#
# ==> FpgaIoPin = 
# ==> FpgaIoPins = 
#
# fpgagui/ComponentMapDialog.java
#
# ==> BoardMapActions = 
# ==> BoardMapConstant = 
# ==> BoardMapLoad = 
# ==> BoardMapMapped = 
# ==> BoardMapOpen = 
# ==> BoardMapRelAll = 
# ==> BoardMapRelease = 
# ==> BoardMapSave = 
# ==> BoardMapTitle = 
# ==> BoardMapUMTooltip = 
# ==> BoardMapUnmapped = 
# ==> BoardMapValue = 
# ==> BoardMapXml = 
# ==> BoarMapFileSaved = 
#
# fpgagui/ComponentMapParser.java
#
# ==> BoardMapErrorCD = 
# ==> BoardMapErrorPF = 
# ==> BoardMapUnknown = 
# ==> BoardMapWrongBoard = 
# ==> BoardMapWrongCircuit = 
#
# fpgagui/FPGACommanderGui.java
#
# ==> FpgaGuiAnnotate = 
# ==> FpgaGuiAnnotationDone = 
# ==> FpgaGuiAnnotationMethod = 
# ==> FpgaGuiBoardSelect = 
# ==> FpgaGuiDownload = 
# ==> FpgaGuiExecute = 
# ==> FpgaGuiExecution = 
# ==> FpgaGuiHdlOnly = 
# ==> FpgaGuiIdle = 
# ==> FpgaGuiMainCircuit = 
# ==> FpgaGuiProgress = 
# ==> FpgaGuiRelabelAll = 
# ==> FpgaGuiRelabelEmpty = 
# ==> FpgaGuiSettings = 
# ==> FpgaGuiSoftwareSelect = 
# ==> FpgaGuiSyntAndD = 
# ==> FpgaGuiTitle = 
# ==> FpgaGuiToolpath = 
# ==> FpgaGuiWriteFlash = 
# ==> FpgaToolsNotFound = 
#
# fpgagui/MappableResourcesContainer.java
#
# ==> FpgaMapSpecConst = 
# ==> FpgaMapSpecErr = 
#
# fpgamenu/MenuFPGA.java
#
# ==> FPGACommander = 
# ==> FPGAMenu = 
#
# gui/FPGAClockPanel.java
#
# ==> FpgaFreqDivider = 
# ==> FpgaFreqFrequency = 
# ==> FpgaFreqTitle = 
#
# gui/FPGAIOInformationSettingsDialog.java
#
# ==> FpgaBoardCancel = 
# ==> FpgaBoardDone = 
# ==> FpgaIoActivity = 
# ==> FpgaIoDelete = 
# ==> FpgaIoHeight = 
# ==> FpgaIoLabel = 
# ==> FpgaIoLocation = 
# ==> FpgaIoNrElem = 
# ==> FpgaIoPinLoc = 
# ==> FpgaIoProperties = 
# ==> FpgaIoPull = 
# ==> FpgaIoRecProp = 
# ==> FpgaIoRectError = 
# ==> FpgaIoRectHNLE = 
# ==> FpgaIoRectTHeigt = 
# ==> FpgaIoRectTWide = 
# ==> FpgaIoRectWNLE = 
# ==> FpgaIoStandard = 
# ==> FpgaIoStrength = 
# ==> FpgaIoWidth = 
# ==> FpgaIoXpos = 
# ==> FpgaIoYpos = 
#
# gui/ListModelCellRenderer.java
#
# ==> FATAL_MSG = 
# ==> SEVERE_MSG = 


