{"vcs1":{"timestamp_begin":1677554174.916178979, "rt":0.31, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1677554175.285925246, "rt":0.39, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1677554175.725353533, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677554174.667236495}
{"VCS_COMP_START_TIME": 1677554174.667236495}
{"VCS_COMP_END_TIME": 1677554175.993599054}
{"VCS_USER_OPTIONS": "-sverilog FSM.sv library.sv"}
{"vcs1": {"peak_mem": 336904}}
{"stitch_vcselab": {"peak_mem": 222596}}
