-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version"

-- DATE "11/23/2017 13:52:03"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

PACKAGE experiment4b_data_type IS

TYPE SEVEN_SEGMENT_N_O_6_0_type IS ARRAY (6 DOWNTO 0) OF std_logic;
TYPE SEVEN_SEGMENT_N_O_6_0_7_0_type IS ARRAY (7 DOWNTO 0) OF SEVEN_SEGMENT_N_O_6_0_type;
SUBTYPE SEVEN_SEGMENT_N_O_type IS SEVEN_SEGMENT_N_O_6_0_7_0_type;

END experiment4b_data_type;

LIBRARY CYCLONEII;
LIBRARY IEEE;
LIBRARY WORK;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.EXPERIMENT4B_DATA_TYPE.ALL;

ENTITY 	experiment4b IS
    PORT (
	CLOCK_50_I : IN std_logic;
	resetn : OUT std_logic;
	PUSH_BUTTON_I : IN std_logic_vector(3 DOWNTO 0);
	SWITCH_I : IN std_logic_vector(17 DOWNTO 0);
	SEVEN_SEGMENT_N_O : OUT SEVEN_SEGMENT_N_O_type;
	VGA_CLOCK_O : OUT std_logic;
	VGA_HSYNC_O : OUT std_logic;
	VGA_VSYNC_O : OUT std_logic;
	VGA_BLANK_O : OUT std_logic;
	VGA_SYNC_O : OUT std_logic;
	VGA_RED_O : OUT std_logic_vector(9 DOWNTO 0);
	VGA_GREEN_O : OUT std_logic_vector(9 DOWNTO 0);
	VGA_BLUE_O : OUT std_logic_vector(9 DOWNTO 0);
	SRAM_DATA_IO : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDRESS_O : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_UB_N_O : OUT std_logic;
	SRAM_LB_N_O : OUT std_logic;
	SRAM_WE_N_O : OUT std_logic;
	SRAM_CE_N_O : OUT std_logic;
	SRAM_OE_N_O : OUT std_logic;
	UART_RX_I : IN std_logic;
	UART_TX_O : OUT std_logic
	);
END experiment4b;

-- Design Ports Information
-- SRAM_DATA_IO[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- resetn	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PUSH_BUTTON_I[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_CLOCK_O	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_HSYNC_O	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_VSYNC_O	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLANK_O	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_SYNC_O	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N_O	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N_O	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N_O	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N_O	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N_O	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX_O	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SWITCH_I[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RX_I	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF experiment4b IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50_I : std_logic;
SIGNAL ww_resetn : std_logic;
SIGNAL ww_PUSH_BUTTON_I : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SWITCH_I : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SEVEN_SEGMENT_N_O : SEVEN_SEGMENT_N_O_type;
SIGNAL ww_VGA_CLOCK_O : std_logic;
SIGNAL ww_VGA_HSYNC_O : std_logic;
SIGNAL ww_VGA_VSYNC_O : std_logic;
SIGNAL ww_VGA_BLANK_O : std_logic;
SIGNAL ww_VGA_SYNC_O : std_logic;
SIGNAL ww_VGA_RED_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_GREEN_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_BLUE_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SRAM_ADDRESS_O : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N_O : std_logic;
SIGNAL ww_SRAM_LB_N_O : std_logic;
SIGNAL ww_SRAM_WE_N_O : std_logic;
SIGNAL ww_SRAM_CE_N_O : std_logic;
SIGNAL ww_SRAM_OE_N_O : std_logic;
SIGNAL ww_UART_RX_I : std_logic;
SIGNAL ww_UART_TX_O : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \resetn~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50_I~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \M1_unit|Add31~2_combout\ : std_logic;
SIGNAL \M1_unit|Add31~6_combout\ : std_logic;
SIGNAL \M1_unit|Add31~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~16_combout\ : std_logic;
SIGNAL \UART_unit|Add1~0_combout\ : std_logic;
SIGNAL \M1_unit|Add31~12_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~12_combout\ : std_logic;
SIGNAL \M1_unit|Add31~14_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~10_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~14_combout\ : std_logic;
SIGNAL \M1_unit|Add31~16_combout\ : std_logic;
SIGNAL \M1_unit|Add2~0_combout\ : std_logic;
SIGNAL \M1_unit|Add0~0_combout\ : std_logic;
SIGNAL \M1_unit|Add31~18_combout\ : std_logic;
SIGNAL \M1_unit|Add2~2_combout\ : std_logic;
SIGNAL \M1_unit|Add0~3_combout\ : std_logic;
SIGNAL \M1_unit|Add2~4_combout\ : std_logic;
SIGNAL \M1_unit|Add31~22_combout\ : std_logic;
SIGNAL \M1_unit|Add2~6_combout\ : std_logic;
SIGNAL \M1_unit|Add5~6_combout\ : std_logic;
SIGNAL \M1_unit|Add2~8_combout\ : std_logic;
SIGNAL \M1_unit|Add5~8_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~26_combout\ : std_logic;
SIGNAL \M1_unit|Add0~15\ : std_logic;
SIGNAL \M1_unit|Add31~28_combout\ : std_logic;
SIGNAL \M1_unit|Add5~13\ : std_logic;
SIGNAL \M1_unit|Add2~15\ : std_logic;
SIGNAL \M1_unit|Add0~18\ : std_logic;
SIGNAL \M1_unit|Add0~17_combout\ : std_logic;
SIGNAL \M1_unit|Add31~31\ : std_logic;
SIGNAL \M1_unit|Add5~15\ : std_logic;
SIGNAL \M1_unit|Add5~14_combout\ : std_logic;
SIGNAL \M1_unit|Add31~33\ : std_logic;
SIGNAL \M1_unit|Add31~32_combout\ : std_logic;
SIGNAL \M1_unit|Add0~20\ : std_logic;
SIGNAL \M1_unit|Add0~19_combout\ : std_logic;
SIGNAL \M1_unit|Add2~17\ : std_logic;
SIGNAL \M1_unit|Add2~16_combout\ : std_logic;
SIGNAL \M1_unit|Add5~16_combout\ : std_logic;
SIGNAL \M1_unit|Add31~34_combout\ : std_logic;
SIGNAL \M1_unit|Add0~21_combout\ : std_logic;
SIGNAL \M1_unit|Add2~18_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|U_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|U_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|V_address[1]~20_combout\ : std_logic;
SIGNAL \UART_timer[2]~30_combout\ : std_logic;
SIGNAL \UART_timer[3]~32_combout\ : std_logic;
SIGNAL \UART_timer[5]~36_combout\ : std_logic;
SIGNAL \UART_timer[9]~44_combout\ : std_logic;
SIGNAL \UART_timer[18]~62_combout\ : std_logic;
SIGNAL \UART_timer[19]~64_combout\ : std_logic;
SIGNAL \UART_timer[21]~68_combout\ : std_logic;
SIGNAL \UART_timer[23]~72_combout\ : std_logic;
SIGNAL \UART_unit|UART_rx_unload_data~regout\ : std_logic;
SIGNAL \M1_unit|Y_address[5]~28_combout\ : std_logic;
SIGNAL \M1_unit|U_address[5]~28_combout\ : std_logic;
SIGNAL \M1_unit|V_address[5]~28_combout\ : std_logic;
SIGNAL \M1_unit|V_address[11]~41\ : std_logic;
SIGNAL \M1_unit|Y_address[12]~43\ : std_logic;
SIGNAL \M1_unit|RGB_address[12]~43_combout\ : std_logic;
SIGNAL \M1_unit|V_address[12]~43\ : std_logic;
SIGNAL \M1_unit|V_address[12]~42_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[13]~45\ : std_logic;
SIGNAL \M1_unit|Y_address[13]~44_combout\ : std_logic;
SIGNAL \M1_unit|V_address[13]~45\ : std_logic;
SIGNAL \M1_unit|V_address[13]~44_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[14]~47\ : std_logic;
SIGNAL \M1_unit|Y_address[14]~46_combout\ : std_logic;
SIGNAL \M1_unit|U_address[14]~46_combout\ : std_logic;
SIGNAL \M1_unit|V_address[14]~47\ : std_logic;
SIGNAL \M1_unit|V_address[14]~46_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[15]~49\ : std_logic;
SIGNAL \M1_unit|Y_address[15]~48_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[15]~50\ : std_logic;
SIGNAL \M1_unit|V_address[15]~49\ : std_logic;
SIGNAL \M1_unit|V_address[15]~48_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[16]~51\ : std_logic;
SIGNAL \M1_unit|Y_address[16]~50_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[16]~52\ : std_logic;
SIGNAL \M1_unit|RGB_address[16]~51_combout\ : std_logic;
SIGNAL \M1_unit|V_address[16]~51\ : std_logic;
SIGNAL \M1_unit|V_address[16]~50_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[17]~52_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[17]~53_combout\ : std_logic;
SIGNAL \M1_unit|V_address[17]~52_combout\ : std_logic;
SIGNAL \UART_unit|UART_rx_enable~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[1]~15_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[3]~19_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~23_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[11]~11_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[12]~12_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[13]~13_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[5]~26_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[6]~28_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[12]~40_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M1_unit|Add27~0_combout\ : std_logic;
SIGNAL \M1_unit|Add27~4_combout\ : std_logic;
SIGNAL \M1_unit|Add27~6_combout\ : std_logic;
SIGNAL \M1_unit|Add27~14_combout\ : std_logic;
SIGNAL \M1_unit|Add27~18_combout\ : std_logic;
SIGNAL \M1_unit|Add27~20_combout\ : std_logic;
SIGNAL \M1_unit|Add27~22_combout\ : std_logic;
SIGNAL \M1_unit|Add27~36_combout\ : std_logic;
SIGNAL \M1_unit|Add27~38_combout\ : std_logic;
SIGNAL \M1_unit|Add27~46_combout\ : std_logic;
SIGNAL \M1_unit|Add27~48_combout\ : std_logic;
SIGNAL \M1_unit|Add27~50_combout\ : std_logic;
SIGNAL \M1_unit|Add23~54_combout\ : std_logic;
SIGNAL \M1_unit|Add23~56_combout\ : std_logic;
SIGNAL \M1_unit|Add22~58_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|Add29~2_combout\ : std_logic;
SIGNAL \M1_unit|Add29~6_combout\ : std_logic;
SIGNAL \M1_unit|Add29~12_combout\ : std_logic;
SIGNAL \M1_unit|Add29~16_combout\ : std_logic;
SIGNAL \M1_unit|Add29~34_combout\ : std_logic;
SIGNAL \M1_unit|Add29~36_combout\ : std_logic;
SIGNAL \M1_unit|Add29~38_combout\ : std_logic;
SIGNAL \M1_unit|Add29~48_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~56_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~14_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[25]~58_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~16_combout\ : std_logic;
SIGNAL \M1_unit|Add29~55\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[27]~62_combout\ : std_logic;
SIGNAL \M1_unit|Add29~57\ : std_logic;
SIGNAL \M1_unit|Add29~56_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[28]~64_combout\ : std_logic;
SIGNAL \M1_unit|Add29~59\ : std_logic;
SIGNAL \M1_unit|Add29~58_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[29]~66_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~24_combout\ : std_logic;
SIGNAL \M1_unit|Add29~61\ : std_logic;
SIGNAL \M1_unit|Add29~60_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[30]~69\ : std_logic;
SIGNAL \M1_unit|Add29~62_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[31]~70_combout\ : std_logic;
SIGNAL \M1_unit|Add25~26_combout\ : std_logic;
SIGNAL \M1_unit|Add25~28_combout\ : std_logic;
SIGNAL \M1_unit|Add25~30_combout\ : std_logic;
SIGNAL \M1_unit|Add25~32_combout\ : std_logic;
SIGNAL \M1_unit|Add25~34_combout\ : std_logic;
SIGNAL \M1_unit|Add25~36_combout\ : std_logic;
SIGNAL \M1_unit|Add25~38_combout\ : std_logic;
SIGNAL \M1_unit|UReg[5][0]~regout\ : std_logic;
SIGNAL \M1_unit|UReg[5][5]~regout\ : std_logic;
SIGNAL \M1_unit|UReg[5][6]~regout\ : std_logic;
SIGNAL \M1_unit|Add26~12_combout\ : std_logic;
SIGNAL \M1_unit|Add26~28_combout\ : std_logic;
SIGNAL \M1_unit|Add26~32_combout\ : std_logic;
SIGNAL \M1_unit|Add26~34_combout\ : std_logic;
SIGNAL \M1_unit|Add26~38_combout\ : std_logic;
SIGNAL \M1_unit|Add26~40_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][3]~regout\ : std_logic;
SIGNAL \M1_unit|Add17~2_combout\ : std_logic;
SIGNAL \M1_unit|Add17~4_combout\ : std_logic;
SIGNAL \M1_unit|Add17~20_combout\ : std_logic;
SIGNAL \M1_unit|Add17~30_combout\ : std_logic;
SIGNAL \M1_unit|Add17~34_combout\ : std_logic;
SIGNAL \M1_unit|Add17~36_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[1]~34_combout\ : std_logic;
SIGNAL \M1_unit|Add9~12_combout\ : std_logic;
SIGNAL \M1_unit|Add9~16_combout\ : std_logic;
SIGNAL \M1_unit|Add9~22_combout\ : std_logic;
SIGNAL \M1_unit|Add9~26_combout\ : std_logic;
SIGNAL \M1_unit|Add9~32_combout\ : std_logic;
SIGNAL \M1_unit|Add10~18_combout\ : std_logic;
SIGNAL \M1_unit|Add13~2_combout\ : std_logic;
SIGNAL \M1_unit|Add13~4_combout\ : std_logic;
SIGNAL \M1_unit|Add13~12_combout\ : std_logic;
SIGNAL \M1_unit|Add13~16_combout\ : std_logic;
SIGNAL \M1_unit|Add13~20_combout\ : std_logic;
SIGNAL \M1_unit|Add13~26_combout\ : std_logic;
SIGNAL \M1_unit|Add13~32_combout\ : std_logic;
SIGNAL \M1_unit|Add13~34_combout\ : std_logic;
SIGNAL \M1_unit|Add13~36_combout\ : std_logic;
SIGNAL \M1_unit|Add14~24_combout\ : std_logic;
SIGNAL \M1_unit|Add17~38_combout\ : std_logic;
SIGNAL \M1_unit|Add9~38_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[23]~78_combout\ : std_logic;
SIGNAL \M1_unit|Add10~32_combout\ : std_logic;
SIGNAL \M1_unit|Add14~62_combout\ : std_logic;
SIGNAL \M1_unit|Add17~48_combout\ : std_logic;
SIGNAL \M1_unit|Add9~48_combout\ : std_logic;
SIGNAL \M1_unit|Add13~48_combout\ : std_logic;
SIGNAL \M1_unit|Add17~50_combout\ : std_logic;
SIGNAL \M1_unit|Add17~52_combout\ : std_logic;
SIGNAL \M1_unit|Add13~54_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[28]~88_combout\ : std_logic;
SIGNAL \M1_unit|Add17~58_combout\ : std_logic;
SIGNAL \M1_unit|Add9~58_combout\ : std_logic;
SIGNAL \M1_unit|Add13~60_combout\ : std_logic;
SIGNAL \M1_unit|Add15~0_combout\ : std_logic;
SIGNAL \M1_unit|Add15~2_combout\ : std_logic;
SIGNAL \M1_unit|Add15~8_combout\ : std_logic;
SIGNAL \M1_unit|Add15~10_combout\ : std_logic;
SIGNAL \M1_unit|Add15~12_combout\ : std_logic;
SIGNAL \M1_unit|Add15~14_combout\ : std_logic;
SIGNAL \M1_unit|Add15~20_combout\ : std_logic;
SIGNAL \M1_unit|Add15~28_combout\ : std_logic;
SIGNAL \M1_unit|Add15~30_combout\ : std_logic;
SIGNAL \M1_unit|Add15~32_combout\ : std_logic;
SIGNAL \M1_unit|Add15~34_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[1]~34_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[2]~36_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[8]~48_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[11]~54_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[12]~56_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[15]~62_combout\ : std_logic;
SIGNAL \M1_unit|Add7~2_combout\ : std_logic;
SIGNAL \M1_unit|Add7~14_combout\ : std_logic;
SIGNAL \M1_unit|Add7~20_combout\ : std_logic;
SIGNAL \M1_unit|Add7~28_combout\ : std_logic;
SIGNAL \M1_unit|Add7~30_combout\ : std_logic;
SIGNAL \M1_unit|Add7~32_combout\ : std_logic;
SIGNAL \M1_unit|Add7~34_combout\ : std_logic;
SIGNAL \M1_unit|Add8~2_combout\ : std_logic;
SIGNAL \M1_unit|Add8~10_combout\ : std_logic;
SIGNAL \M1_unit|Add11~0_combout\ : std_logic;
SIGNAL \M1_unit|Add11~2_combout\ : std_logic;
SIGNAL \M1_unit|Add11~8_combout\ : std_logic;
SIGNAL \M1_unit|Add11~10_combout\ : std_logic;
SIGNAL \M1_unit|Add11~12_combout\ : std_logic;
SIGNAL \M1_unit|Add11~14_combout\ : std_logic;
SIGNAL \M1_unit|Add11~20_combout\ : std_logic;
SIGNAL \M1_unit|Add11~30_combout\ : std_logic;
SIGNAL \M1_unit|Add11~32_combout\ : std_logic;
SIGNAL \M1_unit|Add11~34_combout\ : std_logic;
SIGNAL \M1_unit|Add12~2_combout\ : std_logic;
SIGNAL \M1_unit|Add12~14_combout\ : std_logic;
SIGNAL \M1_unit|Add12~16_combout\ : std_logic;
SIGNAL \M1_unit|Add12~20_combout\ : std_logic;
SIGNAL \M1_unit|Add12~24_combout\ : std_logic;
SIGNAL \M1_unit|Add12~30_combout\ : std_logic;
SIGNAL \M1_unit|Add15~40_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[20]~72_combout\ : std_logic;
SIGNAL \M1_unit|Add7~40_combout\ : std_logic;
SIGNAL \M1_unit|Add11~40_combout\ : std_logic;
SIGNAL \M1_unit|Add15~42_combout\ : std_logic;
SIGNAL \M1_unit|Add7~42_combout\ : std_logic;
SIGNAL \M1_unit|Add11~42_combout\ : std_logic;
SIGNAL \M1_unit|Add12~56_combout\ : std_logic;
SIGNAL \M1_unit|Add15~44_combout\ : std_logic;
SIGNAL \M1_unit|Add7~44_combout\ : std_logic;
SIGNAL \M1_unit|Add11~44_combout\ : std_logic;
SIGNAL \M1_unit|Add15~46_combout\ : std_logic;
SIGNAL \M1_unit|Add7~46_combout\ : std_logic;
SIGNAL \M1_unit|Add11~46_combout\ : std_logic;
SIGNAL \M1_unit|Add7~52_combout\ : std_logic;
SIGNAL \M1_unit|Add11~52_combout\ : std_logic;
SIGNAL \M1_unit|Add12~71_combout\ : std_logic;
SIGNAL \M1_unit|Add15~61\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[30]~93\ : std_logic;
SIGNAL \M1_unit|Add7~61\ : std_logic;
SIGNAL \M1_unit|Add11~61\ : std_logic;
SIGNAL \M1_unit|Add15~62_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[31]~94_combout\ : std_logic;
SIGNAL \M1_unit|Add7~62_combout\ : std_logic;
SIGNAL \M1_unit|Add11~62_combout\ : std_logic;
SIGNAL \SRAM_address[6]~30_combout\ : std_logic;
SIGNAL \SRAM_address[7]~31_combout\ : std_logic;
SIGNAL \SRAM_address[8]~32_combout\ : std_logic;
SIGNAL \SRAM_address[9]~33_combout\ : std_logic;
SIGNAL \M1_unit|Selector38~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_1~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector38~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector38~2_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~40_combout\ : std_logic;
SIGNAL \Selector4~1_combout\ : std_logic;
SIGNAL \Selector4~3_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \state~11_combout\ : std_logic;
SIGNAL \VGA_unit|always0~2_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~1_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~0_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~1_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~2_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~3_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector36~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector36~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector36~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector35~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector35~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector35~2_combout\ : std_logic;
SIGNAL \VGA_unit|Selector10~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector33~0_combout\ : std_logic;
SIGNAL \M1_unit|Add0~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector33~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector33~2_combout\ : std_logic;
SIGNAL \M1_unit|Add0~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector29~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector25~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector25~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector25~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan7~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan4~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_we_n~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~21_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~23_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~25_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~3_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~27_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[1]~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Equal2~1_combout\ : std_logic;
SIGNAL \VGA_unit|always0~3_combout\ : std_logic;
SIGNAL \VGA_unit|always0~9_combout\ : std_logic;
SIGNAL \VGA_unit|always0~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue[3]~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~15_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][14]~regout\ : std_logic;
SIGNAL \M1_unit|Selector41~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector41~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector41~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector39~1_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_we_n~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_we_n~1_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[1]~2_combout\ : std_logic;
SIGNAL \UART_unit|Selector26~0_combout\ : std_logic;
SIGNAL \UART_unit|Selector26~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|always0~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~13_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Add1~0_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~3_combout\ : std_logic;
SIGNAL \UART_unit|Selector7~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[2]~3_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[1]~6_combout\ : std_logic;
SIGNAL \M1_unit|WideOr37~1_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector398~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector342~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector341~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector339~1_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector338~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector337~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector336~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector386~2_combout\ : std_logic;
SIGNAL \M1_unit|UReg[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|UReg[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector382~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector382~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector382~2_combout\ : std_logic;
SIGNAL \M1_unit|Add24~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector377~1_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector259~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|VReg[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|VReg[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector253~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector280~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector278~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector277~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector275~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector274~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector301~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector299~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector288~0_combout\ : std_logic;
SIGNAL \M1_unit|Add14~64_combout\ : std_logic;
SIGNAL \M1_unit|Selector122~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector87~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector117~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector114~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector82~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector81~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector161~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector191~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector190~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector189~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~44_combout\ : std_logic;
SIGNAL \M1_unit|Add12~48_combout\ : std_logic;
SIGNAL \M1_unit|Add12~90_combout\ : std_logic;
SIGNAL \M1_unit|Selector183~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector150~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector181~0_combout\ : std_logic;
SIGNAL \UART_unit|Selector7~3_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[0]~7_combout\ : std_logic;
SIGNAL \M1_unit|RBufferOdd[26]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|RBufferEven[27]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|BBufferEven[27]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|BBufferEven[28]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|RBufferEven[29]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|BBufferOdd[30]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|RBufferOdd[31]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[23]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[8]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[12]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UOddBuf[0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VOddBuf[3]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UOddBuf[5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UOddBuf[6]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][9]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VEvenBuf[2]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UEvenBuf[3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VEvenBuf[3]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][12]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][12]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UEvenBuf[5]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][13]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VEvenBuf[5]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][14]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UEvenBuf[6]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][15]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UEvenBuf[7]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DATA_IO[0]~0\ : std_logic;
SIGNAL \SRAM_DATA_IO[1]~1\ : std_logic;
SIGNAL \SRAM_DATA_IO[2]~2\ : std_logic;
SIGNAL \SRAM_DATA_IO[3]~3\ : std_logic;
SIGNAL \SRAM_DATA_IO[4]~4\ : std_logic;
SIGNAL \SRAM_DATA_IO[5]~5\ : std_logic;
SIGNAL \SRAM_DATA_IO[6]~6\ : std_logic;
SIGNAL \SRAM_DATA_IO[7]~7\ : std_logic;
SIGNAL \SRAM_DATA_IO[8]~8\ : std_logic;
SIGNAL \SRAM_DATA_IO[9]~9\ : std_logic;
SIGNAL \SRAM_DATA_IO[10]~10\ : std_logic;
SIGNAL \SRAM_DATA_IO[11]~11\ : std_logic;
SIGNAL \SRAM_DATA_IO[12]~12\ : std_logic;
SIGNAL \SRAM_DATA_IO[13]~13\ : std_logic;
SIGNAL \SRAM_DATA_IO[14]~14\ : std_logic;
SIGNAL \SRAM_DATA_IO[15]~15\ : std_logic;
SIGNAL \CLOCK_50_I~combout\ : std_logic;
SIGNAL \CLOCK_50_I~clkctrl_outclk\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][0]~0_combout\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\ : std_logic;
SIGNAL \resetn~0_combout\ : std_logic;
SIGNAL \resetn~0clkctrl_outclk\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[0]~16_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~3_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[0]~17\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[1]~18_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[1]~19\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[2]~20_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[2]~21\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[3]~23\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[4]~24_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[4]~25\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[5]~27\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[6]~29\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[7]~30_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[7]~31\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[8]~33\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[9]~34_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[9]~35\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[10]~37\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[11]~38_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[11]~39\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[12]~41\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[13]~42_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[13]~43\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[14]~44_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[14]~45\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[15]~46_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[8]~32_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~4_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[3]~22_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~1_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[10]~36_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~0_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~2_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz~0_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz~regout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_buf~regout\ : std_logic;
SIGNAL \PB_unit|always3~0_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][0]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][1]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][2]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][3]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][4]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][5]~regout\ : std_logic;
SIGNAL \PB_unit|WideOr0~1_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][6]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][7]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][7]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][8]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][9]~regout\ : std_logic;
SIGNAL \PB_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \PB_unit|WideOr0~2_combout\ : std_logic;
SIGNAL \UART_RX_I~combout\ : std_logic;
SIGNAL \Selector4~11_combout\ : std_logic;
SIGNAL \UART_timer[0]~27\ : std_logic;
SIGNAL \UART_timer[1]~28_combout\ : std_logic;
SIGNAL \always0~0_combout\ : std_logic;
SIGNAL \UART_timer[1]~29\ : std_logic;
SIGNAL \UART_timer[2]~31\ : std_logic;
SIGNAL \UART_timer[3]~33\ : std_logic;
SIGNAL \UART_timer[4]~34_combout\ : std_logic;
SIGNAL \UART_timer[4]~35\ : std_logic;
SIGNAL \UART_timer[5]~37\ : std_logic;
SIGNAL \UART_timer[6]~38_combout\ : std_logic;
SIGNAL \UART_timer[6]~39\ : std_logic;
SIGNAL \UART_timer[7]~41\ : std_logic;
SIGNAL \UART_timer[8]~42_combout\ : std_logic;
SIGNAL \UART_timer[7]~40_combout\ : std_logic;
SIGNAL \Selector4~4_combout\ : std_logic;
SIGNAL \UART_timer[8]~43\ : std_logic;
SIGNAL \UART_timer[9]~45\ : std_logic;
SIGNAL \UART_timer[10]~46_combout\ : std_logic;
SIGNAL \UART_timer[10]~47\ : std_logic;
SIGNAL \UART_timer[11]~48_combout\ : std_logic;
SIGNAL \UART_timer[11]~49\ : std_logic;
SIGNAL \UART_timer[12]~50_combout\ : std_logic;
SIGNAL \Selector4~5_combout\ : std_logic;
SIGNAL \UART_timer[0]~26_combout\ : std_logic;
SIGNAL \Selector4~2_combout\ : std_logic;
SIGNAL \Selector4~6_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[0]~11\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[1]~16\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[2]~17_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[7]~28\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[8]~29_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~14_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[8]~30\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[9]~31_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Equal2~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~12_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[2]~18\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[3]~20\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[4]~21_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[4]~22\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~24\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[6]~25_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[6]~26\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[7]~27_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[0]~10_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Equal2~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|always0~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|always0~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~33_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data_in~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[2]~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[2]~4_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[2]~5_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector0~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~10_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~11_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~8_regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector0~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~12_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~13_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~9_regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Empty~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Empty~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Empty~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector22~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~34_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector23~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector24~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector25~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector26~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector27~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector28~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector29~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[7]~0_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[1]~3_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~17_combout\ : std_logic;
SIGNAL \state.S_ENABLE_UART_RX~0_combout\ : std_logic;
SIGNAL \UART_rx_enable~regout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[9]~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~18_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~11_regout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~16_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~13_regout\ : std_logic;
SIGNAL \UART_unit|new_line_count[1]~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[5]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[1]~1_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[1]~4_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[0]~5_combout\ : std_logic;
SIGNAL \UART_unit|Add0~0_combout\ : std_logic;
SIGNAL \UART_unit|Equal1~0_combout\ : std_logic;
SIGNAL \UART_unit|Selector3~0_combout\ : std_logic;
SIGNAL \UART_unit|Selector3~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~14_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~15_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~12_regout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ : std_logic;
SIGNAL \UART_unit|Add1~51_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[9]~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[9]~2_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~5_combout\ : std_logic;
SIGNAL \UART_unit|Add1~1\ : std_logic;
SIGNAL \UART_unit|Add1~2_combout\ : std_logic;
SIGNAL \UART_unit|Add1~50_combout\ : std_logic;
SIGNAL \UART_unit|Add1~3\ : std_logic;
SIGNAL \UART_unit|Add1~5\ : std_logic;
SIGNAL \UART_unit|Add1~6_combout\ : std_logic;
SIGNAL \UART_unit|Add1~52_combout\ : std_logic;
SIGNAL \UART_unit|Add1~7\ : std_logic;
SIGNAL \UART_unit|Add1~9\ : std_logic;
SIGNAL \UART_unit|Add1~11_combout\ : std_logic;
SIGNAL \UART_unit|Add1~13_combout\ : std_logic;
SIGNAL \UART_unit|Add1~12\ : std_logic;
SIGNAL \UART_unit|Add1~14_combout\ : std_logic;
SIGNAL \UART_unit|Add1~16_combout\ : std_logic;
SIGNAL \UART_unit|Add1~15\ : std_logic;
SIGNAL \UART_unit|Add1~17_combout\ : std_logic;
SIGNAL \UART_unit|Add1~19_combout\ : std_logic;
SIGNAL \UART_unit|Add1~18\ : std_logic;
SIGNAL \UART_unit|Add1~20_combout\ : std_logic;
SIGNAL \UART_unit|Add1~22_combout\ : std_logic;
SIGNAL \UART_unit|Add1~21\ : std_logic;
SIGNAL \UART_unit|Add1~23_combout\ : std_logic;
SIGNAL \UART_unit|Add1~25_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \UART_unit|Add1~24\ : std_logic;
SIGNAL \UART_unit|Add1~26_combout\ : std_logic;
SIGNAL \UART_unit|Add1~28_combout\ : std_logic;
SIGNAL \UART_unit|Add1~27\ : std_logic;
SIGNAL \UART_unit|Add1~30\ : std_logic;
SIGNAL \UART_unit|Add1~33\ : std_logic;
SIGNAL \UART_unit|Add1~35_combout\ : std_logic;
SIGNAL \UART_unit|Add1~37_combout\ : std_logic;
SIGNAL \UART_unit|Add1~36\ : std_logic;
SIGNAL \UART_unit|Add1~38_combout\ : std_logic;
SIGNAL \UART_unit|Add1~40_combout\ : std_logic;
SIGNAL \UART_unit|Add1~39\ : std_logic;
SIGNAL \UART_unit|Add1~41_combout\ : std_logic;
SIGNAL \UART_unit|Add1~43_combout\ : std_logic;
SIGNAL \UART_unit|Add1~42\ : std_logic;
SIGNAL \UART_unit|Add1~44_combout\ : std_logic;
SIGNAL \UART_unit|Add1~46_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \UART_unit|Add1~8_combout\ : std_logic;
SIGNAL \UART_unit|Add1~10_combout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Equal1~4_combout\ : std_logic;
SIGNAL \UART_timer[12]~51\ : std_logic;
SIGNAL \UART_timer[13]~52_combout\ : std_logic;
SIGNAL \UART_timer[13]~53\ : std_logic;
SIGNAL \UART_timer[14]~54_combout\ : std_logic;
SIGNAL \UART_timer[14]~55\ : std_logic;
SIGNAL \UART_timer[15]~56_combout\ : std_logic;
SIGNAL \UART_timer[15]~57\ : std_logic;
SIGNAL \UART_timer[16]~59\ : std_logic;
SIGNAL \UART_timer[17]~60_combout\ : std_logic;
SIGNAL \UART_timer[17]~61\ : std_logic;
SIGNAL \UART_timer[18]~63\ : std_logic;
SIGNAL \UART_timer[19]~65\ : std_logic;
SIGNAL \UART_timer[20]~66_combout\ : std_logic;
SIGNAL \UART_timer[20]~67\ : std_logic;
SIGNAL \UART_timer[21]~69\ : std_logic;
SIGNAL \UART_timer[22]~70_combout\ : std_logic;
SIGNAL \UART_timer[22]~71\ : std_logic;
SIGNAL \UART_timer[23]~73\ : std_logic;
SIGNAL \UART_timer[24]~74_combout\ : std_logic;
SIGNAL \UART_timer[24]~75\ : std_logic;
SIGNAL \UART_timer[25]~76_combout\ : std_logic;
SIGNAL \Selector4~7_combout\ : std_logic;
SIGNAL \Selector4~8_combout\ : std_logic;
SIGNAL \UART_timer[16]~58_combout\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \Selector4~9_combout\ : std_logic;
SIGNAL \M1_START~0_combout\ : std_logic;
SIGNAL \M1_START~regout\ : std_logic;
SIGNAL \M1_unit|state_m1~53_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~30_regout\ : std_logic;
SIGNAL \M1_unit|state_m1~45_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_6~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_0~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~41_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~49_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~50_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~54_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_7~0_combout\ : std_logic;
SIGNAL \M1_unit|U_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_0~1_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_0~2_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_2~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_2~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_ADDRESS_m1~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr28~2_combout\ : std_logic;
SIGNAL \M1_unit|U_address[0]~19\ : std_logic;
SIGNAL \M1_unit|U_address[1]~21\ : std_logic;
SIGNAL \M1_unit|U_address[2]~22_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \M1_unit|U_address[2]~23\ : std_logic;
SIGNAL \M1_unit|U_address[3]~25\ : std_logic;
SIGNAL \M1_unit|U_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|U_address[4]~27\ : std_logic;
SIGNAL \M1_unit|U_address[5]~29\ : std_logic;
SIGNAL \M1_unit|U_address[6]~30_combout\ : std_logic;
SIGNAL \M1_unit|U_address[6]~31\ : std_logic;
SIGNAL \M1_unit|U_address[7]~32_combout\ : std_logic;
SIGNAL \M1_unit|U_address[7]~33\ : std_logic;
SIGNAL \M1_unit|U_address[8]~34_combout\ : std_logic;
SIGNAL \M1_unit|U_address[8]~35\ : std_logic;
SIGNAL \M1_unit|U_address[9]~36_combout\ : std_logic;
SIGNAL \M1_unit|U_address[9]~37\ : std_logic;
SIGNAL \M1_unit|U_address[10]~38_combout\ : std_logic;
SIGNAL \M1_unit|U_address[10]~39\ : std_logic;
SIGNAL \M1_unit|U_address[11]~40_combout\ : std_logic;
SIGNAL \M1_unit|U_address[11]~41\ : std_logic;
SIGNAL \M1_unit|U_address[12]~43\ : std_logic;
SIGNAL \M1_unit|U_address[13]~44_combout\ : std_logic;
SIGNAL \M1_unit|U_address[13]~45\ : std_logic;
SIGNAL \M1_unit|U_address[14]~47\ : std_logic;
SIGNAL \M1_unit|U_address[15]~49\ : std_logic;
SIGNAL \M1_unit|U_address[16]~50_combout\ : std_logic;
SIGNAL \M1_unit|U_address[16]~51\ : std_logic;
SIGNAL \M1_unit|U_address[17]~52_combout\ : std_logic;
SIGNAL \M1_unit|U_address[15]~48_combout\ : std_logic;
SIGNAL \M1_unit|U_address[12]~42_combout\ : std_logic;
SIGNAL \M1_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \M1_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \M1_unit|LessThan0~2_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~55_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~34_regout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_1~6_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~44_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~46_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_11~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~48_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~32_regout\ : std_logic;
SIGNAL \M1_unit|state_m1~42_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~43_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~31_regout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_0~1_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~47_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~51_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~56_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~57_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~52_combout\ : std_logic;
SIGNAL \M1_unit|state_m1~33_regout\ : std_logic;
SIGNAL \M1_unit|M1_END~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_END~regout\ : std_logic;
SIGNAL \Selector4~12_combout\ : std_logic;
SIGNAL \Selector4~10_combout\ : std_logic;
SIGNAL \state~10_combout\ : std_logic;
SIGNAL \state~8_regout\ : std_logic;
SIGNAL \state~12_combout\ : std_logic;
SIGNAL \state~9_regout\ : std_logic;
SIGNAL \Selector1~2_combout\ : std_logic;
SIGNAL \UART_rx_initialize~regout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[0]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[0]~1_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_0~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr38~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op~2_combout\ : std_logic;
SIGNAL \M1_unit|WideOr46~4_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_4~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr47~2_combout\ : std_logic;
SIGNAL \M1_unit|WideOr37~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_3~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_1~5_combout\ : std_logic;
SIGNAL \M1_unit|WideOr58~2_combout\ : std_logic;
SIGNAL \M1_unit|WideOr46~2_combout\ : std_logic;
SIGNAL \M1_unit|WideOr46~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector355~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[2][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector394~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector353~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[2][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector399~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector398~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_5~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr47~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector350~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector391~2_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][11]~regout\ : std_logic;
SIGNAL \M1_unit|Selector390~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector390~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][13]~regout\ : std_logic;
SIGNAL \M1_unit|Selector392~2_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][10]~regout\ : std_logic;
SIGNAL \M1_unit|Selector169~0_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_3~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr36~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector177~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector95~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr31~2_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector103~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr32~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector111~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector119~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector127~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector343~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector311~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[4][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector397~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[4][4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[4][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector307~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[4][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector160~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr34~3_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector168~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector176~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][1]~regout\ : std_logic;
SIGNAL \M1_unit|WideOr58~combout\ : std_logic;
SIGNAL \M1_unit|Selector94~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector102~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector110~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector118~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector126~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector342~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector342~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector151~0_combout\ : std_logic;
SIGNAL \M1_unit|VOddBuf[2]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|WideOr34~2_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector159~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector167~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector175~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector125~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector85~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr30~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[5][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector93~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector101~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector109~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector341~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector341~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector108~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector116~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector124~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector340~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector84~0_combout\ : std_logic;
SIGNAL \M1_unit|UOddBuf[3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UReg[5][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector92~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector340~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector340~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector123~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector83~0_combout\ : std_logic;
SIGNAL \M1_unit|UOddBuf[4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UReg[5][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector91~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector99~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector107~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector339~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector165~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector173~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector339~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector148~0_combout\ : std_logic;
SIGNAL \M1_unit|VOddBuf[5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector156~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector164~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector172~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector90~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector98~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector106~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector338~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector338~2_combout\ : std_logic;
SIGNAL \M1_unit|VEvenBuf[6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector147~0_combout\ : std_logic;
SIGNAL \M1_unit|VOddBuf[6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector155~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector163~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector171~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector89~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector97~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector105~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector113~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector121~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector337~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector337~2_combout\ : std_logic;
SIGNAL \M1_unit|Add25~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector336~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector80~0_combout\ : std_logic;
SIGNAL \M1_unit|UOddBuf[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UReg[5][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector88~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[4][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector96~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector104~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[2][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector112~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[1][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector120~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector336~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector336~3_combout\ : std_logic;
SIGNAL \M1_unit|WideOr41~combout\ : std_logic;
SIGNAL \M1_unit|Selector184~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector300~0_combout\ : std_logic;
SIGNAL \M1_unit|VEvenBuf[1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector152~0_combout\ : std_logic;
SIGNAL \M1_unit|VOddBuf[1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector300~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr47~combout\ : std_logic;
SIGNAL \M1_unit|Selector300~2_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[2]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add17~17\ : std_logic;
SIGNAL \M1_unit|Add17~18_combout\ : std_logic;
SIGNAL \M1_unit|Selector298~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector158~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector166~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector174~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector182~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector298~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector298~2_combout\ : std_logic;
SIGNAL \M1_unit|Add25~1\ : std_logic;
SIGNAL \M1_unit|Add25~3\ : std_logic;
SIGNAL \M1_unit|Add25~5\ : std_logic;
SIGNAL \M1_unit|Add25~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector333~0_combout\ : std_logic;
SIGNAL \M1_unit|Add25~7\ : std_logic;
SIGNAL \M1_unit|Add25~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector332~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector296~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector296~1_combout\ : std_logic;
SIGNAL \M1_unit|Add25~9\ : std_logic;
SIGNAL \M1_unit|Add25~11\ : std_logic;
SIGNAL \M1_unit|Add25~12_combout\ : std_logic;
SIGNAL \M1_unit|VEvenBuf[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector146~0_combout\ : std_logic;
SIGNAL \M1_unit|VOddBuf[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector154~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector162~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[3][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector170~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[2][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector330~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector179~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector295~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector295~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector295~2_combout\ : std_logic;
SIGNAL \M1_unit|Add25~13\ : std_logic;
SIGNAL \M1_unit|Add25~15\ : std_logic;
SIGNAL \M1_unit|Add25~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector328~0_combout\ : std_logic;
SIGNAL \M1_unit|Add25~17\ : std_logic;
SIGNAL \M1_unit|Add25~18_combout\ : std_logic;
SIGNAL \M1_unit|Selector327~0_combout\ : std_logic;
SIGNAL \M1_unit|Add25~19\ : std_logic;
SIGNAL \M1_unit|Add25~20_combout\ : std_logic;
SIGNAL \M1_unit|Selector326~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|Selector400~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector400~2_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector396~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_7~0_combout\ : std_logic;
SIGNAL \M1_unit|YBufferEven~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector387~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector387~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector387~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector387~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector86~0_combout\ : std_logic;
SIGNAL \M1_unit|UOddBuf[1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UReg[5][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector386~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector386~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector386~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector385~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector385~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector385~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector385~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector384~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector384~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector100~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[3][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector384~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector384~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector383~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector383~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector115~0_combout\ : std_logic;
SIGNAL \M1_unit|UReg[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector383~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector383~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector382~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector382~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector381~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector381~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector381~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector381~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector381~4_combout\ : std_logic;
SIGNAL \M1_unit|Add19~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector380~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector380~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector380~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector380~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector377~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector377~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \M1_unit|Add15~1\ : std_logic;
SIGNAL \M1_unit|Add15~3\ : std_logic;
SIGNAL \M1_unit|Add15~5\ : std_logic;
SIGNAL \M1_unit|Add15~6_combout\ : std_logic;
SIGNAL \M1_unit|Add15~4_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[0]~33\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[1]~35\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[2]~37\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[3]~39\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[4]~41\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[5]~43\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[6]~45\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[7]~46_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~49_combout\ : std_logic;
SIGNAL \M1_unit|WideOr40~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector294~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector178~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector294~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector294~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector294~3_combout\ : std_logic;
SIGNAL \M1_unit|Add26~1\ : std_logic;
SIGNAL \M1_unit|Add26~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector293~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector293~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[6]~44_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[3]~38_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add7~1\ : std_logic;
SIGNAL \M1_unit|Add7~3\ : std_logic;
SIGNAL \M1_unit|Add7~5\ : std_logic;
SIGNAL \M1_unit|Add7~6_combout\ : std_logic;
SIGNAL \M1_unit|Add11~1\ : std_logic;
SIGNAL \M1_unit|Add11~3\ : std_logic;
SIGNAL \M1_unit|Add11~4_combout\ : std_logic;
SIGNAL \M1_unit|Add12~1\ : std_logic;
SIGNAL \M1_unit|Add12~3\ : std_logic;
SIGNAL \M1_unit|Add12~5\ : std_logic;
SIGNAL \M1_unit|Add12~6_combout\ : std_logic;
SIGNAL \M1_unit|Add12~92_combout\ : std_logic;
SIGNAL \M1_unit|Add11~5\ : std_logic;
SIGNAL \M1_unit|Add11~6_combout\ : std_logic;
SIGNAL \M1_unit|Add12~7\ : std_logic;
SIGNAL \M1_unit|Add12~9\ : std_logic;
SIGNAL \M1_unit|Add12~11\ : std_logic;
SIGNAL \M1_unit|Add12~12_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Add7~7\ : std_logic;
SIGNAL \M1_unit|Add7~9\ : std_logic;
SIGNAL \M1_unit|Add7~11\ : std_logic;
SIGNAL \M1_unit|Add7~12_combout\ : std_logic;
SIGNAL \M1_unit|Add12~95_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Add15~7\ : std_logic;
SIGNAL \M1_unit|Add15~9\ : std_logic;
SIGNAL \M1_unit|Add15~11\ : std_logic;
SIGNAL \M1_unit|Add15~13\ : std_logic;
SIGNAL \M1_unit|Add15~15\ : std_logic;
SIGNAL \M1_unit|Add15~17\ : std_logic;
SIGNAL \M1_unit|Add15~18_combout\ : std_logic;
SIGNAL \M1_unit|Add15~16_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[7]~47\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[8]~49\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[9]~50_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[9]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Add11~7\ : std_logic;
SIGNAL \M1_unit|Add11~9\ : std_logic;
SIGNAL \M1_unit|Add11~11\ : std_logic;
SIGNAL \M1_unit|Add11~13\ : std_logic;
SIGNAL \M1_unit|Add11~15\ : std_logic;
SIGNAL \M1_unit|Add11~17\ : std_logic;
SIGNAL \M1_unit|Add11~18_combout\ : std_logic;
SIGNAL \M1_unit|Add11~16_combout\ : std_logic;
SIGNAL \M1_unit|Add12~13\ : std_logic;
SIGNAL \M1_unit|Add12~15\ : std_logic;
SIGNAL \M1_unit|Add12~17\ : std_logic;
SIGNAL \M1_unit|Add12~18_combout\ : std_logic;
SIGNAL \M1_unit|Add7~13\ : std_logic;
SIGNAL \M1_unit|Add7~15\ : std_logic;
SIGNAL \M1_unit|Add7~17\ : std_logic;
SIGNAL \M1_unit|Add7~18_combout\ : std_logic;
SIGNAL \M1_unit|Add7~16_combout\ : std_logic;
SIGNAL \M1_unit|Add8~1\ : std_logic;
SIGNAL \M1_unit|Add8~3\ : std_logic;
SIGNAL \M1_unit|Add8~4_combout\ : std_logic;
SIGNAL \M1_unit|Add12~47_combout\ : std_logic;
SIGNAL \M1_unit|Add26~3\ : std_logic;
SIGNAL \M1_unit|Add26~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector292~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector292~1_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[9]~51\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[10]~52_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[10]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~5\ : std_logic;
SIGNAL \M1_unit|Add8~6_combout\ : std_logic;
SIGNAL \M1_unit|Add12~46_combout\ : std_logic;
SIGNAL \M1_unit|Add26~5\ : std_logic;
SIGNAL \M1_unit|Add26~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector291~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector291~1_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[11]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Add7~19\ : std_logic;
SIGNAL \M1_unit|Add7~21\ : std_logic;
SIGNAL \M1_unit|Add7~22_combout\ : std_logic;
SIGNAL \M1_unit|Add8~7\ : std_logic;
SIGNAL \M1_unit|Add8~8_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Add11~19\ : std_logic;
SIGNAL \M1_unit|Add11~21\ : std_logic;
SIGNAL \M1_unit|Add11~22_combout\ : std_logic;
SIGNAL \M1_unit|Add12~19\ : std_logic;
SIGNAL \M1_unit|Add12~21\ : std_logic;
SIGNAL \M1_unit|Add12~22_combout\ : std_logic;
SIGNAL \M1_unit|Add12~45_combout\ : std_logic;
SIGNAL \M1_unit|Add26~7\ : std_logic;
SIGNAL \M1_unit|Add26~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector290~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector290~1_combout\ : std_logic;
SIGNAL \M1_unit|Add26~9\ : std_logic;
SIGNAL \M1_unit|Add26~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector289~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector289~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Add15~19\ : std_logic;
SIGNAL \M1_unit|Add15~21\ : std_logic;
SIGNAL \M1_unit|Add15~23\ : std_logic;
SIGNAL \M1_unit|Add15~25\ : std_logic;
SIGNAL \M1_unit|Add15~26_combout\ : std_logic;
SIGNAL \M1_unit|Add15~24_combout\ : std_logic;
SIGNAL \M1_unit|Add15~22_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[10]~53\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[11]~55\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[12]~57\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[13]~58_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[13]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add7~23\ : std_logic;
SIGNAL \M1_unit|Add7~25\ : std_logic;
SIGNAL \M1_unit|Add7~26_combout\ : std_logic;
SIGNAL \M1_unit|Add7~24_combout\ : std_logic;
SIGNAL \M1_unit|Add8~9\ : std_logic;
SIGNAL \M1_unit|Add8~11\ : std_logic;
SIGNAL \M1_unit|Add8~12_combout\ : std_logic;
SIGNAL \M1_unit|Add11~23\ : std_logic;
SIGNAL \M1_unit|Add11~25\ : std_logic;
SIGNAL \M1_unit|Add11~26_combout\ : std_logic;
SIGNAL \M1_unit|Add11~24_combout\ : std_logic;
SIGNAL \M1_unit|Add12~23\ : std_logic;
SIGNAL \M1_unit|Add12~25\ : std_logic;
SIGNAL \M1_unit|Add12~26_combout\ : std_logic;
SIGNAL \M1_unit|Add12~43_combout\ : std_logic;
SIGNAL \M1_unit|Selector288~1_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[13]~59\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[14]~60_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[14]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~13\ : std_logic;
SIGNAL \M1_unit|Add8~14_combout\ : std_logic;
SIGNAL \M1_unit|Add11~27\ : std_logic;
SIGNAL \M1_unit|Add11~28_combout\ : std_logic;
SIGNAL \M1_unit|Add12~27\ : std_logic;
SIGNAL \M1_unit|Add12~28_combout\ : std_logic;
SIGNAL \M1_unit|Add12~42_combout\ : std_logic;
SIGNAL \M1_unit|Add26~11\ : std_logic;
SIGNAL \M1_unit|Add26~13\ : std_logic;
SIGNAL \M1_unit|Add26~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector287~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector287~1_combout\ : std_logic;
SIGNAL \M1_unit|Add26~15\ : std_logic;
SIGNAL \M1_unit|Add26~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector286~0_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[15]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~15\ : std_logic;
SIGNAL \M1_unit|Add8~16_combout\ : std_logic;
SIGNAL \M1_unit|Add12~41_combout\ : std_logic;
SIGNAL \M1_unit|Selector286~1_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[14]~61\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[15]~63\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[16]~64_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[16]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~17\ : std_logic;
SIGNAL \M1_unit|Add8~18_combout\ : std_logic;
SIGNAL \M1_unit|Add12~29\ : std_logic;
SIGNAL \M1_unit|Add12~31\ : std_logic;
SIGNAL \M1_unit|Add12~32_combout\ : std_logic;
SIGNAL \M1_unit|Add12~40_combout\ : std_logic;
SIGNAL \M1_unit|Add26~17\ : std_logic;
SIGNAL \M1_unit|Add26~18_combout\ : std_logic;
SIGNAL \M1_unit|Selector285~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector285~1_combout\ : std_logic;
SIGNAL \M1_unit|Add26~19\ : std_logic;
SIGNAL \M1_unit|Add26~20_combout\ : std_logic;
SIGNAL \M1_unit|Selector284~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector284~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|Selector192~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector258~0_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add17~1\ : std_logic;
SIGNAL \M1_unit|Add17~3\ : std_logic;
SIGNAL \M1_unit|Add17~5\ : std_logic;
SIGNAL \M1_unit|Add17~6_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[0]~33\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[1]~35\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[2]~37\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[3]~38_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add17~7\ : std_logic;
SIGNAL \M1_unit|Add17~8_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[3]~39\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[4]~40_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add13~1\ : std_logic;
SIGNAL \M1_unit|Add13~3\ : std_logic;
SIGNAL \M1_unit|Add13~5\ : std_logic;
SIGNAL \M1_unit|Add13~7\ : std_logic;
SIGNAL \M1_unit|Add13~8_combout\ : std_logic;
SIGNAL \M1_unit|Add13~6_combout\ : std_logic;
SIGNAL \M1_unit|Add13~0_combout\ : std_logic;
SIGNAL \M1_unit|Add14~1\ : std_logic;
SIGNAL \M1_unit|Add14~3\ : std_logic;
SIGNAL \M1_unit|Add14~5\ : std_logic;
SIGNAL \M1_unit|Add14~7\ : std_logic;
SIGNAL \M1_unit|Add14~8_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][0]~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector180~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector188~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector254~0_combout\ : std_logic;
SIGNAL \M1_unit|Add17~9\ : std_logic;
SIGNAL \M1_unit|Add17~10_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[4]~41\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[5]~42_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add13~9\ : std_logic;
SIGNAL \M1_unit|Add13~10_combout\ : std_logic;
SIGNAL \M1_unit|Add14~9\ : std_logic;
SIGNAL \M1_unit|Add14~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector187~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|Add17~11\ : std_logic;
SIGNAL \M1_unit|Add17~12_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[5]~43\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[6]~44_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector186~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector252~0_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[6]~45\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[7]~46_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add9~11\ : std_logic;
SIGNAL \M1_unit|Add9~13\ : std_logic;
SIGNAL \M1_unit|Add9~14_combout\ : std_logic;
SIGNAL \M1_unit|Add10~0_combout\ : std_logic;
SIGNAL \M1_unit|Add13~11\ : std_logic;
SIGNAL \M1_unit|Add13~13\ : std_logic;
SIGNAL \M1_unit|Add13~14_combout\ : std_logic;
SIGNAL \M1_unit|Add14~11\ : std_logic;
SIGNAL \M1_unit|Add14~13\ : std_logic;
SIGNAL \M1_unit|Add14~14_combout\ : std_logic;
SIGNAL \M1_unit|Add14~49_combout\ : std_logic;
SIGNAL \M1_unit|Selector252~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector251~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][8]~regout\ : std_logic;
SIGNAL \M1_unit|Selector250~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][9]~regout\ : std_logic;
SIGNAL \M1_unit|Selector249~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][10]~regout\ : std_logic;
SIGNAL \M1_unit|Add17~22_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[9]~51\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[10]~53\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[11]~54_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[11]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add9~15\ : std_logic;
SIGNAL \M1_unit|Add9~17\ : std_logic;
SIGNAL \M1_unit|Add9~19\ : std_logic;
SIGNAL \M1_unit|Add9~20_combout\ : std_logic;
SIGNAL \M1_unit|Add9~18_combout\ : std_logic;
SIGNAL \M1_unit|Add10~1\ : std_logic;
SIGNAL \M1_unit|Add10~3\ : std_logic;
SIGNAL \M1_unit|Add10~5\ : std_logic;
SIGNAL \M1_unit|Add10~7\ : std_logic;
SIGNAL \M1_unit|Add10~8_combout\ : std_logic;
SIGNAL \M1_unit|Add13~15\ : std_logic;
SIGNAL \M1_unit|Add13~17\ : std_logic;
SIGNAL \M1_unit|Add13~19\ : std_logic;
SIGNAL \M1_unit|Add13~21\ : std_logic;
SIGNAL \M1_unit|Add13~22_combout\ : std_logic;
SIGNAL \M1_unit|Add13~18_combout\ : std_logic;
SIGNAL \M1_unit|Selector247~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][12]~regout\ : std_logic;
SIGNAL \M1_unit|Selector246~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][13]~regout\ : std_logic;
SIGNAL \M1_unit|Selector245~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][14]~regout\ : std_logic;
SIGNAL \M1_unit|Add17~29\ : std_logic;
SIGNAL \M1_unit|Add17~31\ : std_logic;
SIGNAL \M1_unit|Add17~32_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[11]~55\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[12]~57\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[13]~59\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[14]~61\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[15]~63\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[16]~64_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[16]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[6][0]~_Duplicate_2_regout\ : std_logic;
SIGNAL \M1_unit|Selector269~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[6][1]~_Duplicate_6_regout\ : std_logic;
SIGNAL \M1_unit|Selector268~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[6][2]~_Duplicate_4_regout\ : std_logic;
SIGNAL \M1_unit|Selector267~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[6][5]~_Duplicate_2_regout\ : std_logic;
SIGNAL \M1_unit|Selector264~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[6][12]~_Duplicate_6_regout\ : std_logic;
SIGNAL \M1_unit|Selector262~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector185~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector193~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector259~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][0]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[16]~65\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[17]~66_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[17]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add9~21\ : std_logic;
SIGNAL \M1_unit|Add9~23\ : std_logic;
SIGNAL \M1_unit|Add9~25\ : std_logic;
SIGNAL \M1_unit|Add9~27\ : std_logic;
SIGNAL \M1_unit|Add9~29\ : std_logic;
SIGNAL \M1_unit|Add9~31\ : std_logic;
SIGNAL \M1_unit|Add9~33\ : std_logic;
SIGNAL \M1_unit|Add9~34_combout\ : std_logic;
SIGNAL \M1_unit|Add9~30_combout\ : std_logic;
SIGNAL \M1_unit|Add9~28_combout\ : std_logic;
SIGNAL \M1_unit|Add9~24_combout\ : std_logic;
SIGNAL \M1_unit|Add10~9\ : std_logic;
SIGNAL \M1_unit|Add10~11\ : std_logic;
SIGNAL \M1_unit|Add10~13\ : std_logic;
SIGNAL \M1_unit|Add10~15\ : std_logic;
SIGNAL \M1_unit|Add10~17\ : std_logic;
SIGNAL \M1_unit|Add10~19\ : std_logic;
SIGNAL \M1_unit|Add10~20_combout\ : std_logic;
SIGNAL \M1_unit|Add13~23\ : std_logic;
SIGNAL \M1_unit|Add13~25\ : std_logic;
SIGNAL \M1_unit|Add13~27\ : std_logic;
SIGNAL \M1_unit|Add13~29\ : std_logic;
SIGNAL \M1_unit|Add13~30_combout\ : std_logic;
SIGNAL \M1_unit|Add13~28_combout\ : std_logic;
SIGNAL \M1_unit|Add13~24_combout\ : std_logic;
SIGNAL \M1_unit|Add14~23\ : std_logic;
SIGNAL \M1_unit|Add14~25\ : std_logic;
SIGNAL \M1_unit|Add14~27\ : std_logic;
SIGNAL \M1_unit|Add14~29\ : std_logic;
SIGNAL \M1_unit|Add14~31\ : std_logic;
SIGNAL \M1_unit|Add14~33\ : std_logic;
SIGNAL \M1_unit|Add14~34_combout\ : std_logic;
SIGNAL \M1_unit|Add14~39_combout\ : std_logic;
SIGNAL \M1_unit|Selector242~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][17]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Add14~32_combout\ : std_logic;
SIGNAL \M1_unit|Add14~40_combout\ : std_logic;
SIGNAL \M1_unit|Selector243~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][16]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[15]~62_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[15]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~16_combout\ : std_logic;
SIGNAL \M1_unit|Add14~30_combout\ : std_logic;
SIGNAL \M1_unit|Add14~41_combout\ : std_logic;
SIGNAL \M1_unit|Selector244~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][15]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Add14~15\ : std_logic;
SIGNAL \M1_unit|Add14~17\ : std_logic;
SIGNAL \M1_unit|Add14~19\ : std_logic;
SIGNAL \M1_unit|Add14~21\ : std_logic;
SIGNAL \M1_unit|Add14~22_combout\ : std_logic;
SIGNAL \M1_unit|Add14~45_combout\ : std_logic;
SIGNAL \M1_unit|Selector248~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][11]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Add14~12_combout\ : std_logic;
SIGNAL \M1_unit|Add14~95_combout\ : std_logic;
SIGNAL \M1_unit|Selector253~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][6]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Add9~1\ : std_logic;
SIGNAL \M1_unit|Add9~3\ : std_logic;
SIGNAL \M1_unit|Add9~5\ : std_logic;
SIGNAL \M1_unit|Add9~7\ : std_logic;
SIGNAL \M1_unit|Add9~9\ : std_logic;
SIGNAL \M1_unit|Add9~10_combout\ : std_logic;
SIGNAL \M1_unit|Add14~94_combout\ : std_logic;
SIGNAL \M1_unit|Selector254~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][5]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Add9~8_combout\ : std_logic;
SIGNAL \M1_unit|Add14~93_combout\ : std_logic;
SIGNAL \M1_unit|Selector149~0_combout\ : std_logic;
SIGNAL \M1_unit|VOddBuf[4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector157~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[4][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector255~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector255~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][4]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Add9~6_combout\ : std_logic;
SIGNAL \M1_unit|Add14~6_combout\ : std_logic;
SIGNAL \M1_unit|Add14~92_combout\ : std_logic;
SIGNAL \M1_unit|Selector256~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector256~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][3]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[2]~36_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[2]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add9~4_combout\ : std_logic;
SIGNAL \M1_unit|Add14~4_combout\ : std_logic;
SIGNAL \M1_unit|Add14~91_combout\ : std_logic;
SIGNAL \M1_unit|Selector257~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector257~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][2]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Add9~2_combout\ : std_logic;
SIGNAL \M1_unit|Add14~2_combout\ : std_logic;
SIGNAL \M1_unit|Add14~90_combout\ : std_logic;
SIGNAL \M1_unit|Selector258~1_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][1]~regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[10]~52_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[10]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~6_combout\ : std_logic;
SIGNAL \M1_unit|Add14~20_combout\ : std_logic;
SIGNAL \M1_unit|Add14~46_combout\ : std_logic;
SIGNAL \M1_unit|Add17~19\ : std_logic;
SIGNAL \M1_unit|Add17~21\ : std_logic;
SIGNAL \M1_unit|Add17~23\ : std_logic;
SIGNAL \M1_unit|Add17~25\ : std_logic;
SIGNAL \M1_unit|Add17~26_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[13]~58_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[13]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~12_combout\ : std_logic;
SIGNAL \M1_unit|Add14~26_combout\ : std_logic;
SIGNAL \M1_unit|Add14~43_combout\ : std_logic;
SIGNAL \M1_unit|Add17~27\ : std_logic;
SIGNAL \M1_unit|Add17~28_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[14]~60_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[14]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~14_combout\ : std_logic;
SIGNAL \M1_unit|Add14~28_combout\ : std_logic;
SIGNAL \M1_unit|Add14~42_combout\ : std_logic;
SIGNAL \M1_unit|Add25~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector329~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[5]~42_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add7~10_combout\ : std_logic;
SIGNAL \M1_unit|Add12~10_combout\ : std_logic;
SIGNAL \M1_unit|Add12~94_combout\ : std_logic;
SIGNAL \M1_unit|Selector296~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Add17~24_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[12]~56_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[12]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~10_combout\ : std_logic;
SIGNAL \M1_unit|Add14~44_combout\ : std_logic;
SIGNAL \M1_unit|Add25~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector331~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[4]~40_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add7~8_combout\ : std_logic;
SIGNAL \M1_unit|Add12~8_combout\ : std_logic;
SIGNAL \M1_unit|Add12~93_combout\ : std_logic;
SIGNAL \M1_unit|Selector297~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector297~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector297~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Add17~13\ : std_logic;
SIGNAL \M1_unit|Add17~14_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[7]~47\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[8]~49\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[9]~50_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[9]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add14~18_combout\ : std_logic;
SIGNAL \M1_unit|Add10~4_combout\ : std_logic;
SIGNAL \M1_unit|Add14~47_combout\ : std_logic;
SIGNAL \M1_unit|Add25~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector334~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Add7~4_combout\ : std_logic;
SIGNAL \M1_unit|Add12~4_combout\ : std_logic;
SIGNAL \M1_unit|Add12~91_combout\ : std_logic;
SIGNAL \M1_unit|Selector299~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector299~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Add17~15\ : std_logic;
SIGNAL \M1_unit|Add17~16_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[8]~48_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[8]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~2_combout\ : std_logic;
SIGNAL \M1_unit|Add14~16_combout\ : std_logic;
SIGNAL \M1_unit|Add14~48_combout\ : std_logic;
SIGNAL \M1_unit|Add25~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector335~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[0]~32_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add7~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~89_combout\ : std_logic;
SIGNAL \M1_unit|Selector153~0_combout\ : std_logic;
SIGNAL \M1_unit|VReg[5][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector301~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector301~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|Add17~0_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[0]~32_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add9~0_combout\ : std_logic;
SIGNAL \M1_unit|Add14~0_combout\ : std_logic;
SIGNAL \M1_unit|Add14~89_combout\ : std_logic;
SIGNAL \M1_unit|Selector343~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector343~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Add25~21\ : std_logic;
SIGNAL \M1_unit|Add25~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector325~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][18]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector241~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][19]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector240~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][20]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult5~16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[17]~67\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[18]~68_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[18]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add9~35\ : std_logic;
SIGNAL \M1_unit|Add9~36_combout\ : std_logic;
SIGNAL \M1_unit|Add10~21\ : std_logic;
SIGNAL \M1_unit|Add10~22_combout\ : std_logic;
SIGNAL \M1_unit|Add14~35\ : std_logic;
SIGNAL \M1_unit|Add14~36_combout\ : std_logic;
SIGNAL \M1_unit|Add14~38_combout\ : std_logic;
SIGNAL \M1_unit|Add17~33\ : std_logic;
SIGNAL \M1_unit|Add17~35\ : std_logic;
SIGNAL \M1_unit|Add17~37\ : std_logic;
SIGNAL \M1_unit|Add17~39\ : std_logic;
SIGNAL \M1_unit|Add17~40_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[18]~69\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[19]~71\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[20]~72_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[20]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][21]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Add17~41\ : std_logic;
SIGNAL \M1_unit|Add17~42_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[20]~73\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[21]~74_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[21]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|Add13~31\ : std_logic;
SIGNAL \M1_unit|Add13~33\ : std_logic;
SIGNAL \M1_unit|Add13~35\ : std_logic;
SIGNAL \M1_unit|Add13~37\ : std_logic;
SIGNAL \M1_unit|Add13~39\ : std_logic;
SIGNAL \M1_unit|Add13~41\ : std_logic;
SIGNAL \M1_unit|Add13~42_combout\ : std_logic;
SIGNAL \M1_unit|Add13~40_combout\ : std_logic;
SIGNAL \M1_unit|Add13~38_combout\ : std_logic;
SIGNAL \M1_unit|Add14~37\ : std_logic;
SIGNAL \M1_unit|Add14~51\ : std_logic;
SIGNAL \M1_unit|Add14~54\ : std_logic;
SIGNAL \M1_unit|Add14~56_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|Add9~37\ : std_logic;
SIGNAL \M1_unit|Add9~39\ : std_logic;
SIGNAL \M1_unit|Add9~41\ : std_logic;
SIGNAL \M1_unit|Add9~42_combout\ : std_logic;
SIGNAL \M1_unit|Add10~23\ : std_logic;
SIGNAL \M1_unit|Add10~25\ : std_logic;
SIGNAL \M1_unit|Add10~27\ : std_logic;
SIGNAL \M1_unit|Add10~28_combout\ : std_logic;
SIGNAL \M1_unit|Add14~58_combout\ : std_logic;
SIGNAL \M1_unit|Selector238~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][22]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector237~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][23]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector236~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][25]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[16]~65\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[17]~66_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[17]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add12~33\ : std_logic;
SIGNAL \M1_unit|Add12~34_combout\ : std_logic;
SIGNAL \M1_unit|Add8~19\ : std_logic;
SIGNAL \M1_unit|Add8~20_combout\ : std_logic;
SIGNAL \M1_unit|Add12~39_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Add15~27\ : std_logic;
SIGNAL \M1_unit|Add15~29\ : std_logic;
SIGNAL \M1_unit|Add15~31\ : std_logic;
SIGNAL \M1_unit|Add15~33\ : std_logic;
SIGNAL \M1_unit|Add15~35\ : std_logic;
SIGNAL \M1_unit|Add15~36_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[17]~67\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[18]~68_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[18]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Add11~29\ : std_logic;
SIGNAL \M1_unit|Add11~31\ : std_logic;
SIGNAL \M1_unit|Add11~33\ : std_logic;
SIGNAL \M1_unit|Add11~35\ : std_logic;
SIGNAL \M1_unit|Add11~36_combout\ : std_logic;
SIGNAL \M1_unit|Add12~35\ : std_logic;
SIGNAL \M1_unit|Add12~36_combout\ : std_logic;
SIGNAL \M1_unit|Add7~27\ : std_logic;
SIGNAL \M1_unit|Add7~29\ : std_logic;
SIGNAL \M1_unit|Add7~31\ : std_logic;
SIGNAL \M1_unit|Add7~33\ : std_logic;
SIGNAL \M1_unit|Add7~35\ : std_logic;
SIGNAL \M1_unit|Add7~36_combout\ : std_logic;
SIGNAL \M1_unit|Add8~21\ : std_logic;
SIGNAL \M1_unit|Add8~22_combout\ : std_logic;
SIGNAL \M1_unit|Add12~38_combout\ : std_logic;
SIGNAL \M1_unit|Add26~21\ : std_logic;
SIGNAL \M1_unit|Add26~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector283~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector283~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Add15~37\ : std_logic;
SIGNAL \M1_unit|Add15~38_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[18]~69\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[19]~70_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[19]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|Add7~37\ : std_logic;
SIGNAL \M1_unit|Add7~38_combout\ : std_logic;
SIGNAL \M1_unit|Add8~23\ : std_logic;
SIGNAL \M1_unit|Add8~24_combout\ : std_logic;
SIGNAL \M1_unit|Add11~37\ : std_logic;
SIGNAL \M1_unit|Add11~38_combout\ : std_logic;
SIGNAL \M1_unit|Add12~37\ : std_logic;
SIGNAL \M1_unit|Add12~50_combout\ : std_logic;
SIGNAL \M1_unit|Add12~52_combout\ : std_logic;
SIGNAL \M1_unit|Add26~23\ : std_logic;
SIGNAL \M1_unit|Add26~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector282~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector282~1_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[20]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector323~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector322~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector321~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector320~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector319~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector318~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector317~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[28]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][27]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[19]~71\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[20]~73\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[21]~75\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[22]~77\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[23]~78_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[23]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add12~51\ : std_logic;
SIGNAL \M1_unit|Add12~54\ : std_logic;
SIGNAL \M1_unit|Add12~57\ : std_logic;
SIGNAL \M1_unit|Add12~60\ : std_logic;
SIGNAL \M1_unit|Add12~62_combout\ : std_logic;
SIGNAL \M1_unit|Add8~25\ : std_logic;
SIGNAL \M1_unit|Add8~27\ : std_logic;
SIGNAL \M1_unit|Add8~29\ : std_logic;
SIGNAL \M1_unit|Add8~31\ : std_logic;
SIGNAL \M1_unit|Add8~32_combout\ : std_logic;
SIGNAL \M1_unit|Add12~64_combout\ : std_logic;
SIGNAL \M1_unit|Selector278~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Add15~39\ : std_logic;
SIGNAL \M1_unit|Add15~41\ : std_logic;
SIGNAL \M1_unit|Add15~43\ : std_logic;
SIGNAL \M1_unit|Add15~45\ : std_logic;
SIGNAL \M1_unit|Add15~47\ : std_logic;
SIGNAL \M1_unit|Add15~48_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[23]~79\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[24]~80_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[24]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Add11~39\ : std_logic;
SIGNAL \M1_unit|Add11~41\ : std_logic;
SIGNAL \M1_unit|Add11~43\ : std_logic;
SIGNAL \M1_unit|Add11~45\ : std_logic;
SIGNAL \M1_unit|Add11~47\ : std_logic;
SIGNAL \M1_unit|Add11~48_combout\ : std_logic;
SIGNAL \M1_unit|Add12~63\ : std_logic;
SIGNAL \M1_unit|Add12~65_combout\ : std_logic;
SIGNAL \M1_unit|Add7~39\ : std_logic;
SIGNAL \M1_unit|Add7~41\ : std_logic;
SIGNAL \M1_unit|Add7~43\ : std_logic;
SIGNAL \M1_unit|Add7~45\ : std_logic;
SIGNAL \M1_unit|Add7~47\ : std_logic;
SIGNAL \M1_unit|Add7~48_combout\ : std_logic;
SIGNAL \M1_unit|Add8~33\ : std_logic;
SIGNAL \M1_unit|Add8~34_combout\ : std_logic;
SIGNAL \M1_unit|Add12~67_combout\ : std_logic;
SIGNAL \M1_unit|Selector277~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Add15~49\ : std_logic;
SIGNAL \M1_unit|Add15~50_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[24]~81\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[25]~82_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[25]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add11~49\ : std_logic;
SIGNAL \M1_unit|Add11~50_combout\ : std_logic;
SIGNAL \M1_unit|Add12~66\ : std_logic;
SIGNAL \M1_unit|Add12~68_combout\ : std_logic;
SIGNAL \M1_unit|Add7~49\ : std_logic;
SIGNAL \M1_unit|Add7~50_combout\ : std_logic;
SIGNAL \M1_unit|Add8~35\ : std_logic;
SIGNAL \M1_unit|Add8~36_combout\ : std_logic;
SIGNAL \M1_unit|Add12~70_combout\ : std_logic;
SIGNAL \M1_unit|Add26~25\ : std_logic;
SIGNAL \M1_unit|Add26~27\ : std_logic;
SIGNAL \M1_unit|Add26~29\ : std_logic;
SIGNAL \M1_unit|Add26~31\ : std_logic;
SIGNAL \M1_unit|Add26~33\ : std_logic;
SIGNAL \M1_unit|Add26~35\ : std_logic;
SIGNAL \M1_unit|Add26~36_combout\ : std_logic;
SIGNAL \M1_unit|Selector276~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector276~3_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Add15~51\ : std_logic;
SIGNAL \M1_unit|Add15~52_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[25]~83\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[26]~84_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[26]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~37\ : std_logic;
SIGNAL \M1_unit|Add8~38_combout\ : std_logic;
SIGNAL \M1_unit|Add12~73_combout\ : std_logic;
SIGNAL \M1_unit|Selector275~3_combout\ : std_logic;
SIGNAL \M1_unit|Add15~53\ : std_logic;
SIGNAL \M1_unit|Add15~54_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[26]~85\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[27]~86_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[27]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add11~51\ : std_logic;
SIGNAL \M1_unit|Add11~53\ : std_logic;
SIGNAL \M1_unit|Add11~54_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Add25~41\ : std_logic;
SIGNAL \M1_unit|Add25~43\ : std_logic;
SIGNAL \M1_unit|Add25~45\ : std_logic;
SIGNAL \M1_unit|Add25~46_combout\ : std_logic;
SIGNAL \M1_unit|Selector313~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][28]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector231~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][29]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector230~0_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][30]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Add15~55\ : std_logic;
SIGNAL \M1_unit|Add15~56_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[27]~87\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[28]~88_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[28]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|Add7~51\ : std_logic;
SIGNAL \M1_unit|Add7~53\ : std_logic;
SIGNAL \M1_unit|Add7~55\ : std_logic;
SIGNAL \M1_unit|Add7~56_combout\ : std_logic;
SIGNAL \M1_unit|Add7~54_combout\ : std_logic;
SIGNAL \M1_unit|Add8~39\ : std_logic;
SIGNAL \M1_unit|Add8~41\ : std_logic;
SIGNAL \M1_unit|Add8~42_combout\ : std_logic;
SIGNAL \M1_unit|Add11~55\ : std_logic;
SIGNAL \M1_unit|Add11~56_combout\ : std_logic;
SIGNAL \M1_unit|Add12~75\ : std_logic;
SIGNAL \M1_unit|Add12~77_combout\ : std_logic;
SIGNAL \M1_unit|Add12~79_combout\ : std_logic;
SIGNAL \M1_unit|Add26~37\ : std_logic;
SIGNAL \M1_unit|Add26~39\ : std_logic;
SIGNAL \M1_unit|Add26~41\ : std_logic;
SIGNAL \M1_unit|Add26~42_combout\ : std_logic;
SIGNAL \M1_unit|Selector273~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector273~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector277~2_combout\ : std_logic;
SIGNAL \M1_unit|Add26~43\ : std_logic;
SIGNAL \M1_unit|Add26~44_combout\ : std_logic;
SIGNAL \M1_unit|Selector272~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector272~3_combout\ : std_logic;
SIGNAL \M1_unit|Add15~57\ : std_logic;
SIGNAL \M1_unit|Add15~59\ : std_logic;
SIGNAL \M1_unit|Add15~60_combout\ : std_logic;
SIGNAL \M1_unit|Add15~58_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[28]~89\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[29]~91\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[30]~92_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[30]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[29]~90_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[29]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add11~57\ : std_logic;
SIGNAL \M1_unit|Add11~58_combout\ : std_logic;
SIGNAL \M1_unit|Add12~78\ : std_logic;
SIGNAL \M1_unit|Add12~80_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|Add7~57\ : std_logic;
SIGNAL \M1_unit|Add7~58_combout\ : std_logic;
SIGNAL \M1_unit|Add8~43\ : std_logic;
SIGNAL \M1_unit|Add8~44_combout\ : std_logic;
SIGNAL \M1_unit|Add12~82_combout\ : std_logic;
SIGNAL \M1_unit|Add11~59\ : std_logic;
SIGNAL \M1_unit|Add11~60_combout\ : std_logic;
SIGNAL \M1_unit|Add12~81\ : std_logic;
SIGNAL \M1_unit|Add12~83_combout\ : std_logic;
SIGNAL \M1_unit|Add7~59\ : std_logic;
SIGNAL \M1_unit|Add7~60_combout\ : std_logic;
SIGNAL \M1_unit|Add8~45\ : std_logic;
SIGNAL \M1_unit|Add8~46_combout\ : std_logic;
SIGNAL \M1_unit|Add12~85_combout\ : std_logic;
SIGNAL \M1_unit|Add26~45\ : std_logic;
SIGNAL \M1_unit|Add26~46_combout\ : std_logic;
SIGNAL \M1_unit|Selector271~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector271~3_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[31]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|Add12~84\ : std_logic;
SIGNAL \M1_unit|Add12~86_combout\ : std_logic;
SIGNAL \M1_unit|Add8~47\ : std_logic;
SIGNAL \M1_unit|Add8~48_combout\ : std_logic;
SIGNAL \M1_unit|Add12~88_combout\ : std_logic;
SIGNAL \M1_unit|Add26~47\ : std_logic;
SIGNAL \M1_unit|Add26~48_combout\ : std_logic;
SIGNAL \M1_unit|Selector270~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector270~3_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~22_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~20_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~6_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|Add17~43\ : std_logic;
SIGNAL \M1_unit|Add17~45\ : std_logic;
SIGNAL \M1_unit|Add17~47\ : std_logic;
SIGNAL \M1_unit|Add17~49\ : std_logic;
SIGNAL \M1_unit|Add17~51\ : std_logic;
SIGNAL \M1_unit|Add17~53\ : std_logic;
SIGNAL \M1_unit|Add17~55\ : std_logic;
SIGNAL \M1_unit|Add17~57\ : std_logic;
SIGNAL \M1_unit|Add17~59\ : std_logic;
SIGNAL \M1_unit|Add17~60_combout\ : std_logic;
SIGNAL \M1_unit|Add17~56_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[26]~85\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[27]~87\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[28]~89\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[29]~91\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[30]~92_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[30]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][31]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector228~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|Add9~57\ : std_logic;
SIGNAL \M1_unit|Add9~59\ : std_logic;
SIGNAL \M1_unit|Add9~60_combout\ : std_logic;
SIGNAL \M1_unit|Add9~54_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|Add9~43\ : std_logic;
SIGNAL \M1_unit|Add9~45\ : std_logic;
SIGNAL \M1_unit|Add9~47\ : std_logic;
SIGNAL \M1_unit|Add9~49\ : std_logic;
SIGNAL \M1_unit|Add9~51\ : std_logic;
SIGNAL \M1_unit|Add9~52_combout\ : std_logic;
SIGNAL \M1_unit|Add9~50_combout\ : std_logic;
SIGNAL \M1_unit|Add9~46_combout\ : std_logic;
SIGNAL \M1_unit|Add9~44_combout\ : std_logic;
SIGNAL \M1_unit|Add10~29\ : std_logic;
SIGNAL \M1_unit|Add10~31\ : std_logic;
SIGNAL \M1_unit|Add10~33\ : std_logic;
SIGNAL \M1_unit|Add10~35\ : std_logic;
SIGNAL \M1_unit|Add10~37\ : std_logic;
SIGNAL \M1_unit|Add10~39\ : std_logic;
SIGNAL \M1_unit|Add10~41\ : std_logic;
SIGNAL \M1_unit|Add10~43\ : std_logic;
SIGNAL \M1_unit|Add10~45\ : std_logic;
SIGNAL \M1_unit|Add10~46_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|Add13~43\ : std_logic;
SIGNAL \M1_unit|Add13~45\ : std_logic;
SIGNAL \M1_unit|Add13~47\ : std_logic;
SIGNAL \M1_unit|Add13~49\ : std_logic;
SIGNAL \M1_unit|Add13~51\ : std_logic;
SIGNAL \M1_unit|Add13~53\ : std_logic;
SIGNAL \M1_unit|Add13~55\ : std_logic;
SIGNAL \M1_unit|Add13~57\ : std_logic;
SIGNAL \M1_unit|Add13~58_combout\ : std_logic;
SIGNAL \M1_unit|Add13~56_combout\ : std_logic;
SIGNAL \M1_unit|Add13~52_combout\ : std_logic;
SIGNAL \M1_unit|Add13~50_combout\ : std_logic;
SIGNAL \M1_unit|Add13~46_combout\ : std_logic;
SIGNAL \M1_unit|Add13~44_combout\ : std_logic;
SIGNAL \M1_unit|Add14~57\ : std_logic;
SIGNAL \M1_unit|Add14~60\ : std_logic;
SIGNAL \M1_unit|Add14~63\ : std_logic;
SIGNAL \M1_unit|Add14~66\ : std_logic;
SIGNAL \M1_unit|Add14~69\ : std_logic;
SIGNAL \M1_unit|Add14~72\ : std_logic;
SIGNAL \M1_unit|Add14~75\ : std_logic;
SIGNAL \M1_unit|Add14~78\ : std_logic;
SIGNAL \M1_unit|Add14~81\ : std_logic;
SIGNAL \M1_unit|Add14~83_combout\ : std_logic;
SIGNAL \M1_unit|Add14~85_combout\ : std_logic;
SIGNAL \M1_unit|Selector229~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~26_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|Add17~61\ : std_logic;
SIGNAL \M1_unit|Add17~62_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[30]~93\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[31]~94_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[31]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add9~61\ : std_logic;
SIGNAL \M1_unit|Add9~62_combout\ : std_logic;
SIGNAL \M1_unit|Add10~47\ : std_logic;
SIGNAL \M1_unit|Add10~48_combout\ : std_logic;
SIGNAL \M1_unit|Add13~59\ : std_logic;
SIGNAL \M1_unit|Add13~61\ : std_logic;
SIGNAL \M1_unit|Add13~62_combout\ : std_logic;
SIGNAL \M1_unit|Add14~84\ : std_logic;
SIGNAL \M1_unit|Add14~86_combout\ : std_logic;
SIGNAL \M1_unit|Add14~88_combout\ : std_logic;
SIGNAL \M1_unit|Add25~47\ : std_logic;
SIGNAL \M1_unit|Add25~48_combout\ : std_logic;
SIGNAL \M1_unit|Selector312~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|Add12~69\ : std_logic;
SIGNAL \M1_unit|Add12~72\ : std_logic;
SIGNAL \M1_unit|Add12~74_combout\ : std_logic;
SIGNAL \M1_unit|Add8~40_combout\ : std_logic;
SIGNAL \M1_unit|Add12~76_combout\ : std_logic;
SIGNAL \M1_unit|Selector274~3_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~18_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|Add17~54_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[27]~86_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[27]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~40_combout\ : std_logic;
SIGNAL \M1_unit|Add14~74_combout\ : std_logic;
SIGNAL \M1_unit|Add14~76_combout\ : std_logic;
SIGNAL \M1_unit|Selector232~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[29]~90_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[29]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~44_combout\ : std_logic;
SIGNAL \M1_unit|Add14~80_combout\ : std_logic;
SIGNAL \M1_unit|Add14~82_combout\ : std_logic;
SIGNAL \M1_unit|Add25~44_combout\ : std_logic;
SIGNAL \M1_unit|Selector314~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[22]~76_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[22]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~30_combout\ : std_logic;
SIGNAL \M1_unit|Add12~59_combout\ : std_logic;
SIGNAL \M1_unit|Add12~61_combout\ : std_logic;
SIGNAL \M1_unit|Add26~30_combout\ : std_logic;
SIGNAL \M1_unit|Selector279~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector279~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~12_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|Add9~53\ : std_logic;
SIGNAL \M1_unit|Add9~55\ : std_logic;
SIGNAL \M1_unit|Add9~56_combout\ : std_logic;
SIGNAL \M1_unit|Add10~42_combout\ : std_logic;
SIGNAL \M1_unit|Add14~77_combout\ : std_logic;
SIGNAL \M1_unit|Add14~79_combout\ : std_logic;
SIGNAL \M1_unit|Add25~42_combout\ : std_logic;
SIGNAL \M1_unit|Selector315~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[21]~74_combout\ : std_logic;
SIGNAL \M1_unit|UPrimeOdd[21]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add8~28_combout\ : std_logic;
SIGNAL \M1_unit|Add12~58_combout\ : std_logic;
SIGNAL \M1_unit|Selector280~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~8_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|Add17~44_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[21]~75\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[22]~76_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[22]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~30_combout\ : std_logic;
SIGNAL \M1_unit|Add14~59_combout\ : std_logic;
SIGNAL \M1_unit|Add14~61_combout\ : std_logic;
SIGNAL \M1_unit|Add25~23\ : std_logic;
SIGNAL \M1_unit|Add25~25\ : std_logic;
SIGNAL \M1_unit|Add25~27\ : std_logic;
SIGNAL \M1_unit|Add25~29\ : std_logic;
SIGNAL \M1_unit|Add25~31\ : std_logic;
SIGNAL \M1_unit|Add25~33\ : std_logic;
SIGNAL \M1_unit|Add25~35\ : std_logic;
SIGNAL \M1_unit|Add25~37\ : std_logic;
SIGNAL \M1_unit|Add25~39\ : std_logic;
SIGNAL \M1_unit|Add25~40_combout\ : std_logic;
SIGNAL \M1_unit|Selector316~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|Add12~53_combout\ : std_logic;
SIGNAL \M1_unit|Add8~26_combout\ : std_logic;
SIGNAL \M1_unit|Add12~55_combout\ : std_logic;
SIGNAL \M1_unit|Add26~26_combout\ : std_logic;
SIGNAL \M1_unit|Selector281~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector281~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_3~10_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|Add17~46_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[22]~77\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[23]~79\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[24]~81\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[25]~83\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[26]~84_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[26]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~38_combout\ : std_logic;
SIGNAL \M1_unit|Add14~71_combout\ : std_logic;
SIGNAL \M1_unit|Add14~73_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][26]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector233~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[25]~82_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[25]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add14~68_combout\ : std_logic;
SIGNAL \M1_unit|Add10~36_combout\ : std_logic;
SIGNAL \M1_unit|Add14~70_combout\ : std_logic;
SIGNAL \M1_unit|Selector234~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[24]~80_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[24]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~34_combout\ : std_logic;
SIGNAL \M1_unit|Add14~65_combout\ : std_logic;
SIGNAL \M1_unit|Add14~67_combout\ : std_logic;
SIGNAL \M1_unit|Multi_Op[7][24]~_Duplicate_1_regout\ : std_logic;
SIGNAL \M1_unit|Selector235~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|Add9~40_combout\ : std_logic;
SIGNAL \M1_unit|Add10~26_combout\ : std_logic;
SIGNAL \M1_unit|Add14~53_combout\ : std_logic;
SIGNAL \M1_unit|Add14~55_combout\ : std_logic;
SIGNAL \M1_unit|Selector239~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[19]~70_combout\ : std_logic;
SIGNAL \M1_unit|VPrimeOdd[19]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add10~24_combout\ : std_logic;
SIGNAL \M1_unit|Add14~50_combout\ : std_logic;
SIGNAL \M1_unit|Add14~52_combout\ : std_logic;
SIGNAL \M1_unit|Add25~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector324~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|Add22~1_cout\ : std_logic;
SIGNAL \M1_unit|Add22~3_cout\ : std_logic;
SIGNAL \M1_unit|Add22~5_cout\ : std_logic;
SIGNAL \M1_unit|Add22~7_cout\ : std_logic;
SIGNAL \M1_unit|Add22~9_cout\ : std_logic;
SIGNAL \M1_unit|Add22~11_cout\ : std_logic;
SIGNAL \M1_unit|Add22~13_cout\ : std_logic;
SIGNAL \M1_unit|Add22~15_cout\ : std_logic;
SIGNAL \M1_unit|Add22~17_cout\ : std_logic;
SIGNAL \M1_unit|Add22~19_cout\ : std_logic;
SIGNAL \M1_unit|Add22~21_cout\ : std_logic;
SIGNAL \M1_unit|Add22~23_cout\ : std_logic;
SIGNAL \M1_unit|Add22~25_cout\ : std_logic;
SIGNAL \M1_unit|Add22~27_cout\ : std_logic;
SIGNAL \M1_unit|Add22~29_cout\ : std_logic;
SIGNAL \M1_unit|Add22~31_cout\ : std_logic;
SIGNAL \M1_unit|Add22~33_cout\ : std_logic;
SIGNAL \M1_unit|Add22~35_cout\ : std_logic;
SIGNAL \M1_unit|Add22~37_cout\ : std_logic;
SIGNAL \M1_unit|Add22~39_cout\ : std_logic;
SIGNAL \M1_unit|Add22~41_cout\ : std_logic;
SIGNAL \M1_unit|Add22~43_cout\ : std_logic;
SIGNAL \M1_unit|Add22~45_cout\ : std_logic;
SIGNAL \M1_unit|Add22~47_cout\ : std_logic;
SIGNAL \M1_unit|Add22~48_combout\ : std_logic;
SIGNAL \M1_unit|RBufferOdd[24]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_COMMONCASE_1~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Add27~1\ : std_logic;
SIGNAL \M1_unit|Add27~3\ : std_logic;
SIGNAL \M1_unit|Add27~5\ : std_logic;
SIGNAL \M1_unit|Add27~7\ : std_logic;
SIGNAL \M1_unit|Add27~9\ : std_logic;
SIGNAL \M1_unit|Add27~11\ : std_logic;
SIGNAL \M1_unit|Add27~13\ : std_logic;
SIGNAL \M1_unit|Add27~15\ : std_logic;
SIGNAL \M1_unit|Add27~17\ : std_logic;
SIGNAL \M1_unit|Add27~19\ : std_logic;
SIGNAL \M1_unit|Add27~21\ : std_logic;
SIGNAL \M1_unit|Add27~23\ : std_logic;
SIGNAL \M1_unit|Add27~25\ : std_logic;
SIGNAL \M1_unit|Add27~27\ : std_logic;
SIGNAL \M1_unit|Add27~29\ : std_logic;
SIGNAL \M1_unit|Add27~31\ : std_logic;
SIGNAL \M1_unit|Add27~33\ : std_logic;
SIGNAL \M1_unit|Add27~35\ : std_logic;
SIGNAL \M1_unit|Add27~37\ : std_logic;
SIGNAL \M1_unit|Add27~39\ : std_logic;
SIGNAL \M1_unit|Add27~41\ : std_logic;
SIGNAL \M1_unit|Add27~43\ : std_logic;
SIGNAL \M1_unit|Add27~44_combout\ : std_logic;
SIGNAL \M1_unit|Add27~42_combout\ : std_logic;
SIGNAL \M1_unit|Add27~40_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|Add27~34_combout\ : std_logic;
SIGNAL \M1_unit|Add27~32_combout\ : std_logic;
SIGNAL \M1_unit|Add27~30_combout\ : std_logic;
SIGNAL \M1_unit|Add27~28_combout\ : std_logic;
SIGNAL \M1_unit|Add27~26_combout\ : std_logic;
SIGNAL \M1_unit|Add27~24_combout\ : std_logic;
SIGNAL \M1_unit|Add27~16_combout\ : std_logic;
SIGNAL \M1_unit|Add27~12_combout\ : std_logic;
SIGNAL \M1_unit|Add27~10_combout\ : std_logic;
SIGNAL \M1_unit|Add27~8_combout\ : std_logic;
SIGNAL \M1_unit|Add27~2_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~9_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~11_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~13_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~15_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~17_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~19_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~21_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~23_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~25_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~27_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~29_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~31_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~33_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~35_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~37_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~39_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~41_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~43_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~45_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~47_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~49_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~51_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~53_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~55_cout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~56_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADOUT_0~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1~16_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[16]~28_combout\ : std_logic;
SIGNAL \SRAM_write_data[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector43~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_we_n_m1~regout\ : std_logic;
SIGNAL \SRAM_we_n~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_WE_N_O~regout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult3|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|Add23~1_cout\ : std_logic;
SIGNAL \M1_unit|Add23~3_cout\ : std_logic;
SIGNAL \M1_unit|Add23~5_cout\ : std_logic;
SIGNAL \M1_unit|Add23~7_cout\ : std_logic;
SIGNAL \M1_unit|Add23~9_cout\ : std_logic;
SIGNAL \M1_unit|Add23~11_cout\ : std_logic;
SIGNAL \M1_unit|Add23~13_cout\ : std_logic;
SIGNAL \M1_unit|Add23~15_cout\ : std_logic;
SIGNAL \M1_unit|Add23~17_cout\ : std_logic;
SIGNAL \M1_unit|Add23~19_cout\ : std_logic;
SIGNAL \M1_unit|Add23~21_cout\ : std_logic;
SIGNAL \M1_unit|Add23~23_cout\ : std_logic;
SIGNAL \M1_unit|Add23~25_cout\ : std_logic;
SIGNAL \M1_unit|Add23~27_cout\ : std_logic;
SIGNAL \M1_unit|Add23~29_cout\ : std_logic;
SIGNAL \M1_unit|Add23~31_cout\ : std_logic;
SIGNAL \M1_unit|Add23~33_cout\ : std_logic;
SIGNAL \M1_unit|Add23~35_cout\ : std_logic;
SIGNAL \M1_unit|Add23~37_cout\ : std_logic;
SIGNAL \M1_unit|Add23~39_cout\ : std_logic;
SIGNAL \M1_unit|Add23~41_cout\ : std_logic;
SIGNAL \M1_unit|Add23~43_cout\ : std_logic;
SIGNAL \M1_unit|Add23~45_cout\ : std_logic;
SIGNAL \M1_unit|Add23~47_cout\ : std_logic;
SIGNAL \M1_unit|Add23~49\ : std_logic;
SIGNAL \M1_unit|Add23~50_combout\ : std_logic;
SIGNAL \M1_unit|BBufferOdd[25]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[1]~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[24]~57\ : std_logic;
SIGNAL \M1_unit|GBufferEven[25]~58_combout\ : std_logic;
SIGNAL \SRAM_write_data[1]~1_combout\ : std_logic;
SIGNAL \M1_unit|Add23~51\ : std_logic;
SIGNAL \M1_unit|Add23~52_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[2]~2_combout\ : std_logic;
SIGNAL \M1_unit|Add27~45\ : std_logic;
SIGNAL \M1_unit|Add27~47\ : std_logic;
SIGNAL \M1_unit|Add27~49\ : std_logic;
SIGNAL \M1_unit|Add27~51\ : std_logic;
SIGNAL \M1_unit|Add27~52_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[25]~59\ : std_logic;
SIGNAL \M1_unit|GBufferEven[26]~60_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~3_combout\ : std_logic;
SIGNAL \SRAM_write_data[2]~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[3]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|Add22~49\ : std_logic;
SIGNAL \M1_unit|Add22~51\ : std_logic;
SIGNAL \M1_unit|Add22~53\ : std_logic;
SIGNAL \M1_unit|Add22~54_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[3]~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~53\ : std_logic;
SIGNAL \M1_unit|Add27~54_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[26]~61\ : std_logic;
SIGNAL \M1_unit|GBufferEven[27]~62_combout\ : std_logic;
SIGNAL \SRAM_write_data[3]~3_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[4]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~5_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add22~55\ : std_logic;
SIGNAL \M1_unit|Add22~56_combout\ : std_logic;
SIGNAL \M1_unit|RBufferOdd[28]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[4]~4_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[27]~63\ : std_logic;
SIGNAL \M1_unit|GBufferEven[28]~64_combout\ : std_logic;
SIGNAL \SRAM_write_data[4]~4_combout\ : std_logic;
SIGNAL \M1_unit|Add23~53\ : std_logic;
SIGNAL \M1_unit|Add23~55\ : std_logic;
SIGNAL \M1_unit|Add23~57\ : std_logic;
SIGNAL \M1_unit|Add23~58_combout\ : std_logic;
SIGNAL \M1_unit|BBufferOdd[29]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[5]~5_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[28]~65\ : std_logic;
SIGNAL \M1_unit|GBufferEven[29]~66_combout\ : std_logic;
SIGNAL \SRAM_write_data[5]~5_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~7_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add22~57\ : std_logic;
SIGNAL \M1_unit|Add22~59\ : std_logic;
SIGNAL \M1_unit|Add22~60_combout\ : std_logic;
SIGNAL \M1_unit|RBufferOdd[30]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[6]~6_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[29]~67\ : std_logic;
SIGNAL \M1_unit|GBufferEven[30]~68_combout\ : std_logic;
SIGNAL \SRAM_write_data[6]~6_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~8_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Add23~59\ : std_logic;
SIGNAL \M1_unit|Add23~61\ : std_logic;
SIGNAL \M1_unit|Add23~62_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[7]~7_combout\ : std_logic;
SIGNAL \M1_unit|GBufferEven[30]~69\ : std_logic;
SIGNAL \M1_unit|GBufferEven[31]~70_combout\ : std_logic;
SIGNAL \SRAM_write_data[7]~7_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[9]~9_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[8]~8_combout\ : std_logic;
SIGNAL \M1_unit|Add23~48_combout\ : std_logic;
SIGNAL \M1_unit|BBufferEven[24]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1~17_combout\ : std_logic;
SIGNAL \M1_unit|firstrun~0_combout\ : std_logic;
SIGNAL \M1_unit|firstrun~regout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[8]~18_combout\ : std_logic;
SIGNAL \SRAM_write_data[8]~8_combout\ : std_logic;
SIGNAL \M1_unit|Add22~50_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[9]~9_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[9]~feeder_combout\ : std_logic;
SIGNAL \SRAM_write_data[9]~9_combout\ : std_logic;
SIGNAL \M1_unit|Add29~1\ : std_logic;
SIGNAL \M1_unit|Add29~3\ : std_logic;
SIGNAL \M1_unit|Add29~5\ : std_logic;
SIGNAL \M1_unit|Add29~7\ : std_logic;
SIGNAL \M1_unit|Add29~9\ : std_logic;
SIGNAL \M1_unit|Add29~11\ : std_logic;
SIGNAL \M1_unit|Add29~13\ : std_logic;
SIGNAL \M1_unit|Add29~15\ : std_logic;
SIGNAL \M1_unit|Add29~17\ : std_logic;
SIGNAL \M1_unit|Add29~19\ : std_logic;
SIGNAL \M1_unit|Add29~21\ : std_logic;
SIGNAL \M1_unit|Add29~23\ : std_logic;
SIGNAL \M1_unit|Add29~25\ : std_logic;
SIGNAL \M1_unit|Add29~27\ : std_logic;
SIGNAL \M1_unit|Add29~29\ : std_logic;
SIGNAL \M1_unit|Add29~31\ : std_logic;
SIGNAL \M1_unit|Add29~33\ : std_logic;
SIGNAL \M1_unit|Add29~35\ : std_logic;
SIGNAL \M1_unit|Add29~37\ : std_logic;
SIGNAL \M1_unit|Add29~39\ : std_logic;
SIGNAL \M1_unit|Add29~41\ : std_logic;
SIGNAL \M1_unit|Add29~43\ : std_logic;
SIGNAL \M1_unit|Add29~45\ : std_logic;
SIGNAL \M1_unit|Add29~47\ : std_logic;
SIGNAL \M1_unit|Add29~49\ : std_logic;
SIGNAL \M1_unit|Add29~51\ : std_logic;
SIGNAL \M1_unit|Add29~52_combout\ : std_logic;
SIGNAL \M1_unit|Add29~50_combout\ : std_logic;
SIGNAL \M1_unit|Add29~46_combout\ : std_logic;
SIGNAL \M1_unit|Add29~44_combout\ : std_logic;
SIGNAL \M1_unit|Add29~42_combout\ : std_logic;
SIGNAL \M1_unit|Add29~40_combout\ : std_logic;
SIGNAL \M1_unit|Add29~32_combout\ : std_logic;
SIGNAL \M1_unit|Add29~30_combout\ : std_logic;
SIGNAL \M1_unit|Add29~28_combout\ : std_logic;
SIGNAL \M1_unit|Add29~26_combout\ : std_logic;
SIGNAL \M1_unit|Add29~24_combout\ : std_logic;
SIGNAL \M1_unit|Add29~22_combout\ : std_logic;
SIGNAL \M1_unit|Add29~20_combout\ : std_logic;
SIGNAL \M1_unit|Add29~18_combout\ : std_logic;
SIGNAL \M1_unit|Add29~14_combout\ : std_logic;
SIGNAL \M1_unit|Add29~10_combout\ : std_logic;
SIGNAL \M1_unit|Add29~8_combout\ : std_logic;
SIGNAL \M1_unit|Add29~4_combout\ : std_logic;
SIGNAL \M1_unit|Add29~0_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~9_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~11_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~13_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~15_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~17_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~19_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~21_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~23_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~25_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~27_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~29_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~31_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~33_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~35_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~37_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~39_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~41_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~43_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~45_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~47_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~49_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~51_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~53_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~55_cout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[24]~57\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[25]~59\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[26]~60_combout\ : std_logic;
SIGNAL \M1_unit|Add22~52_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[10]~10_combout\ : std_logic;
SIGNAL \M1_unit|BBufferEven[26]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[10]~feeder_combout\ : std_logic;
SIGNAL \SRAM_write_data[10]~10_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[11]~feeder_combout\ : std_logic;
SIGNAL \SRAM_write_data[11]~11_combout\ : std_logic;
SIGNAL \SRAM_write_data[12]~12_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~6_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[13]~feeder_combout\ : std_logic;
SIGNAL \SRAM_write_data[13]~13_combout\ : std_logic;
SIGNAL \M1_unit|Add29~53\ : std_logic;
SIGNAL \M1_unit|Add29~54_combout\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[26]~61\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[27]~63\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[28]~65\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[29]~67\ : std_logic;
SIGNAL \M1_unit|GBufferOdd[30]~68_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[14]~14_combout\ : std_logic;
SIGNAL \M1_unit|Add23~60_combout\ : std_logic;
SIGNAL \SRAM_write_data[14]~14_combout\ : std_logic;
SIGNAL \M1_unit|Add22~61\ : std_logic;
SIGNAL \M1_unit|Add22~62_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data_m1[15]~15_combout\ : std_logic;
SIGNAL \M1_unit|BBufferEven[31]~feeder_combout\ : std_logic;
SIGNAL \SRAM_write_data[15]~15_combout\ : std_logic;
SIGNAL \SRAM_address[7]~45_combout\ : std_logic;
SIGNAL \SRAM_address[6]~44_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[0]~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[2]~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[3]~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[4]~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[0]~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[7]~25\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[8]~27\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[9]~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|counter_enable~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|counter_enable~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[8]~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[6]~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[1]~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[0]~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[1]~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[2]~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[2]~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[3]~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[4]~19\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[5]~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[5]~21\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[6]~23\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[7]~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[4]~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[4]~19\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[5]~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[5]~21\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[6]~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[6]~23\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[7]~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[7]~25\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[8]~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[3]~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[0]~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[1]~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[1]~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[2]~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~1\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~3\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~5\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~7\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~9\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~2_combout\ : std_logic;
SIGNAL \VGA_unit|always0~0_combout\ : std_logic;
SIGNAL \VGA_unit|always0~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~6_combout\ : std_logic;
SIGNAL \VGA_unit|Equal1~0_combout\ : std_logic;
SIGNAL \Selector4~13_combout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \VGA_enable~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~30_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~31_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~16_regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~29_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~15_regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~19_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~14_regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~17_regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[9]~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~37_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~1_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~3_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[1]~6_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~1\ : std_logic;
SIGNAL \VGA_unit|Add1~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~36_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~3\ : std_logic;
SIGNAL \VGA_unit|Add1~4_combout\ : std_logic;
SIGNAL \VGA_unit|Selector15~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[8]~27\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[9]~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~18_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~2_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~3_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~4_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~5\ : std_logic;
SIGNAL \VGA_unit|Add1~7\ : std_logic;
SIGNAL \VGA_unit|Add1~8_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~6_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~1\ : std_logic;
SIGNAL \VGA_unit|Add0~2_combout\ : std_logic;
SIGNAL \VGA_unit|Selector14~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~3\ : std_logic;
SIGNAL \VGA_unit|Add0~4_combout\ : std_logic;
SIGNAL \VGA_unit|Selector13~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~5\ : std_logic;
SIGNAL \VGA_unit|Add0~6_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~9\ : std_logic;
SIGNAL \VGA_unit|Add1~10_combout\ : std_logic;
SIGNAL \VGA_unit|Selector12~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[0]~19\ : std_logic;
SIGNAL \M1_unit|RGB_address[1]~21\ : std_logic;
SIGNAL \M1_unit|RGB_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[2]~23\ : std_logic;
SIGNAL \M1_unit|RGB_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|Add31~1\ : std_logic;
SIGNAL \M1_unit|Add31~3\ : std_logic;
SIGNAL \M1_unit|Add31~5\ : std_logic;
SIGNAL \M1_unit|Add31~7\ : std_logic;
SIGNAL \M1_unit|Add31~9\ : std_logic;
SIGNAL \M1_unit|Add31~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector37~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[3]~25\ : std_logic;
SIGNAL \M1_unit|RGB_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[4]~27\ : std_logic;
SIGNAL \M1_unit|RGB_address[5]~29_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_ADDRESS_m1~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector37~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_ADDRESS_m1~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector37~2_combout\ : std_logic;
SIGNAL \M1_unit|WideOr25~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr25~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr25~2_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_ADDRESS_m1[7]~3_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\ : std_logic;
SIGNAL \SRAM_address[5]~29_combout\ : std_logic;
SIGNAL \SRAM_address[5]~43_combout\ : std_logic;
SIGNAL \SRAM_address[4]~28_combout\ : std_logic;
SIGNAL \SRAM_address[4]~42_combout\ : std_logic;
SIGNAL \unit0|WideOr6~0_combout\ : std_logic;
SIGNAL \unit0|WideOr5~0_combout\ : std_logic;
SIGNAL \unit0|WideOr4~0_combout\ : std_logic;
SIGNAL \unit0|WideOr3~0_combout\ : std_logic;
SIGNAL \unit0|WideOr2~0_combout\ : std_logic;
SIGNAL \unit0|WideOr1~0_combout\ : std_logic;
SIGNAL \unit0|WideOr0~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[5]~30\ : std_logic;
SIGNAL \M1_unit|RGB_address[6]~31_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[6]~32\ : std_logic;
SIGNAL \M1_unit|RGB_address[7]~33_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[7]~34\ : std_logic;
SIGNAL \M1_unit|RGB_address[8]~35_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[8]~36\ : std_logic;
SIGNAL \M1_unit|RGB_address[9]~37_combout\ : std_logic;
SIGNAL \M1_unit|Add5~1\ : std_logic;
SIGNAL \M1_unit|Add5~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector32~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~0_combout\ : std_logic;
SIGNAL \M1_unit|Add31~11\ : std_logic;
SIGNAL \M1_unit|Add31~13\ : std_logic;
SIGNAL \M1_unit|Add31~15\ : std_logic;
SIGNAL \M1_unit|Add31~17\ : std_logic;
SIGNAL \M1_unit|Add31~19\ : std_logic;
SIGNAL \M1_unit|Add31~20_combout\ : std_logic;
SIGNAL \M1_unit|Selector32~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector32~2_combout\ : std_logic;
SIGNAL \SRAM_address[10]~34_combout\ : std_logic;
SIGNAL \SRAM_address[10]~48_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~7\ : std_logic;
SIGNAL \VGA_unit|Add0~8_combout\ : std_logic;
SIGNAL \VGA_unit|Selector11~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~11\ : std_logic;
SIGNAL \VGA_unit|Add1~13\ : std_logic;
SIGNAL \VGA_unit|Add1~15\ : std_logic;
SIGNAL \VGA_unit|Add1~17\ : std_logic;
SIGNAL \VGA_unit|Add1~18_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~9\ : std_logic;
SIGNAL \VGA_unit|Add0~11\ : std_logic;
SIGNAL \VGA_unit|Add0~12_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~16_combout\ : std_logic;
SIGNAL \VGA_unit|Selector9~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~13\ : std_logic;
SIGNAL \VGA_unit|Add0~14_combout\ : std_logic;
SIGNAL \VGA_unit|Selector8~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~19\ : std_logic;
SIGNAL \VGA_unit|Add1~21\ : std_logic;
SIGNAL \VGA_unit|Add1~22_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~20_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~15\ : std_logic;
SIGNAL \VGA_unit|Add0~16_combout\ : std_logic;
SIGNAL \VGA_unit|Selector7~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~17\ : std_logic;
SIGNAL \VGA_unit|Add0~18_combout\ : std_logic;
SIGNAL \VGA_unit|Selector6~0_combout\ : std_logic;
SIGNAL \M1_unit|Add0~1\ : std_logic;
SIGNAL \M1_unit|Add0~4\ : std_logic;
SIGNAL \M1_unit|Add0~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector31~1_combout\ : std_logic;
SIGNAL \M1_unit|Add5~3\ : std_logic;
SIGNAL \M1_unit|Add5~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector31~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector31~2_combout\ : std_logic;
SIGNAL \SRAM_address[11]~35_combout\ : std_logic;
SIGNAL \UART_unit|Add1~29_combout\ : std_logic;
SIGNAL \UART_unit|Add1~31_combout\ : std_logic;
SIGNAL \SRAM_address[11]~49_combout\ : std_logic;
SIGNAL \SRAM_address[9]~47_combout\ : std_logic;
SIGNAL \SRAM_address[8]~46_combout\ : std_logic;
SIGNAL \unit1|WideOr6~0_combout\ : std_logic;
SIGNAL \unit1|WideOr5~0_combout\ : std_logic;
SIGNAL \unit1|WideOr4~0_combout\ : std_logic;
SIGNAL \unit1|WideOr3~0_combout\ : std_logic;
SIGNAL \unit1|WideOr2~0_combout\ : std_logic;
SIGNAL \unit1|WideOr1~0_combout\ : std_logic;
SIGNAL \unit1|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~23\ : std_logic;
SIGNAL \VGA_unit|Add1~24_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~19\ : std_logic;
SIGNAL \VGA_unit|Add0~20_combout\ : std_logic;
SIGNAL \VGA_unit|Selector5~0_combout\ : std_logic;
SIGNAL \M1_unit|Add31~21\ : std_logic;
SIGNAL \M1_unit|Add31~23\ : std_logic;
SIGNAL \M1_unit|Add31~24_combout\ : std_logic;
SIGNAL \M1_unit|Add0~7\ : std_logic;
SIGNAL \M1_unit|Add0~8_combout\ : std_logic;
SIGNAL \M1_unit|Add0~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector30~1_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[0]~19\ : std_logic;
SIGNAL \M1_unit|Y_address[1]~21\ : std_logic;
SIGNAL \M1_unit|Y_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[2]~23\ : std_logic;
SIGNAL \M1_unit|Y_address[3]~25\ : std_logic;
SIGNAL \M1_unit|Y_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[4]~27\ : std_logic;
SIGNAL \M1_unit|Y_address[5]~29\ : std_logic;
SIGNAL \M1_unit|Y_address[6]~30_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[6]~31\ : std_logic;
SIGNAL \M1_unit|Y_address[7]~32_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[7]~33\ : std_logic;
SIGNAL \M1_unit|Y_address[8]~34_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[8]~35\ : std_logic;
SIGNAL \M1_unit|Y_address[9]~36_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[9]~37\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~38_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~39\ : std_logic;
SIGNAL \M1_unit|Y_address[11]~40_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[11]~41\ : std_logic;
SIGNAL \M1_unit|Y_address[12]~42_combout\ : std_logic;
SIGNAL \M1_unit|Selector30~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector30~2_combout\ : std_logic;
SIGNAL \SRAM_address[12]~36_combout\ : std_logic;
SIGNAL \UART_unit|Add1~32_combout\ : std_logic;
SIGNAL \UART_unit|Add1~34_combout\ : std_logic;
SIGNAL \SRAM_address[12]~50_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~25\ : std_logic;
SIGNAL \VGA_unit|Add1~27\ : std_logic;
SIGNAL \VGA_unit|Add1~28_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~21\ : std_logic;
SIGNAL \VGA_unit|Add0~23\ : std_logic;
SIGNAL \VGA_unit|Add0~24_combout\ : std_logic;
SIGNAL \VGA_unit|Selector3~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~25\ : std_logic;
SIGNAL \VGA_unit|Add0~26_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~29\ : std_logic;
SIGNAL \VGA_unit|Add1~30_combout\ : std_logic;
SIGNAL \VGA_unit|Selector2~0_combout\ : std_logic;
SIGNAL \M1_unit|V_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|state_m1.S_LEADIN_1~7_combout\ : std_logic;
SIGNAL \M1_unit|WideOr29~2_combout\ : std_logic;
SIGNAL \M1_unit|V_address[0]~19\ : std_logic;
SIGNAL \M1_unit|V_address[1]~21\ : std_logic;
SIGNAL \M1_unit|V_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|V_address[2]~23\ : std_logic;
SIGNAL \M1_unit|V_address[3]~25\ : std_logic;
SIGNAL \M1_unit|V_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|V_address[4]~27\ : std_logic;
SIGNAL \M1_unit|V_address[5]~29\ : std_logic;
SIGNAL \M1_unit|V_address[6]~30_combout\ : std_logic;
SIGNAL \M1_unit|V_address[6]~31\ : std_logic;
SIGNAL \M1_unit|V_address[7]~32_combout\ : std_logic;
SIGNAL \M1_unit|V_address[7]~33\ : std_logic;
SIGNAL \M1_unit|V_address[8]~34_combout\ : std_logic;
SIGNAL \M1_unit|V_address[8]~35\ : std_logic;
SIGNAL \M1_unit|V_address[9]~36_combout\ : std_logic;
SIGNAL \M1_unit|V_address[9]~37\ : std_logic;
SIGNAL \M1_unit|V_address[10]~38_combout\ : std_logic;
SIGNAL \M1_unit|V_address[10]~39\ : std_logic;
SIGNAL \M1_unit|V_address[11]~40_combout\ : std_logic;
SIGNAL \M1_unit|Add2~1\ : std_logic;
SIGNAL \M1_unit|Add2~3\ : std_logic;
SIGNAL \M1_unit|Add2~5\ : std_logic;
SIGNAL \M1_unit|Add2~7\ : std_logic;
SIGNAL \M1_unit|Add2~9\ : std_logic;
SIGNAL \M1_unit|Add2~11\ : std_logic;
SIGNAL \M1_unit|Add2~13\ : std_logic;
SIGNAL \M1_unit|Add2~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector27~1_combout\ : std_logic;
SIGNAL \M1_unit|Add31~25\ : std_logic;
SIGNAL \M1_unit|Add31~27\ : std_logic;
SIGNAL \M1_unit|Add31~29\ : std_logic;
SIGNAL \M1_unit|Add31~30_combout\ : std_logic;
SIGNAL \M1_unit|Selector27~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[9]~38\ : std_logic;
SIGNAL \M1_unit|RGB_address[10]~39_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[10]~40\ : std_logic;
SIGNAL \M1_unit|RGB_address[11]~41_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[11]~42\ : std_logic;
SIGNAL \M1_unit|RGB_address[12]~44\ : std_logic;
SIGNAL \M1_unit|RGB_address[13]~45_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[13]~46\ : std_logic;
SIGNAL \M1_unit|RGB_address[14]~48\ : std_logic;
SIGNAL \M1_unit|RGB_address[15]~49_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[14]~47_combout\ : std_logic;
SIGNAL \M1_unit|Add5~5\ : std_logic;
SIGNAL \M1_unit|Add5~7\ : std_logic;
SIGNAL \M1_unit|Add5~9\ : std_logic;
SIGNAL \M1_unit|Add5~11\ : std_logic;
SIGNAL \M1_unit|Add5~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector27~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector27~3_combout\ : std_logic;
SIGNAL \SRAM_address[15]~39_combout\ : std_logic;
SIGNAL \SRAM_address[15]~53_combout\ : std_logic;
SIGNAL \M1_unit|Add2~12_combout\ : std_logic;
SIGNAL \M1_unit|Add0~9\ : std_logic;
SIGNAL \M1_unit|Add0~12\ : std_logic;
SIGNAL \M1_unit|Add0~14_combout\ : std_logic;
SIGNAL \M1_unit|Add0~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector28~1_combout\ : std_logic;
SIGNAL \M1_unit|Add5~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector28~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector28~2_combout\ : std_logic;
SIGNAL \SRAM_address[14]~38_combout\ : std_logic;
SIGNAL \SRAM_address[14]~52_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~22_combout\ : std_logic;
SIGNAL \VGA_unit|Selector4~0_combout\ : std_logic;
SIGNAL \M1_unit|Add31~26_combout\ : std_logic;
SIGNAL \M1_unit|Add0~11_combout\ : std_logic;
SIGNAL \M1_unit|Add0~13_combout\ : std_logic;
SIGNAL \M1_unit|Selector29~1_combout\ : std_logic;
SIGNAL \M1_unit|Add2~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector29~2_combout\ : std_logic;
SIGNAL \SRAM_address[13]~37_combout\ : std_logic;
SIGNAL \SRAM_address[13]~51_combout\ : std_logic;
SIGNAL \unit2|WideOr6~0_combout\ : std_logic;
SIGNAL \unit2|WideOr5~0_combout\ : std_logic;
SIGNAL \unit2|WideOr4~0_combout\ : std_logic;
SIGNAL \unit2|WideOr3~0_combout\ : std_logic;
SIGNAL \unit2|WideOr2~0_combout\ : std_logic;
SIGNAL \unit2|WideOr1~0_combout\ : std_logic;
SIGNAL \unit2|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~31\ : std_logic;
SIGNAL \VGA_unit|Add1~32_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~27\ : std_logic;
SIGNAL \VGA_unit|Add0~28_combout\ : std_logic;
SIGNAL \VGA_unit|Selector1~0_combout\ : std_logic;
SIGNAL \SRAM_address[16]~40_combout\ : std_logic;
SIGNAL \SRAM_address[16]~54_combout\ : std_logic;
SIGNAL \UART_unit|Add1~45\ : std_logic;
SIGNAL \UART_unit|Add1~47_combout\ : std_logic;
SIGNAL \UART_unit|Add1~49_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~33\ : std_logic;
SIGNAL \VGA_unit|Add1~34_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~29\ : std_logic;
SIGNAL \VGA_unit|Add0~30_combout\ : std_logic;
SIGNAL \VGA_unit|Selector0~0_combout\ : std_logic;
SIGNAL \SRAM_address[17]~41_combout\ : std_logic;
SIGNAL \SRAM_address[17]~55_combout\ : std_logic;
SIGNAL \unit3|Decoder0~0_combout\ : std_logic;
SIGNAL \unit3|Decoder0~1_combout\ : std_logic;
SIGNAL \unit3|Decoder0~2_combout\ : std_logic;
SIGNAL \unit4|WideOr6~0_combout\ : std_logic;
SIGNAL \unit4|WideOr5~0_combout\ : std_logic;
SIGNAL \unit4|WideOr4~0_combout\ : std_logic;
SIGNAL \unit4|WideOr3~0_combout\ : std_logic;
SIGNAL \unit4|WideOr2~0_combout\ : std_logic;
SIGNAL \unit4|WideOr1~0_combout\ : std_logic;
SIGNAL \unit4|WideOr0~0_combout\ : std_logic;
SIGNAL \unit5|WideOr6~0_combout\ : std_logic;
SIGNAL \unit5|WideOr5~0_combout\ : std_logic;
SIGNAL \unit5|WideOr4~0_combout\ : std_logic;
SIGNAL \unit5|WideOr3~0_combout\ : std_logic;
SIGNAL \unit5|WideOr2~0_combout\ : std_logic;
SIGNAL \unit5|WideOr1~0_combout\ : std_logic;
SIGNAL \unit5|WideOr0~0_combout\ : std_logic;
SIGNAL \unit6|WideOr6~0_combout\ : std_logic;
SIGNAL \unit6|WideOr5~0_combout\ : std_logic;
SIGNAL \unit6|WideOr4~0_combout\ : std_logic;
SIGNAL \unit6|WideOr3~0_combout\ : std_logic;
SIGNAL \unit6|WideOr2~0_combout\ : std_logic;
SIGNAL \unit6|WideOr1~0_combout\ : std_logic;
SIGNAL \unit6|WideOr0~0_combout\ : std_logic;
SIGNAL \unit7|WideOr6~0_combout\ : std_logic;
SIGNAL \unit7|WideOr5~0_combout\ : std_logic;
SIGNAL \unit7|WideOr4~0_combout\ : std_logic;
SIGNAL \unit7|WideOr3~0_combout\ : std_logic;
SIGNAL \unit7|WideOr2~0_combout\ : std_logic;
SIGNAL \unit7|WideOr1~0_combout\ : std_logic;
SIGNAL \unit7|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_BLANK~combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~1_combout\ : std_logic;
SIGNAL \VGA_unit|always0~4_combout\ : std_logic;
SIGNAL \VGA_unit|always0~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[3]~16_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_unit|always0~8_combout\ : std_logic;
SIGNAL \VGA_unit|always0~7_combout\ : std_logic;
SIGNAL \VGA_unit|always0~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~10_combout\ : std_logic;
SIGNAL \VGA_unit|always0~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][0]~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue[3]~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][9]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][8]~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~13_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~15_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~17_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][8]~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][2]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][5]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~13_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][7]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~15_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][8]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][10]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][11]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~13_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~17_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~19_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~21_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~7_combout\ : std_logic;
SIGNAL \M1_unit|Selector42~0_combout\ : std_logic;
SIGNAL \M1_unit|Add31~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector42~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector42~2_combout\ : std_logic;
SIGNAL \state.S_MILESTONE_1~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[0]~0_combout\ : std_logic;
SIGNAL \always1~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[1]~1_combout\ : std_logic;
SIGNAL \M1_unit|Add31~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector40~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector40~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector40~2_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[2]~2_combout\ : std_logic;
SIGNAL \UART_unit|Add1~4_combout\ : std_logic;
SIGNAL \UART_unit|Add1~53_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector39~0_combout\ : std_logic;
SIGNAL \M1_unit|V_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector39~2_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[3]~3_combout\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \SRAM_unit|SRAM_LB_N_O~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_LB_N_O~regout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_CE_N_O~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_CE_N_O~regout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|w314w\ : std_logic_vector(50 DOWNTO 0);
SIGNAL \M1_unit|Mult3|auto_generated|w308w\ : std_logic_vector(49 DOWNTO 0);
SIGNAL UART_timer : std_logic_vector(25 DOWNTO 0);
SIGNAL \M1_unit|Y_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|YBufferEven\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|VOddBuf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|U_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|UPrimeOdd\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|UEvenBuf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|SRAM_ADDRESS_m1\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RBufferOdd\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|GBufferEven\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|BBufferEven\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PB_unit|push_button_status\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PB_unit|clock_1kHz_div_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \VGA_unit|VGA_red\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_blue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|H_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UART_unit|SRAM_write_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|data_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|clock_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SWITCH_I~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \PUSH_BUTTON_I~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|w493w\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \M1_unit|Yx76284\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|YBufferOdd\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|V_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|VPrimeOdd\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|VEvenBuf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|UOddBuf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|SRAM_write_data_m1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M1_unit|RGB_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RBufferEven\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|GBufferOdd\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|BBufferOdd\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PB_unit|push_button_status_buf\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_unit|VGA_green\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_G\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|V_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UART_unit|new_line_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \UART_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|data_buffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|RX_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_write_data_buf\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_ADDRESS_O\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SRAM_address[17]~55_combout\ : std_logic;
SIGNAL \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\ : std_logic;
SIGNAL \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\ : std_logic;
SIGNAL \SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\ : std_logic;
SIGNAL \unit7|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit6|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_resetn~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50_I <= CLOCK_50_I;
resetn <= ww_resetn;
ww_PUSH_BUTTON_I <= PUSH_BUTTON_I;
ww_SWITCH_I <= SWITCH_I;
SEVEN_SEGMENT_N_O <= ww_SEVEN_SEGMENT_N_O;
VGA_CLOCK_O <= ww_VGA_CLOCK_O;
VGA_HSYNC_O <= ww_VGA_HSYNC_O;
VGA_VSYNC_O <= ww_VGA_VSYNC_O;
VGA_BLANK_O <= ww_VGA_BLANK_O;
VGA_SYNC_O <= ww_VGA_SYNC_O;
VGA_RED_O <= ww_VGA_RED_O;
VGA_GREEN_O <= ww_VGA_GREEN_O;
VGA_BLUE_O <= ww_VGA_BLUE_O;
SRAM_ADDRESS_O <= ww_SRAM_ADDRESS_O;
SRAM_UB_N_O <= ww_SRAM_UB_N_O;
SRAM_LB_N_O <= ww_SRAM_LB_N_O;
SRAM_WE_N_O <= ww_SRAM_WE_N_O;
SRAM_CE_N_O <= ww_SRAM_CE_N_O;
SRAM_OE_N_O <= ww_SRAM_OE_N_O;
ww_UART_RX_I <= UART_RX_I;
UART_TX_O <= ww_UART_TX_O;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50_I~combout\);

\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(0);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(1);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(2);

\M1_unit|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT31\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~dataout\ & \M1_unit|Mult1|auto_generated|mac_mult3~3\ & \M1_unit|Mult1|auto_generated|mac_mult3~2\ & \M1_unit|Mult1|auto_generated|mac_mult3~1\ & \M1_unit|Mult1|auto_generated|mac_mult3~0\);

\M1_unit|Mult1|auto_generated|mac_out4~0\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|mac_out4~1\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|mac_out4~2\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|mac_out4~3\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|mac_out4~dataout\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT31\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT35\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~dataout\);

\M1_unit|Mult1|auto_generated|w314w\(0) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|w314w\(1) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|w314w\(2) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|w314w\(3) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|w314w\(4) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|w314w\(5) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|w314w\(6) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|w314w\(7) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|w314w\(8) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|w314w\(9) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|w314w\(10) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|w314w\(11) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|w314w\(12) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|w314w\(13) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|w314w\(14) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|w314w\(15) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|w314w\(16) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|w314w\(17) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \M1_unit|Mult0|auto_generated|mac_mult1~dataout\ & \M1_unit|Mult0|auto_generated|mac_mult1~8\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~7\ & \M1_unit|Mult0|auto_generated|mac_mult1~6\ & \M1_unit|Mult0|auto_generated|mac_mult1~5\ & \M1_unit|Mult0|auto_generated|mac_mult1~4\ & \M1_unit|Mult0|auto_generated|mac_mult1~3\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~2\ & \M1_unit|Mult0|auto_generated|mac_mult1~1\ & \M1_unit|Mult0|auto_generated|mac_mult1~0\);

\M1_unit|Mult0|auto_generated|mac_out2~0\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|Mult0|auto_generated|mac_out2~1\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|Mult0|auto_generated|mac_out2~2\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|Mult0|auto_generated|mac_out2~3\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|Mult0|auto_generated|mac_out2~4\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|Mult0|auto_generated|mac_out2~5\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|Mult0|auto_generated|mac_out2~6\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|Mult0|auto_generated|mac_out2~7\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|Mult0|auto_generated|mac_out2~8\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|Mult0|auto_generated|mac_out2~dataout\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|Mult3|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT29\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT28\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT25\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT24\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT21\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT20\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT17\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT16\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT13\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT12\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT9\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT8\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT5\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT4\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT1\ & \M1_unit|Mult3|auto_generated|mac_mult3~dataout\ & \M1_unit|Mult3|auto_generated|mac_mult3~4\ & 
\M1_unit|Mult3|auto_generated|mac_mult3~3\ & \M1_unit|Mult3|auto_generated|mac_mult3~2\ & \M1_unit|Mult3|auto_generated|mac_mult3~1\ & \M1_unit|Mult3|auto_generated|mac_mult3~0\);

\M1_unit|Mult3|auto_generated|mac_out4~0\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|Mult3|auto_generated|mac_out4~1\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|Mult3|auto_generated|mac_out4~2\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|Mult3|auto_generated|mac_out4~3\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|Mult3|auto_generated|mac_out4~4\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|Mult3|auto_generated|mac_out4~dataout\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT33\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT32\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT29\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT28\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT25\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT24\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT21\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT20\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT17\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT16\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT13\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT12\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT9\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT8\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT5\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT4\ & 
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT1\ & \M1_unit|Mult3|auto_generated|mac_mult1~dataout\ & \M1_unit|Mult3|auto_generated|mac_mult1~0\);

\M1_unit|Mult3|auto_generated|mac_out2~0\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|Mult3|auto_generated|w308w\(0) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|Mult3|auto_generated|w308w\(1) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|Mult3|auto_generated|w308w\(2) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|Mult3|auto_generated|w308w\(3) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|Mult3|auto_generated|w308w\(4) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|Mult3|auto_generated|w308w\(5) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|Mult3|auto_generated|w308w\(6) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|Mult3|auto_generated|w308w\(7) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|Mult3|auto_generated|w308w\(8) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|Mult3|auto_generated|w308w\(9) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|Mult3|auto_generated|w308w\(10) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|Mult3|auto_generated|w308w\(11) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|Mult3|auto_generated|w308w\(12) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|Mult3|auto_generated|w308w\(13) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|Mult3|auto_generated|w308w\(14) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|Mult3|auto_generated|w308w\(15) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|Mult3|auto_generated|w308w\(16) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|Mult3|auto_generated|w308w\(17) <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT31\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT29\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~dataout\ & \M1_unit|Mult2|auto_generated|mac_mult3~3\ & \M1_unit|Mult2|auto_generated|mac_mult3~2\ & \M1_unit|Mult2|auto_generated|mac_mult3~1\ & \M1_unit|Mult2|auto_generated|mac_mult3~0\);

\M1_unit|Mult2|auto_generated|mac_out4~0\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_out4~1\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_out4~2\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_out4~3\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_out4~dataout\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_out6_DATAA_bus\ <= (\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT18\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT17\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT16\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT15\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT14\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT13\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT12\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT11\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT10\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT9\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT8\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT7\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT6\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT5\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT4\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT3\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT2\ & \M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT1\ & \M1_unit|Mult2|auto_generated|mac_mult5~dataout\ & \M1_unit|Mult2|auto_generated|mac_mult5~16\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~15\ & \M1_unit|Mult2|auto_generated|mac_mult5~14\ & \M1_unit|Mult2|auto_generated|mac_mult5~13\ & \M1_unit|Mult2|auto_generated|mac_mult5~12\ & \M1_unit|Mult2|auto_generated|mac_mult5~11\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~10\ & \M1_unit|Mult2|auto_generated|mac_mult5~9\ & \M1_unit|Mult2|auto_generated|mac_mult5~8\ & \M1_unit|Mult2|auto_generated|mac_mult5~7\ & \M1_unit|Mult2|auto_generated|mac_mult5~6\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~5\ & \M1_unit|Mult2|auto_generated|mac_mult5~4\ & \M1_unit|Mult2|auto_generated|mac_mult5~3\ & \M1_unit|Mult2|auto_generated|mac_mult5~2\ & \M1_unit|Mult2|auto_generated|mac_mult5~1\ & 
\M1_unit|Mult2|auto_generated|mac_mult5~0\);

\M1_unit|Mult2|auto_generated|mac_out6~0\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_out6~1\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_out6~2\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_out6~3\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_out6~4\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_out6~5\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_out6~6\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_out6~7\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_out6~8\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_out6~9\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_out6~10\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_out6~11\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_out6~12\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_out6~13\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_out6~14\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_out6~15\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_out6~16\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_out6~dataout\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT35\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT33\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~dataout\);

\M1_unit|Mult2|auto_generated|w493w\(0) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|w493w\(1) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|w493w\(2) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|w493w\(3) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|w493w\(4) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|w493w\(5) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|w493w\(6) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|w493w\(7) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|w493w\(8) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|w493w\(9) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|w493w\(10) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|w493w\(11) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|w493w\(12) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|w493w\(13) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|w493w\(14) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|w493w\(15) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|w493w\(16) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|w493w\(17) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT35\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & \M1_unit|Multi_Op[0][11]~regout\ & \M1_unit|Multi_Op[0][13]~regout\ & \M1_unit|Multi_Op[0][10]~regout\ & gnd & \M1_unit|Multi_Op[0][13]~regout\ & \M1_unit|Multi_Op[0][11]~regout\ & gnd & gnd & 
gnd & \M1_unit|Multi_Op[0][7]~regout\ & gnd & \M1_unit|Multi_Op[2][5]~regout\ & \M1_unit|Multi_Op[0][2]~regout\ & \M1_unit|Multi_Op[0][1]~regout\ & \M1_unit|Multi_Op[2][2]~regout\ & \M1_unit|Multi_Op[0][7]~regout\ & \M1_unit|Multi_Op[2][0]~regout\);

\M1_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|Selector312~0_combout\ & \M1_unit|Selector313~0_combout\ & \M1_unit|Selector314~0_combout\ & \M1_unit|Selector315~0_combout\ & \M1_unit|Selector316~0_combout\ & 
\M1_unit|Selector317~0_combout\ & \M1_unit|Selector318~0_combout\ & \M1_unit|Selector319~0_combout\ & \M1_unit|Selector320~0_combout\ & \M1_unit|Selector321~0_combout\ & \M1_unit|Selector322~0_combout\ & \M1_unit|Selector323~0_combout\ & 
\M1_unit|Selector324~0_combout\ & \M1_unit|Selector325~0_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|Mult1|auto_generated|mac_mult3~0\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|mac_mult3~1\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|mac_mult3~2\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|mac_mult3~3\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|mac_mult3~dataout\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT31\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M1_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \M1_unit|Multi_Op[0][11]~regout\ & \M1_unit|Multi_Op[0][13]~regout\ & \M1_unit|Multi_Op[0][10]~regout\ & gnd & \M1_unit|Multi_Op[0][13]~regout\ & \M1_unit|Multi_Op[0][11]~regout\ & gnd & gnd & 
gnd & \M1_unit|Multi_Op[0][7]~regout\ & gnd & \M1_unit|Multi_Op[2][5]~regout\ & \M1_unit|Multi_Op[0][2]~regout\ & \M1_unit|Multi_Op[0][1]~regout\ & \M1_unit|Multi_Op[2][2]~regout\ & \M1_unit|Multi_Op[0][7]~regout\ & \M1_unit|Multi_Op[2][0]~regout\);

\M1_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|Selector326~0_combout\ & \M1_unit|Selector327~0_combout\ & \M1_unit|Selector328~0_combout\ & \M1_unit|Selector329~0_combout\ & \M1_unit|Selector330~0_combout\ & 
\M1_unit|Selector331~0_combout\ & \M1_unit|Selector332~0_combout\ & \M1_unit|Selector333~0_combout\ & \M1_unit|Selector334~0_combout\ & \M1_unit|Selector335~0_combout\ & \M1_unit|Selector336~3_combout\ & \M1_unit|Selector337~2_combout\ & 
\M1_unit|Selector338~2_combout\ & \M1_unit|Selector339~2_combout\ & \M1_unit|Selector340~2_combout\ & \M1_unit|Selector341~2_combout\ & \M1_unit|Selector342~2_combout\ & \M1_unit|Selector343~2_combout\);

\M1_unit|Mult1|auto_generated|mac_mult1~dataout\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT35\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \M1_unit|Multi_Op[0][11]~regout\ & gnd & \M1_unit|Multi_Op[0][10]~regout\ & \M1_unit|Multi_Op[0][13]~regout\ & gnd & \M1_unit|Multi_Op[0][11]~regout\ & \M1_unit|Multi_Op[0][10]~regout\ & gnd & 
\M1_unit|Multi_Op[0][11]~regout\ & \M1_unit|Multi_Op[0][7]~regout\ & \M1_unit|Multi_Op[0][11]~regout\ & \M1_unit|Multi_Op[0][5]~regout\ & \M1_unit|Multi_Op[4][4]~regout\ & \M1_unit|Multi_Op[0][3]~regout\ & \M1_unit|Multi_Op[0][2]~regout\ & 
\M1_unit|Multi_Op[0][1]~regout\ & \M1_unit|Multi_Op[0][0]~regout\);

\M1_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|Selector377~2_combout\ & \M1_unit|Selector380~3_combout\ & \M1_unit|Selector381~4_combout\ & \M1_unit|Selector382~4_combout\ & \M1_unit|Selector383~3_combout\ & 
\M1_unit|Selector384~3_combout\ & \M1_unit|Selector385~3_combout\ & \M1_unit|Selector386~3_combout\ & \M1_unit|Selector387~3_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\M1_unit|Mult0|auto_generated|mac_mult1~0\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|Mult0|auto_generated|mac_mult1~1\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|Mult0|auto_generated|mac_mult1~2\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|Mult0|auto_generated|mac_mult1~3\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|Mult0|auto_generated|mac_mult1~4\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|Mult0|auto_generated|mac_mult1~5\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|Mult0|auto_generated|mac_mult1~6\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|Mult0|auto_generated|mac_mult1~7\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|Mult0|auto_generated|mac_mult1~8\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|Mult0|auto_generated|mac_mult1~dataout\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|Mult3|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & \M1_unit|Selector262~2_combout\ & \M1_unit|Selector262~2_combout\ & gnd & \M1_unit|Selector262~2_combout\ & gnd & gnd & gnd & gnd & \M1_unit|Selector268~0_combout\ & gnd & 
\M1_unit|Selector264~0_combout\ & \M1_unit|Selector267~0_combout\ & \M1_unit|Selector268~0_combout\ & \M1_unit|Selector267~0_combout\ & \M1_unit|Selector268~0_combout\ & \M1_unit|Selector269~0_combout\ & gnd);

\M1_unit|Mult3|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|Selector228~0_combout\ & \M1_unit|Selector229~0_combout\ & \M1_unit|Selector230~0_combout\ & \M1_unit|Selector231~0_combout\ & \M1_unit|Selector232~0_combout\ & 
\M1_unit|Selector233~0_combout\ & \M1_unit|Selector234~0_combout\ & \M1_unit|Selector235~0_combout\ & \M1_unit|Selector236~0_combout\ & \M1_unit|Selector237~0_combout\ & \M1_unit|Selector238~0_combout\ & \M1_unit|Selector239~0_combout\ & 
\M1_unit|Selector240~0_combout\ & \M1_unit|Selector241~0_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|Mult3|auto_generated|mac_mult3~0\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|Mult3|auto_generated|mac_mult3~1\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|Mult3|auto_generated|mac_mult3~2\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|Mult3|auto_generated|mac_mult3~3\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|Mult3|auto_generated|mac_mult3~4\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|Mult3|auto_generated|mac_mult3~dataout\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|Mult3|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M1_unit|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|Multi_Op[7][17]~regout\ & \M1_unit|Multi_Op[7][16]~regout\ & \M1_unit|Multi_Op[7][15]~regout\ & \M1_unit|Multi_Op[7][14]~regout\ & \M1_unit|Multi_Op[7][13]~regout\ & 
\M1_unit|Multi_Op[7][12]~regout\ & \M1_unit|Multi_Op[7][11]~regout\ & \M1_unit|Multi_Op[7][10]~regout\ & \M1_unit|Multi_Op[7][9]~regout\ & \M1_unit|Multi_Op[7][8]~regout\ & \M1_unit|Multi_Op[7][7]~regout\ & \M1_unit|Multi_Op[7][6]~regout\ & 
\M1_unit|Multi_Op[7][5]~regout\ & \M1_unit|Multi_Op[7][4]~regout\ & \M1_unit|Multi_Op[7][3]~regout\ & \M1_unit|Multi_Op[7][2]~regout\ & \M1_unit|Multi_Op[7][1]~regout\ & \M1_unit|Multi_Op[7][0]~regout\);

\M1_unit|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \M1_unit|Selector262~2_combout\ & \M1_unit|Selector262~2_combout\ & gnd & \M1_unit|Selector262~2_combout\ & gnd & gnd & gnd & gnd & \M1_unit|Selector268~0_combout\ & gnd & 
\M1_unit|Selector264~0_combout\ & \M1_unit|Selector267~0_combout\ & \M1_unit|Selector268~0_combout\ & \M1_unit|Selector267~0_combout\ & \M1_unit|Selector268~0_combout\ & \M1_unit|Selector269~0_combout\ & gnd);

\M1_unit|Mult3|auto_generated|mac_mult1~0\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|Mult3|auto_generated|mac_mult1~dataout\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|Mult3|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (\M1_unit|Multi_Op[0][11]~regout\ & gnd & gnd & \M1_unit|Multi_Op[0][10]~regout\ & \M1_unit|Multi_Op[0][10]~regout\ & gnd & gnd & \M1_unit|Multi_Op[0][13]~regout\ & gnd & gnd & 
\M1_unit|Multi_Op[0][7]~regout\ & gnd & \M1_unit|Multi_Op[4][5]~regout\ & \M1_unit|Multi_Op[4][4]~regout\ & \M1_unit|Multi_Op[0][3]~regout\ & \M1_unit|Multi_Op[2][2]~regout\ & \M1_unit|Multi_Op[0][7]~regout\ & \M1_unit|Multi_Op[4][0]~regout\);

\M1_unit|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|Selector270~3_combout\ & \M1_unit|Selector271~3_combout\ & \M1_unit|Selector272~3_combout\ & \M1_unit|Selector273~3_combout\ & \M1_unit|Selector274~3_combout\ & 
\M1_unit|Selector275~3_combout\ & \M1_unit|Selector276~3_combout\ & \M1_unit|Selector277~4_combout\ & \M1_unit|Selector278~1_combout\ & \M1_unit|Selector279~1_combout\ & \M1_unit|Selector280~1_combout\ & \M1_unit|Selector281~1_combout\ & 
\M1_unit|Selector282~1_combout\ & \M1_unit|Selector283~1_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|Mult2|auto_generated|mac_mult3~0\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_mult3~1\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_mult3~2\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_mult3~3\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_mult3~dataout\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_mult5_DATAA_bus\ <= (\M1_unit|Selector284~1_combout\ & \M1_unit|Selector285~1_combout\ & \M1_unit|Selector286~1_combout\ & \M1_unit|Selector287~1_combout\ & \M1_unit|Selector288~1_combout\ & 
\M1_unit|Selector289~1_combout\ & \M1_unit|Selector290~1_combout\ & \M1_unit|Selector291~1_combout\ & \M1_unit|Selector292~1_combout\ & \M1_unit|Selector293~1_combout\ & \M1_unit|Selector294~3_combout\ & \M1_unit|Selector295~2_combout\ & 
\M1_unit|Selector296~2_combout\ & \M1_unit|Selector297~2_combout\ & \M1_unit|Selector298~2_combout\ & \M1_unit|Selector299~2_combout\ & \M1_unit|Selector300~2_combout\ & \M1_unit|Selector301~2_combout\);

\M1_unit|Mult2|auto_generated|mac_mult5_DATAB_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\M1_unit|Mult2|auto_generated|mac_mult5~0\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_mult5~1\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_mult5~2\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_mult5~3\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_mult5~4\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_mult5~5\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_mult5~6\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_mult5~7\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_mult5~8\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_mult5~9\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_mult5~10\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_mult5~11\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_mult5~12\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_mult5~13\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_mult5~14\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_mult5~15\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_mult5~16\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_mult5~dataout\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_mult5~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|Multi_Op[0][11]~regout\ & gnd & gnd & \M1_unit|Multi_Op[0][10]~regout\ & \M1_unit|Multi_Op[0][10]~regout\ & gnd & gnd & \M1_unit|Multi_Op[0][13]~regout\ & gnd & gnd & 
\M1_unit|Multi_Op[0][7]~regout\ & gnd & \M1_unit|Multi_Op[4][5]~regout\ & \M1_unit|Multi_Op[4][4]~regout\ & \M1_unit|Multi_Op[0][3]~regout\ & \M1_unit|Multi_Op[2][2]~regout\ & \M1_unit|Multi_Op[0][7]~regout\ & \M1_unit|Multi_Op[4][0]~regout\);

\M1_unit|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|Selector284~1_combout\ & \M1_unit|Selector285~1_combout\ & \M1_unit|Selector286~1_combout\ & \M1_unit|Selector287~1_combout\ & \M1_unit|Selector288~1_combout\ & 
\M1_unit|Selector289~1_combout\ & \M1_unit|Selector290~1_combout\ & \M1_unit|Selector291~1_combout\ & \M1_unit|Selector292~1_combout\ & \M1_unit|Selector293~1_combout\ & \M1_unit|Selector294~3_combout\ & \M1_unit|Selector295~2_combout\ & 
\M1_unit|Selector296~2_combout\ & \M1_unit|Selector297~2_combout\ & \M1_unit|Selector298~2_combout\ & \M1_unit|Selector299~2_combout\ & \M1_unit|Selector300~2_combout\ & \M1_unit|Selector301~2_combout\);

\M1_unit|Mult2|auto_generated|mac_mult1~dataout\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT35\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\);

\resetn~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \resetn~0_combout\);

\CLOCK_50_I~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50_I~combout\);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\ <= NOT \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\;
\ALT_INV_SRAM_address[17]~55_combout\ <= NOT \SRAM_address[17]~55_combout\;
\M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\ <= NOT \M1_unit|SRAM_write_data_m1~16_combout\;
\SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\ <= NOT \SRAM_unit|SRAM_CE_N_O~regout\;
\SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\ <= NOT \SRAM_unit|SRAM_WE_N_O~regout\;
\unit7|ALT_INV_WideOr0~0_combout\ <= NOT \unit7|WideOr0~0_combout\;
\unit6|ALT_INV_WideOr0~0_combout\ <= NOT \unit6|WideOr0~0_combout\;
\unit5|ALT_INV_WideOr0~0_combout\ <= NOT \unit5|WideOr0~0_combout\;
\unit4|ALT_INV_WideOr0~0_combout\ <= NOT \unit4|WideOr0~0_combout\;
\unit2|ALT_INV_WideOr0~0_combout\ <= NOT \unit2|WideOr0~0_combout\;
\unit1|ALT_INV_WideOr0~0_combout\ <= NOT \unit1|WideOr0~0_combout\;
\unit0|ALT_INV_WideOr0~0_combout\ <= NOT \unit0|WideOr0~0_combout\;
\ALT_INV_resetn~0_combout\ <= NOT \resetn~0_combout\;

-- Location: LCFF_X36_Y13_N17
\M1_unit|RGB_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[1]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(1));

-- Location: LCCOMB_X33_Y13_N16
\M1_unit|Add31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~2_combout\ = (\M1_unit|RGB_address\(1) & (!\M1_unit|Add31~1\)) # (!\M1_unit|RGB_address\(1) & ((\M1_unit|Add31~1\) # (GND)))
-- \M1_unit|Add31~3\ = CARRY((!\M1_unit|Add31~1\) # (!\M1_unit|RGB_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(1),
	datad => VCC,
	cin => \M1_unit|Add31~1\,
	combout => \M1_unit|Add31~2_combout\,
	cout => \M1_unit|Add31~3\);

-- Location: LCCOMB_X33_Y13_N20
\M1_unit|Add31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~6_combout\ = (\M1_unit|RGB_address\(3) & (!\M1_unit|Add31~5\)) # (!\M1_unit|RGB_address\(3) & ((\M1_unit|Add31~5\) # (GND)))
-- \M1_unit|Add31~7\ = CARRY((!\M1_unit|Add31~5\) # (!\M1_unit|RGB_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(3),
	datad => VCC,
	cin => \M1_unit|Add31~5\,
	combout => \M1_unit|Add31~6_combout\,
	cout => \M1_unit|Add31~7\);

-- Location: LCCOMB_X33_Y13_N22
\M1_unit|Add31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~8_combout\ = (\M1_unit|RGB_address\(4) & (\M1_unit|Add31~7\ $ (GND))) # (!\M1_unit|RGB_address\(4) & (!\M1_unit|Add31~7\ & VCC))
-- \M1_unit|Add31~9\ = CARRY((\M1_unit|RGB_address\(4) & !\M1_unit|Add31~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(4),
	datad => VCC,
	cin => \M1_unit|Add31~7\,
	combout => \M1_unit|Add31~8_combout\,
	cout => \M1_unit|Add31~9\);

-- Location: LCFF_X40_Y10_N13
\UART_timer[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[19]~64_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(19));

-- Location: LCFF_X40_Y10_N17
\UART_timer[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[21]~68_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(21));

-- Location: LCFF_X40_Y10_N11
\UART_timer[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[18]~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(18));

-- Location: LCFF_X40_Y11_N11
\UART_timer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[2]~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(2));

-- Location: LCFF_X40_Y11_N13
\UART_timer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[3]~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(3));

-- Location: LCFF_X40_Y11_N17
\UART_timer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[5]~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(5));

-- Location: LCFF_X40_Y11_N25
\UART_timer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[9]~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(9));

-- Location: LCFF_X40_Y10_N21
\UART_timer[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[23]~72_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(23));

-- Location: LCCOMB_X27_Y21_N16
\VGA_unit|VGA_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~16_combout\ = (\VGA_unit|VGA_unit|V_Cont\(8) & ((GND) # (!\VGA_unit|VGA_unit|Add1~15\))) # (!\VGA_unit|VGA_unit|V_Cont\(8) & (\VGA_unit|VGA_unit|Add1~15\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~17\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(8)) # (!\VGA_unit|VGA_unit|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~15\,
	combout => \VGA_unit|VGA_unit|Add1~16_combout\,
	cout => \VGA_unit|VGA_unit|Add1~17\);

-- Location: LCCOMB_X30_Y11_N14
\UART_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~0_combout\ = \UART_unit|SRAM_address\(0) $ (VCC)
-- \UART_unit|Add1~1\ = CARRY(\UART_unit|SRAM_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(0),
	datad => VCC,
	combout => \UART_unit|Add1~0_combout\,
	cout => \UART_unit|Add1~1\);

-- Location: LCFF_X34_Y13_N25
\M1_unit|Y_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[5]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(5));

-- Location: LCFF_X32_Y15_N25
\M1_unit|U_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[5]~28_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(5));

-- Location: LCFF_X31_Y13_N25
\M1_unit|V_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[5]~28_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(5));

-- Location: LCCOMB_X33_Y13_N26
\M1_unit|Add31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~12_combout\ = (\M1_unit|RGB_address\(6) & (\M1_unit|Add31~11\ $ (GND))) # (!\M1_unit|RGB_address\(6) & (!\M1_unit|Add31~11\ & VCC))
-- \M1_unit|Add31~13\ = CARRY((\M1_unit|RGB_address\(6) & !\M1_unit|Add31~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(6),
	datad => VCC,
	cin => \M1_unit|Add31~11\,
	combout => \M1_unit|Add31~12_combout\,
	cout => \M1_unit|Add31~13\);

-- Location: LCCOMB_X29_Y14_N26
\VGA_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~12_combout\ = (\VGA_unit|SRAM_address\(6) & (\VGA_unit|Add1~11\ $ (GND))) # (!\VGA_unit|SRAM_address\(6) & (!\VGA_unit|Add1~11\ & VCC))
-- \VGA_unit|Add1~13\ = CARRY((\VGA_unit|SRAM_address\(6) & !\VGA_unit|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(6),
	datad => VCC,
	cin => \VGA_unit|Add1~11\,
	combout => \VGA_unit|Add1~12_combout\,
	cout => \VGA_unit|Add1~13\);

-- Location: LCCOMB_X33_Y13_N28
\M1_unit|Add31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~14_combout\ = (\M1_unit|RGB_address\(7) & (!\M1_unit|Add31~13\)) # (!\M1_unit|RGB_address\(7) & ((\M1_unit|Add31~13\) # (GND)))
-- \M1_unit|Add31~15\ = CARRY((!\M1_unit|Add31~13\) # (!\M1_unit|RGB_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(7),
	datad => VCC,
	cin => \M1_unit|Add31~13\,
	combout => \M1_unit|Add31~14_combout\,
	cout => \M1_unit|Add31~15\);

-- Location: LCCOMB_X30_Y14_N10
\VGA_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~10_combout\ = (\VGA_unit|SRAM_address\(7) & (\VGA_unit|Add0~9\ & VCC)) # (!\VGA_unit|SRAM_address\(7) & (!\VGA_unit|Add0~9\))
-- \VGA_unit|Add0~11\ = CARRY((!\VGA_unit|SRAM_address\(7) & !\VGA_unit|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(7),
	datad => VCC,
	cin => \VGA_unit|Add0~9\,
	combout => \VGA_unit|Add0~10_combout\,
	cout => \VGA_unit|Add0~11\);

-- Location: LCCOMB_X29_Y14_N28
\VGA_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~14_combout\ = (\VGA_unit|SRAM_address\(7) & (!\VGA_unit|Add1~13\)) # (!\VGA_unit|SRAM_address\(7) & ((\VGA_unit|Add1~13\) # (GND)))
-- \VGA_unit|Add1~15\ = CARRY((!\VGA_unit|Add1~13\) # (!\VGA_unit|SRAM_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(7),
	datad => VCC,
	cin => \VGA_unit|Add1~13\,
	combout => \VGA_unit|Add1~14_combout\,
	cout => \VGA_unit|Add1~15\);

-- Location: LCCOMB_X33_Y13_N30
\M1_unit|Add31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~16_combout\ = (\M1_unit|RGB_address\(8) & (\M1_unit|Add31~15\ $ (GND))) # (!\M1_unit|RGB_address\(8) & (!\M1_unit|Add31~15\ & VCC))
-- \M1_unit|Add31~17\ = CARRY((\M1_unit|RGB_address\(8) & !\M1_unit|Add31~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(8),
	datad => VCC,
	cin => \M1_unit|Add31~15\,
	combout => \M1_unit|Add31~16_combout\,
	cout => \M1_unit|Add31~17\);

-- Location: LCCOMB_X32_Y12_N4
\M1_unit|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~0_combout\ = \M1_unit|V_address\(8) $ (VCC)
-- \M1_unit|Add2~1\ = CARRY(\M1_unit|V_address\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(8),
	datad => VCC,
	combout => \M1_unit|Add2~0_combout\,
	cout => \M1_unit|Add2~1\);

-- Location: LCCOMB_X33_Y14_N12
\M1_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~0_combout\ = \M1_unit|U_address\(9) $ (VCC)
-- \M1_unit|Add0~1\ = CARRY(\M1_unit|U_address\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(9),
	datad => VCC,
	combout => \M1_unit|Add0~0_combout\,
	cout => \M1_unit|Add0~1\);

-- Location: LCCOMB_X33_Y12_N0
\M1_unit|Add31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~18_combout\ = (\M1_unit|Add5~0_combout\ & (!\M1_unit|Add31~17\)) # (!\M1_unit|Add5~0_combout\ & ((\M1_unit|Add31~17\) # (GND)))
-- \M1_unit|Add31~19\ = CARRY((!\M1_unit|Add31~17\) # (!\M1_unit|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add5~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~17\,
	combout => \M1_unit|Add31~18_combout\,
	cout => \M1_unit|Add31~19\);

-- Location: LCCOMB_X32_Y12_N6
\M1_unit|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~2_combout\ = (\M1_unit|V_address\(9) & (!\M1_unit|Add2~1\)) # (!\M1_unit|V_address\(9) & ((\M1_unit|Add2~1\) # (GND)))
-- \M1_unit|Add2~3\ = CARRY((!\M1_unit|Add2~1\) # (!\M1_unit|V_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(9),
	datad => VCC,
	cin => \M1_unit|Add2~1\,
	combout => \M1_unit|Add2~2_combout\,
	cout => \M1_unit|Add2~3\);

-- Location: LCCOMB_X33_Y14_N14
\M1_unit|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~3_combout\ = (\M1_unit|U_address\(10) & (\M1_unit|Add0~1\ & VCC)) # (!\M1_unit|U_address\(10) & (!\M1_unit|Add0~1\))
-- \M1_unit|Add0~4\ = CARRY((!\M1_unit|U_address\(10) & !\M1_unit|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(10),
	datad => VCC,
	cin => \M1_unit|Add0~1\,
	combout => \M1_unit|Add0~3_combout\,
	cout => \M1_unit|Add0~4\);

-- Location: LCCOMB_X32_Y12_N8
\M1_unit|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~4_combout\ = (\M1_unit|V_address\(10) & (\M1_unit|Add2~3\ $ (GND))) # (!\M1_unit|V_address\(10) & (!\M1_unit|Add2~3\ & VCC))
-- \M1_unit|Add2~5\ = CARRY((\M1_unit|V_address\(10) & !\M1_unit|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(10),
	datad => VCC,
	cin => \M1_unit|Add2~3\,
	combout => \M1_unit|Add2~4_combout\,
	cout => \M1_unit|Add2~5\);

-- Location: LCCOMB_X33_Y12_N4
\M1_unit|Add31~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~22_combout\ = (\M1_unit|Add5~4_combout\ & (!\M1_unit|Add31~21\)) # (!\M1_unit|Add5~4_combout\ & ((\M1_unit|Add31~21\) # (GND)))
-- \M1_unit|Add31~23\ = CARRY((!\M1_unit|Add31~21\) # (!\M1_unit|Add5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add5~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~21\,
	combout => \M1_unit|Add31~22_combout\,
	cout => \M1_unit|Add31~23\);

-- Location: LCCOMB_X32_Y12_N10
\M1_unit|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~6_combout\ = (\M1_unit|V_address\(11) & (!\M1_unit|Add2~5\)) # (!\M1_unit|V_address\(11) & ((\M1_unit|Add2~5\) # (GND)))
-- \M1_unit|Add2~7\ = CARRY((!\M1_unit|Add2~5\) # (!\M1_unit|V_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(11),
	datad => VCC,
	cin => \M1_unit|Add2~5\,
	combout => \M1_unit|Add2~6_combout\,
	cout => \M1_unit|Add2~7\);

-- Location: LCFF_X36_Y12_N7
\M1_unit|RGB_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[12]~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(12));

-- Location: LCCOMB_X35_Y12_N20
\M1_unit|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~6_combout\ = (\M1_unit|RGB_address\(12) & (\M1_unit|Add5~5\ & VCC)) # (!\M1_unit|RGB_address\(12) & (!\M1_unit|Add5~5\))
-- \M1_unit|Add5~7\ = CARRY((!\M1_unit|RGB_address\(12) & !\M1_unit|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(12),
	datad => VCC,
	cin => \M1_unit|Add5~5\,
	combout => \M1_unit|Add5~6_combout\,
	cout => \M1_unit|Add5~7\);

-- Location: LCFF_X31_Y12_N7
\M1_unit|V_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[12]~42_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(12));

-- Location: LCCOMB_X32_Y12_N12
\M1_unit|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~8_combout\ = (\M1_unit|V_address\(12) & (\M1_unit|Add2~7\ $ (GND))) # (!\M1_unit|V_address\(12) & (!\M1_unit|Add2~7\ & VCC))
-- \M1_unit|Add2~9\ = CARRY((\M1_unit|V_address\(12) & !\M1_unit|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(12),
	datad => VCC,
	cin => \M1_unit|Add2~7\,
	combout => \M1_unit|Add2~8_combout\,
	cout => \M1_unit|Add2~9\);

-- Location: LCFF_X34_Y12_N9
\M1_unit|Y_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[13]~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(13));

-- Location: LCCOMB_X35_Y12_N22
\M1_unit|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~8_combout\ = (\M1_unit|RGB_address\(13) & ((GND) # (!\M1_unit|Add5~7\))) # (!\M1_unit|RGB_address\(13) & (\M1_unit|Add5~7\ $ (GND)))
-- \M1_unit|Add5~9\ = CARRY((\M1_unit|RGB_address\(13)) # (!\M1_unit|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(13),
	datad => VCC,
	cin => \M1_unit|Add5~7\,
	combout => \M1_unit|Add5~8_combout\,
	cout => \M1_unit|Add5~9\);

-- Location: LCFF_X31_Y12_N9
\M1_unit|V_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[13]~44_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(13));

-- Location: LCCOMB_X29_Y13_N8
\VGA_unit|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~26_combout\ = (\VGA_unit|SRAM_address\(13) & (!\VGA_unit|Add1~25\)) # (!\VGA_unit|SRAM_address\(13) & ((\VGA_unit|Add1~25\) # (GND)))
-- \VGA_unit|Add1~27\ = CARRY((!\VGA_unit|Add1~25\) # (!\VGA_unit|SRAM_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(13),
	datad => VCC,
	cin => \VGA_unit|Add1~25\,
	combout => \VGA_unit|Add1~26_combout\,
	cout => \VGA_unit|Add1~27\);

-- Location: LCFF_X34_Y12_N11
\M1_unit|Y_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[14]~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(14));

-- Location: LCFF_X32_Y14_N11
\M1_unit|U_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[14]~46_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(14));

-- Location: LCCOMB_X33_Y14_N22
\M1_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~14_combout\ = (\M1_unit|U_address\(14) & (!\M1_unit|Add0~12\)) # (!\M1_unit|U_address\(14) & ((\M1_unit|Add0~12\) # (GND)))
-- \M1_unit|Add0~15\ = CARRY((!\M1_unit|Add0~12\) # (!\M1_unit|U_address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(14),
	datad => VCC,
	cin => \M1_unit|Add0~12\,
	combout => \M1_unit|Add0~14_combout\,
	cout => \M1_unit|Add0~15\);

-- Location: LCCOMB_X33_Y12_N10
\M1_unit|Add31~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~28_combout\ = (\M1_unit|Add5~10_combout\ & (\M1_unit|Add31~27\ $ (GND))) # (!\M1_unit|Add5~10_combout\ & (!\M1_unit|Add31~27\ & VCC))
-- \M1_unit|Add31~29\ = CARRY((\M1_unit|Add5~10_combout\ & !\M1_unit|Add31~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~27\,
	combout => \M1_unit|Add31~28_combout\,
	cout => \M1_unit|Add31~29\);

-- Location: LCFF_X31_Y12_N11
\M1_unit|V_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[14]~46_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(14));

-- Location: LCFF_X34_Y12_N13
\M1_unit|Y_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[15]~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(15));

-- Location: LCCOMB_X35_Y12_N26
\M1_unit|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~12_combout\ = (\M1_unit|RGB_address\(15) & (\M1_unit|Add5~11\ $ (GND))) # (!\M1_unit|RGB_address\(15) & (!\M1_unit|Add5~11\ & VCC))
-- \M1_unit|Add5~13\ = CARRY((\M1_unit|RGB_address\(15) & !\M1_unit|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(15),
	datad => VCC,
	cin => \M1_unit|Add5~11\,
	combout => \M1_unit|Add5~12_combout\,
	cout => \M1_unit|Add5~13\);

-- Location: LCFF_X31_Y12_N13
\M1_unit|V_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[15]~48_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(15));

-- Location: LCCOMB_X32_Y12_N18
\M1_unit|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~14_combout\ = (\M1_unit|V_address\(15) & (\M1_unit|Add2~13\ & VCC)) # (!\M1_unit|V_address\(15) & (!\M1_unit|Add2~13\))
-- \M1_unit|Add2~15\ = CARRY((!\M1_unit|V_address\(15) & !\M1_unit|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(15),
	datad => VCC,
	cin => \M1_unit|Add2~13\,
	combout => \M1_unit|Add2~14_combout\,
	cout => \M1_unit|Add2~15\);

-- Location: LCCOMB_X33_Y14_N24
\M1_unit|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~17_combout\ = (\M1_unit|U_address\(15) & ((GND) # (!\M1_unit|Add0~15\))) # (!\M1_unit|U_address\(15) & (\M1_unit|Add0~15\ $ (GND)))
-- \M1_unit|Add0~18\ = CARRY((\M1_unit|U_address\(15)) # (!\M1_unit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(15),
	datad => VCC,
	cin => \M1_unit|Add0~15\,
	combout => \M1_unit|Add0~17_combout\,
	cout => \M1_unit|Add0~18\);

-- Location: LCCOMB_X33_Y12_N12
\M1_unit|Add31~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~30_combout\ = (\M1_unit|Add5~12_combout\ & (!\M1_unit|Add31~29\)) # (!\M1_unit|Add5~12_combout\ & ((\M1_unit|Add31~29\) # (GND)))
-- \M1_unit|Add31~31\ = CARRY((!\M1_unit|Add31~29\) # (!\M1_unit|Add5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~29\,
	combout => \M1_unit|Add31~30_combout\,
	cout => \M1_unit|Add31~31\);

-- Location: LCFF_X34_Y12_N15
\M1_unit|Y_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[16]~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(16));

-- Location: LCFF_X36_Y12_N15
\M1_unit|RGB_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[16]~51_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(16));

-- Location: LCCOMB_X35_Y12_N28
\M1_unit|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~14_combout\ = (\M1_unit|RGB_address\(16) & (!\M1_unit|Add5~13\)) # (!\M1_unit|RGB_address\(16) & ((\M1_unit|Add5~13\) # (GND)))
-- \M1_unit|Add5~15\ = CARRY((!\M1_unit|Add5~13\) # (!\M1_unit|RGB_address\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(16),
	datad => VCC,
	cin => \M1_unit|Add5~13\,
	combout => \M1_unit|Add5~14_combout\,
	cout => \M1_unit|Add5~15\);

-- Location: LCCOMB_X33_Y12_N14
\M1_unit|Add31~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~32_combout\ = (\M1_unit|Add5~14_combout\ & (\M1_unit|Add31~31\ $ (GND))) # (!\M1_unit|Add5~14_combout\ & (!\M1_unit|Add31~31\ & VCC))
-- \M1_unit|Add31~33\ = CARRY((\M1_unit|Add5~14_combout\ & !\M1_unit|Add31~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add5~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~31\,
	combout => \M1_unit|Add31~32_combout\,
	cout => \M1_unit|Add31~33\);

-- Location: LCCOMB_X33_Y14_N26
\M1_unit|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~19_combout\ = (\M1_unit|U_address\(16) & (!\M1_unit|Add0~18\)) # (!\M1_unit|U_address\(16) & ((\M1_unit|Add0~18\) # (GND)))
-- \M1_unit|Add0~20\ = CARRY((!\M1_unit|Add0~18\) # (!\M1_unit|U_address\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(16),
	datad => VCC,
	cin => \M1_unit|Add0~18\,
	combout => \M1_unit|Add0~19_combout\,
	cout => \M1_unit|Add0~20\);

-- Location: LCFF_X31_Y12_N15
\M1_unit|V_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[16]~50_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(16));

-- Location: LCCOMB_X32_Y12_N20
\M1_unit|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~16_combout\ = (\M1_unit|V_address\(16) & (\M1_unit|Add2~15\ $ (GND))) # (!\M1_unit|V_address\(16) & (!\M1_unit|Add2~15\ & VCC))
-- \M1_unit|Add2~17\ = CARRY((\M1_unit|V_address\(16) & !\M1_unit|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(16),
	datad => VCC,
	cin => \M1_unit|Add2~15\,
	combout => \M1_unit|Add2~16_combout\,
	cout => \M1_unit|Add2~17\);

-- Location: LCFF_X34_Y12_N17
\M1_unit|Y_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[17]~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(17));

-- Location: LCFF_X36_Y12_N17
\M1_unit|RGB_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[17]~53_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(17));

-- Location: LCCOMB_X35_Y12_N30
\M1_unit|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~16_combout\ = \M1_unit|RGB_address\(17) $ (\M1_unit|Add5~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(17),
	cin => \M1_unit|Add5~15\,
	combout => \M1_unit|Add5~16_combout\);

-- Location: LCCOMB_X33_Y12_N16
\M1_unit|Add31~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~34_combout\ = \M1_unit|Add31~33\ $ (\M1_unit|Add5~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add5~16_combout\,
	cin => \M1_unit|Add31~33\,
	combout => \M1_unit|Add31~34_combout\);

-- Location: LCCOMB_X33_Y14_N28
\M1_unit|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~21_combout\ = \M1_unit|Add0~20\ $ (!\M1_unit|U_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|U_address\(17),
	cin => \M1_unit|Add0~20\,
	combout => \M1_unit|Add0~21_combout\);

-- Location: LCFF_X31_Y12_N17
\M1_unit|V_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[17]~52_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(17));

-- Location: LCCOMB_X32_Y12_N22
\M1_unit|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~18_combout\ = \M1_unit|Add2~17\ $ (\M1_unit|V_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|V_address\(17),
	cin => \M1_unit|Add2~17\,
	combout => \M1_unit|Add2~18_combout\);

-- Location: LCFF_X34_Y13_N17
\M1_unit|Y_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[1]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(1));

-- Location: LCCOMB_X34_Y13_N16
\M1_unit|Y_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[1]~20_combout\ = (\M1_unit|Y_address\(1) & (!\M1_unit|Y_address[0]~19\)) # (!\M1_unit|Y_address\(1) & ((\M1_unit|Y_address[0]~19\) # (GND)))
-- \M1_unit|Y_address[1]~21\ = CARRY((!\M1_unit|Y_address[0]~19\) # (!\M1_unit|Y_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(1),
	datad => VCC,
	cin => \M1_unit|Y_address[0]~19\,
	combout => \M1_unit|Y_address[1]~20_combout\,
	cout => \M1_unit|Y_address[1]~21\);

-- Location: LCCOMB_X36_Y13_N16
\M1_unit|RGB_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[1]~20_combout\ = (\M1_unit|RGB_address\(1) & (!\M1_unit|RGB_address[0]~19\)) # (!\M1_unit|RGB_address\(1) & ((\M1_unit|RGB_address[0]~19\) # (GND)))
-- \M1_unit|RGB_address[1]~21\ = CARRY((!\M1_unit|RGB_address[0]~19\) # (!\M1_unit|RGB_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(1),
	datad => VCC,
	cin => \M1_unit|RGB_address[0]~19\,
	combout => \M1_unit|RGB_address[1]~20_combout\,
	cout => \M1_unit|RGB_address[1]~21\);

-- Location: LCFF_X32_Y15_N21
\M1_unit|U_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(3));

-- Location: LCFF_X32_Y15_N17
\M1_unit|U_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(1));

-- Location: LCCOMB_X32_Y15_N16
\M1_unit|U_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[1]~20_combout\ = (\M1_unit|U_address\(1) & (!\M1_unit|U_address[0]~19\)) # (!\M1_unit|U_address\(1) & ((\M1_unit|U_address[0]~19\) # (GND)))
-- \M1_unit|U_address[1]~21\ = CARRY((!\M1_unit|U_address[0]~19\) # (!\M1_unit|U_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(1),
	datad => VCC,
	cin => \M1_unit|U_address[0]~19\,
	combout => \M1_unit|U_address[1]~20_combout\,
	cout => \M1_unit|U_address[1]~21\);

-- Location: LCCOMB_X32_Y15_N20
\M1_unit|U_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[3]~24_combout\ = (\M1_unit|U_address\(3) & (!\M1_unit|U_address[2]~23\)) # (!\M1_unit|U_address\(3) & ((\M1_unit|U_address[2]~23\) # (GND)))
-- \M1_unit|U_address[3]~25\ = CARRY((!\M1_unit|U_address[2]~23\) # (!\M1_unit|U_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(3),
	datad => VCC,
	cin => \M1_unit|U_address[2]~23\,
	combout => \M1_unit|U_address[3]~24_combout\,
	cout => \M1_unit|U_address[3]~25\);

-- Location: LCFF_X31_Y13_N17
\M1_unit|V_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(1));

-- Location: LCCOMB_X31_Y13_N16
\M1_unit|V_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[1]~20_combout\ = (\M1_unit|V_address\(1) & (!\M1_unit|V_address[0]~19\)) # (!\M1_unit|V_address\(1) & ((\M1_unit|V_address[0]~19\) # (GND)))
-- \M1_unit|V_address[1]~21\ = CARRY((!\M1_unit|V_address[0]~19\) # (!\M1_unit|V_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(1),
	datad => VCC,
	cin => \M1_unit|V_address[0]~19\,
	combout => \M1_unit|V_address[1]~20_combout\,
	cout => \M1_unit|V_address[1]~21\);

-- Location: LCCOMB_X40_Y11_N10
\UART_timer[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[2]~30_combout\ = (UART_timer(2) & (\UART_timer[1]~29\ $ (GND))) # (!UART_timer(2) & (!\UART_timer[1]~29\ & VCC))
-- \UART_timer[2]~31\ = CARRY((UART_timer(2) & !\UART_timer[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(2),
	datad => VCC,
	cin => \UART_timer[1]~29\,
	combout => \UART_timer[2]~30_combout\,
	cout => \UART_timer[2]~31\);

-- Location: LCCOMB_X40_Y11_N12
\UART_timer[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[3]~32_combout\ = (UART_timer(3) & (!\UART_timer[2]~31\)) # (!UART_timer(3) & ((\UART_timer[2]~31\) # (GND)))
-- \UART_timer[3]~33\ = CARRY((!\UART_timer[2]~31\) # (!UART_timer(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(3),
	datad => VCC,
	cin => \UART_timer[2]~31\,
	combout => \UART_timer[3]~32_combout\,
	cout => \UART_timer[3]~33\);

-- Location: LCCOMB_X40_Y11_N16
\UART_timer[5]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[5]~36_combout\ = (UART_timer(5) & (!\UART_timer[4]~35\)) # (!UART_timer(5) & ((\UART_timer[4]~35\) # (GND)))
-- \UART_timer[5]~37\ = CARRY((!\UART_timer[4]~35\) # (!UART_timer(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(5),
	datad => VCC,
	cin => \UART_timer[4]~35\,
	combout => \UART_timer[5]~36_combout\,
	cout => \UART_timer[5]~37\);

-- Location: LCCOMB_X40_Y11_N24
\UART_timer[9]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[9]~44_combout\ = (UART_timer(9) & (!\UART_timer[8]~43\)) # (!UART_timer(9) & ((\UART_timer[8]~43\) # (GND)))
-- \UART_timer[9]~45\ = CARRY((!\UART_timer[8]~43\) # (!UART_timer(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(9),
	datad => VCC,
	cin => \UART_timer[8]~43\,
	combout => \UART_timer[9]~44_combout\,
	cout => \UART_timer[9]~45\);

-- Location: LCCOMB_X40_Y10_N10
\UART_timer[18]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[18]~62_combout\ = (UART_timer(18) & (\UART_timer[17]~61\ $ (GND))) # (!UART_timer(18) & (!\UART_timer[17]~61\ & VCC))
-- \UART_timer[18]~63\ = CARRY((UART_timer(18) & !\UART_timer[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(18),
	datad => VCC,
	cin => \UART_timer[17]~61\,
	combout => \UART_timer[18]~62_combout\,
	cout => \UART_timer[18]~63\);

-- Location: LCCOMB_X40_Y10_N12
\UART_timer[19]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[19]~64_combout\ = (UART_timer(19) & (!\UART_timer[18]~63\)) # (!UART_timer(19) & ((\UART_timer[18]~63\) # (GND)))
-- \UART_timer[19]~65\ = CARRY((!\UART_timer[18]~63\) # (!UART_timer(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(19),
	datad => VCC,
	cin => \UART_timer[18]~63\,
	combout => \UART_timer[19]~64_combout\,
	cout => \UART_timer[19]~65\);

-- Location: LCCOMB_X40_Y10_N16
\UART_timer[21]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[21]~68_combout\ = (UART_timer(21) & (!\UART_timer[20]~67\)) # (!UART_timer(21) & ((\UART_timer[20]~67\) # (GND)))
-- \UART_timer[21]~69\ = CARRY((!\UART_timer[20]~67\) # (!UART_timer(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(21),
	datad => VCC,
	cin => \UART_timer[20]~67\,
	combout => \UART_timer[21]~68_combout\,
	cout => \UART_timer[21]~69\);

-- Location: LCCOMB_X40_Y10_N20
\UART_timer[23]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[23]~72_combout\ = (UART_timer(23) & (!\UART_timer[22]~71\)) # (!UART_timer(23) & ((\UART_timer[22]~71\) # (GND)))
-- \UART_timer[23]~73\ = CARRY((!\UART_timer[22]~71\) # (!UART_timer(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(23),
	datad => VCC,
	cin => \UART_timer[22]~71\,
	combout => \UART_timer[23]~72_combout\,
	cout => \UART_timer[23]~73\);

-- Location: LCFF_X33_Y11_N7
\UART_unit|UART_rx_unload_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector26~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_rx_unload_data~regout\);

-- Location: LCFF_X38_Y11_N17
\UART_unit|UART_RX|clock_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[3]~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(3));

-- Location: LCFF_X38_Y11_N21
\UART_unit|UART_RX|clock_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[5]~23_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(5));

-- Location: LCFF_X38_Y11_N13
\UART_unit|UART_RX|clock_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[1]~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(1));

-- Location: LCCOMB_X34_Y13_N24
\M1_unit|Y_address[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[5]~28_combout\ = (\M1_unit|Y_address\(5) & (!\M1_unit|Y_address[4]~27\)) # (!\M1_unit|Y_address\(5) & ((\M1_unit|Y_address[4]~27\) # (GND)))
-- \M1_unit|Y_address[5]~29\ = CARRY((!\M1_unit|Y_address[4]~27\) # (!\M1_unit|Y_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(5),
	datad => VCC,
	cin => \M1_unit|Y_address[4]~27\,
	combout => \M1_unit|Y_address[5]~28_combout\,
	cout => \M1_unit|Y_address[5]~29\);

-- Location: LCCOMB_X32_Y15_N24
\M1_unit|U_address[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[5]~28_combout\ = (\M1_unit|U_address\(5) & (!\M1_unit|U_address[4]~27\)) # (!\M1_unit|U_address\(5) & ((\M1_unit|U_address[4]~27\) # (GND)))
-- \M1_unit|U_address[5]~29\ = CARRY((!\M1_unit|U_address[4]~27\) # (!\M1_unit|U_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(5),
	datad => VCC,
	cin => \M1_unit|U_address[4]~27\,
	combout => \M1_unit|U_address[5]~28_combout\,
	cout => \M1_unit|U_address[5]~29\);

-- Location: LCCOMB_X31_Y13_N24
\M1_unit|V_address[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[5]~28_combout\ = (\M1_unit|V_address\(5) & (!\M1_unit|V_address[4]~27\)) # (!\M1_unit|V_address\(5) & ((\M1_unit|V_address[4]~27\) # (GND)))
-- \M1_unit|V_address[5]~29\ = CARRY((!\M1_unit|V_address[4]~27\) # (!\M1_unit|V_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(5),
	datad => VCC,
	cin => \M1_unit|V_address[4]~27\,
	combout => \M1_unit|V_address[5]~28_combout\,
	cout => \M1_unit|V_address[5]~29\);

-- Location: LCCOMB_X31_Y12_N4
\M1_unit|V_address[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[11]~40_combout\ = (\M1_unit|V_address\(11) & (!\M1_unit|V_address[10]~39\)) # (!\M1_unit|V_address\(11) & ((\M1_unit|V_address[10]~39\) # (GND)))
-- \M1_unit|V_address[11]~41\ = CARRY((!\M1_unit|V_address[10]~39\) # (!\M1_unit|V_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(11),
	datad => VCC,
	cin => \M1_unit|V_address[10]~39\,
	combout => \M1_unit|V_address[11]~40_combout\,
	cout => \M1_unit|V_address[11]~41\);

-- Location: LCCOMB_X34_Y12_N6
\M1_unit|Y_address[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[12]~42_combout\ = (\M1_unit|Y_address\(12) & (\M1_unit|Y_address[11]~41\ $ (GND))) # (!\M1_unit|Y_address\(12) & (!\M1_unit|Y_address[11]~41\ & VCC))
-- \M1_unit|Y_address[12]~43\ = CARRY((\M1_unit|Y_address\(12) & !\M1_unit|Y_address[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(12),
	datad => VCC,
	cin => \M1_unit|Y_address[11]~41\,
	combout => \M1_unit|Y_address[12]~42_combout\,
	cout => \M1_unit|Y_address[12]~43\);

-- Location: LCCOMB_X36_Y12_N6
\M1_unit|RGB_address[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[12]~43_combout\ = (\M1_unit|RGB_address\(12) & (\M1_unit|RGB_address[11]~42\ $ (GND))) # (!\M1_unit|RGB_address\(12) & (!\M1_unit|RGB_address[11]~42\ & VCC))
-- \M1_unit|RGB_address[12]~44\ = CARRY((\M1_unit|RGB_address\(12) & !\M1_unit|RGB_address[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(12),
	datad => VCC,
	cin => \M1_unit|RGB_address[11]~42\,
	combout => \M1_unit|RGB_address[12]~43_combout\,
	cout => \M1_unit|RGB_address[12]~44\);

-- Location: LCCOMB_X31_Y12_N6
\M1_unit|V_address[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[12]~42_combout\ = (\M1_unit|V_address\(12) & (\M1_unit|V_address[11]~41\ $ (GND))) # (!\M1_unit|V_address\(12) & (!\M1_unit|V_address[11]~41\ & VCC))
-- \M1_unit|V_address[12]~43\ = CARRY((\M1_unit|V_address\(12) & !\M1_unit|V_address[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(12),
	datad => VCC,
	cin => \M1_unit|V_address[11]~41\,
	combout => \M1_unit|V_address[12]~42_combout\,
	cout => \M1_unit|V_address[12]~43\);

-- Location: LCCOMB_X34_Y12_N8
\M1_unit|Y_address[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[13]~44_combout\ = (\M1_unit|Y_address\(13) & (!\M1_unit|Y_address[12]~43\)) # (!\M1_unit|Y_address\(13) & ((\M1_unit|Y_address[12]~43\) # (GND)))
-- \M1_unit|Y_address[13]~45\ = CARRY((!\M1_unit|Y_address[12]~43\) # (!\M1_unit|Y_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(13),
	datad => VCC,
	cin => \M1_unit|Y_address[12]~43\,
	combout => \M1_unit|Y_address[13]~44_combout\,
	cout => \M1_unit|Y_address[13]~45\);

-- Location: LCCOMB_X31_Y12_N8
\M1_unit|V_address[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[13]~44_combout\ = (\M1_unit|V_address\(13) & (!\M1_unit|V_address[12]~43\)) # (!\M1_unit|V_address\(13) & ((\M1_unit|V_address[12]~43\) # (GND)))
-- \M1_unit|V_address[13]~45\ = CARRY((!\M1_unit|V_address[12]~43\) # (!\M1_unit|V_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(13),
	datad => VCC,
	cin => \M1_unit|V_address[12]~43\,
	combout => \M1_unit|V_address[13]~44_combout\,
	cout => \M1_unit|V_address[13]~45\);

-- Location: LCCOMB_X34_Y12_N10
\M1_unit|Y_address[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[14]~46_combout\ = (\M1_unit|Y_address\(14) & (\M1_unit|Y_address[13]~45\ $ (GND))) # (!\M1_unit|Y_address\(14) & (!\M1_unit|Y_address[13]~45\ & VCC))
-- \M1_unit|Y_address[14]~47\ = CARRY((\M1_unit|Y_address\(14) & !\M1_unit|Y_address[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(14),
	datad => VCC,
	cin => \M1_unit|Y_address[13]~45\,
	combout => \M1_unit|Y_address[14]~46_combout\,
	cout => \M1_unit|Y_address[14]~47\);

-- Location: LCCOMB_X32_Y14_N10
\M1_unit|U_address[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[14]~46_combout\ = (\M1_unit|U_address\(14) & (\M1_unit|U_address[13]~45\ $ (GND))) # (!\M1_unit|U_address\(14) & (!\M1_unit|U_address[13]~45\ & VCC))
-- \M1_unit|U_address[14]~47\ = CARRY((\M1_unit|U_address\(14) & !\M1_unit|U_address[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(14),
	datad => VCC,
	cin => \M1_unit|U_address[13]~45\,
	combout => \M1_unit|U_address[14]~46_combout\,
	cout => \M1_unit|U_address[14]~47\);

-- Location: LCCOMB_X31_Y12_N10
\M1_unit|V_address[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[14]~46_combout\ = (\M1_unit|V_address\(14) & (\M1_unit|V_address[13]~45\ $ (GND))) # (!\M1_unit|V_address\(14) & (!\M1_unit|V_address[13]~45\ & VCC))
-- \M1_unit|V_address[14]~47\ = CARRY((\M1_unit|V_address\(14) & !\M1_unit|V_address[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(14),
	datad => VCC,
	cin => \M1_unit|V_address[13]~45\,
	combout => \M1_unit|V_address[14]~46_combout\,
	cout => \M1_unit|V_address[14]~47\);

-- Location: LCCOMB_X34_Y12_N12
\M1_unit|Y_address[15]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[15]~48_combout\ = (\M1_unit|Y_address\(15) & (!\M1_unit|Y_address[14]~47\)) # (!\M1_unit|Y_address\(15) & ((\M1_unit|Y_address[14]~47\) # (GND)))
-- \M1_unit|Y_address[15]~49\ = CARRY((!\M1_unit|Y_address[14]~47\) # (!\M1_unit|Y_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(15),
	datad => VCC,
	cin => \M1_unit|Y_address[14]~47\,
	combout => \M1_unit|Y_address[15]~48_combout\,
	cout => \M1_unit|Y_address[15]~49\);

-- Location: LCCOMB_X36_Y12_N12
\M1_unit|RGB_address[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[15]~49_combout\ = (\M1_unit|RGB_address\(15) & (!\M1_unit|RGB_address[14]~48\)) # (!\M1_unit|RGB_address\(15) & ((\M1_unit|RGB_address[14]~48\) # (GND)))
-- \M1_unit|RGB_address[15]~50\ = CARRY((!\M1_unit|RGB_address[14]~48\) # (!\M1_unit|RGB_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(15),
	datad => VCC,
	cin => \M1_unit|RGB_address[14]~48\,
	combout => \M1_unit|RGB_address[15]~49_combout\,
	cout => \M1_unit|RGB_address[15]~50\);

-- Location: LCCOMB_X31_Y12_N12
\M1_unit|V_address[15]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[15]~48_combout\ = (\M1_unit|V_address\(15) & (!\M1_unit|V_address[14]~47\)) # (!\M1_unit|V_address\(15) & ((\M1_unit|V_address[14]~47\) # (GND)))
-- \M1_unit|V_address[15]~49\ = CARRY((!\M1_unit|V_address[14]~47\) # (!\M1_unit|V_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(15),
	datad => VCC,
	cin => \M1_unit|V_address[14]~47\,
	combout => \M1_unit|V_address[15]~48_combout\,
	cout => \M1_unit|V_address[15]~49\);

-- Location: LCCOMB_X34_Y12_N14
\M1_unit|Y_address[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[16]~50_combout\ = (\M1_unit|Y_address\(16) & (\M1_unit|Y_address[15]~49\ $ (GND))) # (!\M1_unit|Y_address\(16) & (!\M1_unit|Y_address[15]~49\ & VCC))
-- \M1_unit|Y_address[16]~51\ = CARRY((\M1_unit|Y_address\(16) & !\M1_unit|Y_address[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(16),
	datad => VCC,
	cin => \M1_unit|Y_address[15]~49\,
	combout => \M1_unit|Y_address[16]~50_combout\,
	cout => \M1_unit|Y_address[16]~51\);

-- Location: LCCOMB_X36_Y12_N14
\M1_unit|RGB_address[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[16]~51_combout\ = (\M1_unit|RGB_address\(16) & (\M1_unit|RGB_address[15]~50\ $ (GND))) # (!\M1_unit|RGB_address\(16) & (!\M1_unit|RGB_address[15]~50\ & VCC))
-- \M1_unit|RGB_address[16]~52\ = CARRY((\M1_unit|RGB_address\(16) & !\M1_unit|RGB_address[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(16),
	datad => VCC,
	cin => \M1_unit|RGB_address[15]~50\,
	combout => \M1_unit|RGB_address[16]~51_combout\,
	cout => \M1_unit|RGB_address[16]~52\);

-- Location: LCCOMB_X31_Y12_N14
\M1_unit|V_address[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[16]~50_combout\ = (\M1_unit|V_address\(16) & (\M1_unit|V_address[15]~49\ $ (GND))) # (!\M1_unit|V_address\(16) & (!\M1_unit|V_address[15]~49\ & VCC))
-- \M1_unit|V_address[16]~51\ = CARRY((\M1_unit|V_address\(16) & !\M1_unit|V_address[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(16),
	datad => VCC,
	cin => \M1_unit|V_address[15]~49\,
	combout => \M1_unit|V_address[16]~50_combout\,
	cout => \M1_unit|V_address[16]~51\);

-- Location: LCCOMB_X34_Y12_N16
\M1_unit|Y_address[17]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[17]~52_combout\ = \M1_unit|Y_address\(17) $ (\M1_unit|Y_address[16]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(17),
	cin => \M1_unit|Y_address[16]~51\,
	combout => \M1_unit|Y_address[17]~52_combout\);

-- Location: LCCOMB_X36_Y12_N16
\M1_unit|RGB_address[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[17]~53_combout\ = \M1_unit|RGB_address\(17) $ (\M1_unit|RGB_address[16]~52\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(17),
	cin => \M1_unit|RGB_address[16]~52\,
	combout => \M1_unit|RGB_address[17]~53_combout\);

-- Location: LCCOMB_X31_Y12_N16
\M1_unit|V_address[17]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[17]~52_combout\ = \M1_unit|V_address\(17) $ (\M1_unit|V_address[16]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(17),
	cin => \M1_unit|V_address[16]~51\,
	combout => \M1_unit|V_address[17]~52_combout\);

-- Location: LCFF_X33_Y11_N1
\UART_unit|UART_rx_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector7~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_rx_enable~regout\);

-- Location: LCCOMB_X38_Y11_N12
\UART_unit|UART_RX|clock_count[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[1]~15_combout\ = (\UART_unit|UART_RX|clock_count\(1) & (!\UART_unit|UART_RX|clock_count[0]~11\)) # (!\UART_unit|UART_RX|clock_count\(1) & ((\UART_unit|UART_RX|clock_count[0]~11\) # (GND)))
-- \UART_unit|UART_RX|clock_count[1]~16\ = CARRY((!\UART_unit|UART_RX|clock_count[0]~11\) # (!\UART_unit|UART_RX|clock_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(1),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[0]~11\,
	combout => \UART_unit|UART_RX|clock_count[1]~15_combout\,
	cout => \UART_unit|UART_RX|clock_count[1]~16\);

-- Location: LCCOMB_X38_Y11_N16
\UART_unit|UART_RX|clock_count[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[3]~19_combout\ = (\UART_unit|UART_RX|clock_count\(3) & (!\UART_unit|UART_RX|clock_count[2]~18\)) # (!\UART_unit|UART_RX|clock_count\(3) & ((\UART_unit|UART_RX|clock_count[2]~18\) # (GND)))
-- \UART_unit|UART_RX|clock_count[3]~20\ = CARRY((!\UART_unit|UART_RX|clock_count[2]~18\) # (!\UART_unit|UART_RX|clock_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(3),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[2]~18\,
	combout => \UART_unit|UART_RX|clock_count[3]~19_combout\,
	cout => \UART_unit|UART_RX|clock_count[3]~20\);

-- Location: LCCOMB_X38_Y11_N20
\UART_unit|UART_RX|clock_count[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[5]~23_combout\ = (\UART_unit|UART_RX|clock_count\(5) & (!\UART_unit|UART_RX|clock_count[4]~22\)) # (!\UART_unit|UART_RX|clock_count\(5) & ((\UART_unit|UART_RX|clock_count[4]~22\) # (GND)))
-- \UART_unit|UART_RX|clock_count[5]~24\ = CARRY((!\UART_unit|UART_RX|clock_count[4]~22\) # (!\UART_unit|UART_RX|clock_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(5),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[4]~22\,
	combout => \UART_unit|UART_RX|clock_count[5]~23_combout\,
	cout => \UART_unit|UART_RX|clock_count[5]~24\);

-- Location: LCFF_X33_Y15_N29
\M1_unit|SRAM_write_data_m1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[11]~11_combout\,
	sdata => \M1_unit|BBufferEven\(27),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(11));

-- Location: LCFF_X33_Y15_N19
\M1_unit|SRAM_write_data_m1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[12]~12_combout\,
	sdata => \M1_unit|BBufferEven\(28),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(12));

-- Location: LCFF_X33_Y15_N1
\M1_unit|SRAM_write_data_m1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[13]~13_combout\,
	sdata => \M1_unit|BBufferEven\(29),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(13));

-- Location: LCFF_X47_Y27_N25
\PB_unit|clock_1kHz_div_count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[12]~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(12));

-- Location: LCFF_X47_Y27_N11
\PB_unit|clock_1kHz_div_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[5]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(5));

-- Location: LCFF_X47_Y27_N13
\PB_unit|clock_1kHz_div_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[6]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(6));

-- Location: LCFF_X37_Y14_N17
\M1_unit|GBufferOdd[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[24]~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(24));

-- Location: LCFF_X37_Y14_N19
\M1_unit|GBufferOdd[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[25]~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(25));

-- Location: LCFF_X37_Y14_N23
\M1_unit|GBufferOdd[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[27]~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(27));

-- Location: LCCOMB_X33_Y15_N28
\M1_unit|SRAM_write_data_m1[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[11]~11_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|GBufferOdd\(27)))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|RBufferEven\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RBufferEven\(27),
	datab => \M1_unit|GBufferOdd\(27),
	datad => \M1_unit|SRAM_write_data_m1~16_combout\,
	combout => \M1_unit|SRAM_write_data_m1[11]~11_combout\);

-- Location: LCFF_X37_Y14_N25
\M1_unit|GBufferOdd[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[28]~64_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(28));

-- Location: LCCOMB_X33_Y15_N18
\M1_unit|SRAM_write_data_m1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[12]~12_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|GBufferOdd\(28))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|RBufferEven\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data_m1~16_combout\,
	datab => \M1_unit|GBufferOdd\(28),
	datad => \M1_unit|RBufferEven\(28),
	combout => \M1_unit|SRAM_write_data_m1[12]~12_combout\);

-- Location: LCFF_X37_Y14_N27
\M1_unit|GBufferOdd[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[29]~66_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(29));

-- Location: LCCOMB_X33_Y15_N0
\M1_unit|SRAM_write_data_m1[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[13]~13_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|GBufferOdd\(29)))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|RBufferEven\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RBufferEven\(29),
	datab => \M1_unit|GBufferOdd\(29),
	datad => \M1_unit|SRAM_write_data_m1~16_combout\,
	combout => \M1_unit|SRAM_write_data_m1[13]~13_combout\);

-- Location: LCFF_X37_Y14_N31
\M1_unit|GBufferOdd[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[31]~70_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(31));

-- Location: LCCOMB_X47_Y27_N10
\PB_unit|clock_1kHz_div_count[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[5]~26_combout\ = (\PB_unit|clock_1kHz_div_count\(5) & (!\PB_unit|clock_1kHz_div_count[4]~25\)) # (!\PB_unit|clock_1kHz_div_count\(5) & ((\PB_unit|clock_1kHz_div_count[4]~25\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[5]~27\ = CARRY((!\PB_unit|clock_1kHz_div_count[4]~25\) # (!\PB_unit|clock_1kHz_div_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(5),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[4]~25\,
	combout => \PB_unit|clock_1kHz_div_count[5]~26_combout\,
	cout => \PB_unit|clock_1kHz_div_count[5]~27\);

-- Location: LCCOMB_X47_Y27_N12
\PB_unit|clock_1kHz_div_count[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[6]~28_combout\ = (\PB_unit|clock_1kHz_div_count\(6) & (\PB_unit|clock_1kHz_div_count[5]~27\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(6) & (!\PB_unit|clock_1kHz_div_count[5]~27\ & VCC))
-- \PB_unit|clock_1kHz_div_count[6]~29\ = CARRY((\PB_unit|clock_1kHz_div_count\(6) & !\PB_unit|clock_1kHz_div_count[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(6),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[5]~27\,
	combout => \PB_unit|clock_1kHz_div_count[6]~28_combout\,
	cout => \PB_unit|clock_1kHz_div_count[6]~29\);

-- Location: LCCOMB_X47_Y27_N24
\PB_unit|clock_1kHz_div_count[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[12]~40_combout\ = (\PB_unit|clock_1kHz_div_count\(12) & (\PB_unit|clock_1kHz_div_count[11]~39\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(12) & (!\PB_unit|clock_1kHz_div_count[11]~39\ & VCC))
-- \PB_unit|clock_1kHz_div_count[12]~41\ = CARRY((\PB_unit|clock_1kHz_div_count\(12) & !\PB_unit|clock_1kHz_div_count[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(12),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[11]~39\,
	combout => \PB_unit|clock_1kHz_div_count[12]~40_combout\,
	cout => \PB_unit|clock_1kHz_div_count[12]~41\);

-- Location: DSPOUT_X39_Y21_N2
\M1_unit|Mult1|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y20_N2
\M1_unit|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y19_N2
\M1_unit|Mult3|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult3|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y17_N2
\M1_unit|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y16_N4
\M1_unit|Add27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~0_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~dataout\ & (\M1_unit|Yx76284\(0) $ (VCC))) # (!\M1_unit|Mult0|auto_generated|mac_out2~dataout\ & ((\M1_unit|Yx76284\(0)) # (GND)))
-- \M1_unit|Add27~1\ = CARRY((\M1_unit|Yx76284\(0)) # (!\M1_unit|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~dataout\,
	datab => \M1_unit|Yx76284\(0),
	datad => VCC,
	combout => \M1_unit|Add27~0_combout\,
	cout => \M1_unit|Add27~1\);

-- Location: LCCOMB_X41_Y16_N8
\M1_unit|Add27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~4_combout\ = ((\M1_unit|Yx76284\(2) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\M1_unit|Add27~3\)))) # (GND)
-- \M1_unit|Add27~5\ = CARRY((\M1_unit|Yx76284\(2) & ((!\M1_unit|Add27~3\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\))) # (!\M1_unit|Yx76284\(2) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & !\M1_unit|Add27~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(2),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Add27~3\,
	combout => \M1_unit|Add27~4_combout\,
	cout => \M1_unit|Add27~5\);

-- Location: LCCOMB_X41_Y16_N10
\M1_unit|Add27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~6_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\M1_unit|Yx76284\(3) & (!\M1_unit|Add27~5\)) # (!\M1_unit|Yx76284\(3) & ((\M1_unit|Add27~5\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\M1_unit|Yx76284\(3) & (\M1_unit|Add27~5\ & VCC)) # (!\M1_unit|Yx76284\(3) & (!\M1_unit|Add27~5\))))
-- \M1_unit|Add27~7\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((!\M1_unit|Add27~5\) # (!\M1_unit|Yx76284\(3)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|Yx76284\(3) & !\M1_unit|Add27~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \M1_unit|Yx76284\(3),
	datad => VCC,
	cin => \M1_unit|Add27~5\,
	combout => \M1_unit|Add27~6_combout\,
	cout => \M1_unit|Add27~7\);

-- Location: LCCOMB_X41_Y16_N18
\M1_unit|Add27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~14_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\M1_unit|Yx76284\(7) & (!\M1_unit|Add27~13\)) # (!\M1_unit|Yx76284\(7) & ((\M1_unit|Add27~13\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\M1_unit|Yx76284\(7) & (\M1_unit|Add27~13\ & VCC)) # (!\M1_unit|Yx76284\(7) & (!\M1_unit|Add27~13\))))
-- \M1_unit|Add27~15\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((!\M1_unit|Add27~13\) # (!\M1_unit|Yx76284\(7)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Yx76284\(7) & !\M1_unit|Add27~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \M1_unit|Yx76284\(7),
	datad => VCC,
	cin => \M1_unit|Add27~13\,
	combout => \M1_unit|Add27~14_combout\,
	cout => \M1_unit|Add27~15\);

-- Location: LCCOMB_X41_Y16_N22
\M1_unit|Add27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~18_combout\ = (\M1_unit|Yx76284\(9) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Add27~17\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\M1_unit|Add27~17\ & VCC)))) # (!\M1_unit|Yx76284\(9) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\M1_unit|Add27~17\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Add27~17\))))
-- \M1_unit|Add27~19\ = CARRY((\M1_unit|Yx76284\(9) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\M1_unit|Add27~17\)) # (!\M1_unit|Yx76284\(9) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\) # (!\M1_unit|Add27~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(9),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|Add27~17\,
	combout => \M1_unit|Add27~18_combout\,
	cout => \M1_unit|Add27~19\);

-- Location: LCCOMB_X41_Y16_N24
\M1_unit|Add27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~20_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\M1_unit|Yx76284\(10) $ (\M1_unit|Add27~19\)))) # (GND)
-- \M1_unit|Add27~21\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\M1_unit|Yx76284\(10) & !\M1_unit|Add27~19\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\M1_unit|Yx76284\(10)) # (!\M1_unit|Add27~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \M1_unit|Yx76284\(10),
	datad => VCC,
	cin => \M1_unit|Add27~19\,
	combout => \M1_unit|Add27~20_combout\,
	cout => \M1_unit|Add27~21\);

-- Location: LCCOMB_X41_Y16_N26
\M1_unit|Add27~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~22_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\M1_unit|Yx76284\(11) & (!\M1_unit|Add27~21\)) # (!\M1_unit|Yx76284\(11) & ((\M1_unit|Add27~21\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\M1_unit|Yx76284\(11) & (\M1_unit|Add27~21\ & VCC)) # (!\M1_unit|Yx76284\(11) & (!\M1_unit|Add27~21\))))
-- \M1_unit|Add27~23\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\M1_unit|Add27~21\) # (!\M1_unit|Yx76284\(11)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Yx76284\(11) & !\M1_unit|Add27~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \M1_unit|Yx76284\(11),
	datad => VCC,
	cin => \M1_unit|Add27~21\,
	combout => \M1_unit|Add27~22_combout\,
	cout => \M1_unit|Add27~23\);

-- Location: LCCOMB_X41_Y15_N8
\M1_unit|Add27~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~36_combout\ = ((\M1_unit|Yx76284\(18) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (\M1_unit|Add27~35\)))) # (GND)
-- \M1_unit|Add27~37\ = CARRY((\M1_unit|Yx76284\(18) & ((!\M1_unit|Add27~35\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\M1_unit|Yx76284\(18) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\M1_unit|Add27~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(18),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \M1_unit|Add27~35\,
	combout => \M1_unit|Add27~36_combout\,
	cout => \M1_unit|Add27~37\);

-- Location: LCCOMB_X41_Y15_N10
\M1_unit|Add27~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~38_combout\ = (\M1_unit|Yx76284\(19) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Add27~37\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\M1_unit|Add27~37\ & VCC)))) # (!\M1_unit|Yx76284\(19) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Add27~37\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Add27~37\))))
-- \M1_unit|Add27~39\ = CARRY((\M1_unit|Yx76284\(19) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\M1_unit|Add27~37\)) # (!\M1_unit|Yx76284\(19) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\) # (!\M1_unit|Add27~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(19),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M1_unit|Add27~37\,
	combout => \M1_unit|Add27~38_combout\,
	cout => \M1_unit|Add27~39\);

-- Location: LCCOMB_X41_Y15_N18
\M1_unit|Add27~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~46_combout\ = (\M1_unit|Yx76284\(23) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Add27~45\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|Add27~45\ & VCC)))) # (!\M1_unit|Yx76284\(23) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Add27~45\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Add27~45\))))
-- \M1_unit|Add27~47\ = CARRY((\M1_unit|Yx76284\(23) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\M1_unit|Add27~45\)) # (!\M1_unit|Yx76284\(23) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\) # (!\M1_unit|Add27~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(23),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M1_unit|Add27~45\,
	combout => \M1_unit|Add27~46_combout\,
	cout => \M1_unit|Add27~47\);

-- Location: LCCOMB_X41_Y15_N20
\M1_unit|Add27~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~48_combout\ = ((\M1_unit|Yx76284\(24) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Add27~47\)))) # (GND)
-- \M1_unit|Add27~49\ = CARRY((\M1_unit|Yx76284\(24) & ((!\M1_unit|Add27~47\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\M1_unit|Yx76284\(24) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\M1_unit|Add27~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(24),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M1_unit|Add27~47\,
	combout => \M1_unit|Add27~48_combout\,
	cout => \M1_unit|Add27~49\);

-- Location: LCCOMB_X41_Y15_N22
\M1_unit|Add27~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~50_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Yx76284\(25) & (!\M1_unit|Add27~49\)) # (!\M1_unit|Yx76284\(25) & ((\M1_unit|Add27~49\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((\M1_unit|Yx76284\(25) & (\M1_unit|Add27~49\ & VCC)) # (!\M1_unit|Yx76284\(25) & (!\M1_unit|Add27~49\))))
-- \M1_unit|Add27~51\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\M1_unit|Add27~49\) # (!\M1_unit|Yx76284\(25)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Yx76284\(25) & !\M1_unit|Add27~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \M1_unit|Yx76284\(25),
	datad => VCC,
	cin => \M1_unit|Add27~49\,
	combout => \M1_unit|Add27~50_combout\,
	cout => \M1_unit|Add27~51\);

-- Location: LCCOMB_X40_Y15_N22
\M1_unit|Add23~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~54_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (\M1_unit|Add23~53\ & VCC)) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add23~53\)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add23~53\)) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((\M1_unit|Add23~53\) # (GND)))))
-- \M1_unit|Add23~55\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & !\M1_unit|Add23~53\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\M1_unit|Add23~53\) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult3|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~53\,
	combout => \M1_unit|Add23~54_combout\,
	cout => \M1_unit|Add23~55\);

-- Location: LCCOMB_X40_Y15_N24
\M1_unit|Add23~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~56_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Mult3|auto_generated|op_1~20_combout\ $ (!\M1_unit|Add23~55\)))) # (GND)
-- \M1_unit|Add23~57\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult3|auto_generated|op_1~20_combout\) # (!\M1_unit|Add23~55\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\M1_unit|Mult3|auto_generated|op_1~20_combout\ & !\M1_unit|Add23~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult3|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~55\,
	combout => \M1_unit|Add23~56_combout\,
	cout => \M1_unit|Add23~57\);

-- Location: LCCOMB_X40_Y18_N26
\M1_unit|Add22~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~58_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (\M1_unit|Add22~57\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add22~57\)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add22~57\)) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add22~57\) # (GND)))))
-- \M1_unit|Add22~59\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & !\M1_unit|Add22~57\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\M1_unit|Add22~57\) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~57\,
	combout => \M1_unit|Add22~58_combout\,
	cout => \M1_unit|Add22~59\);

-- Location: LCCOMB_X40_Y20_N28
\M1_unit|Mult1|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~24_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\M1_unit|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~25\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\M1_unit|Mult1|auto_generated|op_1~23\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\M1_unit|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~23\,
	combout => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~25\);

-- Location: DSPOUT_X39_Y16_N2
\M1_unit|Mult2|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y14_N2
\M1_unit|Mult2|auto_generated|mac_out6\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y16_N2
\M1_unit|Mult2|auto_generated|op_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~0_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~dataout\ & (\M1_unit|Mult2|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\M1_unit|Mult2|auto_generated|mac_out4~dataout\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out6~dataout\ & VCC))
-- \M1_unit|Mult2|auto_generated|op_3~1\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~dataout\ & \M1_unit|Mult2|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~dataout\,
	datab => \M1_unit|Mult2|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \M1_unit|Mult2|auto_generated|op_3~0_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~1\);

-- Location: LCCOMB_X38_Y16_N6
\M1_unit|Mult2|auto_generated|op_3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~4_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT2\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (!\M1_unit|Mult2|auto_generated|op_3~3\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_3~5\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT2\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\) # (!\M1_unit|Mult2|auto_generated|op_3~3\))) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT2\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ & !\M1_unit|Mult2|auto_generated|op_3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT2\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~3\,
	combout => \M1_unit|Mult2|auto_generated|op_3~4_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~5\);

-- Location: DSPOUT_X39_Y15_N2
\M1_unit|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y16_N8
\M1_unit|Mult2|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~4_combout\ = ((\M1_unit|Mult2|auto_generated|op_3~4_combout\ $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (!\M1_unit|Mult2|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~5\ = CARRY((\M1_unit|Mult2|auto_generated|op_3~4_combout\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\) # (!\M1_unit|Mult2|auto_generated|op_1~3\))) # (!\M1_unit|Mult2|auto_generated|op_3~4_combout\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ & !\M1_unit|Mult2|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_3~4_combout\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~3\,
	combout => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~5\);

-- Location: LCCOMB_X37_Y16_N10
\M1_unit|Mult2|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~6_combout\ = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Mult2|auto_generated|op_3~6_combout\ & (\M1_unit|Mult2|auto_generated|op_1~5\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_3~6_combout\ & 
-- (!\M1_unit|Mult2|auto_generated|op_1~5\)))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Mult2|auto_generated|op_3~6_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~5\)) # (!\M1_unit|Mult2|auto_generated|op_3~6_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~7\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Mult2|auto_generated|op_3~6_combout\ & !\M1_unit|Mult2|auto_generated|op_1~5\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~5\) # (!\M1_unit|Mult2|auto_generated|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datab => \M1_unit|Mult2|auto_generated|op_3~6_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~5\,
	combout => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~7\);

-- Location: LCCOMB_X38_Y15_N2
\M1_unit|Add29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~2_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(1) & ((\M1_unit|Yx76284\(1) & (!\M1_unit|Add29~1\)) # (!\M1_unit|Yx76284\(1) & ((\M1_unit|Add29~1\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & ((\M1_unit|Yx76284\(1) & 
-- (\M1_unit|Add29~1\ & VCC)) # (!\M1_unit|Yx76284\(1) & (!\M1_unit|Add29~1\))))
-- \M1_unit|Add29~3\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(1) & ((!\M1_unit|Add29~1\) # (!\M1_unit|Yx76284\(1)))) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & (!\M1_unit|Yx76284\(1) & !\M1_unit|Add29~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(1),
	datab => \M1_unit|Yx76284\(1),
	datad => VCC,
	cin => \M1_unit|Add29~1\,
	combout => \M1_unit|Add29~2_combout\,
	cout => \M1_unit|Add29~3\);

-- Location: LCCOMB_X38_Y15_N6
\M1_unit|Add29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~6_combout\ = (\M1_unit|Yx76284\(3) & ((\M1_unit|Mult2|auto_generated|w493w\(3) & (!\M1_unit|Add29~5\)) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & (\M1_unit|Add29~5\ & VCC)))) # (!\M1_unit|Yx76284\(3) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(3) & ((\M1_unit|Add29~5\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & (!\M1_unit|Add29~5\))))
-- \M1_unit|Add29~7\ = CARRY((\M1_unit|Yx76284\(3) & (\M1_unit|Mult2|auto_generated|w493w\(3) & !\M1_unit|Add29~5\)) # (!\M1_unit|Yx76284\(3) & ((\M1_unit|Mult2|auto_generated|w493w\(3)) # (!\M1_unit|Add29~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(3),
	datab => \M1_unit|Mult2|auto_generated|w493w\(3),
	datad => VCC,
	cin => \M1_unit|Add29~5\,
	combout => \M1_unit|Add29~6_combout\,
	cout => \M1_unit|Add29~7\);

-- Location: LCCOMB_X38_Y15_N12
\M1_unit|Add29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~12_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(6) $ (\M1_unit|Yx76284\(6) $ (\M1_unit|Add29~11\)))) # (GND)
-- \M1_unit|Add29~13\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(6) & (\M1_unit|Yx76284\(6) & !\M1_unit|Add29~11\)) # (!\M1_unit|Mult2|auto_generated|w493w\(6) & ((\M1_unit|Yx76284\(6)) # (!\M1_unit|Add29~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(6),
	datab => \M1_unit|Yx76284\(6),
	datad => VCC,
	cin => \M1_unit|Add29~11\,
	combout => \M1_unit|Add29~12_combout\,
	cout => \M1_unit|Add29~13\);

-- Location: LCCOMB_X38_Y15_N16
\M1_unit|Add29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~16_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(8) $ (\M1_unit|Yx76284\(8) $ (\M1_unit|Add29~15\)))) # (GND)
-- \M1_unit|Add29~17\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(8) & (\M1_unit|Yx76284\(8) & !\M1_unit|Add29~15\)) # (!\M1_unit|Mult2|auto_generated|w493w\(8) & ((\M1_unit|Yx76284\(8)) # (!\M1_unit|Add29~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(8),
	datab => \M1_unit|Yx76284\(8),
	datad => VCC,
	cin => \M1_unit|Add29~15\,
	combout => \M1_unit|Add29~16_combout\,
	cout => \M1_unit|Add29~17\);

-- Location: LCCOMB_X38_Y14_N2
\M1_unit|Add29~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~34_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(17) & ((\M1_unit|Yx76284\(17) & (!\M1_unit|Add29~33\)) # (!\M1_unit|Yx76284\(17) & ((\M1_unit|Add29~33\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & ((\M1_unit|Yx76284\(17) 
-- & (\M1_unit|Add29~33\ & VCC)) # (!\M1_unit|Yx76284\(17) & (!\M1_unit|Add29~33\))))
-- \M1_unit|Add29~35\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(17) & ((!\M1_unit|Add29~33\) # (!\M1_unit|Yx76284\(17)))) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & (!\M1_unit|Yx76284\(17) & !\M1_unit|Add29~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(17),
	datab => \M1_unit|Yx76284\(17),
	datad => VCC,
	cin => \M1_unit|Add29~33\,
	combout => \M1_unit|Add29~34_combout\,
	cout => \M1_unit|Add29~35\);

-- Location: LCCOMB_X38_Y14_N4
\M1_unit|Add29~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~36_combout\ = ((\M1_unit|Yx76284\(18) $ (\M1_unit|Mult2|auto_generated|op_1~0_combout\ $ (\M1_unit|Add29~35\)))) # (GND)
-- \M1_unit|Add29~37\ = CARRY((\M1_unit|Yx76284\(18) & ((!\M1_unit|Add29~35\) # (!\M1_unit|Mult2|auto_generated|op_1~0_combout\))) # (!\M1_unit|Yx76284\(18) & (!\M1_unit|Mult2|auto_generated|op_1~0_combout\ & !\M1_unit|Add29~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(18),
	datab => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add29~35\,
	combout => \M1_unit|Add29~36_combout\,
	cout => \M1_unit|Add29~37\);

-- Location: LCCOMB_X38_Y14_N6
\M1_unit|Add29~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~38_combout\ = (\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|Yx76284\(19) & (!\M1_unit|Add29~37\)) # (!\M1_unit|Yx76284\(19) & ((\M1_unit|Add29~37\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & 
-- ((\M1_unit|Yx76284\(19) & (\M1_unit|Add29~37\ & VCC)) # (!\M1_unit|Yx76284\(19) & (!\M1_unit|Add29~37\))))
-- \M1_unit|Add29~39\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add29~37\) # (!\M1_unit|Yx76284\(19)))) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Yx76284\(19) & !\M1_unit|Add29~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Yx76284\(19),
	datad => VCC,
	cin => \M1_unit|Add29~37\,
	combout => \M1_unit|Add29~38_combout\,
	cout => \M1_unit|Add29~39\);

-- Location: LCCOMB_X38_Y14_N16
\M1_unit|Add29~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~48_combout\ = ((\M1_unit|Yx76284\(24) $ (\M1_unit|Mult2|auto_generated|op_1~12_combout\ $ (\M1_unit|Add29~47\)))) # (GND)
-- \M1_unit|Add29~49\ = CARRY((\M1_unit|Yx76284\(24) & ((!\M1_unit|Add29~47\) # (!\M1_unit|Mult2|auto_generated|op_1~12_combout\))) # (!\M1_unit|Yx76284\(24) & (!\M1_unit|Mult2|auto_generated|op_1~12_combout\ & !\M1_unit|Add29~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(24),
	datab => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add29~47\,
	combout => \M1_unit|Add29~48_combout\,
	cout => \M1_unit|Add29~49\);

-- Location: LCCOMB_X37_Y14_N16
\M1_unit|GBufferOdd[24]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~56_combout\ = ((\M1_unit|Add29~48_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~12_combout\ $ (\M1_unit|GBufferOdd[24]~55_cout\)))) # (GND)
-- \M1_unit|GBufferOdd[24]~57\ = CARRY((\M1_unit|Add29~48_combout\ & ((!\M1_unit|GBufferOdd[24]~55_cout\) # (!\M1_unit|Mult3|auto_generated|op_1~12_combout\))) # (!\M1_unit|Add29~48_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~12_combout\ & 
-- !\M1_unit|GBufferOdd[24]~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~48_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~55_cout\,
	combout => \M1_unit|GBufferOdd[24]~56_combout\,
	cout => \M1_unit|GBufferOdd[24]~57\);

-- Location: LCCOMB_X38_Y16_N16
\M1_unit|Mult2|auto_generated|op_3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~14_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\ & (\M1_unit|Mult2|auto_generated|op_3~13\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\ 
-- & (!\M1_unit|Mult2|auto_generated|op_3~13\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\ & (!\M1_unit|Mult2|auto_generated|op_3~13\)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\ & 
-- ((\M1_unit|Mult2|auto_generated|op_3~13\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_3~15\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\ & !\M1_unit|Mult2|auto_generated|op_3~13\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_3~13\) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datab => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~13\,
	combout => \M1_unit|Mult2|auto_generated|op_3~14_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~15\);

-- Location: LCCOMB_X37_Y14_N18
\M1_unit|GBufferOdd[25]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[25]~58_combout\ = (\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|Add29~50_combout\ & (!\M1_unit|GBufferOdd[24]~57\)) # (!\M1_unit|Add29~50_combout\ & ((\M1_unit|GBufferOdd[24]~57\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|Add29~50_combout\ & (\M1_unit|GBufferOdd[24]~57\ & VCC)) # (!\M1_unit|Add29~50_combout\ & (!\M1_unit|GBufferOdd[24]~57\))))
-- \M1_unit|GBufferOdd[25]~59\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((!\M1_unit|GBufferOdd[24]~57\) # (!\M1_unit|Add29~50_combout\))) # (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & (!\M1_unit|Add29~50_combout\ & 
-- !\M1_unit|GBufferOdd[24]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add29~50_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~57\,
	combout => \M1_unit|GBufferOdd[25]~58_combout\,
	cout => \M1_unit|GBufferOdd[25]~59\);

-- Location: LCCOMB_X38_Y16_N18
\M1_unit|Mult2|auto_generated|op_3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~16_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT8\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ $ (!\M1_unit|Mult2|auto_generated|op_3~15\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_3~17\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT8\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\) # (!\M1_unit|Mult2|auto_generated|op_3~15\))) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT8\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ & !\M1_unit|Mult2|auto_generated|op_3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT8\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~15\,
	combout => \M1_unit|Mult2|auto_generated|op_3~16_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~17\);

-- Location: LCCOMB_X38_Y14_N22
\M1_unit|Add29~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~54_combout\ = (\M1_unit|Yx76284\(31) & ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add29~53\)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (\M1_unit|Add29~53\ & VCC)))) # (!\M1_unit|Yx76284\(31) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Add29~53\) # (GND))) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add29~53\))))
-- \M1_unit|Add29~55\ = CARRY((\M1_unit|Yx76284\(31) & (\M1_unit|Mult2|auto_generated|op_1~18_combout\ & !\M1_unit|Add29~53\)) # (!\M1_unit|Yx76284\(31) & ((\M1_unit|Mult2|auto_generated|op_1~18_combout\) # (!\M1_unit|Add29~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(31),
	datab => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add29~53\,
	combout => \M1_unit|Add29~54_combout\,
	cout => \M1_unit|Add29~55\);

-- Location: LCCOMB_X37_Y14_N22
\M1_unit|GBufferOdd[27]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[27]~62_combout\ = (\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((\M1_unit|Add29~54_combout\ & (!\M1_unit|GBufferOdd[26]~61\)) # (!\M1_unit|Add29~54_combout\ & ((\M1_unit|GBufferOdd[26]~61\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((\M1_unit|Add29~54_combout\ & (\M1_unit|GBufferOdd[26]~61\ & VCC)) # (!\M1_unit|Add29~54_combout\ & (!\M1_unit|GBufferOdd[26]~61\))))
-- \M1_unit|GBufferOdd[27]~63\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((!\M1_unit|GBufferOdd[26]~61\) # (!\M1_unit|Add29~54_combout\))) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add29~54_combout\ & 
-- !\M1_unit|GBufferOdd[26]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add29~54_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[26]~61\,
	combout => \M1_unit|GBufferOdd[27]~62_combout\,
	cout => \M1_unit|GBufferOdd[27]~63\);

-- Location: LCCOMB_X38_Y14_N24
\M1_unit|Add29~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~56_combout\ = ((\M1_unit|Yx76284\(31) $ (\M1_unit|Mult2|auto_generated|op_1~20_combout\ $ (\M1_unit|Add29~55\)))) # (GND)
-- \M1_unit|Add29~57\ = CARRY((\M1_unit|Yx76284\(31) & ((!\M1_unit|Add29~55\) # (!\M1_unit|Mult2|auto_generated|op_1~20_combout\))) # (!\M1_unit|Yx76284\(31) & (!\M1_unit|Mult2|auto_generated|op_1~20_combout\ & !\M1_unit|Add29~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(31),
	datab => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add29~55\,
	combout => \M1_unit|Add29~56_combout\,
	cout => \M1_unit|Add29~57\);

-- Location: LCCOMB_X37_Y14_N24
\M1_unit|GBufferOdd[28]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[28]~64_combout\ = ((\M1_unit|Add29~56_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~20_combout\ $ (\M1_unit|GBufferOdd[27]~63\)))) # (GND)
-- \M1_unit|GBufferOdd[28]~65\ = CARRY((\M1_unit|Add29~56_combout\ & ((!\M1_unit|GBufferOdd[27]~63\) # (!\M1_unit|Mult3|auto_generated|op_1~20_combout\))) # (!\M1_unit|Add29~56_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~20_combout\ & 
-- !\M1_unit|GBufferOdd[27]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~56_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[27]~63\,
	combout => \M1_unit|GBufferOdd[28]~64_combout\,
	cout => \M1_unit|GBufferOdd[28]~65\);

-- Location: LCCOMB_X38_Y14_N26
\M1_unit|Add29~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~58_combout\ = (\M1_unit|Yx76284\(31) & ((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Add29~57\)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (\M1_unit|Add29~57\ & VCC)))) # (!\M1_unit|Yx76284\(31) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Add29~57\) # (GND))) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Add29~57\))))
-- \M1_unit|Add29~59\ = CARRY((\M1_unit|Yx76284\(31) & (\M1_unit|Mult2|auto_generated|op_1~22_combout\ & !\M1_unit|Add29~57\)) # (!\M1_unit|Yx76284\(31) & ((\M1_unit|Mult2|auto_generated|op_1~22_combout\) # (!\M1_unit|Add29~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(31),
	datab => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add29~57\,
	combout => \M1_unit|Add29~58_combout\,
	cout => \M1_unit|Add29~59\);

-- Location: LCCOMB_X37_Y14_N26
\M1_unit|GBufferOdd[29]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[29]~66_combout\ = (\M1_unit|Add29~58_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|GBufferOdd[28]~65\)) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (\M1_unit|GBufferOdd[28]~65\ & VCC)))) # 
-- (!\M1_unit|Add29~58_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & ((\M1_unit|GBufferOdd[28]~65\) # (GND))) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|GBufferOdd[28]~65\))))
-- \M1_unit|GBufferOdd[29]~67\ = CARRY((\M1_unit|Add29~58_combout\ & (\M1_unit|Mult3|auto_generated|op_1~22_combout\ & !\M1_unit|GBufferOdd[28]~65\)) # (!\M1_unit|Add29~58_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\) # 
-- (!\M1_unit|GBufferOdd[28]~65\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~58_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[28]~65\,
	combout => \M1_unit|GBufferOdd[29]~66_combout\,
	cout => \M1_unit|GBufferOdd[29]~67\);

-- Location: LCCOMB_X38_Y16_N26
\M1_unit|Mult2|auto_generated|op_3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~24_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT12\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ $ (!\M1_unit|Mult2|auto_generated|op_3~23\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_3~25\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT12\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\) # (!\M1_unit|Mult2|auto_generated|op_3~23\))) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT12\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ & !\M1_unit|Mult2|auto_generated|op_3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT12\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~23\,
	combout => \M1_unit|Mult2|auto_generated|op_3~24_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~25\);

-- Location: LCCOMB_X38_Y14_N28
\M1_unit|Add29~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~60_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~24_combout\ $ (\M1_unit|Yx76284\(31) $ (\M1_unit|Add29~59\)))) # (GND)
-- \M1_unit|Add29~61\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~24_combout\ & (\M1_unit|Yx76284\(31) & !\M1_unit|Add29~59\)) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout\ & ((\M1_unit|Yx76284\(31)) # (!\M1_unit|Add29~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Yx76284\(31),
	datad => VCC,
	cin => \M1_unit|Add29~59\,
	combout => \M1_unit|Add29~60_combout\,
	cout => \M1_unit|Add29~61\);

-- Location: LCCOMB_X37_Y14_N28
\M1_unit|GBufferOdd[30]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[30]~68_combout\ = ((\M1_unit|Add29~60_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~24_combout\ $ (\M1_unit|GBufferOdd[29]~67\)))) # (GND)
-- \M1_unit|GBufferOdd[30]~69\ = CARRY((\M1_unit|Add29~60_combout\ & ((!\M1_unit|GBufferOdd[29]~67\) # (!\M1_unit|Mult3|auto_generated|op_1~24_combout\))) # (!\M1_unit|Add29~60_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~24_combout\ & 
-- !\M1_unit|GBufferOdd[29]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~60_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[29]~67\,
	combout => \M1_unit|GBufferOdd[30]~68_combout\,
	cout => \M1_unit|GBufferOdd[30]~69\);

-- Location: LCCOMB_X38_Y14_N30
\M1_unit|Add29~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~62_combout\ = \M1_unit|Mult2|auto_generated|op_1~26_combout\ $ (\M1_unit|Add29~61\ $ (!\M1_unit|Yx76284\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult2|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Yx76284\(31),
	cin => \M1_unit|Add29~61\,
	combout => \M1_unit|Add29~62_combout\);

-- Location: LCCOMB_X37_Y14_N30
\M1_unit|GBufferOdd[31]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[31]~70_combout\ = \M1_unit|Add29~62_combout\ $ (\M1_unit|GBufferOdd[30]~69\ $ (!\M1_unit|Mult3|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add29~62_combout\,
	datad => \M1_unit|Mult3|auto_generated|op_1~26_combout\,
	cin => \M1_unit|GBufferOdd[30]~69\,
	combout => \M1_unit|GBufferOdd[31]~70_combout\);

-- Location: LCCOMB_X37_Y19_N2
\M1_unit|Add25~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~26_combout\ = (\M1_unit|VPrimeOdd\(20) & (\M1_unit|Add25~25\ & VCC)) # (!\M1_unit|VPrimeOdd\(20) & (!\M1_unit|Add25~25\))
-- \M1_unit|Add25~27\ = CARRY((!\M1_unit|VPrimeOdd\(20) & !\M1_unit|Add25~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(20),
	datad => VCC,
	cin => \M1_unit|Add25~25\,
	combout => \M1_unit|Add25~26_combout\,
	cout => \M1_unit|Add25~27\);

-- Location: LCCOMB_X37_Y19_N4
\M1_unit|Add25~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~28_combout\ = (\M1_unit|VPrimeOdd\(21) & ((GND) # (!\M1_unit|Add25~27\))) # (!\M1_unit|VPrimeOdd\(21) & (\M1_unit|Add25~27\ $ (GND)))
-- \M1_unit|Add25~29\ = CARRY((\M1_unit|VPrimeOdd\(21)) # (!\M1_unit|Add25~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(21),
	datad => VCC,
	cin => \M1_unit|Add25~27\,
	combout => \M1_unit|Add25~28_combout\,
	cout => \M1_unit|Add25~29\);

-- Location: LCCOMB_X37_Y19_N6
\M1_unit|Add25~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~30_combout\ = (\M1_unit|VPrimeOdd\(22) & (\M1_unit|Add25~29\ & VCC)) # (!\M1_unit|VPrimeOdd\(22) & (!\M1_unit|Add25~29\))
-- \M1_unit|Add25~31\ = CARRY((!\M1_unit|VPrimeOdd\(22) & !\M1_unit|Add25~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(22),
	datad => VCC,
	cin => \M1_unit|Add25~29\,
	combout => \M1_unit|Add25~30_combout\,
	cout => \M1_unit|Add25~31\);

-- Location: LCFF_X32_Y18_N17
\M1_unit|VPrimeOdd[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[23]~feeder_combout\,
	sdata => \M1_unit|Add14~64_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(23));

-- Location: LCCOMB_X37_Y19_N8
\M1_unit|Add25~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~32_combout\ = (\M1_unit|VPrimeOdd\(23) & ((GND) # (!\M1_unit|Add25~31\))) # (!\M1_unit|VPrimeOdd\(23) & (\M1_unit|Add25~31\ $ (GND)))
-- \M1_unit|Add25~33\ = CARRY((\M1_unit|VPrimeOdd\(23)) # (!\M1_unit|Add25~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(23),
	datad => VCC,
	cin => \M1_unit|Add25~31\,
	combout => \M1_unit|Add25~32_combout\,
	cout => \M1_unit|Add25~33\);

-- Location: LCCOMB_X37_Y19_N10
\M1_unit|Add25~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~34_combout\ = (\M1_unit|VPrimeOdd\(24) & (\M1_unit|Add25~33\ & VCC)) # (!\M1_unit|VPrimeOdd\(24) & (!\M1_unit|Add25~33\))
-- \M1_unit|Add25~35\ = CARRY((!\M1_unit|VPrimeOdd\(24) & !\M1_unit|Add25~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(24),
	datad => VCC,
	cin => \M1_unit|Add25~33\,
	combout => \M1_unit|Add25~34_combout\,
	cout => \M1_unit|Add25~35\);

-- Location: LCCOMB_X37_Y19_N12
\M1_unit|Add25~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~36_combout\ = (\M1_unit|VPrimeOdd\(25) & ((GND) # (!\M1_unit|Add25~35\))) # (!\M1_unit|VPrimeOdd\(25) & (\M1_unit|Add25~35\ $ (GND)))
-- \M1_unit|Add25~37\ = CARRY((\M1_unit|VPrimeOdd\(25)) # (!\M1_unit|Add25~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(25),
	datad => VCC,
	cin => \M1_unit|Add25~35\,
	combout => \M1_unit|Add25~36_combout\,
	cout => \M1_unit|Add25~37\);

-- Location: LCCOMB_X37_Y19_N14
\M1_unit|Add25~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~38_combout\ = (\M1_unit|VPrimeOdd\(26) & (\M1_unit|Add25~37\ & VCC)) # (!\M1_unit|VPrimeOdd\(26) & (!\M1_unit|Add25~37\))
-- \M1_unit|Add25~39\ = CARRY((!\M1_unit|VPrimeOdd\(26) & !\M1_unit|Add25~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(26),
	datad => VCC,
	cin => \M1_unit|Add25~37\,
	combout => \M1_unit|Add25~38_combout\,
	cout => \M1_unit|Add25~39\);

-- Location: LCFF_X31_Y20_N31
\M1_unit|UReg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector87~0_combout\,
	sdata => \M1_unit|UOddBuf\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][0]~regout\);

-- Location: LCFF_X31_Y20_N13
\M1_unit|UReg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector82~0_combout\,
	sdata => \M1_unit|UOddBuf\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][5]~regout\);

-- Location: LCFF_X31_Y20_N3
\M1_unit|UReg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector81~0_combout\,
	sdata => \M1_unit|UOddBuf\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][6]~regout\);

-- Location: LCFF_X43_Y18_N25
\M1_unit|UPrimeOdd[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[12]~feeder_combout\,
	sdata => \M1_unit|Add12~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(12));

-- Location: LCFF_X43_Y18_N1
\M1_unit|UPrimeOdd[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[8]~feeder_combout\,
	sdata => \M1_unit|Add12~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(8));

-- Location: LCCOMB_X43_Y20_N20
\M1_unit|Add26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~12_combout\ = (\M1_unit|UPrimeOdd\(13) & ((GND) # (!\M1_unit|Add26~11\))) # (!\M1_unit|UPrimeOdd\(13) & (\M1_unit|Add26~11\ $ (GND)))
-- \M1_unit|Add26~13\ = CARRY((\M1_unit|UPrimeOdd\(13)) # (!\M1_unit|Add26~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(13),
	datad => VCC,
	cin => \M1_unit|Add26~11\,
	combout => \M1_unit|Add26~12_combout\,
	cout => \M1_unit|Add26~13\);

-- Location: LCCOMB_X43_Y19_N4
\M1_unit|Add26~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~28_combout\ = (\M1_unit|UPrimeOdd\(21) & ((GND) # (!\M1_unit|Add26~27\))) # (!\M1_unit|UPrimeOdd\(21) & (\M1_unit|Add26~27\ $ (GND)))
-- \M1_unit|Add26~29\ = CARRY((\M1_unit|UPrimeOdd\(21)) # (!\M1_unit|Add26~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(21),
	datad => VCC,
	cin => \M1_unit|Add26~27\,
	combout => \M1_unit|Add26~28_combout\,
	cout => \M1_unit|Add26~29\);

-- Location: LCCOMB_X43_Y19_N8
\M1_unit|Add26~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~32_combout\ = (\M1_unit|UPrimeOdd\(23) & ((GND) # (!\M1_unit|Add26~31\))) # (!\M1_unit|UPrimeOdd\(23) & (\M1_unit|Add26~31\ $ (GND)))
-- \M1_unit|Add26~33\ = CARRY((\M1_unit|UPrimeOdd\(23)) # (!\M1_unit|Add26~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(23),
	datad => VCC,
	cin => \M1_unit|Add26~31\,
	combout => \M1_unit|Add26~32_combout\,
	cout => \M1_unit|Add26~33\);

-- Location: LCCOMB_X43_Y19_N10
\M1_unit|Add26~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~34_combout\ = (\M1_unit|UPrimeOdd\(24) & (\M1_unit|Add26~33\ & VCC)) # (!\M1_unit|UPrimeOdd\(24) & (!\M1_unit|Add26~33\))
-- \M1_unit|Add26~35\ = CARRY((!\M1_unit|UPrimeOdd\(24) & !\M1_unit|Add26~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(24),
	datad => VCC,
	cin => \M1_unit|Add26~33\,
	combout => \M1_unit|Add26~34_combout\,
	cout => \M1_unit|Add26~35\);

-- Location: LCCOMB_X43_Y19_N14
\M1_unit|Add26~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~38_combout\ = (\M1_unit|UPrimeOdd\(26) & (\M1_unit|Add26~37\ & VCC)) # (!\M1_unit|UPrimeOdd\(26) & (!\M1_unit|Add26~37\))
-- \M1_unit|Add26~39\ = CARRY((!\M1_unit|UPrimeOdd\(26) & !\M1_unit|Add26~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(26),
	datad => VCC,
	cin => \M1_unit|Add26~37\,
	combout => \M1_unit|Add26~38_combout\,
	cout => \M1_unit|Add26~39\);

-- Location: LCCOMB_X43_Y19_N16
\M1_unit|Add26~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~40_combout\ = (\M1_unit|UPrimeOdd\(27) & ((GND) # (!\M1_unit|Add26~39\))) # (!\M1_unit|UPrimeOdd\(27) & (\M1_unit|Add26~39\ $ (GND)))
-- \M1_unit|Add26~41\ = CARRY((\M1_unit|UPrimeOdd\(27)) # (!\M1_unit|Add26~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(27),
	datad => VCC,
	cin => \M1_unit|Add26~39\,
	combout => \M1_unit|Add26~40_combout\,
	cout => \M1_unit|Add26~41\);

-- Location: LCFF_X34_Y18_N19
\M1_unit|UPrimeOdd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[1]~feeder_combout\,
	sdata => \M1_unit|Add12~90_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(1));

-- Location: LCFF_X31_Y19_N21
\M1_unit|VReg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector150~0_combout\,
	sdata => \M1_unit|VOddBuf\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][3]~regout\);

-- Location: LCCOMB_X36_Y15_N2
\M1_unit|Add17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~2_combout\ = (\M1_unit|VPrimeOdd\(1) & ((\M1_unit|Mult2|auto_generated|w493w\(1) & (!\M1_unit|Add17~1\)) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & (\M1_unit|Add17~1\ & VCC)))) # (!\M1_unit|VPrimeOdd\(1) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(1) & ((\M1_unit|Add17~1\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & (!\M1_unit|Add17~1\))))
-- \M1_unit|Add17~3\ = CARRY((\M1_unit|VPrimeOdd\(1) & (\M1_unit|Mult2|auto_generated|w493w\(1) & !\M1_unit|Add17~1\)) # (!\M1_unit|VPrimeOdd\(1) & ((\M1_unit|Mult2|auto_generated|w493w\(1)) # (!\M1_unit|Add17~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(1),
	datab => \M1_unit|Mult2|auto_generated|w493w\(1),
	datad => VCC,
	cin => \M1_unit|Add17~1\,
	combout => \M1_unit|Add17~2_combout\,
	cout => \M1_unit|Add17~3\);

-- Location: LCCOMB_X36_Y15_N4
\M1_unit|Add17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~4_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(2) $ (\M1_unit|VPrimeOdd\(2) $ (\M1_unit|Add17~3\)))) # (GND)
-- \M1_unit|Add17~5\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(2) & (\M1_unit|VPrimeOdd\(2) & !\M1_unit|Add17~3\)) # (!\M1_unit|Mult2|auto_generated|w493w\(2) & ((\M1_unit|VPrimeOdd\(2)) # (!\M1_unit|Add17~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(2),
	datab => \M1_unit|VPrimeOdd\(2),
	datad => VCC,
	cin => \M1_unit|Add17~3\,
	combout => \M1_unit|Add17~4_combout\,
	cout => \M1_unit|Add17~5\);

-- Location: LCCOMB_X36_Y15_N20
\M1_unit|Add17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~20_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(10) $ (\M1_unit|VPrimeOdd\(10) $ (\M1_unit|Add17~19\)))) # (GND)
-- \M1_unit|Add17~21\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(10) & (\M1_unit|VPrimeOdd\(10) & !\M1_unit|Add17~19\)) # (!\M1_unit|Mult2|auto_generated|w493w\(10) & ((\M1_unit|VPrimeOdd\(10)) # (!\M1_unit|Add17~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(10),
	datab => \M1_unit|VPrimeOdd\(10),
	datad => VCC,
	cin => \M1_unit|Add17~19\,
	combout => \M1_unit|Add17~20_combout\,
	cout => \M1_unit|Add17~21\);

-- Location: LCCOMB_X36_Y15_N30
\M1_unit|Add17~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~30_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(15) & ((\M1_unit|VPrimeOdd\(15) & (!\M1_unit|Add17~29\)) # (!\M1_unit|VPrimeOdd\(15) & ((\M1_unit|Add17~29\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(15) & 
-- ((\M1_unit|VPrimeOdd\(15) & (\M1_unit|Add17~29\ & VCC)) # (!\M1_unit|VPrimeOdd\(15) & (!\M1_unit|Add17~29\))))
-- \M1_unit|Add17~31\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(15) & ((!\M1_unit|Add17~29\) # (!\M1_unit|VPrimeOdd\(15)))) # (!\M1_unit|Mult2|auto_generated|w493w\(15) & (!\M1_unit|VPrimeOdd\(15) & !\M1_unit|Add17~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(15),
	datab => \M1_unit|VPrimeOdd\(15),
	datad => VCC,
	cin => \M1_unit|Add17~29\,
	combout => \M1_unit|Add17~30_combout\,
	cout => \M1_unit|Add17~31\);

-- Location: LCCOMB_X36_Y14_N2
\M1_unit|Add17~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~34_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(17) & ((\M1_unit|VPrimeOdd\(17) & (!\M1_unit|Add17~33\)) # (!\M1_unit|VPrimeOdd\(17) & ((\M1_unit|Add17~33\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & 
-- ((\M1_unit|VPrimeOdd\(17) & (\M1_unit|Add17~33\ & VCC)) # (!\M1_unit|VPrimeOdd\(17) & (!\M1_unit|Add17~33\))))
-- \M1_unit|Add17~35\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(17) & ((!\M1_unit|Add17~33\) # (!\M1_unit|VPrimeOdd\(17)))) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & (!\M1_unit|VPrimeOdd\(17) & !\M1_unit|Add17~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(17),
	datab => \M1_unit|VPrimeOdd\(17),
	datad => VCC,
	cin => \M1_unit|Add17~33\,
	combout => \M1_unit|Add17~34_combout\,
	cout => \M1_unit|Add17~35\);

-- Location: LCCOMB_X36_Y14_N4
\M1_unit|Add17~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~36_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~0_combout\ $ (\M1_unit|VPrimeOdd\(18) $ (\M1_unit|Add17~35\)))) # (GND)
-- \M1_unit|Add17~37\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~0_combout\ & (\M1_unit|VPrimeOdd\(18) & !\M1_unit|Add17~35\)) # (!\M1_unit|Mult2|auto_generated|op_1~0_combout\ & ((\M1_unit|VPrimeOdd\(18)) # (!\M1_unit|Add17~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	datab => \M1_unit|VPrimeOdd\(18),
	datad => VCC,
	cin => \M1_unit|Add17~35\,
	combout => \M1_unit|Add17~36_combout\,
	cout => \M1_unit|Add17~37\);

-- Location: LCCOMB_X35_Y15_N2
\M1_unit|VPrimeOdd[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[1]~34_combout\ = (\M1_unit|Add17~2_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(1) & (\M1_unit|VPrimeOdd[0]~33\ & VCC)) # (!\M1_unit|Mult3|auto_generated|w308w\(1) & (!\M1_unit|VPrimeOdd[0]~33\)))) # (!\M1_unit|Add17~2_combout\ & 
-- ((\M1_unit|Mult3|auto_generated|w308w\(1) & (!\M1_unit|VPrimeOdd[0]~33\)) # (!\M1_unit|Mult3|auto_generated|w308w\(1) & ((\M1_unit|VPrimeOdd[0]~33\) # (GND)))))
-- \M1_unit|VPrimeOdd[1]~35\ = CARRY((\M1_unit|Add17~2_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(1) & !\M1_unit|VPrimeOdd[0]~33\)) # (!\M1_unit|Add17~2_combout\ & ((!\M1_unit|VPrimeOdd[0]~33\) # (!\M1_unit|Mult3|auto_generated|w308w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~2_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(1),
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[0]~33\,
	combout => \M1_unit|VPrimeOdd[1]~34_combout\,
	cout => \M1_unit|VPrimeOdd[1]~35\);

-- Location: LCCOMB_X36_Y17_N12
\M1_unit|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~12_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(6) $ (\M1_unit|Mult3|auto_generated|w308w\(6) $ (\M1_unit|Add9~11\)))) # (GND)
-- \M1_unit|Add9~13\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(6) & ((!\M1_unit|Add9~11\) # (!\M1_unit|Mult3|auto_generated|w308w\(6)))) # (!\M1_unit|Mult2|auto_generated|w493w\(6) & (!\M1_unit|Mult3|auto_generated|w308w\(6) & !\M1_unit|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(6),
	datab => \M1_unit|Mult3|auto_generated|w308w\(6),
	datad => VCC,
	cin => \M1_unit|Add9~11\,
	combout => \M1_unit|Add9~12_combout\,
	cout => \M1_unit|Add9~13\);

-- Location: LCCOMB_X36_Y17_N16
\M1_unit|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~16_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(8) $ (\M1_unit|Mult2|auto_generated|w493w\(8) $ (\M1_unit|Add9~15\)))) # (GND)
-- \M1_unit|Add9~17\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(8) & (\M1_unit|Mult2|auto_generated|w493w\(8) & !\M1_unit|Add9~15\)) # (!\M1_unit|Mult3|auto_generated|w308w\(8) & ((\M1_unit|Mult2|auto_generated|w493w\(8)) # (!\M1_unit|Add9~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(8),
	datab => \M1_unit|Mult2|auto_generated|w493w\(8),
	datad => VCC,
	cin => \M1_unit|Add9~15\,
	combout => \M1_unit|Add9~16_combout\,
	cout => \M1_unit|Add9~17\);

-- Location: LCCOMB_X36_Y17_N22
\M1_unit|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~22_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(11) & ((\M1_unit|Mult3|auto_generated|w308w\(11) & (!\M1_unit|Add9~21\)) # (!\M1_unit|Mult3|auto_generated|w308w\(11) & (\M1_unit|Add9~21\ & VCC)))) # 
-- (!\M1_unit|Mult2|auto_generated|w493w\(11) & ((\M1_unit|Mult3|auto_generated|w308w\(11) & ((\M1_unit|Add9~21\) # (GND))) # (!\M1_unit|Mult3|auto_generated|w308w\(11) & (!\M1_unit|Add9~21\))))
-- \M1_unit|Add9~23\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(11) & (\M1_unit|Mult3|auto_generated|w308w\(11) & !\M1_unit|Add9~21\)) # (!\M1_unit|Mult2|auto_generated|w493w\(11) & ((\M1_unit|Mult3|auto_generated|w308w\(11)) # (!\M1_unit|Add9~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(11),
	datab => \M1_unit|Mult3|auto_generated|w308w\(11),
	datad => VCC,
	cin => \M1_unit|Add9~21\,
	combout => \M1_unit|Add9~22_combout\,
	cout => \M1_unit|Add9~23\);

-- Location: LCCOMB_X36_Y17_N26
\M1_unit|Add9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~26_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(13) & ((\M1_unit|Mult3|auto_generated|w308w\(13) & (!\M1_unit|Add9~25\)) # (!\M1_unit|Mult3|auto_generated|w308w\(13) & (\M1_unit|Add9~25\ & VCC)))) # 
-- (!\M1_unit|Mult2|auto_generated|w493w\(13) & ((\M1_unit|Mult3|auto_generated|w308w\(13) & ((\M1_unit|Add9~25\) # (GND))) # (!\M1_unit|Mult3|auto_generated|w308w\(13) & (!\M1_unit|Add9~25\))))
-- \M1_unit|Add9~27\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(13) & (\M1_unit|Mult3|auto_generated|w308w\(13) & !\M1_unit|Add9~25\)) # (!\M1_unit|Mult2|auto_generated|w493w\(13) & ((\M1_unit|Mult3|auto_generated|w308w\(13)) # (!\M1_unit|Add9~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(13),
	datab => \M1_unit|Mult3|auto_generated|w308w\(13),
	datad => VCC,
	cin => \M1_unit|Add9~25\,
	combout => \M1_unit|Add9~26_combout\,
	cout => \M1_unit|Add9~27\);

-- Location: LCCOMB_X36_Y16_N0
\M1_unit|Add9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~32_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(16) $ (\M1_unit|Mult3|auto_generated|w308w\(16) $ (\M1_unit|Add9~31\)))) # (GND)
-- \M1_unit|Add9~33\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(16) & ((!\M1_unit|Add9~31\) # (!\M1_unit|Mult3|auto_generated|w308w\(16)))) # (!\M1_unit|Mult2|auto_generated|w493w\(16) & (!\M1_unit|Mult3|auto_generated|w308w\(16) & !\M1_unit|Add9~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(16),
	datab => \M1_unit|Mult3|auto_generated|w308w\(16),
	datad => VCC,
	cin => \M1_unit|Add9~31\,
	combout => \M1_unit|Add9~32_combout\,
	cout => \M1_unit|Add9~33\);

-- Location: LCCOMB_X35_Y17_N26
\M1_unit|Add10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~18_combout\ = (\M1_unit|Add9~32_combout\ & (!\M1_unit|Add10~17\)) # (!\M1_unit|Add9~32_combout\ & ((\M1_unit|Add10~17\) # (GND)))
-- \M1_unit|Add10~19\ = CARRY((!\M1_unit|Add10~17\) # (!\M1_unit|Add9~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~32_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~17\,
	combout => \M1_unit|Add10~18_combout\,
	cout => \M1_unit|Add10~19\);

-- Location: LCCOMB_X38_Y18_N2
\M1_unit|Add13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~2_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(1) & ((\M1_unit|VPrimeOdd\(1) & (\M1_unit|Add13~1\ & VCC)) # (!\M1_unit|VPrimeOdd\(1) & (!\M1_unit|Add13~1\)))) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & ((\M1_unit|VPrimeOdd\(1) & 
-- (!\M1_unit|Add13~1\)) # (!\M1_unit|VPrimeOdd\(1) & ((\M1_unit|Add13~1\) # (GND)))))
-- \M1_unit|Add13~3\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(1) & (!\M1_unit|VPrimeOdd\(1) & !\M1_unit|Add13~1\)) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & ((!\M1_unit|Add13~1\) # (!\M1_unit|VPrimeOdd\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(1),
	datab => \M1_unit|VPrimeOdd\(1),
	datad => VCC,
	cin => \M1_unit|Add13~1\,
	combout => \M1_unit|Add13~2_combout\,
	cout => \M1_unit|Add13~3\);

-- Location: LCCOMB_X38_Y18_N4
\M1_unit|Add13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~4_combout\ = ((\M1_unit|VPrimeOdd\(2) $ (\M1_unit|Mult2|auto_generated|w493w\(2) $ (!\M1_unit|Add13~3\)))) # (GND)
-- \M1_unit|Add13~5\ = CARRY((\M1_unit|VPrimeOdd\(2) & ((\M1_unit|Mult2|auto_generated|w493w\(2)) # (!\M1_unit|Add13~3\))) # (!\M1_unit|VPrimeOdd\(2) & (\M1_unit|Mult2|auto_generated|w493w\(2) & !\M1_unit|Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(2),
	datab => \M1_unit|Mult2|auto_generated|w493w\(2),
	datad => VCC,
	cin => \M1_unit|Add13~3\,
	combout => \M1_unit|Add13~4_combout\,
	cout => \M1_unit|Add13~5\);

-- Location: LCCOMB_X38_Y18_N12
\M1_unit|Add13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~12_combout\ = ((\M1_unit|VPrimeOdd\(6) $ (\M1_unit|Mult2|auto_generated|w493w\(6) $ (!\M1_unit|Add13~11\)))) # (GND)
-- \M1_unit|Add13~13\ = CARRY((\M1_unit|VPrimeOdd\(6) & ((\M1_unit|Mult2|auto_generated|w493w\(6)) # (!\M1_unit|Add13~11\))) # (!\M1_unit|VPrimeOdd\(6) & (\M1_unit|Mult2|auto_generated|w493w\(6) & !\M1_unit|Add13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(6),
	datab => \M1_unit|Mult2|auto_generated|w493w\(6),
	datad => VCC,
	cin => \M1_unit|Add13~11\,
	combout => \M1_unit|Add13~12_combout\,
	cout => \M1_unit|Add13~13\);

-- Location: LCCOMB_X38_Y18_N16
\M1_unit|Add13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~16_combout\ = ((\M1_unit|VPrimeOdd\(8) $ (\M1_unit|Mult2|auto_generated|w493w\(8) $ (!\M1_unit|Add13~15\)))) # (GND)
-- \M1_unit|Add13~17\ = CARRY((\M1_unit|VPrimeOdd\(8) & ((\M1_unit|Mult2|auto_generated|w493w\(8)) # (!\M1_unit|Add13~15\))) # (!\M1_unit|VPrimeOdd\(8) & (\M1_unit|Mult2|auto_generated|w493w\(8) & !\M1_unit|Add13~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(8),
	datab => \M1_unit|Mult2|auto_generated|w493w\(8),
	datad => VCC,
	cin => \M1_unit|Add13~15\,
	combout => \M1_unit|Add13~16_combout\,
	cout => \M1_unit|Add13~17\);

-- Location: LCCOMB_X38_Y18_N20
\M1_unit|Add13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~20_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(10) $ (\M1_unit|VPrimeOdd\(10) $ (!\M1_unit|Add13~19\)))) # (GND)
-- \M1_unit|Add13~21\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(10) & ((\M1_unit|VPrimeOdd\(10)) # (!\M1_unit|Add13~19\))) # (!\M1_unit|Mult2|auto_generated|w493w\(10) & (\M1_unit|VPrimeOdd\(10) & !\M1_unit|Add13~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(10),
	datab => \M1_unit|VPrimeOdd\(10),
	datad => VCC,
	cin => \M1_unit|Add13~19\,
	combout => \M1_unit|Add13~20_combout\,
	cout => \M1_unit|Add13~21\);

-- Location: LCCOMB_X38_Y18_N26
\M1_unit|Add13~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~26_combout\ = (\M1_unit|VPrimeOdd\(13) & ((\M1_unit|Mult2|auto_generated|w493w\(13) & (\M1_unit|Add13~25\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w493w\(13) & (!\M1_unit|Add13~25\)))) # (!\M1_unit|VPrimeOdd\(13) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(13) & (!\M1_unit|Add13~25\)) # (!\M1_unit|Mult2|auto_generated|w493w\(13) & ((\M1_unit|Add13~25\) # (GND)))))
-- \M1_unit|Add13~27\ = CARRY((\M1_unit|VPrimeOdd\(13) & (!\M1_unit|Mult2|auto_generated|w493w\(13) & !\M1_unit|Add13~25\)) # (!\M1_unit|VPrimeOdd\(13) & ((!\M1_unit|Add13~25\) # (!\M1_unit|Mult2|auto_generated|w493w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(13),
	datab => \M1_unit|Mult2|auto_generated|w493w\(13),
	datad => VCC,
	cin => \M1_unit|Add13~25\,
	combout => \M1_unit|Add13~26_combout\,
	cout => \M1_unit|Add13~27\);

-- Location: LCCOMB_X38_Y17_N0
\M1_unit|Add13~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~32_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(16) $ (\M1_unit|VPrimeOdd\(16) $ (!\M1_unit|Add13~31\)))) # (GND)
-- \M1_unit|Add13~33\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(16) & ((\M1_unit|VPrimeOdd\(16)) # (!\M1_unit|Add13~31\))) # (!\M1_unit|Mult2|auto_generated|w493w\(16) & (\M1_unit|VPrimeOdd\(16) & !\M1_unit|Add13~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(16),
	datab => \M1_unit|VPrimeOdd\(16),
	datad => VCC,
	cin => \M1_unit|Add13~31\,
	combout => \M1_unit|Add13~32_combout\,
	cout => \M1_unit|Add13~33\);

-- Location: LCCOMB_X38_Y17_N2
\M1_unit|Add13~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~34_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(17) & ((\M1_unit|VPrimeOdd\(17) & (\M1_unit|Add13~33\ & VCC)) # (!\M1_unit|VPrimeOdd\(17) & (!\M1_unit|Add13~33\)))) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & 
-- ((\M1_unit|VPrimeOdd\(17) & (!\M1_unit|Add13~33\)) # (!\M1_unit|VPrimeOdd\(17) & ((\M1_unit|Add13~33\) # (GND)))))
-- \M1_unit|Add13~35\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(17) & (!\M1_unit|VPrimeOdd\(17) & !\M1_unit|Add13~33\)) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & ((!\M1_unit|Add13~33\) # (!\M1_unit|VPrimeOdd\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(17),
	datab => \M1_unit|VPrimeOdd\(17),
	datad => VCC,
	cin => \M1_unit|Add13~33\,
	combout => \M1_unit|Add13~34_combout\,
	cout => \M1_unit|Add13~35\);

-- Location: LCCOMB_X38_Y17_N4
\M1_unit|Add13~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~36_combout\ = ((\M1_unit|VPrimeOdd\(18) $ (\M1_unit|Mult2|auto_generated|op_1~0_combout\ $ (!\M1_unit|Add13~35\)))) # (GND)
-- \M1_unit|Add13~37\ = CARRY((\M1_unit|VPrimeOdd\(18) & ((\M1_unit|Mult2|auto_generated|op_1~0_combout\) # (!\M1_unit|Add13~35\))) # (!\M1_unit|VPrimeOdd\(18) & (\M1_unit|Mult2|auto_generated|op_1~0_combout\ & !\M1_unit|Add13~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(18),
	datab => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add13~35\,
	combout => \M1_unit|Add13~36_combout\,
	cout => \M1_unit|Add13~37\);

-- Location: LCCOMB_X37_Y18_N24
\M1_unit|Add14~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~24_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(12) $ (\M1_unit|Add13~24_combout\ $ (!\M1_unit|Add14~23\)))) # (GND)
-- \M1_unit|Add14~25\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(12) & ((\M1_unit|Add13~24_combout\) # (!\M1_unit|Add14~23\))) # (!\M1_unit|Mult3|auto_generated|w308w\(12) & (\M1_unit|Add13~24_combout\ & !\M1_unit|Add14~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(12),
	datab => \M1_unit|Add13~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~23\,
	combout => \M1_unit|Add14~24_combout\,
	cout => \M1_unit|Add14~25\);

-- Location: LCCOMB_X36_Y14_N6
\M1_unit|Add17~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~38_combout\ = (\M1_unit|VPrimeOdd\(19) & ((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Add17~37\)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (\M1_unit|Add17~37\ & VCC)))) # (!\M1_unit|VPrimeOdd\(19) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|Add17~37\) # (GND))) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Add17~37\))))
-- \M1_unit|Add17~39\ = CARRY((\M1_unit|VPrimeOdd\(19) & (\M1_unit|Mult2|auto_generated|op_1~2_combout\ & !\M1_unit|Add17~37\)) # (!\M1_unit|VPrimeOdd\(19) & ((\M1_unit|Mult2|auto_generated|op_1~2_combout\) # (!\M1_unit|Add17~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(19),
	datab => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add17~37\,
	combout => \M1_unit|Add17~38_combout\,
	cout => \M1_unit|Add17~39\);

-- Location: LCCOMB_X36_Y16_N6
\M1_unit|Add9~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~38_combout\ = (\M1_unit|Mult3|auto_generated|op_1~2_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Add9~37\)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|Add9~37\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (\M1_unit|Add9~37\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Add9~37\))))
-- \M1_unit|Add9~39\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add9~37\) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\))) # (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & 
-- !\M1_unit|Add9~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~37\,
	combout => \M1_unit|Add9~38_combout\,
	cout => \M1_unit|Add9~39\);

-- Location: LCCOMB_X35_Y14_N14
\M1_unit|VPrimeOdd[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[23]~78_combout\ = (\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((\M1_unit|Add17~46_combout\ & (\M1_unit|VPrimeOdd[22]~77\ & VCC)) # (!\M1_unit|Add17~46_combout\ & (!\M1_unit|VPrimeOdd[22]~77\)))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((\M1_unit|Add17~46_combout\ & (!\M1_unit|VPrimeOdd[22]~77\)) # (!\M1_unit|Add17~46_combout\ & ((\M1_unit|VPrimeOdd[22]~77\) # (GND)))))
-- \M1_unit|VPrimeOdd[23]~79\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~10_combout\ & (!\M1_unit|Add17~46_combout\ & !\M1_unit|VPrimeOdd[22]~77\)) # (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((!\M1_unit|VPrimeOdd[22]~77\) # 
-- (!\M1_unit|Add17~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Add17~46_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[22]~77\,
	combout => \M1_unit|VPrimeOdd[23]~78_combout\,
	cout => \M1_unit|VPrimeOdd[23]~79\);

-- Location: LCCOMB_X35_Y16_N8
\M1_unit|Add10~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~32_combout\ = (\M1_unit|Add9~46_combout\ & (\M1_unit|Add10~31\ $ (GND))) # (!\M1_unit|Add9~46_combout\ & (!\M1_unit|Add10~31\ & VCC))
-- \M1_unit|Add10~33\ = CARRY((\M1_unit|Add9~46_combout\ & !\M1_unit|Add10~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~46_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~31\,
	combout => \M1_unit|Add10~32_combout\,
	cout => \M1_unit|Add10~33\);

-- Location: LCCOMB_X37_Y17_N14
\M1_unit|Add14~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~62_combout\ = (\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((\M1_unit|Add13~46_combout\ & (\M1_unit|Add14~60\ & VCC)) # (!\M1_unit|Add13~46_combout\ & (!\M1_unit|Add14~60\)))) # (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & 
-- ((\M1_unit|Add13~46_combout\ & (!\M1_unit|Add14~60\)) # (!\M1_unit|Add13~46_combout\ & ((\M1_unit|Add14~60\) # (GND)))))
-- \M1_unit|Add14~63\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~10_combout\ & (!\M1_unit|Add13~46_combout\ & !\M1_unit|Add14~60\)) # (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((!\M1_unit|Add14~60\) # (!\M1_unit|Add13~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Add13~46_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~60\,
	combout => \M1_unit|Add14~62_combout\,
	cout => \M1_unit|Add14~63\);

-- Location: LCCOMB_X36_Y14_N16
\M1_unit|Add17~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~48_combout\ = ((\M1_unit|VPrimeOdd\(24) $ (\M1_unit|Mult2|auto_generated|op_1~12_combout\ $ (\M1_unit|Add17~47\)))) # (GND)
-- \M1_unit|Add17~49\ = CARRY((\M1_unit|VPrimeOdd\(24) & ((!\M1_unit|Add17~47\) # (!\M1_unit|Mult2|auto_generated|op_1~12_combout\))) # (!\M1_unit|VPrimeOdd\(24) & (!\M1_unit|Mult2|auto_generated|op_1~12_combout\ & !\M1_unit|Add17~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(24),
	datab => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add17~47\,
	combout => \M1_unit|Add17~48_combout\,
	cout => \M1_unit|Add17~49\);

-- Location: LCCOMB_X36_Y16_N16
\M1_unit|Add9~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~48_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~12_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~12_combout\ $ (\M1_unit|Add9~47\)))) # (GND)
-- \M1_unit|Add9~49\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~12_combout\ & ((!\M1_unit|Add9~47\) # (!\M1_unit|Mult3|auto_generated|op_1~12_combout\))) # (!\M1_unit|Mult2|auto_generated|op_1~12_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~12_combout\ & 
-- !\M1_unit|Add9~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~47\,
	combout => \M1_unit|Add9~48_combout\,
	cout => \M1_unit|Add9~49\);

-- Location: LCCOMB_X38_Y17_N16
\M1_unit|Add13~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~48_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~12_combout\ $ (\M1_unit|VPrimeOdd\(24) $ (!\M1_unit|Add13~47\)))) # (GND)
-- \M1_unit|Add13~49\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~12_combout\ & ((\M1_unit|VPrimeOdd\(24)) # (!\M1_unit|Add13~47\))) # (!\M1_unit|Mult2|auto_generated|op_1~12_combout\ & (\M1_unit|VPrimeOdd\(24) & !\M1_unit|Add13~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	datab => \M1_unit|VPrimeOdd\(24),
	datad => VCC,
	cin => \M1_unit|Add13~47\,
	combout => \M1_unit|Add13~48_combout\,
	cout => \M1_unit|Add13~49\);

-- Location: LCCOMB_X36_Y14_N18
\M1_unit|Add17~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~50_combout\ = (\M1_unit|VPrimeOdd\(25) & ((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Add17~49\)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (\M1_unit|Add17~49\ & VCC)))) # (!\M1_unit|VPrimeOdd\(25) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|Add17~49\) # (GND))) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Add17~49\))))
-- \M1_unit|Add17~51\ = CARRY((\M1_unit|VPrimeOdd\(25) & (\M1_unit|Mult2|auto_generated|op_1~14_combout\ & !\M1_unit|Add17~49\)) # (!\M1_unit|VPrimeOdd\(25) & ((\M1_unit|Mult2|auto_generated|op_1~14_combout\) # (!\M1_unit|Add17~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(25),
	datab => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add17~49\,
	combout => \M1_unit|Add17~50_combout\,
	cout => \M1_unit|Add17~51\);

-- Location: LCCOMB_X36_Y14_N20
\M1_unit|Add17~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~52_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~16_combout\ $ (\M1_unit|VPrimeOdd\(26) $ (\M1_unit|Add17~51\)))) # (GND)
-- \M1_unit|Add17~53\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~16_combout\ & (\M1_unit|VPrimeOdd\(26) & !\M1_unit|Add17~51\)) # (!\M1_unit|Mult2|auto_generated|op_1~16_combout\ & ((\M1_unit|VPrimeOdd\(26)) # (!\M1_unit|Add17~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	datab => \M1_unit|VPrimeOdd\(26),
	datad => VCC,
	cin => \M1_unit|Add17~51\,
	combout => \M1_unit|Add17~52_combout\,
	cout => \M1_unit|Add17~53\);

-- Location: LCCOMB_X38_Y17_N22
\M1_unit|Add13~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~54_combout\ = (\M1_unit|VPrimeOdd\(27) & ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (\M1_unit|Add13~53\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add13~53\)))) # (!\M1_unit|VPrimeOdd\(27) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add13~53\)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Add13~53\) # (GND)))))
-- \M1_unit|Add13~55\ = CARRY((\M1_unit|VPrimeOdd\(27) & (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & !\M1_unit|Add13~53\)) # (!\M1_unit|VPrimeOdd\(27) & ((!\M1_unit|Add13~53\) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(27),
	datab => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add13~53\,
	combout => \M1_unit|Add13~54_combout\,
	cout => \M1_unit|Add13~55\);

-- Location: LCCOMB_X35_Y14_N24
\M1_unit|VPrimeOdd[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[28]~88_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~20_combout\ $ (\M1_unit|Add17~56_combout\ $ (!\M1_unit|VPrimeOdd[27]~87\)))) # (GND)
-- \M1_unit|VPrimeOdd[28]~89\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~20_combout\ & ((\M1_unit|Add17~56_combout\) # (!\M1_unit|VPrimeOdd[27]~87\))) # (!\M1_unit|Mult3|auto_generated|op_1~20_combout\ & (\M1_unit|Add17~56_combout\ & 
-- !\M1_unit|VPrimeOdd[27]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add17~56_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[27]~87\,
	combout => \M1_unit|VPrimeOdd[28]~88_combout\,
	cout => \M1_unit|VPrimeOdd[28]~89\);

-- Location: LCCOMB_X36_Y14_N26
\M1_unit|Add17~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~58_combout\ = (\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|VPrimeOdd\(29) & (!\M1_unit|Add17~57\)) # (!\M1_unit|VPrimeOdd\(29) & ((\M1_unit|Add17~57\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & 
-- ((\M1_unit|VPrimeOdd\(29) & (\M1_unit|Add17~57\ & VCC)) # (!\M1_unit|VPrimeOdd\(29) & (!\M1_unit|Add17~57\))))
-- \M1_unit|Add17~59\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((!\M1_unit|Add17~57\) # (!\M1_unit|VPrimeOdd\(29)))) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|VPrimeOdd\(29) & !\M1_unit|Add17~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	datab => \M1_unit|VPrimeOdd\(29),
	datad => VCC,
	cin => \M1_unit|Add17~57\,
	combout => \M1_unit|Add17~58_combout\,
	cout => \M1_unit|Add17~59\);

-- Location: LCCOMB_X36_Y16_N26
\M1_unit|Add9~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~58_combout\ = (\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|Add9~57\)) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (\M1_unit|Add9~57\ & VCC)))) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & ((\M1_unit|Add9~57\) # (GND))) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|Add9~57\))))
-- \M1_unit|Add9~59\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (\M1_unit|Mult3|auto_generated|op_1~22_combout\ & !\M1_unit|Add9~57\)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\) # 
-- (!\M1_unit|Add9~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~57\,
	combout => \M1_unit|Add9~58_combout\,
	cout => \M1_unit|Add9~59\);

-- Location: LCCOMB_X38_Y17_N28
\M1_unit|Add13~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~60_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~24_combout\ $ (\M1_unit|VPrimeOdd\(30) $ (!\M1_unit|Add13~59\)))) # (GND)
-- \M1_unit|Add13~61\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~24_combout\ & ((\M1_unit|VPrimeOdd\(30)) # (!\M1_unit|Add13~59\))) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout\ & (\M1_unit|VPrimeOdd\(30) & !\M1_unit|Add13~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	datab => \M1_unit|VPrimeOdd\(30),
	datad => VCC,
	cin => \M1_unit|Add13~59\,
	combout => \M1_unit|Add13~60_combout\,
	cout => \M1_unit|Add13~61\);

-- Location: LCCOMB_X41_Y20_N0
\M1_unit|Add15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~0_combout\ = (\M1_unit|UPrimeOdd\(0) & ((GND) # (!\M1_unit|Mult0|auto_generated|mac_out2~dataout\))) # (!\M1_unit|UPrimeOdd\(0) & (\M1_unit|Mult0|auto_generated|mac_out2~dataout\ $ (GND)))
-- \M1_unit|Add15~1\ = CARRY((\M1_unit|UPrimeOdd\(0)) # (!\M1_unit|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(0),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \M1_unit|Add15~0_combout\,
	cout => \M1_unit|Add15~1\);

-- Location: LCCOMB_X41_Y20_N2
\M1_unit|Add15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~2_combout\ = (\M1_unit|UPrimeOdd\(1) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Add15~1\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (\M1_unit|Add15~1\ & VCC)))) # (!\M1_unit|UPrimeOdd\(1) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|Add15~1\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Add15~1\))))
-- \M1_unit|Add15~3\ = CARRY((\M1_unit|UPrimeOdd\(1) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & !\M1_unit|Add15~1\)) # (!\M1_unit|UPrimeOdd\(1) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\) # (!\M1_unit|Add15~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(1),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|Add15~1\,
	combout => \M1_unit|Add15~2_combout\,
	cout => \M1_unit|Add15~3\);

-- Location: LCCOMB_X41_Y20_N8
\M1_unit|Add15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~8_combout\ = ((\M1_unit|UPrimeOdd\(4) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\M1_unit|Add15~7\)))) # (GND)
-- \M1_unit|Add15~9\ = CARRY((\M1_unit|UPrimeOdd\(4) & ((!\M1_unit|Add15~7\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\))) # (!\M1_unit|UPrimeOdd\(4) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\M1_unit|Add15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(4),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Add15~7\,
	combout => \M1_unit|Add15~8_combout\,
	cout => \M1_unit|Add15~9\);

-- Location: LCCOMB_X41_Y20_N10
\M1_unit|Add15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~10_combout\ = (\M1_unit|UPrimeOdd\(5) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Add15~9\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\M1_unit|Add15~9\ & VCC)))) # (!\M1_unit|UPrimeOdd\(5) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|Add15~9\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Add15~9\))))
-- \M1_unit|Add15~11\ = CARRY((\M1_unit|UPrimeOdd\(5) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\M1_unit|Add15~9\)) # (!\M1_unit|UPrimeOdd\(5) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\) # (!\M1_unit|Add15~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(5),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \M1_unit|Add15~9\,
	combout => \M1_unit|Add15~10_combout\,
	cout => \M1_unit|Add15~11\);

-- Location: LCCOMB_X41_Y20_N12
\M1_unit|Add15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~12_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\M1_unit|UPrimeOdd\(6) $ (\M1_unit|Add15~11\)))) # (GND)
-- \M1_unit|Add15~13\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & (\M1_unit|UPrimeOdd\(6) & !\M1_unit|Add15~11\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\M1_unit|UPrimeOdd\(6)) # (!\M1_unit|Add15~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|UPrimeOdd\(6),
	datad => VCC,
	cin => \M1_unit|Add15~11\,
	combout => \M1_unit|Add15~12_combout\,
	cout => \M1_unit|Add15~13\);

-- Location: LCCOMB_X41_Y20_N14
\M1_unit|Add15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~14_combout\ = (\M1_unit|UPrimeOdd\(7) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Add15~13\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\M1_unit|Add15~13\ & VCC)))) # (!\M1_unit|UPrimeOdd\(7) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\M1_unit|Add15~13\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Add15~13\))))
-- \M1_unit|Add15~15\ = CARRY((\M1_unit|UPrimeOdd\(7) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\M1_unit|Add15~13\)) # (!\M1_unit|UPrimeOdd\(7) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\) # (!\M1_unit|Add15~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(7),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \M1_unit|Add15~13\,
	combout => \M1_unit|Add15~14_combout\,
	cout => \M1_unit|Add15~15\);

-- Location: LCCOMB_X41_Y20_N20
\M1_unit|Add15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~20_combout\ = ((\M1_unit|UPrimeOdd\(10) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\M1_unit|Add15~19\)))) # (GND)
-- \M1_unit|Add15~21\ = CARRY((\M1_unit|UPrimeOdd\(10) & ((!\M1_unit|Add15~19\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\))) # (!\M1_unit|UPrimeOdd\(10) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\M1_unit|Add15~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(10),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|Add15~19\,
	combout => \M1_unit|Add15~20_combout\,
	cout => \M1_unit|Add15~21\);

-- Location: LCCOMB_X41_Y20_N28
\M1_unit|Add15~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~28_combout\ = ((\M1_unit|UPrimeOdd\(14) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\M1_unit|Add15~27\)))) # (GND)
-- \M1_unit|Add15~29\ = CARRY((\M1_unit|UPrimeOdd\(14) & ((!\M1_unit|Add15~27\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!\M1_unit|UPrimeOdd\(14) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\M1_unit|Add15~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(14),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \M1_unit|Add15~27\,
	combout => \M1_unit|Add15~28_combout\,
	cout => \M1_unit|Add15~29\);

-- Location: LCCOMB_X41_Y20_N30
\M1_unit|Add15~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~30_combout\ = (\M1_unit|UPrimeOdd\(15) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|Add15~29\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\M1_unit|Add15~29\ & VCC)))) # (!\M1_unit|UPrimeOdd\(15) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|Add15~29\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|Add15~29\))))
-- \M1_unit|Add15~31\ = CARRY((\M1_unit|UPrimeOdd\(15) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\M1_unit|Add15~29\)) # (!\M1_unit|UPrimeOdd\(15) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\) # (!\M1_unit|Add15~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(15),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \M1_unit|Add15~29\,
	combout => \M1_unit|Add15~30_combout\,
	cout => \M1_unit|Add15~31\);

-- Location: LCCOMB_X41_Y19_N0
\M1_unit|Add15~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~32_combout\ = ((\M1_unit|UPrimeOdd\(16) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\M1_unit|Add15~31\)))) # (GND)
-- \M1_unit|Add15~33\ = CARRY((\M1_unit|UPrimeOdd\(16) & ((!\M1_unit|Add15~31\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\M1_unit|UPrimeOdd\(16) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\M1_unit|Add15~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(16),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \M1_unit|Add15~31\,
	combout => \M1_unit|Add15~32_combout\,
	cout => \M1_unit|Add15~33\);

-- Location: LCCOMB_X41_Y19_N2
\M1_unit|Add15~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~34_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\M1_unit|UPrimeOdd\(17) & (!\M1_unit|Add15~33\)) # (!\M1_unit|UPrimeOdd\(17) & ((\M1_unit|Add15~33\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((\M1_unit|UPrimeOdd\(17) & (\M1_unit|Add15~33\ & VCC)) # (!\M1_unit|UPrimeOdd\(17) & (!\M1_unit|Add15~33\))))
-- \M1_unit|Add15~35\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\M1_unit|Add15~33\) # (!\M1_unit|UPrimeOdd\(17)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|UPrimeOdd\(17) & !\M1_unit|Add15~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \M1_unit|UPrimeOdd\(17),
	datad => VCC,
	cin => \M1_unit|Add15~33\,
	combout => \M1_unit|Add15~34_combout\,
	cout => \M1_unit|Add15~35\);

-- Location: LCCOMB_X42_Y20_N2
\M1_unit|UPrimeOdd[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[1]~34_combout\ = (\M1_unit|Add15~2_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(1) & (\M1_unit|UPrimeOdd[0]~33\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(1) & (!\M1_unit|UPrimeOdd[0]~33\)))) # (!\M1_unit|Add15~2_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(1) & (!\M1_unit|UPrimeOdd[0]~33\)) # (!\M1_unit|Mult1|auto_generated|w314w\(1) & ((\M1_unit|UPrimeOdd[0]~33\) # (GND)))))
-- \M1_unit|UPrimeOdd[1]~35\ = CARRY((\M1_unit|Add15~2_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(1) & !\M1_unit|UPrimeOdd[0]~33\)) # (!\M1_unit|Add15~2_combout\ & ((!\M1_unit|UPrimeOdd[0]~33\) # (!\M1_unit|Mult1|auto_generated|w314w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~2_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(1),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[0]~33\,
	combout => \M1_unit|UPrimeOdd[1]~34_combout\,
	cout => \M1_unit|UPrimeOdd[1]~35\);

-- Location: LCCOMB_X42_Y20_N4
\M1_unit|UPrimeOdd[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[2]~36_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(2) $ (\M1_unit|Add15~4_combout\ $ (!\M1_unit|UPrimeOdd[1]~35\)))) # (GND)
-- \M1_unit|UPrimeOdd[2]~37\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(2) & ((\M1_unit|Add15~4_combout\) # (!\M1_unit|UPrimeOdd[1]~35\))) # (!\M1_unit|Mult1|auto_generated|w314w\(2) & (\M1_unit|Add15~4_combout\ & !\M1_unit|UPrimeOdd[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(2),
	datab => \M1_unit|Add15~4_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[1]~35\,
	combout => \M1_unit|UPrimeOdd[2]~36_combout\,
	cout => \M1_unit|UPrimeOdd[2]~37\);

-- Location: LCCOMB_X42_Y20_N16
\M1_unit|UPrimeOdd[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[8]~48_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(8) $ (\M1_unit|Add15~16_combout\ $ (!\M1_unit|UPrimeOdd[7]~47\)))) # (GND)
-- \M1_unit|UPrimeOdd[8]~49\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(8) & ((\M1_unit|Add15~16_combout\) # (!\M1_unit|UPrimeOdd[7]~47\))) # (!\M1_unit|Mult1|auto_generated|w314w\(8) & (\M1_unit|Add15~16_combout\ & !\M1_unit|UPrimeOdd[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(8),
	datab => \M1_unit|Add15~16_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[7]~47\,
	combout => \M1_unit|UPrimeOdd[8]~48_combout\,
	cout => \M1_unit|UPrimeOdd[8]~49\);

-- Location: LCCOMB_X42_Y20_N22
\M1_unit|UPrimeOdd[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[11]~54_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(11) & ((\M1_unit|Add15~22_combout\ & (\M1_unit|UPrimeOdd[10]~53\ & VCC)) # (!\M1_unit|Add15~22_combout\ & (!\M1_unit|UPrimeOdd[10]~53\)))) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(11) & ((\M1_unit|Add15~22_combout\ & (!\M1_unit|UPrimeOdd[10]~53\)) # (!\M1_unit|Add15~22_combout\ & ((\M1_unit|UPrimeOdd[10]~53\) # (GND)))))
-- \M1_unit|UPrimeOdd[11]~55\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(11) & (!\M1_unit|Add15~22_combout\ & !\M1_unit|UPrimeOdd[10]~53\)) # (!\M1_unit|Mult1|auto_generated|w314w\(11) & ((!\M1_unit|UPrimeOdd[10]~53\) # (!\M1_unit|Add15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(11),
	datab => \M1_unit|Add15~22_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[10]~53\,
	combout => \M1_unit|UPrimeOdd[11]~54_combout\,
	cout => \M1_unit|UPrimeOdd[11]~55\);

-- Location: LCCOMB_X42_Y20_N24
\M1_unit|UPrimeOdd[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[12]~56_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(12) $ (\M1_unit|Add15~24_combout\ $ (!\M1_unit|UPrimeOdd[11]~55\)))) # (GND)
-- \M1_unit|UPrimeOdd[12]~57\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(12) & ((\M1_unit|Add15~24_combout\) # (!\M1_unit|UPrimeOdd[11]~55\))) # (!\M1_unit|Mult1|auto_generated|w314w\(12) & (\M1_unit|Add15~24_combout\ & !\M1_unit|UPrimeOdd[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(12),
	datab => \M1_unit|Add15~24_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[11]~55\,
	combout => \M1_unit|UPrimeOdd[12]~56_combout\,
	cout => \M1_unit|UPrimeOdd[12]~57\);

-- Location: LCCOMB_X42_Y20_N30
\M1_unit|UPrimeOdd[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[15]~62_combout\ = (\M1_unit|Add15~30_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(15) & (\M1_unit|UPrimeOdd[14]~61\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|UPrimeOdd[14]~61\)))) # 
-- (!\M1_unit|Add15~30_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|UPrimeOdd[14]~61\)) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & ((\M1_unit|UPrimeOdd[14]~61\) # (GND)))))
-- \M1_unit|UPrimeOdd[15]~63\ = CARRY((\M1_unit|Add15~30_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(15) & !\M1_unit|UPrimeOdd[14]~61\)) # (!\M1_unit|Add15~30_combout\ & ((!\M1_unit|UPrimeOdd[14]~61\) # (!\M1_unit|Mult1|auto_generated|w314w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~30_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(15),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[14]~61\,
	combout => \M1_unit|UPrimeOdd[15]~62_combout\,
	cout => \M1_unit|UPrimeOdd[15]~63\);

-- Location: LCCOMB_X42_Y16_N2
\M1_unit|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~2_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|Mult1|auto_generated|w314w\(1) & (!\M1_unit|Add7~1\)) # (!\M1_unit|Mult1|auto_generated|w314w\(1) & (\M1_unit|Add7~1\ & VCC)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|Mult1|auto_generated|w314w\(1) & ((\M1_unit|Add7~1\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w314w\(1) & (!\M1_unit|Add7~1\))))
-- \M1_unit|Add7~3\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (\M1_unit|Mult1|auto_generated|w314w\(1) & !\M1_unit|Add7~1\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|Mult1|auto_generated|w314w\(1)) # 
-- (!\M1_unit|Add7~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(1),
	datad => VCC,
	cin => \M1_unit|Add7~1\,
	combout => \M1_unit|Add7~2_combout\,
	cout => \M1_unit|Add7~3\);

-- Location: LCCOMB_X42_Y16_N14
\M1_unit|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~14_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(7) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Add7~13\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\M1_unit|Add7~13\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(7) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\M1_unit|Add7~13\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Add7~13\))))
-- \M1_unit|Add7~15\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(7) & ((!\M1_unit|Add7~13\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\))) # (!\M1_unit|Mult1|auto_generated|w314w\(7) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- !\M1_unit|Add7~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(7),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \M1_unit|Add7~13\,
	combout => \M1_unit|Add7~14_combout\,
	cout => \M1_unit|Add7~15\);

-- Location: LCCOMB_X42_Y16_N20
\M1_unit|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~20_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\M1_unit|Mult1|auto_generated|w314w\(10) $ (\M1_unit|Add7~19\)))) # (GND)
-- \M1_unit|Add7~21\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((!\M1_unit|Add7~19\) # (!\M1_unit|Mult1|auto_generated|w314w\(10)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & (!\M1_unit|Mult1|auto_generated|w314w\(10) & 
-- !\M1_unit|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(10),
	datad => VCC,
	cin => \M1_unit|Add7~19\,
	combout => \M1_unit|Add7~20_combout\,
	cout => \M1_unit|Add7~21\);

-- Location: LCCOMB_X42_Y16_N28
\M1_unit|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~28_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\M1_unit|Mult1|auto_generated|w314w\(14) $ (\M1_unit|Add7~27\)))) # (GND)
-- \M1_unit|Add7~29\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((!\M1_unit|Add7~27\) # (!\M1_unit|Mult1|auto_generated|w314w\(14)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\M1_unit|Mult1|auto_generated|w314w\(14) & 
-- !\M1_unit|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(14),
	datad => VCC,
	cin => \M1_unit|Add7~27\,
	combout => \M1_unit|Add7~28_combout\,
	cout => \M1_unit|Add7~29\);

-- Location: LCCOMB_X42_Y16_N30
\M1_unit|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~30_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|Add7~29\)) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & (\M1_unit|Add7~29\ & VCC)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|Mult1|auto_generated|w314w\(15) & ((\M1_unit|Add7~29\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|Add7~29\))))
-- \M1_unit|Add7~31\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\M1_unit|Mult1|auto_generated|w314w\(15) & !\M1_unit|Add7~29\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|Mult1|auto_generated|w314w\(15)) # 
-- (!\M1_unit|Add7~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(15),
	datad => VCC,
	cin => \M1_unit|Add7~29\,
	combout => \M1_unit|Add7~30_combout\,
	cout => \M1_unit|Add7~31\);

-- Location: LCCOMB_X42_Y15_N0
\M1_unit|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~32_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(16) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\M1_unit|Add7~31\)))) # (GND)
-- \M1_unit|Add7~33\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(16) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\M1_unit|Add7~31\)) # (!\M1_unit|Mult1|auto_generated|w314w\(16) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\) # 
-- (!\M1_unit|Add7~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(16),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \M1_unit|Add7~31\,
	combout => \M1_unit|Add7~32_combout\,
	cout => \M1_unit|Add7~33\);

-- Location: LCCOMB_X42_Y15_N2
\M1_unit|Add7~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~34_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(17) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|Add7~33\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\M1_unit|Add7~33\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(17) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\M1_unit|Add7~33\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|Add7~33\))))
-- \M1_unit|Add7~35\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(17) & ((!\M1_unit|Add7~33\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\))) # (!\M1_unit|Mult1|auto_generated|w314w\(17) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- !\M1_unit|Add7~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(17),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \M1_unit|Add7~33\,
	combout => \M1_unit|Add7~34_combout\,
	cout => \M1_unit|Add7~35\);

-- Location: LCCOMB_X43_Y16_N10
\M1_unit|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~2_combout\ = (\M1_unit|Add7~16_combout\ & (!\M1_unit|Add8~1\)) # (!\M1_unit|Add7~16_combout\ & ((\M1_unit|Add8~1\) # (GND)))
-- \M1_unit|Add8~3\ = CARRY((!\M1_unit|Add8~1\) # (!\M1_unit|Add7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~1\,
	combout => \M1_unit|Add8~2_combout\,
	cout => \M1_unit|Add8~3\);

-- Location: LCCOMB_X43_Y16_N18
\M1_unit|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~10_combout\ = (\M1_unit|Add7~24_combout\ & (!\M1_unit|Add8~9\)) # (!\M1_unit|Add7~24_combout\ & ((\M1_unit|Add8~9\) # (GND)))
-- \M1_unit|Add8~11\ = CARRY((!\M1_unit|Add8~9\) # (!\M1_unit|Add7~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~9\,
	combout => \M1_unit|Add8~10_combout\,
	cout => \M1_unit|Add8~11\);

-- Location: LCCOMB_X41_Y18_N0
\M1_unit|Add11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~0_combout\ = (\M1_unit|UPrimeOdd\(0) & (\M1_unit|Mult0|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\M1_unit|UPrimeOdd\(0) & (\M1_unit|Mult0|auto_generated|mac_out2~dataout\ & VCC))
-- \M1_unit|Add11~1\ = CARRY((\M1_unit|UPrimeOdd\(0) & \M1_unit|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(0),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \M1_unit|Add11~0_combout\,
	cout => \M1_unit|Add11~1\);

-- Location: LCCOMB_X41_Y18_N2
\M1_unit|Add11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~2_combout\ = (\M1_unit|UPrimeOdd\(1) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (\M1_unit|Add11~1\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Add11~1\)))) # (!\M1_unit|UPrimeOdd\(1) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Add11~1\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|Add11~1\) # (GND)))))
-- \M1_unit|Add11~3\ = CARRY((\M1_unit|UPrimeOdd\(1) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & !\M1_unit|Add11~1\)) # (!\M1_unit|UPrimeOdd\(1) & ((!\M1_unit|Add11~1\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(1),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|Add11~1\,
	combout => \M1_unit|Add11~2_combout\,
	cout => \M1_unit|Add11~3\);

-- Location: LCCOMB_X41_Y18_N8
\M1_unit|Add11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~8_combout\ = ((\M1_unit|UPrimeOdd\(4) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (!\M1_unit|Add11~7\)))) # (GND)
-- \M1_unit|Add11~9\ = CARRY((\M1_unit|UPrimeOdd\(4) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\) # (!\M1_unit|Add11~7\))) # (!\M1_unit|UPrimeOdd\(4) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\M1_unit|Add11~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(4),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Add11~7\,
	combout => \M1_unit|Add11~8_combout\,
	cout => \M1_unit|Add11~9\);

-- Location: LCCOMB_X41_Y18_N10
\M1_unit|Add11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~10_combout\ = (\M1_unit|UPrimeOdd\(5) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\M1_unit|Add11~9\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Add11~9\)))) # (!\M1_unit|UPrimeOdd\(5) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Add11~9\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|Add11~9\) # (GND)))))
-- \M1_unit|Add11~11\ = CARRY((\M1_unit|UPrimeOdd\(5) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\M1_unit|Add11~9\)) # (!\M1_unit|UPrimeOdd\(5) & ((!\M1_unit|Add11~9\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(5),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \M1_unit|Add11~9\,
	combout => \M1_unit|Add11~10_combout\,
	cout => \M1_unit|Add11~11\);

-- Location: LCCOMB_X41_Y18_N12
\M1_unit|Add11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~12_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\M1_unit|UPrimeOdd\(6) $ (!\M1_unit|Add11~11\)))) # (GND)
-- \M1_unit|Add11~13\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\M1_unit|UPrimeOdd\(6)) # (!\M1_unit|Add11~11\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & (\M1_unit|UPrimeOdd\(6) & !\M1_unit|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|UPrimeOdd\(6),
	datad => VCC,
	cin => \M1_unit|Add11~11\,
	combout => \M1_unit|Add11~12_combout\,
	cout => \M1_unit|Add11~13\);

-- Location: LCCOMB_X41_Y18_N14
\M1_unit|Add11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~14_combout\ = (\M1_unit|UPrimeOdd\(7) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\M1_unit|Add11~13\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Add11~13\)))) # (!\M1_unit|UPrimeOdd\(7) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Add11~13\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\M1_unit|Add11~13\) # (GND)))))
-- \M1_unit|Add11~15\ = CARRY((\M1_unit|UPrimeOdd\(7) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\M1_unit|Add11~13\)) # (!\M1_unit|UPrimeOdd\(7) & ((!\M1_unit|Add11~13\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(7),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \M1_unit|Add11~13\,
	combout => \M1_unit|Add11~14_combout\,
	cout => \M1_unit|Add11~15\);

-- Location: LCCOMB_X41_Y18_N20
\M1_unit|Add11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~20_combout\ = ((\M1_unit|UPrimeOdd\(10) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\M1_unit|Add11~19\)))) # (GND)
-- \M1_unit|Add11~21\ = CARRY((\M1_unit|UPrimeOdd\(10) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\M1_unit|Add11~19\))) # (!\M1_unit|UPrimeOdd\(10) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\M1_unit|Add11~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(10),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|Add11~19\,
	combout => \M1_unit|Add11~20_combout\,
	cout => \M1_unit|Add11~21\);

-- Location: LCCOMB_X41_Y18_N30
\M1_unit|Add11~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~30_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|UPrimeOdd\(15) & (\M1_unit|Add11~29\ & VCC)) # (!\M1_unit|UPrimeOdd\(15) & (!\M1_unit|Add11~29\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\M1_unit|UPrimeOdd\(15) & (!\M1_unit|Add11~29\)) # (!\M1_unit|UPrimeOdd\(15) & ((\M1_unit|Add11~29\) # (GND)))))
-- \M1_unit|Add11~31\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|UPrimeOdd\(15) & !\M1_unit|Add11~29\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\M1_unit|Add11~29\) # (!\M1_unit|UPrimeOdd\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \M1_unit|UPrimeOdd\(15),
	datad => VCC,
	cin => \M1_unit|Add11~29\,
	combout => \M1_unit|Add11~30_combout\,
	cout => \M1_unit|Add11~31\);

-- Location: LCCOMB_X41_Y17_N0
\M1_unit|Add11~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~32_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\M1_unit|UPrimeOdd\(16) $ (!\M1_unit|Add11~31\)))) # (GND)
-- \M1_unit|Add11~33\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\M1_unit|UPrimeOdd\(16)) # (!\M1_unit|Add11~31\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\M1_unit|UPrimeOdd\(16) & !\M1_unit|Add11~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \M1_unit|UPrimeOdd\(16),
	datad => VCC,
	cin => \M1_unit|Add11~31\,
	combout => \M1_unit|Add11~32_combout\,
	cout => \M1_unit|Add11~33\);

-- Location: LCCOMB_X41_Y17_N2
\M1_unit|Add11~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~34_combout\ = (\M1_unit|UPrimeOdd\(17) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\M1_unit|Add11~33\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|Add11~33\)))) # (!\M1_unit|UPrimeOdd\(17) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|Add11~33\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\M1_unit|Add11~33\) # (GND)))))
-- \M1_unit|Add11~35\ = CARRY((\M1_unit|UPrimeOdd\(17) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\M1_unit|Add11~33\)) # (!\M1_unit|UPrimeOdd\(17) & ((!\M1_unit|Add11~33\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(17),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \M1_unit|Add11~33\,
	combout => \M1_unit|Add11~34_combout\,
	cout => \M1_unit|Add11~35\);

-- Location: LCCOMB_X42_Y18_N2
\M1_unit|Add12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~2_combout\ = (\M1_unit|Add11~2_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(1) & (\M1_unit|Add12~1\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(1) & (!\M1_unit|Add12~1\)))) # (!\M1_unit|Add11~2_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(1) & (!\M1_unit|Add12~1\)) # (!\M1_unit|Mult1|auto_generated|w314w\(1) & ((\M1_unit|Add12~1\) # (GND)))))
-- \M1_unit|Add12~3\ = CARRY((\M1_unit|Add11~2_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(1) & !\M1_unit|Add12~1\)) # (!\M1_unit|Add11~2_combout\ & ((!\M1_unit|Add12~1\) # (!\M1_unit|Mult1|auto_generated|w314w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~2_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(1),
	datad => VCC,
	cin => \M1_unit|Add12~1\,
	combout => \M1_unit|Add12~2_combout\,
	cout => \M1_unit|Add12~3\);

-- Location: LCCOMB_X42_Y18_N14
\M1_unit|Add12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~14_combout\ = (\M1_unit|Add11~14_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(7) & (\M1_unit|Add12~13\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(7) & (!\M1_unit|Add12~13\)))) # (!\M1_unit|Add11~14_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(7) & (!\M1_unit|Add12~13\)) # (!\M1_unit|Mult1|auto_generated|w314w\(7) & ((\M1_unit|Add12~13\) # (GND)))))
-- \M1_unit|Add12~15\ = CARRY((\M1_unit|Add11~14_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(7) & !\M1_unit|Add12~13\)) # (!\M1_unit|Add11~14_combout\ & ((!\M1_unit|Add12~13\) # (!\M1_unit|Mult1|auto_generated|w314w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~14_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(7),
	datad => VCC,
	cin => \M1_unit|Add12~13\,
	combout => \M1_unit|Add12~14_combout\,
	cout => \M1_unit|Add12~15\);

-- Location: LCCOMB_X42_Y18_N16
\M1_unit|Add12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~16_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(8) $ (\M1_unit|Add11~16_combout\ $ (!\M1_unit|Add12~15\)))) # (GND)
-- \M1_unit|Add12~17\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(8) & ((\M1_unit|Add11~16_combout\) # (!\M1_unit|Add12~15\))) # (!\M1_unit|Mult1|auto_generated|w314w\(8) & (\M1_unit|Add11~16_combout\ & !\M1_unit|Add12~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(8),
	datab => \M1_unit|Add11~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~15\,
	combout => \M1_unit|Add12~16_combout\,
	cout => \M1_unit|Add12~17\);

-- Location: LCCOMB_X42_Y18_N20
\M1_unit|Add12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~20_combout\ = ((\M1_unit|Add11~20_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(10) $ (!\M1_unit|Add12~19\)))) # (GND)
-- \M1_unit|Add12~21\ = CARRY((\M1_unit|Add11~20_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(10)) # (!\M1_unit|Add12~19\))) # (!\M1_unit|Add11~20_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(10) & !\M1_unit|Add12~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~20_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(10),
	datad => VCC,
	cin => \M1_unit|Add12~19\,
	combout => \M1_unit|Add12~20_combout\,
	cout => \M1_unit|Add12~21\);

-- Location: LCCOMB_X42_Y18_N24
\M1_unit|Add12~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~24_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(12) $ (\M1_unit|Add11~24_combout\ $ (!\M1_unit|Add12~23\)))) # (GND)
-- \M1_unit|Add12~25\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(12) & ((\M1_unit|Add11~24_combout\) # (!\M1_unit|Add12~23\))) # (!\M1_unit|Mult1|auto_generated|w314w\(12) & (\M1_unit|Add11~24_combout\ & !\M1_unit|Add12~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(12),
	datab => \M1_unit|Add11~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~23\,
	combout => \M1_unit|Add12~24_combout\,
	cout => \M1_unit|Add12~25\);

-- Location: LCCOMB_X42_Y18_N30
\M1_unit|Add12~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~30_combout\ = (\M1_unit|Add11~30_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(15) & (\M1_unit|Add12~29\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|Add12~29\)))) # (!\M1_unit|Add11~30_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|Add12~29\)) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & ((\M1_unit|Add12~29\) # (GND)))))
-- \M1_unit|Add12~31\ = CARRY((\M1_unit|Add11~30_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(15) & !\M1_unit|Add12~29\)) # (!\M1_unit|Add11~30_combout\ & ((!\M1_unit|Add12~29\) # (!\M1_unit|Mult1|auto_generated|w314w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~30_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(15),
	datad => VCC,
	cin => \M1_unit|Add12~29\,
	combout => \M1_unit|Add12~30_combout\,
	cout => \M1_unit|Add12~31\);

-- Location: LCCOMB_X41_Y19_N8
\M1_unit|Add15~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~40_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\M1_unit|UPrimeOdd\(20) $ (\M1_unit|Add15~39\)))) # (GND)
-- \M1_unit|Add15~41\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\M1_unit|UPrimeOdd\(20) & !\M1_unit|Add15~39\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\M1_unit|UPrimeOdd\(20)) # (!\M1_unit|Add15~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|UPrimeOdd\(20),
	datad => VCC,
	cin => \M1_unit|Add15~39\,
	combout => \M1_unit|Add15~40_combout\,
	cout => \M1_unit|Add15~41\);

-- Location: LCCOMB_X42_Y19_N8
\M1_unit|UPrimeOdd[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[20]~72_combout\ = ((\M1_unit|Add15~40_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~4_combout\ $ (!\M1_unit|UPrimeOdd[19]~71\)))) # (GND)
-- \M1_unit|UPrimeOdd[20]~73\ = CARRY((\M1_unit|Add15~40_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~4_combout\) # (!\M1_unit|UPrimeOdd[19]~71\))) # (!\M1_unit|Add15~40_combout\ & (\M1_unit|Mult1|auto_generated|op_1~4_combout\ & 
-- !\M1_unit|UPrimeOdd[19]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~40_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[19]~71\,
	combout => \M1_unit|UPrimeOdd[20]~72_combout\,
	cout => \M1_unit|UPrimeOdd[20]~73\);

-- Location: LCCOMB_X42_Y15_N8
\M1_unit|Add7~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~40_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\M1_unit|Mult1|auto_generated|op_1~4_combout\ $ (\M1_unit|Add7~39\)))) # (GND)
-- \M1_unit|Add7~41\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((!\M1_unit|Add7~39\) # (!\M1_unit|Mult1|auto_generated|op_1~4_combout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (!\M1_unit|Mult1|auto_generated|op_1~4_combout\ & !\M1_unit|Add7~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~39\,
	combout => \M1_unit|Add7~40_combout\,
	cout => \M1_unit|Add7~41\);

-- Location: LCCOMB_X41_Y17_N8
\M1_unit|Add11~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~40_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\M1_unit|UPrimeOdd\(20) $ (!\M1_unit|Add11~39\)))) # (GND)
-- \M1_unit|Add11~41\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\M1_unit|UPrimeOdd\(20)) # (!\M1_unit|Add11~39\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\M1_unit|UPrimeOdd\(20) & !\M1_unit|Add11~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|UPrimeOdd\(20),
	datad => VCC,
	cin => \M1_unit|Add11~39\,
	combout => \M1_unit|Add11~40_combout\,
	cout => \M1_unit|Add11~41\);

-- Location: LCCOMB_X41_Y19_N10
\M1_unit|Add15~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~42_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|UPrimeOdd\(21) & (!\M1_unit|Add15~41\)) # (!\M1_unit|UPrimeOdd\(21) & ((\M1_unit|Add15~41\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\M1_unit|UPrimeOdd\(21) & (\M1_unit|Add15~41\ & VCC)) # (!\M1_unit|UPrimeOdd\(21) & (!\M1_unit|Add15~41\))))
-- \M1_unit|Add15~43\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\M1_unit|Add15~41\) # (!\M1_unit|UPrimeOdd\(21)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|UPrimeOdd\(21) & !\M1_unit|Add15~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \M1_unit|UPrimeOdd\(21),
	datad => VCC,
	cin => \M1_unit|Add15~41\,
	combout => \M1_unit|Add15~42_combout\,
	cout => \M1_unit|Add15~43\);

-- Location: LCCOMB_X42_Y15_N10
\M1_unit|Add7~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~42_combout\ = (\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Add7~41\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Add7~41\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\M1_unit|Add7~41\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Add7~41\))))
-- \M1_unit|Add7~43\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add7~41\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|Add7~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|Add7~41\,
	combout => \M1_unit|Add7~42_combout\,
	cout => \M1_unit|Add7~43\);

-- Location: LCCOMB_X41_Y17_N10
\M1_unit|Add11~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~42_combout\ = (\M1_unit|UPrimeOdd\(21) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\M1_unit|Add11~41\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Add11~41\)))) # (!\M1_unit|UPrimeOdd\(21) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Add11~41\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Add11~41\) # (GND)))))
-- \M1_unit|Add11~43\ = CARRY((\M1_unit|UPrimeOdd\(21) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|Add11~41\)) # (!\M1_unit|UPrimeOdd\(21) & ((!\M1_unit|Add11~41\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(21),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|Add11~41\,
	combout => \M1_unit|Add11~42_combout\,
	cout => \M1_unit|Add11~43\);

-- Location: LCCOMB_X42_Y17_N10
\M1_unit|Add12~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~56_combout\ = (\M1_unit|Add11~42_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (\M1_unit|Add12~54\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|Add12~54\)))) # (!\M1_unit|Add11~42_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|Add12~54\)) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|Add12~54\) # (GND)))))
-- \M1_unit|Add12~57\ = CARRY((\M1_unit|Add11~42_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & !\M1_unit|Add12~54\)) # (!\M1_unit|Add11~42_combout\ & ((!\M1_unit|Add12~54\) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~42_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~54\,
	combout => \M1_unit|Add12~56_combout\,
	cout => \M1_unit|Add12~57\);

-- Location: LCCOMB_X41_Y19_N12
\M1_unit|Add15~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~44_combout\ = ((\M1_unit|UPrimeOdd\(22) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Add15~43\)))) # (GND)
-- \M1_unit|Add15~45\ = CARRY((\M1_unit|UPrimeOdd\(22) & ((!\M1_unit|Add15~43\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\M1_unit|UPrimeOdd\(22) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\M1_unit|Add15~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(22),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M1_unit|Add15~43\,
	combout => \M1_unit|Add15~44_combout\,
	cout => \M1_unit|Add15~45\);

-- Location: LCCOMB_X42_Y15_N12
\M1_unit|Add7~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~44_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~8_combout\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Add7~43\)))) # (GND)
-- \M1_unit|Add7~45\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~8_combout\ & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\M1_unit|Add7~43\)) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\) # 
-- (!\M1_unit|Add7~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M1_unit|Add7~43\,
	combout => \M1_unit|Add7~44_combout\,
	cout => \M1_unit|Add7~45\);

-- Location: LCCOMB_X41_Y17_N12
\M1_unit|Add11~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~44_combout\ = ((\M1_unit|UPrimeOdd\(22) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\M1_unit|Add11~43\)))) # (GND)
-- \M1_unit|Add11~45\ = CARRY((\M1_unit|UPrimeOdd\(22) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\M1_unit|Add11~43\))) # (!\M1_unit|UPrimeOdd\(22) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\M1_unit|Add11~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(22),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M1_unit|Add11~43\,
	combout => \M1_unit|Add11~44_combout\,
	cout => \M1_unit|Add11~45\);

-- Location: LCCOMB_X41_Y19_N14
\M1_unit|Add15~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~46_combout\ = (\M1_unit|UPrimeOdd\(23) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Add15~45\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|Add15~45\ & VCC)))) # (!\M1_unit|UPrimeOdd\(23) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Add15~45\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Add15~45\))))
-- \M1_unit|Add15~47\ = CARRY((\M1_unit|UPrimeOdd\(23) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\M1_unit|Add15~45\)) # (!\M1_unit|UPrimeOdd\(23) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\) # (!\M1_unit|Add15~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(23),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M1_unit|Add15~45\,
	combout => \M1_unit|Add15~46_combout\,
	cout => \M1_unit|Add15~47\);

-- Location: LCCOMB_X42_Y15_N14
\M1_unit|Add7~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~46_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|Add7~45\)) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (\M1_unit|Add7~45\ & VCC)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|Add7~45\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|Add7~45\))))
-- \M1_unit|Add7~47\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|Mult1|auto_generated|op_1~10_combout\ & !\M1_unit|Add7~45\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\) 
-- # (!\M1_unit|Add7~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~45\,
	combout => \M1_unit|Add7~46_combout\,
	cout => \M1_unit|Add7~47\);

-- Location: LCCOMB_X41_Y17_N14
\M1_unit|Add11~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~46_combout\ = (\M1_unit|UPrimeOdd\(23) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|Add11~45\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Add11~45\)))) # (!\M1_unit|UPrimeOdd\(23) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Add11~45\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Add11~45\) # (GND)))))
-- \M1_unit|Add11~47\ = CARRY((\M1_unit|UPrimeOdd\(23) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\M1_unit|Add11~45\)) # (!\M1_unit|UPrimeOdd\(23) & ((!\M1_unit|Add11~45\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(23),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M1_unit|Add11~45\,
	combout => \M1_unit|Add11~46_combout\,
	cout => \M1_unit|Add11~47\);

-- Location: LCCOMB_X42_Y15_N20
\M1_unit|Add7~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~52_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add7~51\)))) # (GND)
-- \M1_unit|Add7~53\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~16_combout\ & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add7~51\)) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\) 
-- # (!\M1_unit|Add7~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add7~51\,
	combout => \M1_unit|Add7~52_combout\,
	cout => \M1_unit|Add7~53\);

-- Location: LCCOMB_X41_Y17_N20
\M1_unit|Add11~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~52_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|UPrimeOdd\(26) $ (!\M1_unit|Add11~51\)))) # (GND)
-- \M1_unit|Add11~53\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|UPrimeOdd\(26)) # (!\M1_unit|Add11~51\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|UPrimeOdd\(26) & !\M1_unit|Add11~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|UPrimeOdd\(26),
	datad => VCC,
	cin => \M1_unit|Add11~51\,
	combout => \M1_unit|Add11~52_combout\,
	cout => \M1_unit|Add11~53\);

-- Location: LCCOMB_X42_Y17_N20
\M1_unit|Add12~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~71_combout\ = ((\M1_unit|Add11~52_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (!\M1_unit|Add12~69\)))) # (GND)
-- \M1_unit|Add12~72\ = CARRY((\M1_unit|Add11~52_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~16_combout\) # (!\M1_unit|Add12~69\))) # (!\M1_unit|Add11~52_combout\ & (\M1_unit|Mult1|auto_generated|op_1~16_combout\ & !\M1_unit|Add12~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~52_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~69\,
	combout => \M1_unit|Add12~71_combout\,
	cout => \M1_unit|Add12~72\);

-- Location: LCCOMB_X41_Y19_N28
\M1_unit|Add15~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~60_combout\ = ((\M1_unit|UPrimeOdd\(30) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add15~59\)))) # (GND)
-- \M1_unit|Add15~61\ = CARRY((\M1_unit|UPrimeOdd\(30) & ((!\M1_unit|Add15~59\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\))) # (!\M1_unit|UPrimeOdd\(30) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add15~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(30),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add15~59\,
	combout => \M1_unit|Add15~60_combout\,
	cout => \M1_unit|Add15~61\);

-- Location: LCCOMB_X42_Y19_N28
\M1_unit|UPrimeOdd[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[30]~92_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Add15~60_combout\ $ (!\M1_unit|UPrimeOdd[29]~91\)))) # (GND)
-- \M1_unit|UPrimeOdd[30]~93\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~24_combout\ & ((\M1_unit|Add15~60_combout\) # (!\M1_unit|UPrimeOdd[29]~91\))) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & (\M1_unit|Add15~60_combout\ & 
-- !\M1_unit|UPrimeOdd[29]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add15~60_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[29]~91\,
	combout => \M1_unit|UPrimeOdd[30]~92_combout\,
	cout => \M1_unit|UPrimeOdd[30]~93\);

-- Location: LCCOMB_X42_Y15_N28
\M1_unit|Add7~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~60_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add7~59\)))) # (GND)
-- \M1_unit|Add7~61\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~24_combout\ & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add7~59\)) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\) 
-- # (!\M1_unit|Add7~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add7~59\,
	combout => \M1_unit|Add7~60_combout\,
	cout => \M1_unit|Add7~61\);

-- Location: LCCOMB_X41_Y17_N28
\M1_unit|Add11~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~60_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|UPrimeOdd\(30) $ (!\M1_unit|Add11~59\)))) # (GND)
-- \M1_unit|Add11~61\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|UPrimeOdd\(30)) # (!\M1_unit|Add11~59\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|UPrimeOdd\(30) & !\M1_unit|Add11~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|UPrimeOdd\(30),
	datad => VCC,
	cin => \M1_unit|Add11~59\,
	combout => \M1_unit|Add11~60_combout\,
	cout => \M1_unit|Add11~61\);

-- Location: LCCOMB_X41_Y19_N30
\M1_unit|Add15~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~62_combout\ = \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add15~61\ $ (!\M1_unit|UPrimeOdd\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \M1_unit|UPrimeOdd\(31),
	cin => \M1_unit|Add15~61\,
	combout => \M1_unit|Add15~62_combout\);

-- Location: LCCOMB_X42_Y19_N30
\M1_unit|UPrimeOdd[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[31]~94_combout\ = \M1_unit|Add15~62_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~26_combout\ $ (\M1_unit|UPrimeOdd[30]~93\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~62_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	cin => \M1_unit|UPrimeOdd[30]~93\,
	combout => \M1_unit|UPrimeOdd[31]~94_combout\);

-- Location: LCCOMB_X42_Y15_N30
\M1_unit|Add7~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~62_combout\ = \M1_unit|Mult1|auto_generated|op_1~26_combout\ $ (\M1_unit|Add7~61\ $ (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	cin => \M1_unit|Add7~61\,
	combout => \M1_unit|Add7~62_combout\);

-- Location: LCCOMB_X41_Y17_N30
\M1_unit|Add11~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~62_combout\ = \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add11~61\ $ (\M1_unit|UPrimeOdd\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \M1_unit|UPrimeOdd\(31),
	cin => \M1_unit|Add11~61\,
	combout => \M1_unit|Add11~62_combout\);

-- Location: LCFF_X31_Y14_N25
\M1_unit|SRAM_ADDRESS_m1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector38~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(4));

-- Location: LCFF_X31_Y14_N5
\M1_unit|SRAM_ADDRESS_m1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector36~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(6));

-- Location: LCCOMB_X31_Y14_N14
\SRAM_address[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[6]~30_combout\ = (\state~9_regout\ & (((\M1_unit|SRAM_ADDRESS_m1\(6) & \state~8_regout\)))) # (!\state~9_regout\ & (\VGA_unit|SRAM_address\(6) & ((!\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(6),
	datab => \state~9_regout\,
	datac => \M1_unit|SRAM_ADDRESS_m1\(6),
	datad => \state~8_regout\,
	combout => \SRAM_address[6]~30_combout\);

-- Location: LCFF_X31_Y14_N1
\M1_unit|SRAM_ADDRESS_m1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector35~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(7));

-- Location: LCFF_X28_Y14_N31
\VGA_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector10~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(7));

-- Location: LCCOMB_X31_Y14_N2
\SRAM_address[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[7]~31_combout\ = (\state~9_regout\ & (\M1_unit|SRAM_ADDRESS_m1\(7) & ((\state~8_regout\)))) # (!\state~9_regout\ & (((\VGA_unit|SRAM_address\(7) & !\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \M1_unit|SRAM_ADDRESS_m1\(7),
	datac => \VGA_unit|SRAM_address\(7),
	datad => \state~8_regout\,
	combout => \SRAM_address[7]~31_combout\);

-- Location: LCFF_X33_Y13_N1
\M1_unit|SRAM_ADDRESS_m1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector34~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(8));

-- Location: LCCOMB_X31_Y14_N28
\SRAM_address[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[8]~32_combout\ = (\state~8_regout\ & (\state~9_regout\ & ((\M1_unit|SRAM_ADDRESS_m1\(8))))) # (!\state~8_regout\ & (!\state~9_regout\ & (\VGA_unit|SRAM_address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \VGA_unit|SRAM_address\(8),
	datad => \M1_unit|SRAM_ADDRESS_m1\(8),
	combout => \SRAM_address[8]~32_combout\);

-- Location: LCFF_X31_Y14_N31
\M1_unit|SRAM_ADDRESS_m1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector33~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(9));

-- Location: LCCOMB_X31_Y14_N16
\SRAM_address[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[9]~33_combout\ = (\state~9_regout\ & (((\M1_unit|SRAM_ADDRESS_m1\(9) & \state~8_regout\)))) # (!\state~9_regout\ & (\VGA_unit|SRAM_address\(9) & ((!\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(9),
	datab => \M1_unit|SRAM_ADDRESS_m1\(9),
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[9]~33_combout\);

-- Location: LCFF_X32_Y13_N13
\M1_unit|SRAM_ADDRESS_m1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector26~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(16));

-- Location: LCFF_X32_Y13_N17
\M1_unit|SRAM_ADDRESS_m1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector25~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(17));

-- Location: LCCOMB_X35_Y13_N4
\M1_unit|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector38~0_combout\ = (\M1_unit|RGB_address\(4) & (((\M1_unit|Y_address\(4) & \M1_unit|SRAM_ADDRESS_m1~0_combout\)) # (!\M1_unit|Selector400~3_combout\))) # (!\M1_unit|RGB_address\(4) & (\M1_unit|Y_address\(4) & 
-- (\M1_unit|SRAM_ADDRESS_m1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(4),
	datab => \M1_unit|Y_address\(4),
	datac => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	datad => \M1_unit|Selector400~3_combout\,
	combout => \M1_unit|Selector38~0_combout\);

-- Location: LCCOMB_X34_Y14_N12
\M1_unit|state_m1.S_LEADIN_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_1~4_combout\ = (!\M1_unit|state_m1~32_regout\ & !\M1_unit|state_m1~34_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datad => \M1_unit|state_m1~34_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_1~4_combout\);

-- Location: LCCOMB_X32_Y15_N10
\M1_unit|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector38~1_combout\ = (\M1_unit|SRAM_ADDRESS_m1~1_combout\ & (((\M1_unit|Add31~8_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)))) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & ((\M1_unit|U_address\(4)) # ((\M1_unit|Add31~8_combout\ & 
-- \M1_unit|state_m1.S_LEADOUT_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datab => \M1_unit|U_address\(4),
	datac => \M1_unit|Add31~8_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector38~1_combout\);

-- Location: LCCOMB_X31_Y14_N24
\M1_unit|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector38~2_combout\ = (\M1_unit|Selector38~0_combout\) # ((\M1_unit|Selector38~1_combout\) # ((\M1_unit|V_address\(4) & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector38~0_combout\,
	datab => \M1_unit|Selector38~1_combout\,
	datac => \M1_unit|V_address\(4),
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector38~2_combout\);

-- Location: LCCOMB_X33_Y16_N26
\M1_unit|state_m1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~40_combout\ = (((\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~32_regout\)) # (!\M1_unit|state_m1~31_regout\)) # (!\M1_unit|state_m1~34_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~30_regout\,
	datab => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1~32_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1~40_combout\);

-- Location: LCCOMB_X41_Y11_N12
\Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~1_combout\ = (UART_timer(20) & (UART_timer(19) & (UART_timer(21) & !UART_timer(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(20),
	datab => UART_timer(19),
	datac => UART_timer(21),
	datad => UART_timer(18),
	combout => \Selector4~1_combout\);

-- Location: LCCOMB_X41_Y11_N16
\Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~3_combout\ = (UART_timer(4) & (UART_timer(5) & (UART_timer(2) & UART_timer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(4),
	datab => UART_timer(5),
	datac => UART_timer(2),
	datad => UART_timer(3),
	combout => \Selector4~3_combout\);

-- Location: LCCOMB_X30_Y10_N28
\Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = (!\UART_unit|SRAM_address\(11) & (!\UART_unit|SRAM_address\(13) & (!\UART_unit|SRAM_address\(12) & !\UART_unit|SRAM_address\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(11),
	datab => \UART_unit|SRAM_address\(13),
	datac => \UART_unit|SRAM_address\(12),
	datad => \UART_unit|SRAM_address\(10),
	combout => \Equal1~1_combout\);

-- Location: LCCOMB_X41_Y11_N2
\Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = (\state~9_regout\ & (!\M1_unit|M1_END~regout\ & \state~8_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \M1_unit|M1_END~regout\,
	datac => \state~8_regout\,
	combout => \Selector5~0_combout\);

-- Location: LCCOMB_X31_Y14_N20
\state~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \state~11_combout\ = (\Selector5~0_combout\) # ((\Selector4~9_combout\) # ((!\Selector4~12_combout\ & \state.S_ENABLE_UART_RX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector5~0_combout\,
	datab => \Selector4~12_combout\,
	datac => \state.S_ENABLE_UART_RX~0_combout\,
	datad => \Selector4~9_combout\,
	combout => \state~11_combout\);

-- Location: LCCOMB_X27_Y21_N26
\VGA_unit|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~2_combout\ = (\VGA_unit|VGA_unit|Add1~10_combout\ & (\VGA_unit|VGA_unit|Add1~12_combout\ & ((\VGA_unit|VGA_unit|Add1~8_combout\) # (\VGA_unit|VGA_unit|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~10_combout\,
	datab => \VGA_unit|VGA_unit|Add1~12_combout\,
	datac => \VGA_unit|VGA_unit|Add1~8_combout\,
	datad => \VGA_unit|VGA_unit|Add1~6_combout\,
	combout => \VGA_unit|always0~2_combout\);

-- Location: LCCOMB_X28_Y14_N6
\VGA_unit|SRAM_address[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~1_combout\ = (\VGA_unit|VGA_unit|Add1~14_combout\ & (((!\VGA_unit|VGA_unit|Add1~16_combout\)))) # (!\VGA_unit|VGA_unit|Add1~14_combout\ & ((\VGA_unit|VGA_unit|Add1~16_combout\ & (!\VGA_unit|always0~2_combout\)) # 
-- (!\VGA_unit|VGA_unit|Add1~16_combout\ & ((\VGA_unit|Equal1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~14_combout\,
	datab => \VGA_unit|always0~2_combout\,
	datac => \VGA_unit|Equal1~0_combout\,
	datad => \VGA_unit|VGA_unit|Add1~16_combout\,
	combout => \VGA_unit|SRAM_address[4]~1_combout\);

-- Location: LCCOMB_X30_Y10_N24
\UART_unit|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~0_combout\ = (((!\UART_unit|SRAM_address\(15)) # (!\UART_unit|SRAM_address\(16))) # (!\UART_unit|SRAM_address\(14))) # (!\UART_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	datab => \UART_unit|SRAM_address\(14),
	datac => \UART_unit|SRAM_address\(16),
	datad => \UART_unit|SRAM_address\(15),
	combout => \UART_unit|LessThan1~0_combout\);

-- Location: LCCOMB_X30_Y10_N18
\UART_unit|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~1_combout\ = (((!\UART_unit|SRAM_address\(10)) # (!\UART_unit|SRAM_address\(12))) # (!\UART_unit|SRAM_address\(13))) # (!\UART_unit|SRAM_address\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(11),
	datab => \UART_unit|SRAM_address\(13),
	datac => \UART_unit|SRAM_address\(12),
	datad => \UART_unit|SRAM_address\(10),
	combout => \UART_unit|LessThan1~1_combout\);

-- Location: LCCOMB_X30_Y10_N20
\UART_unit|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~2_combout\ = (((!\UART_unit|SRAM_address\(9)) # (!\UART_unit|SRAM_address\(7))) # (!\UART_unit|SRAM_address\(6))) # (!\UART_unit|SRAM_address\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(8),
	datab => \UART_unit|SRAM_address\(6),
	datac => \UART_unit|SRAM_address\(7),
	datad => \UART_unit|SRAM_address\(9),
	combout => \UART_unit|LessThan1~2_combout\);

-- Location: LCCOMB_X30_Y11_N10
\UART_unit|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~3_combout\ = (((!\UART_unit|SRAM_address\(5)) # (!\UART_unit|SRAM_address\(4))) # (!\UART_unit|SRAM_address\(3))) # (!\UART_unit|SRAM_address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(2),
	datab => \UART_unit|SRAM_address\(3),
	datac => \UART_unit|SRAM_address\(4),
	datad => \UART_unit|SRAM_address\(5),
	combout => \UART_unit|LessThan1~3_combout\);

-- Location: LCCOMB_X30_Y10_N22
\UART_unit|LessThan1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~4_combout\ = (\UART_unit|LessThan1~2_combout\) # ((\UART_unit|LessThan1~1_combout\) # ((\UART_unit|LessThan1~0_combout\) # (\UART_unit|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~2_combout\,
	datab => \UART_unit|LessThan1~1_combout\,
	datac => \UART_unit|LessThan1~0_combout\,
	datad => \UART_unit|LessThan1~3_combout\,
	combout => \UART_unit|LessThan1~4_combout\);

-- Location: LCCOMB_X35_Y13_N8
\M1_unit|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector36~0_combout\ = (\M1_unit|Selector400~3_combout\ & (\M1_unit|Y_address\(6) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\)))) # (!\M1_unit|Selector400~3_combout\ & ((\M1_unit|RGB_address\(6)) # ((\M1_unit|Y_address\(6) & 
-- \M1_unit|SRAM_ADDRESS_m1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector400~3_combout\,
	datab => \M1_unit|Y_address\(6),
	datac => \M1_unit|RGB_address\(6),
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector36~0_combout\);

-- Location: LCCOMB_X32_Y15_N12
\M1_unit|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector36~1_combout\ = (\M1_unit|SRAM_ADDRESS_m1~1_combout\ & (((\M1_unit|Add31~12_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)))) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & ((\M1_unit|U_address\(6)) # ((\M1_unit|Add31~12_combout\ & 
-- \M1_unit|state_m1.S_LEADOUT_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datab => \M1_unit|U_address\(6),
	datac => \M1_unit|Add31~12_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector36~1_combout\);

-- Location: LCCOMB_X31_Y14_N4
\M1_unit|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector36~2_combout\ = (\M1_unit|Selector36~0_combout\) # ((\M1_unit|Selector36~1_combout\) # ((\M1_unit|V_address\(6) & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(6),
	datab => \M1_unit|Selector36~0_combout\,
	datac => \M1_unit|Selector36~1_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector36~2_combout\);

-- Location: LCCOMB_X35_Y13_N10
\M1_unit|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector35~0_combout\ = (\M1_unit|Selector400~3_combout\ & (\M1_unit|Y_address\(7) & (\M1_unit|SRAM_ADDRESS_m1~0_combout\))) # (!\M1_unit|Selector400~3_combout\ & ((\M1_unit|RGB_address\(7)) # ((\M1_unit|Y_address\(7) & 
-- \M1_unit|SRAM_ADDRESS_m1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector400~3_combout\,
	datab => \M1_unit|Y_address\(7),
	datac => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	datad => \M1_unit|RGB_address\(7),
	combout => \M1_unit|Selector35~0_combout\);

-- Location: LCCOMB_X32_Y15_N6
\M1_unit|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector35~1_combout\ = (\M1_unit|Add31~14_combout\ & ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # ((\M1_unit|U_address\(7) & !\M1_unit|SRAM_ADDRESS_m1~1_combout\)))) # (!\M1_unit|Add31~14_combout\ & (\M1_unit|U_address\(7) & 
-- (!\M1_unit|SRAM_ADDRESS_m1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~14_combout\,
	datab => \M1_unit|U_address\(7),
	datac => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector35~1_combout\);

-- Location: LCCOMB_X31_Y14_N0
\M1_unit|Selector35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector35~2_combout\ = (\M1_unit|Selector35~0_combout\) # ((\M1_unit|Selector35~1_combout\) # ((!\M1_unit|SRAM_ADDRESS_m1~2_combout\ & \M1_unit|V_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	datab => \M1_unit|V_address\(7),
	datac => \M1_unit|Selector35~0_combout\,
	datad => \M1_unit|Selector35~1_combout\,
	combout => \M1_unit|Selector35~2_combout\);

-- Location: LCCOMB_X28_Y14_N30
\VGA_unit|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector10~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add0~10_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- ((\VGA_unit|Add1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add0~10_combout\,
	datad => \VGA_unit|Add1~14_combout\,
	combout => \VGA_unit|Selector10~0_combout\);

-- Location: LCCOMB_X33_Y13_N8
\M1_unit|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~0_combout\ = (\M1_unit|Add31~16_combout\ & ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_1~6_combout\ & \M1_unit|state_m1.S_LEADIN_1~5_combout\)))) # (!\M1_unit|Add31~16_combout\ & 
-- (((\M1_unit|state_m1.S_LEADIN_1~6_combout\ & \M1_unit|state_m1.S_LEADIN_1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~16_combout\,
	datab => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datac => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datad => \M1_unit|state_m1.S_LEADIN_1~5_combout\,
	combout => \M1_unit|Selector34~0_combout\);

-- Location: LCCOMB_X33_Y13_N10
\M1_unit|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~1_combout\ = (\M1_unit|Selector34~0_combout\) # ((\M1_unit|RGB_address\(8) & ((\M1_unit|state_m1.S_COMMONCASE_6~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_7~0_combout\,
	datac => \M1_unit|RGB_address\(8),
	datad => \M1_unit|Selector34~0_combout\,
	combout => \M1_unit|Selector34~1_combout\);

-- Location: LCCOMB_X32_Y12_N0
\M1_unit|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~2_combout\ = (\M1_unit|SRAM_ADDRESS_m1~1_combout\ & (((\M1_unit|Y_address\(8) & \M1_unit|SRAM_ADDRESS_m1~0_combout\)))) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & ((\M1_unit|U_address\(8)) # ((\M1_unit|Y_address\(8) & 
-- \M1_unit|SRAM_ADDRESS_m1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datab => \M1_unit|U_address\(8),
	datac => \M1_unit|Y_address\(8),
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector34~2_combout\);

-- Location: LCCOMB_X34_Y16_N30
\M1_unit|Selector34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~3_combout\ = (\M1_unit|firstrun~regout\ & ((\M1_unit|RGB_address\(8)))) # (!\M1_unit|firstrun~regout\ & (\M1_unit|SRAM_ADDRESS_m1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|firstrun~regout\,
	datac => \M1_unit|SRAM_ADDRESS_m1\(8),
	datad => \M1_unit|RGB_address\(8),
	combout => \M1_unit|Selector34~3_combout\);

-- Location: LCCOMB_X34_Y16_N8
\M1_unit|Selector34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~4_combout\ = (\M1_unit|Selector34~3_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_1~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_0~0_combout\ & !\M1_unit|state_m1~31_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_0~0_combout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|Selector34~3_combout\,
	combout => \M1_unit|Selector34~4_combout\);

-- Location: LCCOMB_X32_Y12_N26
\M1_unit|Selector34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~5_combout\ = (\M1_unit|Selector34~4_combout\) # ((\M1_unit|Selector34~2_combout\) # ((\M1_unit|Add2~0_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector34~4_combout\,
	datab => \M1_unit|Selector34~2_combout\,
	datac => \M1_unit|Add2~0_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector34~5_combout\);

-- Location: LCCOMB_X33_Y13_N0
\M1_unit|Selector34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~6_combout\ = (\M1_unit|Selector34~1_combout\) # ((\M1_unit|Selector34~5_combout\) # ((\M1_unit|WideOr25~2_combout\ & \M1_unit|SRAM_ADDRESS_m1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector34~1_combout\,
	datab => \M1_unit|WideOr25~2_combout\,
	datac => \M1_unit|SRAM_ADDRESS_m1\(8),
	datad => \M1_unit|Selector34~5_combout\,
	combout => \M1_unit|Selector34~6_combout\);

-- Location: LCCOMB_X35_Y12_N0
\M1_unit|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector33~0_combout\ = (\M1_unit|Y_address\(9) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((\M1_unit|Add5~0_combout\ & !\M1_unit|Selector400~3_combout\)))) # (!\M1_unit|Y_address\(9) & (\M1_unit|Add5~0_combout\ & 
-- (!\M1_unit|Selector400~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(9),
	datab => \M1_unit|Add5~0_combout\,
	datac => \M1_unit|Selector400~3_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector33~0_combout\);

-- Location: LCCOMB_X33_Y12_N20
\M1_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~2_combout\ = (\M1_unit|Add0~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_2~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_1~6_combout\ & \M1_unit|state_m1.S_LEADIN_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	datac => \M1_unit|Add0~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	combout => \M1_unit|Add0~2_combout\);

-- Location: LCCOMB_X32_Y14_N20
\M1_unit|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector33~1_combout\ = (\M1_unit|state_m1.S_LEADIN_0~2_combout\) # ((\M1_unit|Add0~2_combout\) # ((\M1_unit|Add31~18_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	datab => \M1_unit|Add31~18_combout\,
	datac => \M1_unit|Add0~2_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector33~1_combout\);

-- Location: LCCOMB_X31_Y14_N30
\M1_unit|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector33~2_combout\ = (\M1_unit|Selector33~1_combout\) # ((\M1_unit|Selector33~0_combout\) # ((\M1_unit|Add2~2_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add2~2_combout\,
	datab => \M1_unit|Selector33~1_combout\,
	datac => \M1_unit|Selector33~0_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector33~2_combout\);

-- Location: LCCOMB_X33_Y12_N22
\M1_unit|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~5_combout\ = (\M1_unit|Add0~3_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_2~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_1~6_combout\ & \M1_unit|state_m1.S_LEADIN_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	datac => \M1_unit|Add0~3_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	combout => \M1_unit|Add0~5_combout\);

-- Location: LCCOMB_X35_Y12_N8
\M1_unit|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector29~0_combout\ = (\M1_unit|Y_address\(13) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((\M1_unit|Add5~8_combout\ & !\M1_unit|Selector400~3_combout\)))) # (!\M1_unit|Y_address\(13) & (\M1_unit|Add5~8_combout\ & 
-- (!\M1_unit|Selector400~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(13),
	datab => \M1_unit|Add5~8_combout\,
	datac => \M1_unit|Selector400~3_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector29~0_combout\);

-- Location: LCCOMB_X35_Y12_N4
\M1_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~0_combout\ = (\M1_unit|Y_address\(16) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((\M1_unit|Add5~14_combout\ & !\M1_unit|Selector400~3_combout\)))) # (!\M1_unit|Y_address\(16) & (\M1_unit|Add5~14_combout\ & 
-- (!\M1_unit|Selector400~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(16),
	datab => \M1_unit|Add5~14_combout\,
	datac => \M1_unit|Selector400~3_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector26~0_combout\);

-- Location: LCCOMB_X32_Y13_N2
\M1_unit|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~1_combout\ = (\M1_unit|Add31~32_combout\ & ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # ((\M1_unit|Add0~19_combout\ & !\M1_unit|SRAM_ADDRESS_m1~1_combout\)))) # (!\M1_unit|Add31~32_combout\ & (\M1_unit|Add0~19_combout\ & 
-- ((!\M1_unit|SRAM_ADDRESS_m1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~32_combout\,
	datab => \M1_unit|Add0~19_combout\,
	datac => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	combout => \M1_unit|Selector26~1_combout\);

-- Location: LCCOMB_X32_Y13_N12
\M1_unit|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~2_combout\ = (\M1_unit|Selector26~1_combout\) # ((\M1_unit|Selector26~0_combout\) # ((!\M1_unit|SRAM_ADDRESS_m1~2_combout\ & \M1_unit|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	datab => \M1_unit|Selector26~1_combout\,
	datac => \M1_unit|Selector26~0_combout\,
	datad => \M1_unit|Add2~16_combout\,
	combout => \M1_unit|Selector26~2_combout\);

-- Location: LCCOMB_X32_Y13_N4
\M1_unit|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector25~0_combout\ = (\M1_unit|Y_address\(17) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((\M1_unit|Add5~16_combout\ & !\M1_unit|Selector400~3_combout\)))) # (!\M1_unit|Y_address\(17) & (\M1_unit|Add5~16_combout\ & 
-- ((!\M1_unit|Selector400~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(17),
	datab => \M1_unit|Add5~16_combout\,
	datac => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	datad => \M1_unit|Selector400~3_combout\,
	combout => \M1_unit|Selector25~0_combout\);

-- Location: LCCOMB_X32_Y13_N6
\M1_unit|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector25~1_combout\ = (\M1_unit|Add31~34_combout\ & ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # ((\M1_unit|Add0~21_combout\ & !\M1_unit|SRAM_ADDRESS_m1~1_combout\)))) # (!\M1_unit|Add31~34_combout\ & (\M1_unit|Add0~21_combout\ & 
-- ((!\M1_unit|SRAM_ADDRESS_m1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~34_combout\,
	datab => \M1_unit|Add0~21_combout\,
	datac => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	combout => \M1_unit|Selector25~1_combout\);

-- Location: LCCOMB_X32_Y13_N16
\M1_unit|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector25~2_combout\ = (\M1_unit|Selector25~1_combout\) # ((\M1_unit|Selector25~0_combout\) # ((\M1_unit|Add2~18_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector25~1_combout\,
	datab => \M1_unit|Selector25~0_combout\,
	datac => \M1_unit|Add2~18_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector25~2_combout\);

-- Location: LCCOMB_X25_Y21_N12
\VGA_unit|VGA_unit|LessThan7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan7~0_combout\ = ((!\VGA_unit|VGA_unit|V_Cont\(0) & \VGA_unit|VGA_unit|LessThan6~1_combout\)) # (!\VGA_unit|VGA_unit|V_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	datac => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => \VGA_unit|VGA_unit|LessThan6~1_combout\,
	combout => \VGA_unit|VGA_unit|LessThan7~0_combout\);

-- Location: LCCOMB_X25_Y22_N6
\VGA_unit|VGA_unit|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan4~0_combout\ = ((!\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont\(4) & !\VGA_unit|VGA_unit|H_Cont\(6)))) # (!\VGA_unit|VGA_unit|H_Cont\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(6),
	combout => \VGA_unit|VGA_unit|LessThan4~0_combout\);

-- Location: LCFF_X28_Y24_N19
\VGA_unit|VGA_blue[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(6));

-- Location: LCFF_X31_Y13_N3
\M1_unit|SRAM_ADDRESS_m1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector41~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(1));

-- Location: LCFF_X34_Y11_N17
\UART_unit|SRAM_we_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_we_n~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_we_n~regout\);

-- Location: LCCOMB_X28_Y22_N2
\VGA_unit|VGA_SRAM_state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~18_combout\ = (\VGA_unit|SRAM_address[4]~1_combout\ & (!\VGA_unit|VGA_unit|Add1~18_combout\ & (\VGA_unit|Equal0~3_combout\ & \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address[4]~1_combout\,
	datab => \VGA_unit|VGA_unit|Add1~18_combout\,
	datac => \VGA_unit|Equal0~3_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|VGA_SRAM_state~18_combout\);

-- Location: LCCOMB_X28_Y22_N14
\VGA_unit|VGA_SRAM_state~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~21_combout\ = (\VGA_unit|VGA_SRAM_state~15_regout\ & (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_SRAM_state~16_regout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~15_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~16_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~21_combout\);

-- Location: LCCOMB_X28_Y22_N16
\VGA_unit|VGA_SRAM_state~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~23_combout\ = (\VGA_unit|VGA_SRAM_state~15_regout\ & (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_SRAM_state~16_regout\ & \VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~15_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~16_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~23_combout\);

-- Location: LCCOMB_X25_Y21_N0
\VGA_unit|VGA_SRAM_state~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~25_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((\VGA_unit|VGA_unit|Add0~0_combout\) # (\VGA_unit|VGA_unit|H_Cont\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~0_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_SRAM_state~25_combout\);

-- Location: LCCOMB_X25_Y22_N8
\VGA_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont\(5)) # ((\VGA_unit|VGA_unit|H_Cont\(4)) # (\VGA_unit|VGA_unit|H_Cont\(6))))) # (!\VGA_unit|VGA_unit|H_Cont\(7) & (((!\VGA_unit|VGA_unit|H_Cont\(5) & 
-- !\VGA_unit|VGA_unit|H_Cont\(4))) # (!\VGA_unit|VGA_unit|H_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(6),
	combout => \VGA_unit|LessThan2~0_combout\);

-- Location: LCCOMB_X25_Y22_N2
\VGA_unit|VGA_unit|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~3_combout\ = \VGA_unit|VGA_unit|H_Cont\(4) $ (\VGA_unit|VGA_unit|H_Cont\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|Add0~3_combout\);

-- Location: LCCOMB_X25_Y22_N4
\VGA_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~1_combout\ = (\VGA_unit|VGA_unit|H_Cont\(4)) # (((!\VGA_unit|VGA_unit|H_Cont\(3)) # (!\VGA_unit|VGA_unit|H_Cont\(1))) # (!\VGA_unit|VGA_unit|H_Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|LessThan2~1_combout\);

-- Location: LCCOMB_X25_Y22_N30
\VGA_unit|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~2_combout\ = (\VGA_unit|VGA_unit|Add0~3_combout\ & ((\VGA_unit|LessThan2~1_combout\) # (\VGA_unit|VGA_unit|H_Cont\(8) $ (\VGA_unit|VGA_unit|Add0~0_combout\)))) # (!\VGA_unit|VGA_unit|Add0~3_combout\ & (\VGA_unit|VGA_unit|H_Cont\(8) $ 
-- (((\VGA_unit|VGA_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datab => \VGA_unit|VGA_unit|Add0~3_combout\,
	datac => \VGA_unit|LessThan2~1_combout\,
	datad => \VGA_unit|VGA_unit|Add0~0_combout\,
	combout => \VGA_unit|LessThan2~2_combout\);

-- Location: LCCOMB_X28_Y22_N4
\VGA_unit|VGA_SRAM_state~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~26_combout\ = (\VGA_unit|VGA_SRAM_state~24_combout\) # ((\VGA_unit|VGA_SRAM_state~25_combout\ & ((\VGA_unit|LessThan2~2_combout\) # (\VGA_unit|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|LessThan2~2_combout\,
	datab => \VGA_unit|LessThan2~0_combout\,
	datac => \VGA_unit|VGA_SRAM_state~25_combout\,
	datad => \VGA_unit|VGA_SRAM_state~24_combout\,
	combout => \VGA_unit|VGA_SRAM_state~26_combout\);

-- Location: LCCOMB_X28_Y22_N6
\VGA_unit|VGA_SRAM_state~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~27_combout\ = (\VGA_unit|VGA_SRAM_state~23_combout\) # ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_SRAM_state~26_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~26_combout\,
	datac => \VGA_unit|VGA_SRAM_state~23_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~27_combout\);

-- Location: LCCOMB_X28_Y14_N20
\VGA_unit|SRAM_address[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[1]~5_combout\ = (\VGA_unit|SRAM_address[4]~2_combout\ & (((!\VGA_unit|VGA_unit|Add1~18_combout\ & \VGA_unit|Equal1~0_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|VGA_unit|Add1~18_combout\,
	datac => \VGA_unit|Equal1~0_combout\,
	datad => \VGA_unit|SRAM_address[4]~2_combout\,
	combout => \VGA_unit|SRAM_address[1]~5_combout\);

-- Location: LCCOMB_X25_Y22_N24
\VGA_unit|VGA_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~0_combout\ = (((!\VGA_unit|VGA_unit|H_Cont\(3)) # (!\VGA_unit|VGA_unit|H_Cont\(0))) # (!\VGA_unit|VGA_unit|H_Cont\(2))) # (!\VGA_unit|VGA_unit|H_Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|VGA_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X37_Y11_N4
\UART_unit|UART_RX|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Equal2~1_combout\ = (!\UART_unit|UART_RX|clock_count\(6) & (!\UART_unit|UART_RX|clock_count\(2) & (!\UART_unit|UART_RX|clock_count\(1) & \UART_unit|UART_RX|clock_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(6),
	datab => \UART_unit|UART_RX|clock_count\(2),
	datac => \UART_unit|UART_RX|clock_count\(1),
	datad => \UART_unit|UART_RX|clock_count\(5),
	combout => \UART_unit|UART_RX|Equal2~1_combout\);

-- Location: LCCOMB_X27_Y21_N20
\VGA_unit|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~3_combout\ = (\VGA_unit|VGA_unit|Add1~16_combout\ & (\VGA_unit|VGA_unit|Add1~4_combout\ & (\VGA_unit|VGA_unit|Add1~14_combout\ & \VGA_unit|VGA_unit|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~16_combout\,
	datab => \VGA_unit|VGA_unit|Add1~4_combout\,
	datac => \VGA_unit|VGA_unit|Add1~14_combout\,
	datad => \VGA_unit|VGA_unit|Add1~2_combout\,
	combout => \VGA_unit|always0~3_combout\);

-- Location: LCCOMB_X25_Y22_N22
\VGA_unit|always0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~9_combout\ = (\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont\(0) & !\VGA_unit|VGA_unit|H_Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|always0~9_combout\);

-- Location: LCCOMB_X28_Y24_N6
\VGA_unit|always0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~11_combout\ = (!\VGA_unit|VGA_unit|Add0~2_combout\ & (\VGA_unit|VGA_unit|Add0~0_combout\ $ (\VGA_unit|VGA_unit|H_Cont\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|Add0~2_combout\,
	combout => \VGA_unit|always0~11_combout\);

-- Location: LCFF_X28_Y21_N9
\VGA_unit|VGA_sram_data[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][8]~regout\);

-- Location: LCCOMB_X28_Y24_N10
\VGA_unit|VGA_blue[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue[3]~4_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\) # ((\VGA_enable~regout\) # ((\VGA_unit|always0~11_combout\ & \VGA_unit|always0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~11_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|always0~10_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue[3]~4_combout\);

-- Location: LCFF_X30_Y21_N5
\VGA_unit|VGA_sram_data[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][11]~regout\);

-- Location: LCFF_X30_Y21_N31
\VGA_unit|VGA_sram_data[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][12]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][12]~regout\);

-- Location: LCFF_X30_Y21_N17
\VGA_unit|VGA_sram_data[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][13]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][13]~regout\);

-- Location: LCFF_X30_Y21_N3
\VGA_unit|VGA_sram_data[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][14]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][14]~regout\);

-- Location: LCFF_X29_Y21_N5
\VGA_unit|VGA_sram_data[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][6]~regout\);

-- Location: LCCOMB_X29_Y21_N4
\VGA_unit|VGA_red~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~14_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][14]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][6]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][14]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][14]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[1][6]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_red~14_combout\);

-- Location: LCFF_X30_Y21_N21
\VGA_unit|VGA_sram_data[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][15]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][15]~regout\);

-- Location: LCFF_X29_Y21_N7
\VGA_unit|VGA_sram_data[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][7]~regout\);

-- Location: LCCOMB_X29_Y21_N6
\VGA_unit|VGA_red~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~16_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][15]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][7]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][15]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][15]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[1][7]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_red~16_combout\);

-- Location: LCFF_X28_Y21_N31
\VGA_unit|VGA_sram_data[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][3]~regout\);

-- Location: LCFF_X28_Y21_N1
\VGA_unit|VGA_sram_data[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][11]~regout\);

-- Location: LCCOMB_X28_Y21_N0
\VGA_unit|VGA_green~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~6_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][3]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][11]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][11]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][3]~regout\,
	combout => \VGA_unit|VGA_green~6_combout\);

-- Location: LCFF_X30_Y21_N23
\VGA_unit|VGA_sram_data[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][4]~regout\);

-- Location: LCFF_X28_Y21_N3
\VGA_unit|VGA_sram_data[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][12]~regout\);

-- Location: LCCOMB_X28_Y21_N2
\VGA_unit|VGA_green~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~8_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][4]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][12]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][12]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][4]~regout\,
	combout => \VGA_unit|VGA_green~8_combout\);

-- Location: LCFF_X30_Y21_N11
\VGA_unit|VGA_sram_data[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][6]~regout\);

-- Location: LCFF_X29_Y21_N9
\VGA_unit|VGA_sram_data[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][14]~regout\);

-- Location: LCCOMB_X29_Y21_N8
\VGA_unit|VGA_green~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~12_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][6]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[0][14]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][6]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][14]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_green~12_combout\);

-- Location: LCFF_X29_Y21_N29
\VGA_unit|VGA_sram_data[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][9]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][9]~regout\);

-- Location: LCFF_X28_Y21_N7
\VGA_unit|VGA_sram_data[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][1]~regout\);

-- Location: LCCOMB_X28_Y21_N6
\VGA_unit|VGA_blue~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~8_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][9]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][1]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][1]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][9]~regout\,
	combout => \VGA_unit|VGA_blue~8_combout\);

-- Location: LCFF_X29_Y21_N27
\VGA_unit|VGA_sram_data[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][12]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][12]~regout\);

-- Location: LCFF_X29_Y20_N21
\VGA_unit|VGA_sram_data[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][4]~regout\);

-- Location: LCCOMB_X29_Y20_N20
\VGA_unit|VGA_blue~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~14_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[1][12]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][4]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][4]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][12]~regout\,
	combout => \VGA_unit|VGA_blue~14_combout\);

-- Location: LCCOMB_X28_Y24_N18
\VGA_unit|VGA_blue~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~15_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_blue~14_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~2_combout\,
	datab => \VGA_unit|VGA_blue~14_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~15_combout\);

-- Location: LCFF_X29_Y21_N21
\VGA_unit|VGA_sram_data[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][14]~regout\);

-- Location: LCCOMB_X34_Y13_N8
\M1_unit|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector41~0_combout\ = (\M1_unit|Y_address\(1) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((\M1_unit|RGB_address\(1) & !\M1_unit|Selector400~3_combout\)))) # (!\M1_unit|Y_address\(1) & (((\M1_unit|RGB_address\(1) & 
-- !\M1_unit|Selector400~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(1),
	datab => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	datac => \M1_unit|RGB_address\(1),
	datad => \M1_unit|Selector400~3_combout\,
	combout => \M1_unit|Selector41~0_combout\);

-- Location: LCCOMB_X32_Y15_N2
\M1_unit|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector41~1_combout\ = (\M1_unit|SRAM_ADDRESS_m1~1_combout\ & (\M1_unit|Add31~2_combout\ & ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\)))) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & ((\M1_unit|U_address\(1)) # ((\M1_unit|Add31~2_combout\ & 
-- \M1_unit|state_m1.S_LEADOUT_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datab => \M1_unit|Add31~2_combout\,
	datac => \M1_unit|U_address\(1),
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector41~1_combout\);

-- Location: LCCOMB_X31_Y13_N2
\M1_unit|Selector41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector41~2_combout\ = (\M1_unit|Selector41~0_combout\) # ((\M1_unit|Selector41~1_combout\) # ((\M1_unit|V_address\(1) & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector41~0_combout\,
	datab => \M1_unit|Selector41~1_combout\,
	datac => \M1_unit|V_address\(1),
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector41~2_combout\);

-- Location: LCCOMB_X32_Y15_N4
\M1_unit|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector39~1_combout\ = (\M1_unit|Add31~6_combout\ & ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # ((!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & \M1_unit|U_address\(3))))) # (!\M1_unit|Add31~6_combout\ & (!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & 
-- (\M1_unit|U_address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~6_combout\,
	datab => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datac => \M1_unit|U_address\(3),
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector39~1_combout\);

-- Location: LCCOMB_X33_Y11_N14
\UART_unit|SRAM_we_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_we_n~0_combout\ = (((\UART_unit|UART_SRAM_state~12_regout\) # (!\UART_unit|UART_SRAM_state~13_regout\)) # (!\UART_unit|UART_RX|Empty~regout\)) # (!\UART_unit|UART_SRAM_state~11_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|UART_SRAM_state~12_regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|SRAM_we_n~0_combout\);

-- Location: LCCOMB_X34_Y11_N16
\UART_unit|SRAM_we_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_we_n~1_combout\ = (\UART_unit|SRAM_address[9]~0_combout\ & ((\UART_unit|SRAM_we_n~regout\) # (!\UART_unit|SRAM_we_n~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address[9]~0_combout\,
	datac => \UART_unit|SRAM_we_n~regout\,
	datad => \UART_unit|SRAM_we_n~0_combout\,
	combout => \UART_unit|SRAM_we_n~1_combout\);

-- Location: LCFF_X36_Y11_N21
\UART_unit|UART_RX|RX_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(1));

-- Location: LCCOMB_X36_Y11_N20
\UART_unit|new_line_count[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[1]~2_combout\ = ((\UART_unit|UART_RX|RX_data\(2)) # ((\UART_unit|UART_RX|RX_data\(4)) # (!\UART_unit|UART_RX|RX_data\(1)))) # (!\UART_unit|UART_RX|RX_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data\(3),
	datab => \UART_unit|UART_RX|RX_data\(2),
	datac => \UART_unit|UART_RX|RX_data\(1),
	datad => \UART_unit|UART_RX|RX_data\(4),
	combout => \UART_unit|new_line_count[1]~2_combout\);

-- Location: LCCOMB_X33_Y11_N8
\UART_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~0_combout\ = (\UART_unit|UART_SRAM_state~11_regout\) # ((\UART_unit|UART_RX|Empty~regout\) # ((!\UART_unit|UART_SRAM_state~12_regout\ & !\UART_unit|UART_SRAM_state~13_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|UART_SRAM_state~12_regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|Selector26~0_combout\);

-- Location: LCCOMB_X33_Y11_N6
\UART_unit|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~1_combout\ = (\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state~11_regout\) # ((\UART_unit|Selector26~0_combout\ & \UART_unit|UART_rx_unload_data~regout\)))) # (!\UART_unit|UART_RX|Empty~regout\ & 
-- (\UART_unit|Selector26~0_combout\ & (\UART_unit|UART_rx_unload_data~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Empty~regout\,
	datab => \UART_unit|Selector26~0_combout\,
	datac => \UART_unit|UART_rx_unload_data~regout\,
	datad => \UART_unit|UART_SRAM_state~11_regout\,
	combout => \UART_unit|Selector26~1_combout\);

-- Location: LCCOMB_X37_Y11_N0
\UART_unit|UART_RX|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|always0~0_combout\ = (\UART_unit|UART_RX|clock_count\(2) & (\UART_unit|UART_RX|clock_count\(1) & (!\UART_unit|UART_RX|RX_data_in~regout\ & !\UART_unit|UART_RX|clock_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(2),
	datab => \UART_unit|UART_RX|clock_count\(1),
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	datad => \UART_unit|UART_RX|clock_count\(5),
	combout => \UART_unit|UART_RX|always0~0_combout\);

-- Location: LCCOMB_X31_Y11_N26
\UART_unit|UART_RX|clock_count[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[5]~13_combout\ = (!\UART_unit|UART_RX|RXC_state~9_regout\ & ((\UART_unit|UART_RX|RX_data_in~regout\) # ((!\UART_unit|UART_rx_enable~regout\ & !\UART_unit|UART_RX|RXC_state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_rx_enable~regout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|RX_data_in~regout\,
	combout => \UART_unit|UART_RX|clock_count[5]~13_combout\);

-- Location: LCFF_X31_Y11_N3
\UART_unit|UART_RX|data_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|data_count[1]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_count\(1));

-- Location: LCFF_X31_Y11_N29
\UART_unit|UART_RX|data_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|data_count[0]~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_count\(0));

-- Location: LCCOMB_X31_Y11_N6
\UART_unit|UART_RX|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Add1~0_combout\ = (\UART_unit|UART_RX|data_count\(1) & \UART_unit|UART_RX|data_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|data_count\(1),
	datad => \UART_unit|UART_RX|data_count\(0),
	combout => \UART_unit|UART_RX|Add1~0_combout\);

-- Location: LCFF_X36_Y11_N11
\UART_unit|SRAM_write_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(5));

-- Location: LCCOMB_X46_Y27_N10
\PB_unit|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~3_combout\ = (!\PB_unit|clock_1kHz_div_count\(7) & (!\PB_unit|clock_1kHz_div_count\(6) & (!\PB_unit|clock_1kHz_div_count\(5) & !\PB_unit|clock_1kHz_div_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(7),
	datab => \PB_unit|clock_1kHz_div_count\(6),
	datac => \PB_unit|clock_1kHz_div_count\(5),
	datad => \PB_unit|clock_1kHz_div_count\(2),
	combout => \PB_unit|Equal0~3_combout\);

-- Location: LCCOMB_X33_Y11_N26
\UART_unit|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector7~2_combout\ = (\UART_unit|UART_rx_enable~regout\ & ((\UART_unit|LessThan1~5_combout\) # ((\UART_unit|UART_RX|Empty~regout\) # (!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_rx_enable~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_unit|UART_RX|Empty~regout\,
	combout => \UART_unit|Selector7~2_combout\);

-- Location: LCCOMB_X31_Y11_N12
\UART_unit|UART_RX|data_count[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[2]~3_combout\ = (((\UART_unit|UART_RX|Add1~0_combout\ & \UART_unit|UART_RX|data_count\(2))) # (!\UART_unit|UART_RX|Equal2~2_combout\)) # (!\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Add1~0_combout\,
	datab => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	datac => \UART_unit|UART_RX|data_count\(2),
	datad => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|data_count[2]~3_combout\);

-- Location: LCCOMB_X31_Y11_N2
\UART_unit|UART_RX|data_count[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[1]~6_combout\ = (\UART_unit|UART_RX|data_count[2]~4_combout\ & (((\UART_unit|UART_RX|data_count\(1))))) # (!\UART_unit|UART_RX|data_count[2]~4_combout\ & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ & 
-- (\UART_unit|UART_RX|data_count\(0) $ (\UART_unit|UART_RX|data_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|data_count\(0),
	datab => \UART_unit|UART_RX|data_count[2]~4_combout\,
	datac => \UART_unit|UART_RX|data_count\(1),
	datad => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	combout => \UART_unit|UART_RX|data_count[1]~6_combout\);

-- Location: LCFF_X40_Y15_N17
\M1_unit|BBufferOdd[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(24));

-- Location: LCFF_X40_Y18_N19
\M1_unit|RBufferOdd[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(25));

-- Location: LCFF_X40_Y14_N21
\M1_unit|RBufferOdd[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RBufferOdd[26]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(26));

-- Location: LCFF_X40_Y15_N23
\M1_unit|BBufferOdd[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(27));

-- Location: LCFF_X40_Y15_N25
\M1_unit|BBufferOdd[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(28));

-- Location: LCFF_X40_Y18_N27
\M1_unit|RBufferOdd[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(29));

-- Location: LCFF_X40_Y14_N13
\M1_unit|BBufferOdd[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferOdd[30]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(30));

-- Location: LCFF_X40_Y14_N7
\M1_unit|RBufferOdd[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RBufferOdd[31]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(31));

-- Location: LCCOMB_X33_Y15_N16
\M1_unit|WideOr37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr37~1_combout\ = (\M1_unit|WideOr37~0_combout\ & (((!\M1_unit|state_m1.S_LEADIN_1~5_combout\) # (!\M1_unit|state_m1~34_regout\)) # (!\M1_unit|state_m1~32_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~34_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_1~5_combout\,
	combout => \M1_unit|WideOr37~1_combout\);

-- Location: LCFF_X33_Y15_N11
\M1_unit|RBufferEven[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RBufferEven[27]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(27));

-- Location: LCFF_X33_Y15_N5
\M1_unit|BBufferEven[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferEven[27]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(27));

-- Location: LCFF_X40_Y18_N25
\M1_unit|RBufferEven[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(28));

-- Location: LCFF_X33_Y15_N25
\M1_unit|BBufferEven[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferEven[28]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(28));

-- Location: LCFF_X33_Y15_N21
\M1_unit|RBufferEven[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RBufferEven[29]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(29));

-- Location: LCFF_X40_Y15_N27
\M1_unit|BBufferEven[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(29));

-- Location: LCFF_X40_Y18_N29
\M1_unit|RBufferEven[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(30));

-- Location: LCCOMB_X46_Y27_N28
\PB_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~0_combout\ = ((!\PB_unit|clock_1kHz_div_count\(1)) # (!\PB_unit|clock_1kHz_div_count\(0))) # (!\PB_unit|clock_1kHz_div_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(2),
	datac => \PB_unit|clock_1kHz_div_count\(0),
	datad => \PB_unit|clock_1kHz_div_count\(1),
	combout => \PB_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X46_Y27_N16
\PB_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~1_combout\ = (!\PB_unit|clock_1kHz_div_count\(6) & (((\PB_unit|LessThan0~0_combout\ & \PB_unit|Equal0~1_combout\)) # (!\PB_unit|clock_1kHz_div_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|LessThan0~0_combout\,
	datab => \PB_unit|clock_1kHz_div_count\(6),
	datac => \PB_unit|clock_1kHz_div_count\(5),
	datad => \PB_unit|Equal0~1_combout\,
	combout => \PB_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X46_Y27_N20
\PB_unit|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~2_combout\ = (\PB_unit|Equal0~0_combout\ & ((\PB_unit|LessThan0~1_combout\) # ((!\PB_unit|clock_1kHz_div_count\(8)) # (!\PB_unit|clock_1kHz_div_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|LessThan0~1_combout\,
	datab => \PB_unit|clock_1kHz_div_count\(7),
	datac => \PB_unit|clock_1kHz_div_count\(8),
	datad => \PB_unit|Equal0~0_combout\,
	combout => \PB_unit|LessThan0~2_combout\);

-- Location: LCFF_X41_Y15_N21
\M1_unit|Yx76284[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(24));

-- Location: LCFF_X41_Y15_N19
\M1_unit|Yx76284[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(23));

-- Location: LCFF_X41_Y15_N9
\M1_unit|Yx76284[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(18));

-- Location: LCFF_X41_Y15_N5
\M1_unit|Yx76284[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(16));

-- Location: LCFF_X41_Y16_N23
\M1_unit|Yx76284[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(9));

-- Location: LCFF_X41_Y16_N9
\M1_unit|Yx76284[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(2));

-- Location: LCCOMB_X38_Y21_N24
\M1_unit|Selector398~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~0_combout\ = ((!\M1_unit|WideOr46~2_combout\) # (!\M1_unit|Multi_Op~2_combout\)) # (!\M1_unit|WideOr38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|WideOr46~2_combout\,
	combout => \M1_unit|Selector398~0_combout\);

-- Location: LCCOMB_X34_Y18_N10
\M1_unit|Selector342~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector342~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (\M1_unit|VPrimeOdd\(1) & ((\M1_unit|WideOr47~2_combout\)))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|UReg[4][1]~regout\) # ((\M1_unit|VPrimeOdd\(1) & \M1_unit|WideOr47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|VPrimeOdd\(1),
	datac => \M1_unit|UReg[4][1]~regout\,
	datad => \M1_unit|WideOr47~2_combout\,
	combout => \M1_unit|Selector342~1_combout\);

-- Location: LCCOMB_X33_Y20_N24
\M1_unit|Selector341~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector341~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (((\M1_unit|WideOr47~2_combout\ & \M1_unit|VPrimeOdd\(2))))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|UReg[4][2]~regout\) # ((\M1_unit|WideOr47~2_combout\ & \M1_unit|VPrimeOdd\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|UReg[4][2]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|VPrimeOdd\(2),
	combout => \M1_unit|Selector341~1_combout\);

-- Location: LCCOMB_X34_Y20_N2
\M1_unit|Selector339~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector339~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (\M1_unit|WideOr47~2_combout\ & (\M1_unit|VPrimeOdd\(4)))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|UReg[4][4]~regout\) # ((\M1_unit|WideOr47~2_combout\ & \M1_unit|VPrimeOdd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VPrimeOdd\(4),
	datad => \M1_unit|UReg[4][4]~regout\,
	combout => \M1_unit|Selector339~1_combout\);

-- Location: LCFF_X32_Y18_N7
\M1_unit|UReg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector122~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][5]~regout\);

-- Location: LCCOMB_X32_Y18_N10
\M1_unit|Selector338~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector338~1_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|VPrimeOdd\(5)) # ((\M1_unit|UReg[4][5]~regout\ & !\M1_unit|WideOr38~0_combout\)))) # (!\M1_unit|WideOr47~2_combout\ & (\M1_unit|UReg[4][5]~regout\ & 
-- (!\M1_unit|WideOr38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|UReg[4][5]~regout\,
	datac => \M1_unit|WideOr38~0_combout\,
	datad => \M1_unit|VPrimeOdd\(5),
	combout => \M1_unit|Selector338~1_combout\);

-- Location: LCCOMB_X34_Y19_N24
\M1_unit|Selector337~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector337~1_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|VPrimeOdd\(6)) # ((!\M1_unit|WideOr38~0_combout\ & \M1_unit|UReg[4][6]~regout\)))) # (!\M1_unit|WideOr47~2_combout\ & (((!\M1_unit|WideOr38~0_combout\ & 
-- \M1_unit|UReg[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|VPrimeOdd\(6),
	datac => \M1_unit|WideOr38~0_combout\,
	datad => \M1_unit|UReg[4][6]~regout\,
	combout => \M1_unit|Selector337~1_combout\);

-- Location: LCCOMB_X38_Y20_N12
\M1_unit|Selector336~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector336~1_combout\ = (\M1_unit|UReg[4][7]~regout\ & (((\M1_unit|WideOr58~2_combout\ & !\M1_unit|VReg[2][7]~regout\)) # (!\M1_unit|WideOr38~0_combout\))) # (!\M1_unit|UReg[4][7]~regout\ & (((\M1_unit|WideOr58~2_combout\ & 
-- !\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[4][7]~regout\,
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|WideOr58~2_combout\,
	datad => \M1_unit|VReg[2][7]~regout\,
	combout => \M1_unit|Selector336~1_combout\);

-- Location: LCFF_X30_Y18_N15
\M1_unit|YBufferEven[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(9),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(1));

-- Location: LCCOMB_X30_Y18_N14
\M1_unit|Selector386~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector386~2_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|UReg[2][1]~regout\) # ((\M1_unit|YBufferEven\(1) & \M1_unit|WideOr58~2_combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|YBufferEven\(1) & 
-- \M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|UReg[2][1]~regout\,
	datac => \M1_unit|YBufferEven\(1),
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector386~2_combout\);

-- Location: LCFF_X33_Y20_N13
\M1_unit|UReg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector117~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][2]~regout\);

-- Location: LCFF_X32_Y18_N31
\M1_unit|UReg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector114~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][5]~regout\);

-- Location: LCCOMB_X32_Y18_N0
\M1_unit|Selector382~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector382~0_combout\ = (\M1_unit|UReg[1][5]~regout\ & (((\M1_unit|UReg[3][5]~regout\ & !\M1_unit|WideOr37~0_combout\)) # (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|UReg[1][5]~regout\ & (\M1_unit|UReg[3][5]~regout\ & 
-- (!\M1_unit|WideOr37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[1][5]~regout\,
	datab => \M1_unit|UReg[3][5]~regout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Multi_Op~2_combout\,
	combout => \M1_unit|Selector382~0_combout\);

-- Location: LCCOMB_X31_Y18_N20
\M1_unit|Selector382~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector382~1_combout\ = (\M1_unit|WideOr47~2_combout\ & (\M1_unit|YBufferOdd\(5) $ (!\M1_unit|YBufferOdd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|YBufferOdd\(5),
	datac => \M1_unit|YBufferOdd\(4),
	datad => \M1_unit|WideOr47~2_combout\,
	combout => \M1_unit|Selector382~1_combout\);

-- Location: LCCOMB_X32_Y18_N26
\M1_unit|Selector382~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector382~2_combout\ = (\M1_unit|Selector382~1_combout\) # ((\M1_unit|Selector382~0_combout\) # ((\M1_unit|UReg[5][5]~regout\ & !\M1_unit|WideOr38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector382~1_combout\,
	datab => \M1_unit|UReg[5][5]~regout\,
	datac => \M1_unit|WideOr38~0_combout\,
	datad => \M1_unit|Selector382~0_combout\,
	combout => \M1_unit|Selector382~2_combout\);

-- Location: LCFF_X31_Y18_N11
\M1_unit|YBufferOdd[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(6));

-- Location: LCFF_X31_Y18_N15
\M1_unit|YBufferOdd[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(7));

-- Location: LCCOMB_X31_Y18_N10
\M1_unit|Add24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add24~0_combout\ = \M1_unit|YBufferOdd\(7) $ (((\M1_unit|YBufferOdd\(5)) # ((\M1_unit|YBufferOdd\(6)) # (\M1_unit|YBufferOdd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|YBufferOdd\(5),
	datab => \M1_unit|YBufferOdd\(7),
	datac => \M1_unit|YBufferOdd\(6),
	datad => \M1_unit|YBufferOdd\(4),
	combout => \M1_unit|Add24~0_combout\);

-- Location: LCCOMB_X31_Y18_N14
\M1_unit|Selector377~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector377~1_combout\ = (\M1_unit|YBufferOdd\(6)) # ((\M1_unit|YBufferOdd\(5)) # ((\M1_unit|YBufferOdd\(7)) # (\M1_unit|YBufferOdd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|YBufferOdd\(6),
	datab => \M1_unit|YBufferOdd\(5),
	datac => \M1_unit|YBufferOdd\(7),
	datad => \M1_unit|YBufferOdd\(4),
	combout => \M1_unit|Selector377~1_combout\);

-- Location: LCFF_X33_Y21_N25
\M1_unit|VReg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector161~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][0]~regout\);

-- Location: LCCOMB_X33_Y17_N24
\M1_unit|Selector259~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector259~0_combout\ = (\M1_unit|Multi_Op[7][0]~3_combout\ & (((\M1_unit|VReg[2][0]~regout\) # (!\M1_unit|WideOr46~4_combout\)))) # (!\M1_unit|Multi_Op[7][0]~3_combout\ & (\M1_unit|VReg[4][0]~regout\ & ((\M1_unit|WideOr46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op[7][0]~3_combout\,
	datab => \M1_unit|VReg[4][0]~regout\,
	datac => \M1_unit|VReg[2][0]~regout\,
	datad => \M1_unit|WideOr46~4_combout\,
	combout => \M1_unit|Selector259~0_combout\);

-- Location: LCFF_X33_Y21_N9
\M1_unit|VReg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector191~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][2]~regout\);

-- Location: LCFF_X32_Y19_N21
\M1_unit|VReg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector190~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][3]~regout\);

-- Location: LCFF_X32_Y20_N15
\M1_unit|VReg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector189~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][4]~regout\);

-- Location: LCCOMB_X34_Y19_N0
\M1_unit|Selector253~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector253~0_combout\ = (\M1_unit|WideOr46~4_combout\ & ((\M1_unit|Multi_Op[7][0]~3_combout\ & ((\M1_unit|VReg[2][6]~regout\))) # (!\M1_unit|Multi_Op[7][0]~3_combout\ & (\M1_unit|VReg[4][6]~regout\)))) # (!\M1_unit|WideOr46~4_combout\ & 
-- (\M1_unit|Multi_Op[7][0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~4_combout\,
	datab => \M1_unit|Multi_Op[7][0]~3_combout\,
	datac => \M1_unit|VReg[4][6]~regout\,
	datad => \M1_unit|VReg[2][6]~regout\,
	combout => \M1_unit|Selector253~0_combout\);

-- Location: LCCOMB_X44_Y19_N16
\M1_unit|Selector280~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector280~0_combout\ = (\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add26~28_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|UReg[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|Add26~28_combout\,
	datac => \M1_unit|UReg[2][7]~regout\,
	combout => \M1_unit|Selector280~0_combout\);

-- Location: LCCOMB_X44_Y19_N24
\M1_unit|Selector278~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector278~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~32_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|UReg[2][7]~regout\,
	datad => \M1_unit|Add26~32_combout\,
	combout => \M1_unit|Selector278~0_combout\);

-- Location: LCCOMB_X36_Y19_N12
\M1_unit|Selector277~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector277~3_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~34_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|Add26~34_combout\,
	datad => \M1_unit|Selector277~2_combout\,
	combout => \M1_unit|Selector277~3_combout\);

-- Location: LCCOMB_X36_Y19_N16
\M1_unit|Selector275~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector275~2_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~38_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector277~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~38_combout\,
	combout => \M1_unit|Selector275~2_combout\);

-- Location: LCCOMB_X36_Y19_N2
\M1_unit|Selector274~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector274~2_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~40_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector277~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~40_combout\,
	combout => \M1_unit|Selector274~2_combout\);

-- Location: LCCOMB_X35_Y18_N6
\M1_unit|Selector301~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector301~0_combout\ = (\M1_unit|VReg[1][0]~regout\ & (((\M1_unit|VReg[3][0]~regout\ & !\M1_unit|WideOr37~0_combout\)) # (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|VReg[1][0]~regout\ & (((\M1_unit|VReg[3][0]~regout\ & 
-- !\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[1][0]~regout\,
	datab => \M1_unit|Multi_Op~2_combout\,
	datac => \M1_unit|VReg[3][0]~regout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector301~0_combout\);

-- Location: LCFF_X32_Y20_N25
\M1_unit|VReg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector183~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][2]~regout\);

-- Location: LCCOMB_X33_Y20_N8
\M1_unit|Selector299~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector299~0_combout\ = (\M1_unit|Multi_Op~2_combout\ & (((\M1_unit|VReg[3][2]~regout\ & !\M1_unit|WideOr37~0_combout\)))) # (!\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|VReg[1][2]~regout\) # ((\M1_unit|VReg[3][2]~regout\ & 
-- !\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op~2_combout\,
	datab => \M1_unit|VReg[1][2]~regout\,
	datac => \M1_unit|VReg[3][2]~regout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector299~0_combout\);

-- Location: LCFF_X32_Y19_N27
\M1_unit|VReg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector181~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][4]~regout\);

-- Location: LCCOMB_X43_Y17_N30
\M1_unit|Selector288~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector288~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~12_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector288~0_combout\);

-- Location: LCCOMB_X32_Y18_N20
\M1_unit|Add14~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~64_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add10~32_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add14~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add14~62_combout\,
	datad => \M1_unit|Add10~32_combout\,
	combout => \M1_unit|Add14~64_combout\);

-- Location: LCCOMB_X32_Y18_N6
\M1_unit|Selector122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector122~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[1][5]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[1][5]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|UReg[1][5]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector122~0_combout\);

-- Location: LCFF_X32_Y20_N27
\M1_unit|UEvenBuf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(0));

-- Location: LCCOMB_X31_Y20_N30
\M1_unit|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector87~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UEvenBuf\(0))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UEvenBuf\(0),
	datab => \SRAM_unit|SRAM_read_data\(0),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector87~0_combout\);

-- Location: LCFF_X32_Y20_N21
\M1_unit|UOddBuf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UOddBuf[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(0));

-- Location: LCCOMB_X33_Y20_N12
\M1_unit|Selector117~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector117~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[2][2]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[2][2]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|UReg[2][2]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector117~0_combout\);

-- Location: LCFF_X32_Y20_N3
\M1_unit|UEvenBuf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(2));

-- Location: LCFF_X32_Y20_N7
\M1_unit|UEvenBuf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UEvenBuf[3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(3));

-- Location: LCCOMB_X32_Y18_N30
\M1_unit|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector114~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[2][5]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[2][5]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|UReg[2][5]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector114~0_combout\);

-- Location: LCFF_X32_Y20_N23
\M1_unit|UEvenBuf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UEvenBuf[5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(5));

-- Location: LCCOMB_X31_Y20_N12
\M1_unit|Selector82~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector82~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UEvenBuf\(5)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \M1_unit|UEvenBuf\(5),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector82~0_combout\);

-- Location: LCFF_X31_Y20_N17
\M1_unit|UOddBuf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UOddBuf[5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(5));

-- Location: LCFF_X31_Y20_N27
\M1_unit|UEvenBuf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UEvenBuf[6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(6));

-- Location: LCCOMB_X31_Y20_N2
\M1_unit|Selector81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector81~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UEvenBuf\(6)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(6),
	datab => \M1_unit|UEvenBuf\(6),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector81~0_combout\);

-- Location: LCFF_X31_Y20_N15
\M1_unit|UOddBuf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UOddBuf[6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(6));

-- Location: LCFF_X31_Y20_N11
\M1_unit|UEvenBuf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UEvenBuf[7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(7));

-- Location: LCCOMB_X33_Y21_N24
\M1_unit|Selector161~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector161~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[5][0]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[5][0]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(8),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector161~0_combout\);

-- Location: LCCOMB_X33_Y21_N8
\M1_unit|Selector191~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector191~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|VReg[1][2]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|VReg[1][2]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|VReg[1][2]~regout\,
	combout => \M1_unit|Selector191~0_combout\);

-- Location: LCCOMB_X32_Y19_N20
\M1_unit|Selector190~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector190~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[1][3]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[1][3]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(11),
	datab => \M1_unit|VReg[1][3]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector190~0_combout\);

-- Location: LCCOMB_X32_Y20_N14
\M1_unit|Selector189~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector189~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[1][4]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[1][4]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datab => \M1_unit|VReg[1][4]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector189~0_combout\);

-- Location: LCCOMB_X43_Y18_N16
\M1_unit|Add12~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~44_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~10_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~10_combout\,
	datad => \M1_unit|Add12~24_combout\,
	combout => \M1_unit|Add12~44_combout\);

-- Location: LCCOMB_X43_Y18_N8
\M1_unit|Add12~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~48_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~16_combout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~2_combout\,
	combout => \M1_unit|Add12~48_combout\);

-- Location: LCFF_X33_Y19_N9
\M1_unit|VEvenBuf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(0));

-- Location: LCCOMB_X34_Y18_N14
\M1_unit|Add12~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~90_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add7~2_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add7~2_combout\,
	datad => \M1_unit|Add12~2_combout\,
	combout => \M1_unit|Add12~90_combout\);

-- Location: LCCOMB_X32_Y20_N24
\M1_unit|Selector183~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector183~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VReg[2][2]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[2][2]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|VReg[2][2]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector183~0_combout\);

-- Location: LCFF_X31_Y19_N11
\M1_unit|VEvenBuf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VEvenBuf[2]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(2));

-- Location: LCFF_X31_Y19_N27
\M1_unit|VEvenBuf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VEvenBuf[3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(3));

-- Location: LCCOMB_X31_Y19_N20
\M1_unit|Selector150~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector150~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|VEvenBuf\(3)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(3),
	datad => \M1_unit|VEvenBuf\(3),
	combout => \M1_unit|Selector150~0_combout\);

-- Location: LCFF_X31_Y19_N9
\M1_unit|VOddBuf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VOddBuf[3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(3));

-- Location: LCCOMB_X32_Y19_N26
\M1_unit|Selector181~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector181~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[2][4]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[2][4]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|VReg[2][4]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector181~0_combout\);

-- Location: LCFF_X33_Y19_N21
\M1_unit|VEvenBuf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(4));

-- Location: LCFF_X31_Y19_N7
\M1_unit|VEvenBuf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VEvenBuf[5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(5));

-- Location: LCCOMB_X33_Y11_N0
\UART_unit|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector7~3_combout\ = (\UART_unit|Selector7~2_combout\) # ((!\UART_unit|SRAM_address[9]~1_combout\ & ((!\UART_unit|UART_SRAM_state~13_regout\) # (!\UART_unit|UART_SRAM_state~12_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~12_regout\,
	datab => \UART_unit|Selector7~2_combout\,
	datac => \UART_unit|SRAM_address[9]~1_combout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|Selector7~3_combout\);

-- Location: LCCOMB_X31_Y11_N28
\UART_unit|UART_RX|data_count[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[0]~7_combout\ = (\UART_unit|UART_RX|data_count\(0) & (((\UART_unit|UART_RX|data_count[2]~4_combout\)))) # (!\UART_unit|UART_RX|data_count\(0) & (!\UART_unit|UART_RX|RXC_state~8_regout\ & 
-- (\UART_unit|UART_RX|RXC_state~9_regout\ & !\UART_unit|UART_RX|data_count[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|data_count\(0),
	datad => \UART_unit|UART_RX|data_count[2]~4_combout\,
	combout => \UART_unit|UART_RX|data_count[0]~7_combout\);

-- Location: LCCOMB_X40_Y14_N20
\M1_unit|RBufferOdd[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RBufferOdd[26]~feeder_combout\ = \M1_unit|Add22~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add22~52_combout\,
	combout => \M1_unit|RBufferOdd[26]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N10
\M1_unit|RBufferEven[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RBufferEven[27]~feeder_combout\ = \M1_unit|Add22~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add22~54_combout\,
	combout => \M1_unit|RBufferEven[27]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N4
\M1_unit|BBufferEven[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferEven[27]~feeder_combout\ = \M1_unit|Add23~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add23~54_combout\,
	combout => \M1_unit|BBufferEven[27]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N24
\M1_unit|BBufferEven[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferEven[28]~feeder_combout\ = \M1_unit|Add23~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add23~56_combout\,
	combout => \M1_unit|BBufferEven[28]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N20
\M1_unit|RBufferEven[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RBufferEven[29]~feeder_combout\ = \M1_unit|Add22~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add22~58_combout\,
	combout => \M1_unit|RBufferEven[29]~feeder_combout\);

-- Location: LCCOMB_X40_Y14_N12
\M1_unit|BBufferOdd[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferOdd[30]~feeder_combout\ = \M1_unit|Add23~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add23~60_combout\,
	combout => \M1_unit|BBufferOdd[30]~feeder_combout\);

-- Location: LCCOMB_X40_Y14_N6
\M1_unit|RBufferOdd[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RBufferOdd[31]~feeder_combout\ = \M1_unit|Add22~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add22~62_combout\,
	combout => \M1_unit|RBufferOdd[31]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N16
\M1_unit|VPrimeOdd[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[23]~feeder_combout\ = \M1_unit|VPrimeOdd[23]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[23]~78_combout\,
	combout => \M1_unit|VPrimeOdd[23]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N18
\M1_unit|UPrimeOdd[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[1]~feeder_combout\ = \M1_unit|UPrimeOdd[1]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[1]~34_combout\,
	combout => \M1_unit|UPrimeOdd[1]~feeder_combout\);

-- Location: LCCOMB_X43_Y18_N0
\M1_unit|UPrimeOdd[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[8]~feeder_combout\ = \M1_unit|UPrimeOdd[8]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[8]~48_combout\,
	combout => \M1_unit|UPrimeOdd[8]~feeder_combout\);

-- Location: LCCOMB_X43_Y18_N24
\M1_unit|UPrimeOdd[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[12]~feeder_combout\ = \M1_unit|UPrimeOdd[12]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[12]~56_combout\,
	combout => \M1_unit|UPrimeOdd[12]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N20
\M1_unit|UOddBuf[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UOddBuf[0]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \M1_unit|UOddBuf[0]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N8
\M1_unit|VOddBuf[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VOddBuf[3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \M1_unit|VOddBuf[3]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N22
\VGA_unit|VGA_sram_data[2][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][4]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \VGA_unit|VGA_sram_data[2][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N16
\M1_unit|UOddBuf[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UOddBuf[5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(5),
	combout => \M1_unit|UOddBuf[5]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N14
\M1_unit|UOddBuf[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UOddBuf[6]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \M1_unit|UOddBuf[6]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N28
\VGA_unit|VGA_sram_data[1][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][9]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(9),
	combout => \VGA_unit|VGA_sram_data[1][9]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N10
\M1_unit|VEvenBuf[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VEvenBuf[2]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \M1_unit|VEvenBuf[2]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N6
\M1_unit|UEvenBuf[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UEvenBuf[3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \M1_unit|UEvenBuf[3]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N26
\M1_unit|VEvenBuf[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VEvenBuf[3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(11),
	combout => \M1_unit|VEvenBuf[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N26
\VGA_unit|VGA_sram_data[1][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][12]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \VGA_unit|VGA_sram_data[1][12]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N30
\VGA_unit|VGA_sram_data[2][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][12]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \VGA_unit|VGA_sram_data[2][12]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N22
\M1_unit|UEvenBuf[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UEvenBuf[5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|UEvenBuf[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N16
\VGA_unit|VGA_sram_data[2][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][13]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \VGA_unit|VGA_sram_data[2][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N6
\M1_unit|VEvenBuf[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VEvenBuf[5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|VEvenBuf[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N2
\VGA_unit|VGA_sram_data[2][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][14]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \VGA_unit|VGA_sram_data[2][14]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N26
\M1_unit|UEvenBuf[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UEvenBuf[6]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \M1_unit|UEvenBuf[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N20
\VGA_unit|VGA_sram_data[2][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][15]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(15),
	combout => \VGA_unit|VGA_sram_data[2][15]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N10
\M1_unit|UEvenBuf[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UEvenBuf[7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(15),
	combout => \M1_unit|UEvenBuf[7]~feeder_combout\);

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(0),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(0),
	combout => \SRAM_DATA_IO[0]~0\);

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(1),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(1),
	combout => \SRAM_DATA_IO[1]~1\);

-- Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(2),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(2),
	combout => \SRAM_DATA_IO[2]~2\);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(3),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(3),
	combout => \SRAM_DATA_IO[3]~3\);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(4),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(4),
	combout => \SRAM_DATA_IO[4]~4\);

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(5),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(5),
	combout => \SRAM_DATA_IO[5]~5\);

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(6),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(6),
	combout => \SRAM_DATA_IO[6]~6\);

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(7),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(7),
	combout => \SRAM_DATA_IO[7]~7\);

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(8),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(8),
	combout => \SRAM_DATA_IO[8]~8\);

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(9),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(9),
	combout => \SRAM_DATA_IO[9]~9\);

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(10),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(10),
	combout => \SRAM_DATA_IO[10]~10\);

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(11),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(11),
	combout => \SRAM_DATA_IO[11]~11\);

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(12),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(12),
	combout => \SRAM_DATA_IO[12]~12\);

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(13),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(13),
	combout => \SRAM_DATA_IO[13]~13\);

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(14),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(14),
	combout => \SRAM_DATA_IO[14]~14\);

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(15),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(15),
	combout => \SRAM_DATA_IO[15]~15\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50_I~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50_I,
	combout => \CLOCK_50_I~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50_I~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50_I~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50_I~clkctrl_outclk\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(0),
	combout => \PUSH_BUTTON_I~combout\(0));

-- Location: LCCOMB_X45_Y27_N2
\PB_unit|debounce_shift_reg[0][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][0]~0_combout\ = !\PUSH_BUTTON_I~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PUSH_BUTTON_I~combout\(0),
	combout => \PB_unit|debounce_shift_reg[0][0]~0_combout\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(17),
	combout => \SWITCH_I~combout\(17));

-- Location: PLL_1
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 4,
	c0_initial => 1,
	c0_low => 4,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 16,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 3582,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => \SWITCH_I~combout\(17),
	inclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\,
	locked => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	clk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\);

-- Location: LCCOMB_X28_Y20_N2
\resetn~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \resetn~0_combout\ = (\SWITCH_I~combout\(17)) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(17),
	datac => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	combout => \resetn~0_combout\);

-- Location: CLKCTRL_G9
\resetn~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \resetn~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \resetn~0clkctrl_outclk\);

-- Location: LCCOMB_X47_Y27_N0
\PB_unit|clock_1kHz_div_count[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[0]~16_combout\ = \PB_unit|clock_1kHz_div_count\(0) $ (VCC)
-- \PB_unit|clock_1kHz_div_count[0]~17\ = CARRY(\PB_unit|clock_1kHz_div_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(0),
	datad => VCC,
	combout => \PB_unit|clock_1kHz_div_count[0]~16_combout\,
	cout => \PB_unit|clock_1kHz_div_count[0]~17\);

-- Location: LCCOMB_X46_Y27_N14
\PB_unit|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~3_combout\ = (\PB_unit|clock_1kHz_div_count\(15)) # ((!\PB_unit|LessThan0~2_combout\ & (\PB_unit|clock_1kHz_div_count\(13) & \PB_unit|clock_1kHz_div_count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|LessThan0~2_combout\,
	datab => \PB_unit|clock_1kHz_div_count\(15),
	datac => \PB_unit|clock_1kHz_div_count\(13),
	datad => \PB_unit|clock_1kHz_div_count\(14),
	combout => \PB_unit|LessThan0~3_combout\);

-- Location: LCFF_X47_Y27_N1
\PB_unit|clock_1kHz_div_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[0]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(0));

-- Location: LCCOMB_X47_Y27_N2
\PB_unit|clock_1kHz_div_count[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[1]~18_combout\ = (\PB_unit|clock_1kHz_div_count\(1) & (!\PB_unit|clock_1kHz_div_count[0]~17\)) # (!\PB_unit|clock_1kHz_div_count\(1) & ((\PB_unit|clock_1kHz_div_count[0]~17\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[1]~19\ = CARRY((!\PB_unit|clock_1kHz_div_count[0]~17\) # (!\PB_unit|clock_1kHz_div_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(1),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[0]~17\,
	combout => \PB_unit|clock_1kHz_div_count[1]~18_combout\,
	cout => \PB_unit|clock_1kHz_div_count[1]~19\);

-- Location: LCFF_X47_Y27_N3
\PB_unit|clock_1kHz_div_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[1]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(1));

-- Location: LCCOMB_X47_Y27_N4
\PB_unit|clock_1kHz_div_count[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[2]~20_combout\ = (\PB_unit|clock_1kHz_div_count\(2) & (\PB_unit|clock_1kHz_div_count[1]~19\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(2) & (!\PB_unit|clock_1kHz_div_count[1]~19\ & VCC))
-- \PB_unit|clock_1kHz_div_count[2]~21\ = CARRY((\PB_unit|clock_1kHz_div_count\(2) & !\PB_unit|clock_1kHz_div_count[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(2),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[1]~19\,
	combout => \PB_unit|clock_1kHz_div_count[2]~20_combout\,
	cout => \PB_unit|clock_1kHz_div_count[2]~21\);

-- Location: LCFF_X47_Y27_N5
\PB_unit|clock_1kHz_div_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[2]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(2));

-- Location: LCCOMB_X47_Y27_N6
\PB_unit|clock_1kHz_div_count[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[3]~22_combout\ = (\PB_unit|clock_1kHz_div_count\(3) & (!\PB_unit|clock_1kHz_div_count[2]~21\)) # (!\PB_unit|clock_1kHz_div_count\(3) & ((\PB_unit|clock_1kHz_div_count[2]~21\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[3]~23\ = CARRY((!\PB_unit|clock_1kHz_div_count[2]~21\) # (!\PB_unit|clock_1kHz_div_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(3),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[2]~21\,
	combout => \PB_unit|clock_1kHz_div_count[3]~22_combout\,
	cout => \PB_unit|clock_1kHz_div_count[3]~23\);

-- Location: LCCOMB_X47_Y27_N8
\PB_unit|clock_1kHz_div_count[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[4]~24_combout\ = (\PB_unit|clock_1kHz_div_count\(4) & (\PB_unit|clock_1kHz_div_count[3]~23\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(4) & (!\PB_unit|clock_1kHz_div_count[3]~23\ & VCC))
-- \PB_unit|clock_1kHz_div_count[4]~25\ = CARRY((\PB_unit|clock_1kHz_div_count\(4) & !\PB_unit|clock_1kHz_div_count[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(4),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[3]~23\,
	combout => \PB_unit|clock_1kHz_div_count[4]~24_combout\,
	cout => \PB_unit|clock_1kHz_div_count[4]~25\);

-- Location: LCFF_X47_Y27_N9
\PB_unit|clock_1kHz_div_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[4]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(4));

-- Location: LCCOMB_X47_Y27_N14
\PB_unit|clock_1kHz_div_count[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[7]~30_combout\ = (\PB_unit|clock_1kHz_div_count\(7) & (!\PB_unit|clock_1kHz_div_count[6]~29\)) # (!\PB_unit|clock_1kHz_div_count\(7) & ((\PB_unit|clock_1kHz_div_count[6]~29\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[7]~31\ = CARRY((!\PB_unit|clock_1kHz_div_count[6]~29\) # (!\PB_unit|clock_1kHz_div_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(7),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[6]~29\,
	combout => \PB_unit|clock_1kHz_div_count[7]~30_combout\,
	cout => \PB_unit|clock_1kHz_div_count[7]~31\);

-- Location: LCFF_X47_Y27_N15
\PB_unit|clock_1kHz_div_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[7]~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(7));

-- Location: LCCOMB_X47_Y27_N16
\PB_unit|clock_1kHz_div_count[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[8]~32_combout\ = (\PB_unit|clock_1kHz_div_count\(8) & (\PB_unit|clock_1kHz_div_count[7]~31\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(8) & (!\PB_unit|clock_1kHz_div_count[7]~31\ & VCC))
-- \PB_unit|clock_1kHz_div_count[8]~33\ = CARRY((\PB_unit|clock_1kHz_div_count\(8) & !\PB_unit|clock_1kHz_div_count[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(8),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[7]~31\,
	combout => \PB_unit|clock_1kHz_div_count[8]~32_combout\,
	cout => \PB_unit|clock_1kHz_div_count[8]~33\);

-- Location: LCCOMB_X47_Y27_N18
\PB_unit|clock_1kHz_div_count[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[9]~34_combout\ = (\PB_unit|clock_1kHz_div_count\(9) & (!\PB_unit|clock_1kHz_div_count[8]~33\)) # (!\PB_unit|clock_1kHz_div_count\(9) & ((\PB_unit|clock_1kHz_div_count[8]~33\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[9]~35\ = CARRY((!\PB_unit|clock_1kHz_div_count[8]~33\) # (!\PB_unit|clock_1kHz_div_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(9),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[8]~33\,
	combout => \PB_unit|clock_1kHz_div_count[9]~34_combout\,
	cout => \PB_unit|clock_1kHz_div_count[9]~35\);

-- Location: LCFF_X47_Y27_N19
\PB_unit|clock_1kHz_div_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[9]~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(9));

-- Location: LCCOMB_X47_Y27_N20
\PB_unit|clock_1kHz_div_count[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[10]~36_combout\ = (\PB_unit|clock_1kHz_div_count\(10) & (\PB_unit|clock_1kHz_div_count[9]~35\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(10) & (!\PB_unit|clock_1kHz_div_count[9]~35\ & VCC))
-- \PB_unit|clock_1kHz_div_count[10]~37\ = CARRY((\PB_unit|clock_1kHz_div_count\(10) & !\PB_unit|clock_1kHz_div_count[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(10),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[9]~35\,
	combout => \PB_unit|clock_1kHz_div_count[10]~36_combout\,
	cout => \PB_unit|clock_1kHz_div_count[10]~37\);

-- Location: LCCOMB_X47_Y27_N22
\PB_unit|clock_1kHz_div_count[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[11]~38_combout\ = (\PB_unit|clock_1kHz_div_count\(11) & (!\PB_unit|clock_1kHz_div_count[10]~37\)) # (!\PB_unit|clock_1kHz_div_count\(11) & ((\PB_unit|clock_1kHz_div_count[10]~37\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[11]~39\ = CARRY((!\PB_unit|clock_1kHz_div_count[10]~37\) # (!\PB_unit|clock_1kHz_div_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(11),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[10]~37\,
	combout => \PB_unit|clock_1kHz_div_count[11]~38_combout\,
	cout => \PB_unit|clock_1kHz_div_count[11]~39\);

-- Location: LCFF_X47_Y27_N23
\PB_unit|clock_1kHz_div_count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[11]~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(11));

-- Location: LCCOMB_X47_Y27_N26
\PB_unit|clock_1kHz_div_count[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[13]~42_combout\ = (\PB_unit|clock_1kHz_div_count\(13) & (!\PB_unit|clock_1kHz_div_count[12]~41\)) # (!\PB_unit|clock_1kHz_div_count\(13) & ((\PB_unit|clock_1kHz_div_count[12]~41\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[13]~43\ = CARRY((!\PB_unit|clock_1kHz_div_count[12]~41\) # (!\PB_unit|clock_1kHz_div_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(13),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[12]~41\,
	combout => \PB_unit|clock_1kHz_div_count[13]~42_combout\,
	cout => \PB_unit|clock_1kHz_div_count[13]~43\);

-- Location: LCFF_X47_Y27_N27
\PB_unit|clock_1kHz_div_count[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[13]~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(13));

-- Location: LCCOMB_X47_Y27_N28
\PB_unit|clock_1kHz_div_count[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[14]~44_combout\ = (\PB_unit|clock_1kHz_div_count\(14) & (\PB_unit|clock_1kHz_div_count[13]~43\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(14) & (!\PB_unit|clock_1kHz_div_count[13]~43\ & VCC))
-- \PB_unit|clock_1kHz_div_count[14]~45\ = CARRY((\PB_unit|clock_1kHz_div_count\(14) & !\PB_unit|clock_1kHz_div_count[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(14),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[13]~43\,
	combout => \PB_unit|clock_1kHz_div_count[14]~44_combout\,
	cout => \PB_unit|clock_1kHz_div_count[14]~45\);

-- Location: LCFF_X47_Y27_N29
\PB_unit|clock_1kHz_div_count[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[14]~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(14));

-- Location: LCCOMB_X47_Y27_N30
\PB_unit|clock_1kHz_div_count[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[15]~46_combout\ = \PB_unit|clock_1kHz_div_count[14]~45\ $ (\PB_unit|clock_1kHz_div_count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|clock_1kHz_div_count\(15),
	cin => \PB_unit|clock_1kHz_div_count[14]~45\,
	combout => \PB_unit|clock_1kHz_div_count[15]~46_combout\);

-- Location: LCFF_X47_Y27_N31
\PB_unit|clock_1kHz_div_count[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[15]~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(15));

-- Location: LCFF_X47_Y27_N17
\PB_unit|clock_1kHz_div_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[8]~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(8));

-- Location: LCCOMB_X46_Y27_N2
\PB_unit|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~4_combout\ = (!\PB_unit|clock_1kHz_div_count\(13) & (!\PB_unit|clock_1kHz_div_count\(15) & (!\PB_unit|clock_1kHz_div_count\(8) & !\PB_unit|clock_1kHz_div_count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(13),
	datab => \PB_unit|clock_1kHz_div_count\(15),
	datac => \PB_unit|clock_1kHz_div_count\(8),
	datad => \PB_unit|clock_1kHz_div_count\(14),
	combout => \PB_unit|Equal0~4_combout\);

-- Location: LCFF_X47_Y27_N7
\PB_unit|clock_1kHz_div_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[3]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(3));

-- Location: LCCOMB_X46_Y27_N18
\PB_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~1_combout\ = (!\PB_unit|clock_1kHz_div_count\(4) & !\PB_unit|clock_1kHz_div_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PB_unit|clock_1kHz_div_count\(4),
	datad => \PB_unit|clock_1kHz_div_count\(3),
	combout => \PB_unit|Equal0~1_combout\);

-- Location: LCFF_X47_Y27_N21
\PB_unit|clock_1kHz_div_count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[10]~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(10));

-- Location: LCCOMB_X46_Y27_N26
\PB_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~0_combout\ = (!\PB_unit|clock_1kHz_div_count\(12) & (!\PB_unit|clock_1kHz_div_count\(10) & (!\PB_unit|clock_1kHz_div_count\(11) & !\PB_unit|clock_1kHz_div_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(12),
	datab => \PB_unit|clock_1kHz_div_count\(10),
	datac => \PB_unit|clock_1kHz_div_count\(11),
	datad => \PB_unit|clock_1kHz_div_count\(9),
	combout => \PB_unit|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y27_N12
\PB_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~2_combout\ = (!\PB_unit|clock_1kHz_div_count\(1) & (\PB_unit|Equal0~1_combout\ & (!\PB_unit|clock_1kHz_div_count\(0) & \PB_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(1),
	datab => \PB_unit|Equal0~1_combout\,
	datac => \PB_unit|clock_1kHz_div_count\(0),
	datad => \PB_unit|Equal0~0_combout\,
	combout => \PB_unit|Equal0~2_combout\);

-- Location: LCCOMB_X46_Y27_N8
\PB_unit|clock_1kHz~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz~0_combout\ = \PB_unit|clock_1kHz~regout\ $ (((\PB_unit|Equal0~3_combout\ & (\PB_unit|Equal0~4_combout\ & \PB_unit|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|Equal0~3_combout\,
	datab => \PB_unit|Equal0~4_combout\,
	datac => \PB_unit|clock_1kHz~regout\,
	datad => \PB_unit|Equal0~2_combout\,
	combout => \PB_unit|clock_1kHz~0_combout\);

-- Location: LCFF_X46_Y27_N9
\PB_unit|clock_1kHz\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz~regout\);

-- Location: LCFF_X46_Y27_N25
\PB_unit|clock_1kHz_buf\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|clock_1kHz~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_buf~regout\);

-- Location: LCCOMB_X46_Y27_N24
\PB_unit|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|always3~0_combout\ = (!\PB_unit|clock_1kHz~regout\ & \PB_unit|clock_1kHz_buf~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz~regout\,
	datac => \PB_unit|clock_1kHz_buf~regout\,
	combout => \PB_unit|always3~0_combout\);

-- Location: LCFF_X45_Y27_N3
\PB_unit|debounce_shift_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][0]~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][0]~regout\);

-- Location: LCCOMB_X45_Y27_N0
\PB_unit|debounce_shift_reg[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][1]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][0]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][0]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][1]~feeder_combout\);

-- Location: LCFF_X45_Y27_N1
\PB_unit|debounce_shift_reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][1]~regout\);

-- Location: LCCOMB_X45_Y27_N14
\PB_unit|debounce_shift_reg[0][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][2]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][1]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][1]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][2]~feeder_combout\);

-- Location: LCFF_X45_Y27_N15
\PB_unit|debounce_shift_reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][2]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][2]~regout\);

-- Location: LCFF_X45_Y27_N13
\PB_unit|debounce_shift_reg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|debounce_shift_reg[0][2]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][3]~regout\);

-- Location: LCCOMB_X45_Y27_N18
\PB_unit|debounce_shift_reg[0][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][4]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][3]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][3]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][4]~feeder_combout\);

-- Location: LCFF_X45_Y27_N19
\PB_unit|debounce_shift_reg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][4]~regout\);

-- Location: LCFF_X46_Y27_N1
\PB_unit|debounce_shift_reg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|debounce_shift_reg[0][4]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][5]~regout\);

-- Location: LCCOMB_X46_Y27_N0
\PB_unit|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|WideOr0~1_combout\ = (\PB_unit|debounce_shift_reg[0][4]~regout\) # ((\PB_unit|debounce_shift_reg[0][2]~regout\) # ((\PB_unit|debounce_shift_reg[0][5]~regout\) # (\PB_unit|debounce_shift_reg[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|debounce_shift_reg[0][4]~regout\,
	datab => \PB_unit|debounce_shift_reg[0][2]~regout\,
	datac => \PB_unit|debounce_shift_reg[0][5]~regout\,
	datad => \PB_unit|debounce_shift_reg[0][3]~regout\,
	combout => \PB_unit|WideOr0~1_combout\);

-- Location: LCCOMB_X46_Y27_N6
\PB_unit|debounce_shift_reg[0][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][6]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][5]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][5]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][6]~feeder_combout\);

-- Location: LCFF_X46_Y27_N7
\PB_unit|debounce_shift_reg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][6]~regout\);

-- Location: LCCOMB_X46_Y27_N22
\PB_unit|debounce_shift_reg[0][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][7]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][6]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][6]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][7]~feeder_combout\);

-- Location: LCFF_X46_Y27_N23
\PB_unit|debounce_shift_reg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][7]~regout\);

-- Location: LCCOMB_X46_Y27_N4
\PB_unit|debounce_shift_reg[0][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][8]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][7]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][7]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][8]~feeder_combout\);

-- Location: LCFF_X46_Y27_N5
\PB_unit|debounce_shift_reg[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][8]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][8]~regout\);

-- Location: LCFF_X46_Y27_N31
\PB_unit|debounce_shift_reg[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|debounce_shift_reg[0][8]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][9]~regout\);

-- Location: LCCOMB_X46_Y27_N30
\PB_unit|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|WideOr0~0_combout\ = (\PB_unit|debounce_shift_reg[0][6]~regout\) # ((\PB_unit|debounce_shift_reg[0][8]~regout\) # ((\PB_unit|debounce_shift_reg[0][9]~regout\) # (\PB_unit|debounce_shift_reg[0][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|debounce_shift_reg[0][6]~regout\,
	datab => \PB_unit|debounce_shift_reg[0][8]~regout\,
	datac => \PB_unit|debounce_shift_reg[0][9]~regout\,
	datad => \PB_unit|debounce_shift_reg[0][7]~regout\,
	combout => \PB_unit|WideOr0~0_combout\);

-- Location: LCCOMB_X45_Y27_N16
\PB_unit|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|WideOr0~2_combout\ = (\PB_unit|debounce_shift_reg[0][0]~regout\) # ((\PB_unit|debounce_shift_reg[0][1]~regout\) # ((\PB_unit|WideOr0~1_combout\) # (\PB_unit|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|debounce_shift_reg[0][0]~regout\,
	datab => \PB_unit|debounce_shift_reg[0][1]~regout\,
	datac => \PB_unit|WideOr0~1_combout\,
	datad => \PB_unit|WideOr0~0_combout\,
	combout => \PB_unit|WideOr0~2_combout\);

-- Location: LCFF_X45_Y27_N17
\PB_unit|push_button_status[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|WideOr0~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|push_button_status\(0));

-- Location: LCFF_X41_Y11_N7
\PB_unit|push_button_status_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|push_button_status\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|push_button_status_buf\(0));

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX_I~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX_I,
	combout => \UART_RX_I~combout\);

-- Location: LCCOMB_X41_Y11_N6
\Selector4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~11_combout\ = (\UART_RX_I~combout\ & ((\PB_unit|push_button_status_buf\(0)) # (!\PB_unit|push_button_status\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|push_button_status\(0),
	datac => \PB_unit|push_button_status_buf\(0),
	datad => \UART_RX_I~combout\,
	combout => \Selector4~11_combout\);

-- Location: LCCOMB_X40_Y11_N6
\UART_timer[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[0]~26_combout\ = UART_timer(0) $ (VCC)
-- \UART_timer[0]~27\ = CARRY(UART_timer(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(0),
	datad => VCC,
	combout => \UART_timer[0]~26_combout\,
	cout => \UART_timer[0]~27\);

-- Location: LCCOMB_X40_Y11_N8
\UART_timer[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[1]~28_combout\ = (UART_timer(1) & (!\UART_timer[0]~27\)) # (!UART_timer(1) & ((\UART_timer[0]~27\) # (GND)))
-- \UART_timer[1]~29\ = CARRY((!\UART_timer[0]~27\) # (!UART_timer(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(1),
	datad => VCC,
	cin => \UART_timer[0]~27\,
	combout => \UART_timer[1]~28_combout\,
	cout => \UART_timer[1]~29\);

-- Location: LCCOMB_X40_Y10_N30
\always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~0_combout\ = (\UART_unit|SRAM_we_n~regout\) # (\UART_rx_initialize~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_we_n~regout\,
	datac => \UART_rx_initialize~regout\,
	combout => \always0~0_combout\);

-- Location: LCFF_X40_Y11_N9
\UART_timer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[1]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(1));

-- Location: LCCOMB_X40_Y11_N14
\UART_timer[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[4]~34_combout\ = (UART_timer(4) & (\UART_timer[3]~33\ $ (GND))) # (!UART_timer(4) & (!\UART_timer[3]~33\ & VCC))
-- \UART_timer[4]~35\ = CARRY((UART_timer(4) & !\UART_timer[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(4),
	datad => VCC,
	cin => \UART_timer[3]~33\,
	combout => \UART_timer[4]~34_combout\,
	cout => \UART_timer[4]~35\);

-- Location: LCFF_X40_Y11_N15
\UART_timer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[4]~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(4));

-- Location: LCCOMB_X40_Y11_N18
\UART_timer[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[6]~38_combout\ = (UART_timer(6) & (\UART_timer[5]~37\ $ (GND))) # (!UART_timer(6) & (!\UART_timer[5]~37\ & VCC))
-- \UART_timer[6]~39\ = CARRY((UART_timer(6) & !\UART_timer[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(6),
	datad => VCC,
	cin => \UART_timer[5]~37\,
	combout => \UART_timer[6]~38_combout\,
	cout => \UART_timer[6]~39\);

-- Location: LCFF_X40_Y11_N19
\UART_timer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[6]~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(6));

-- Location: LCCOMB_X40_Y11_N20
\UART_timer[7]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[7]~40_combout\ = (UART_timer(7) & (!\UART_timer[6]~39\)) # (!UART_timer(7) & ((\UART_timer[6]~39\) # (GND)))
-- \UART_timer[7]~41\ = CARRY((!\UART_timer[6]~39\) # (!UART_timer(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(7),
	datad => VCC,
	cin => \UART_timer[6]~39\,
	combout => \UART_timer[7]~40_combout\,
	cout => \UART_timer[7]~41\);

-- Location: LCCOMB_X40_Y11_N22
\UART_timer[8]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[8]~42_combout\ = (UART_timer(8) & (\UART_timer[7]~41\ $ (GND))) # (!UART_timer(8) & (!\UART_timer[7]~41\ & VCC))
-- \UART_timer[8]~43\ = CARRY((UART_timer(8) & !\UART_timer[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(8),
	datad => VCC,
	cin => \UART_timer[7]~41\,
	combout => \UART_timer[8]~42_combout\,
	cout => \UART_timer[8]~43\);

-- Location: LCFF_X40_Y11_N23
\UART_timer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[8]~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(8));

-- Location: LCFF_X40_Y11_N21
\UART_timer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[7]~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(7));

-- Location: LCCOMB_X41_Y11_N26
\Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~4_combout\ = (!UART_timer(9) & (!UART_timer(8) & (!UART_timer(7) & UART_timer(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(9),
	datab => UART_timer(8),
	datac => UART_timer(7),
	datad => UART_timer(6),
	combout => \Selector4~4_combout\);

-- Location: LCCOMB_X40_Y11_N26
\UART_timer[10]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[10]~46_combout\ = (UART_timer(10) & (\UART_timer[9]~45\ $ (GND))) # (!UART_timer(10) & (!\UART_timer[9]~45\ & VCC))
-- \UART_timer[10]~47\ = CARRY((UART_timer(10) & !\UART_timer[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(10),
	datad => VCC,
	cin => \UART_timer[9]~45\,
	combout => \UART_timer[10]~46_combout\,
	cout => \UART_timer[10]~47\);

-- Location: LCFF_X40_Y11_N27
\UART_timer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[10]~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(10));

-- Location: LCCOMB_X40_Y11_N28
\UART_timer[11]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[11]~48_combout\ = (UART_timer(11) & (!\UART_timer[10]~47\)) # (!UART_timer(11) & ((\UART_timer[10]~47\) # (GND)))
-- \UART_timer[11]~49\ = CARRY((!\UART_timer[10]~47\) # (!UART_timer(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(11),
	datad => VCC,
	cin => \UART_timer[10]~47\,
	combout => \UART_timer[11]~48_combout\,
	cout => \UART_timer[11]~49\);

-- Location: LCFF_X40_Y11_N29
\UART_timer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[11]~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(11));

-- Location: LCCOMB_X40_Y11_N30
\UART_timer[12]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[12]~50_combout\ = (UART_timer(12) & (\UART_timer[11]~49\ $ (GND))) # (!UART_timer(12) & (!\UART_timer[11]~49\ & VCC))
-- \UART_timer[12]~51\ = CARRY((UART_timer(12) & !\UART_timer[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(12),
	datad => VCC,
	cin => \UART_timer[11]~49\,
	combout => \UART_timer[12]~50_combout\,
	cout => \UART_timer[12]~51\);

-- Location: LCFF_X40_Y11_N31
\UART_timer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[12]~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(12));

-- Location: LCCOMB_X41_Y11_N20
\Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~5_combout\ = (UART_timer(13) & (!UART_timer(10) & (UART_timer(12) & !UART_timer(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(13),
	datab => UART_timer(10),
	datac => UART_timer(12),
	datad => UART_timer(11),
	combout => \Selector4~5_combout\);

-- Location: LCFF_X40_Y11_N7
\UART_timer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[0]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(0));

-- Location: LCCOMB_X41_Y11_N22
\Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~2_combout\ = (\state~9_regout\ & (!\state~8_regout\ & (UART_timer(0) & UART_timer(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \state~8_regout\,
	datac => UART_timer(0),
	datad => UART_timer(1),
	combout => \Selector4~2_combout\);

-- Location: LCCOMB_X41_Y11_N30
\Selector4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~6_combout\ = (\Selector4~3_combout\ & (\Selector4~4_combout\ & (\Selector4~5_combout\ & \Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector4~3_combout\,
	datab => \Selector4~4_combout\,
	datac => \Selector4~5_combout\,
	datad => \Selector4~2_combout\,
	combout => \Selector4~6_combout\);

-- Location: LCCOMB_X31_Y11_N22
\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & \UART_unit|UART_RX|RXC_state~9_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\);

-- Location: LCCOMB_X38_Y11_N10
\UART_unit|UART_RX|clock_count[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[0]~10_combout\ = \UART_unit|UART_RX|clock_count\(0) $ (VCC)
-- \UART_unit|UART_RX|clock_count[0]~11\ = CARRY(\UART_unit|UART_RX|clock_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(0),
	datad => VCC,
	combout => \UART_unit|UART_RX|clock_count[0]~10_combout\,
	cout => \UART_unit|UART_RX|clock_count[0]~11\);

-- Location: LCCOMB_X38_Y11_N14
\UART_unit|UART_RX|clock_count[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[2]~17_combout\ = (\UART_unit|UART_RX|clock_count\(2) & (\UART_unit|UART_RX|clock_count[1]~16\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(2) & (!\UART_unit|UART_RX|clock_count[1]~16\ & VCC))
-- \UART_unit|UART_RX|clock_count[2]~18\ = CARRY((\UART_unit|UART_RX|clock_count\(2) & !\UART_unit|UART_RX|clock_count[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(2),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[1]~16\,
	combout => \UART_unit|UART_RX|clock_count[2]~17_combout\,
	cout => \UART_unit|UART_RX|clock_count[2]~18\);

-- Location: LCCOMB_X38_Y11_N24
\UART_unit|UART_RX|clock_count[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[7]~27_combout\ = (\UART_unit|UART_RX|clock_count\(7) & (!\UART_unit|UART_RX|clock_count[6]~26\)) # (!\UART_unit|UART_RX|clock_count\(7) & ((\UART_unit|UART_RX|clock_count[6]~26\) # (GND)))
-- \UART_unit|UART_RX|clock_count[7]~28\ = CARRY((!\UART_unit|UART_RX|clock_count[6]~26\) # (!\UART_unit|UART_RX|clock_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(7),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[6]~26\,
	combout => \UART_unit|UART_RX|clock_count[7]~27_combout\,
	cout => \UART_unit|UART_RX|clock_count[7]~28\);

-- Location: LCCOMB_X38_Y11_N26
\UART_unit|UART_RX|clock_count[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[8]~29_combout\ = (\UART_unit|UART_RX|clock_count\(8) & (\UART_unit|UART_RX|clock_count[7]~28\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(8) & (!\UART_unit|UART_RX|clock_count[7]~28\ & VCC))
-- \UART_unit|UART_RX|clock_count[8]~30\ = CARRY((\UART_unit|UART_RX|clock_count\(8) & !\UART_unit|UART_RX|clock_count[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(8),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[7]~28\,
	combout => \UART_unit|UART_RX|clock_count[8]~29_combout\,
	cout => \UART_unit|UART_RX|clock_count[8]~30\);

-- Location: LCCOMB_X31_Y11_N4
\UART_unit|UART_RX|clock_count[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[5]~14_combout\ = (!\UART_unit|UART_RX|clock_count[5]~13_combout\ & (((!\UART_unit|UART_RX|Equal2~2_combout\) # (!\UART_unit|UART_RX|RXC_state~8_regout\)) # (!\UART_unit|UART_RX|RXC_state~9_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count[5]~13_combout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|RXC_state~8_regout\,
	datad => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|clock_count[5]~14_combout\);

-- Location: LCFF_X38_Y11_N27
\UART_unit|UART_RX|clock_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[8]~29_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(8));

-- Location: LCCOMB_X38_Y11_N28
\UART_unit|UART_RX|clock_count[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[9]~31_combout\ = \UART_unit|UART_RX|clock_count[8]~30\ $ (\UART_unit|UART_RX|clock_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|clock_count\(9),
	cin => \UART_unit|UART_RX|clock_count[8]~30\,
	combout => \UART_unit|UART_RX|clock_count[9]~31_combout\);

-- Location: LCFF_X38_Y11_N29
\UART_unit|UART_RX|clock_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[9]~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(9));

-- Location: LCCOMB_X37_Y11_N22
\UART_unit|UART_RX|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Equal2~2_combout\ = (\UART_unit|UART_RX|Equal2~1_combout\ & (\UART_unit|UART_RX|Equal2~0_combout\ & (\UART_unit|UART_RX|clock_count\(8) & !\UART_unit|UART_RX|clock_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Equal2~1_combout\,
	datab => \UART_unit|UART_RX|Equal2~0_combout\,
	datac => \UART_unit|UART_RX|clock_count\(8),
	datad => \UART_unit|UART_RX|clock_count\(9),
	combout => \UART_unit|UART_RX|Equal2~2_combout\);

-- Location: LCCOMB_X37_Y11_N20
\UART_unit|UART_RX|clock_count[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[5]~12_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (!\UART_unit|UART_RX|RXC_state~9_regout\ & (\UART_unit|UART_RX|always0~2_combout\))) # (!\UART_unit|UART_RX|RXC_state~8_regout\ & 
-- (((\UART_unit|UART_RX|Equal2~2_combout\)) # (!\UART_unit|UART_RX|RXC_state~9_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|always0~2_combout\,
	datad => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|clock_count[5]~12_combout\);

-- Location: LCFF_X38_Y11_N15
\UART_unit|UART_RX|clock_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[2]~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(2));

-- Location: LCCOMB_X38_Y11_N18
\UART_unit|UART_RX|clock_count[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[4]~21_combout\ = (\UART_unit|UART_RX|clock_count\(4) & (\UART_unit|UART_RX|clock_count[3]~20\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(4) & (!\UART_unit|UART_RX|clock_count[3]~20\ & VCC))
-- \UART_unit|UART_RX|clock_count[4]~22\ = CARRY((\UART_unit|UART_RX|clock_count\(4) & !\UART_unit|UART_RX|clock_count[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(4),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[3]~20\,
	combout => \UART_unit|UART_RX|clock_count[4]~21_combout\,
	cout => \UART_unit|UART_RX|clock_count[4]~22\);

-- Location: LCFF_X38_Y11_N19
\UART_unit|UART_RX|clock_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[4]~21_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(4));

-- Location: LCCOMB_X38_Y11_N22
\UART_unit|UART_RX|clock_count[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[6]~25_combout\ = (\UART_unit|UART_RX|clock_count\(6) & (\UART_unit|UART_RX|clock_count[5]~24\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(6) & (!\UART_unit|UART_RX|clock_count[5]~24\ & VCC))
-- \UART_unit|UART_RX|clock_count[6]~26\ = CARRY((\UART_unit|UART_RX|clock_count\(6) & !\UART_unit|UART_RX|clock_count[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(6),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[5]~24\,
	combout => \UART_unit|UART_RX|clock_count[6]~25_combout\,
	cout => \UART_unit|UART_RX|clock_count[6]~26\);

-- Location: LCFF_X38_Y11_N23
\UART_unit|UART_RX|clock_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[6]~25_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(6));

-- Location: LCFF_X38_Y11_N25
\UART_unit|UART_RX|clock_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[7]~27_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(7));

-- Location: LCFF_X38_Y11_N11
\UART_unit|UART_RX|clock_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[0]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[5]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(0));

-- Location: LCCOMB_X37_Y11_N2
\UART_unit|UART_RX|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Equal2~0_combout\ = (!\UART_unit|UART_RX|clock_count\(3) & (\UART_unit|UART_RX|clock_count\(7) & (\UART_unit|UART_RX|clock_count\(0) & \UART_unit|UART_RX|clock_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(3),
	datab => \UART_unit|UART_RX|clock_count\(7),
	datac => \UART_unit|UART_RX|clock_count\(0),
	datad => \UART_unit|UART_RX|clock_count\(4),
	combout => \UART_unit|UART_RX|Equal2~0_combout\);

-- Location: LCCOMB_X37_Y11_N16
\UART_unit|UART_RX|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|always0~1_combout\ = (\UART_unit|UART_RX|clock_count\(6) & !\UART_unit|UART_RX|clock_count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(6),
	datac => \UART_unit|UART_RX|clock_count\(8),
	combout => \UART_unit|UART_RX|always0~1_combout\);

-- Location: LCCOMB_X37_Y11_N18
\UART_unit|UART_RX|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|always0~2_combout\ = (\UART_unit|UART_RX|always0~0_combout\ & (\UART_unit|UART_RX|Equal2~0_combout\ & (\UART_unit|UART_RX|always0~1_combout\ & !\UART_unit|UART_RX|clock_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|always0~0_combout\,
	datab => \UART_unit|UART_RX|Equal2~0_combout\,
	datac => \UART_unit|UART_RX|always0~1_combout\,
	datad => \UART_unit|UART_RX|clock_count\(9),
	combout => \UART_unit|UART_RX|always0~2_combout\);

-- Location: LCCOMB_X31_Y11_N16
\UART_unit|UART_RX|clock_count[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[5]~33_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (!\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|always0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|always0~2_combout\,
	combout => \UART_unit|UART_RX|clock_count[5]~33_combout\);

-- Location: LCFF_X37_Y11_N1
\UART_unit|UART_RX|RX_data_in\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_RX_I~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data_in~regout\);

-- Location: LCCOMB_X31_Y11_N10
\UART_unit|UART_RX|data_count[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[2]~2_combout\ = ((\UART_unit|UART_RX|RXC_state~8_regout\) # ((\UART_unit|UART_RX|RXC_state~9_regout\) # (\UART_unit|UART_RX|RX_data_in~regout\))) # (!\UART_unit|UART_rx_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_rx_enable~regout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|RX_data_in~regout\,
	combout => \UART_unit|UART_RX|data_count[2]~2_combout\);

-- Location: LCCOMB_X31_Y11_N30
\UART_unit|UART_RX|data_count[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[2]~4_combout\ = (\UART_unit|UART_RX|data_count[2]~3_combout\ & (!\UART_unit|UART_RX|clock_count[5]~33_combout\ & \UART_unit|UART_RX|data_count[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|data_count[2]~3_combout\,
	datac => \UART_unit|UART_RX|clock_count[5]~33_combout\,
	datad => \UART_unit|UART_RX|data_count[2]~2_combout\,
	combout => \UART_unit|UART_RX|data_count[2]~4_combout\);

-- Location: LCCOMB_X31_Y11_N24
\UART_unit|UART_RX|data_count[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[2]~5_combout\ = (\UART_unit|UART_RX|data_count[2]~4_combout\ & (((\UART_unit|UART_RX|data_count\(2))))) # (!\UART_unit|UART_RX|data_count[2]~4_combout\ & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ & 
-- (\UART_unit|UART_RX|Add1~0_combout\ $ (\UART_unit|UART_RX|data_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Add1~0_combout\,
	datab => \UART_unit|UART_RX|data_count[2]~4_combout\,
	datac => \UART_unit|UART_RX|data_count\(2),
	datad => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	combout => \UART_unit|UART_RX|data_count[2]~5_combout\);

-- Location: LCFF_X31_Y11_N25
\UART_unit|UART_RX|data_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|data_count[2]~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_count\(2));

-- Location: LCCOMB_X31_Y11_N0
\UART_unit|UART_RX|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector0~0_combout\ = (\UART_unit|UART_RX|Add1~0_combout\ & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ & (\UART_unit|UART_RX|data_count\(2) & \UART_unit|UART_RX|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Add1~0_combout\,
	datab => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	datac => \UART_unit|UART_RX|data_count\(2),
	datad => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|Selector0~0_combout\);

-- Location: LCCOMB_X31_Y11_N14
\UART_unit|UART_RX|RXC_state~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~10_combout\ = (\UART_unit|UART_RX|Selector0~0_combout\) # ((!\UART_unit|UART_RX|Selector0~1_combout\ & ((\UART_unit|UART_RX|RXC_state~8_regout\) # (!\UART_unit|UART_RX|data_count[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|data_count[2]~2_combout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|Selector0~1_combout\,
	datad => \UART_unit|UART_RX|Selector0~0_combout\,
	combout => \UART_unit|UART_RX|RXC_state~10_combout\);

-- Location: LCCOMB_X31_Y11_N8
\UART_unit|UART_RX|RXC_state~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~11_combout\ = (\UART_unit|UART_RX|RXC_state~10_combout\ & (((!\UART_unit|UART_RX|Equal2~2_combout\) # (!\UART_unit|UART_RX|RXC_state~8_regout\)) # (!\UART_unit|UART_RX|RXC_state~9_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~9_regout\,
	datab => \UART_unit|UART_RX|RXC_state~10_combout\,
	datac => \UART_unit|UART_RX|RXC_state~8_regout\,
	datad => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|RXC_state~11_combout\);

-- Location: LCFF_X31_Y11_N9
\UART_unit|UART_RX|RXC_state~8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RXC_state~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RXC_state~8_regout\);

-- Location: LCCOMB_X31_Y11_N20
\UART_unit|UART_RX|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector0~1_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (!\UART_unit|UART_RX|RXC_state~9_regout\ & ((\UART_unit|UART_RX|RX_data_in~regout\) # (\UART_unit|UART_RX|always0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data_in~regout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|always0~2_combout\,
	combout => \UART_unit|UART_RX|Selector0~1_combout\);

-- Location: LCCOMB_X31_Y11_N18
\UART_unit|UART_RX|RXC_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~12_combout\ = (\UART_unit|UART_RX|Selector0~1_combout\ & (\UART_unit|UART_RX|clock_count[5]~33_combout\)) # (!\UART_unit|UART_RX|Selector0~1_combout\ & ((\UART_unit|UART_RX|data_count[2]~2_combout\ & 
-- ((\UART_unit|UART_RX|RXC_state~9_regout\))) # (!\UART_unit|UART_RX|data_count[2]~2_combout\ & (\UART_unit|UART_RX|clock_count[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count[5]~33_combout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|Selector0~1_combout\,
	datad => \UART_unit|UART_RX|data_count[2]~2_combout\,
	combout => \UART_unit|UART_RX|RXC_state~12_combout\);

-- Location: LCCOMB_X29_Y11_N2
\UART_unit|UART_RX|RXC_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~13_combout\ = (!\UART_unit|UART_RX|Empty~0_combout\ & ((\UART_unit|UART_RX|Selector0~0_combout\) # (\UART_unit|UART_RX|RXC_state~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Selector0~0_combout\,
	datab => \UART_unit|UART_RX|Empty~0_combout\,
	datac => \UART_unit|UART_RX|RXC_state~12_combout\,
	combout => \UART_unit|UART_RX|RXC_state~13_combout\);

-- Location: LCFF_X29_Y11_N3
\UART_unit|UART_RX|RXC_state~9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RXC_state~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RXC_state~9_regout\);

-- Location: LCCOMB_X29_Y11_N28
\UART_unit|UART_RX|Empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Empty~0_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|Empty~0_combout\);

-- Location: LCCOMB_X29_Y11_N24
\UART_unit|UART_RX|Empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Empty~1_combout\ = (\UART_unit|UART_rx_unload_data~regout\ & (\UART_unit|UART_RX|Empty~0_combout\ & ((\UART_unit|UART_RX|RX_data_in~regout\)))) # (!\UART_unit|UART_rx_unload_data~regout\ & ((\UART_unit|UART_RX|Empty~regout\) # 
-- ((\UART_unit|UART_RX|Empty~0_combout\ & \UART_unit|UART_RX|RX_data_in~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_rx_unload_data~regout\,
	datab => \UART_unit|UART_RX|Empty~0_combout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_RX|RX_data_in~regout\,
	combout => \UART_unit|UART_RX|Empty~1_combout\);

-- Location: LCFF_X29_Y11_N25
\UART_unit|UART_RX|Empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Empty~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|Empty~regout\);

-- Location: LCCOMB_X37_Y11_N14
\UART_unit|UART_RX|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector22~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|RX_data_in~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	combout => \UART_unit|UART_RX|Selector22~0_combout\);

-- Location: LCCOMB_X37_Y11_N6
\UART_unit|UART_RX|clock_count[5]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[5]~34_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (!\UART_unit|UART_RX|RXC_state~9_regout\ & (\UART_unit|UART_RX|always0~2_combout\))) # (!\UART_unit|UART_RX|RXC_state~8_regout\ & 
-- (\UART_unit|UART_RX|RXC_state~9_regout\ & ((\UART_unit|UART_RX|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|always0~2_combout\,
	datad => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|clock_count[5]~34_combout\);

-- Location: LCFF_X37_Y11_N15
\UART_unit|UART_RX|data_buffer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector22~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(7));

-- Location: LCCOMB_X37_Y11_N10
\UART_unit|UART_RX|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector23~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|data_buffer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|data_buffer\(7),
	combout => \UART_unit|UART_RX|Selector23~0_combout\);

-- Location: LCFF_X37_Y11_N11
\UART_unit|UART_RX|data_buffer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector23~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(6));

-- Location: LCCOMB_X37_Y11_N28
\UART_unit|UART_RX|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector24~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|data_buffer\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|data_buffer\(6),
	combout => \UART_unit|UART_RX|Selector24~0_combout\);

-- Location: LCFF_X37_Y11_N29
\UART_unit|UART_RX|data_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector24~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(5));

-- Location: LCCOMB_X37_Y11_N30
\UART_unit|UART_RX|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector25~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|data_buffer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|data_buffer\(5),
	combout => \UART_unit|UART_RX|Selector25~0_combout\);

-- Location: LCFF_X37_Y11_N31
\UART_unit|UART_RX|data_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector25~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(4));

-- Location: LCCOMB_X37_Y11_N24
\UART_unit|UART_RX|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector26~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|data_buffer\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|data_buffer\(4),
	combout => \UART_unit|UART_RX|Selector26~0_combout\);

-- Location: LCFF_X37_Y11_N25
\UART_unit|UART_RX|data_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector26~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(3));

-- Location: LCCOMB_X29_Y11_N22
\UART_unit|UART_RX|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector27~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|data_buffer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|data_buffer\(3),
	combout => \UART_unit|UART_RX|Selector27~0_combout\);

-- Location: LCFF_X29_Y11_N23
\UART_unit|UART_RX|data_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector27~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(2));

-- Location: LCCOMB_X37_Y11_N26
\UART_unit|UART_RX|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector28~0_combout\ = (\UART_unit|UART_RX|RXC_state~9_regout\ & (\UART_unit|UART_RX|data_buffer\(2) & !\UART_unit|UART_RX|RXC_state~8_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|data_buffer\(2),
	datad => \UART_unit|UART_RX|RXC_state~8_regout\,
	combout => \UART_unit|UART_RX|Selector28~0_combout\);

-- Location: LCFF_X37_Y11_N27
\UART_unit|UART_RX|data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector28~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(1));

-- Location: LCCOMB_X37_Y11_N12
\UART_unit|UART_RX|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector29~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & \UART_unit|UART_RX|data_buffer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|data_buffer\(1),
	combout => \UART_unit|UART_RX|Selector29~0_combout\);

-- Location: LCFF_X37_Y11_N13
\UART_unit|UART_RX|data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector29~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|clock_count[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(0));

-- Location: LCCOMB_X37_Y11_N8
\UART_unit|UART_RX|RX_data[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[7]~0_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & (\UART_unit|UART_RX|RX_data_in~regout\ & \UART_unit|UART_RX|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	datad => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|RX_data[7]~0_combout\);

-- Location: LCFF_X36_Y11_N31
\UART_unit|UART_RX|RX_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(0));

-- Location: LCCOMB_X36_Y11_N30
\UART_unit|new_line_count[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[1]~3_combout\ = (\UART_unit|new_line_count[1]~2_combout\) # ((\UART_unit|UART_RX|RX_data\(0)) # (!\UART_unit|UART_RX|Empty~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|new_line_count[1]~2_combout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|UART_RX|RX_data\(0),
	combout => \UART_unit|new_line_count[1]~3_combout\);

-- Location: LCFF_X36_Y11_N25
\UART_unit|UART_RX|RX_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(7));

-- Location: LCCOMB_X33_Y11_N4
\UART_unit|UART_SRAM_state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~17_combout\ = (\UART_unit|UART_SRAM_state~11_regout\ & (((\UART_unit|UART_SRAM_state~13_regout\) # (!\UART_unit|UART_SRAM_state~12_regout\)))) # (!\UART_unit|UART_SRAM_state~11_regout\ & ((\UART_unit|UART_SRAM_state~12_regout\ & 
-- (!\UART_unit|Equal1~0_combout\ & !\UART_unit|UART_SRAM_state~13_regout\)) # (!\UART_unit|UART_SRAM_state~12_regout\ & ((\UART_unit|UART_SRAM_state~13_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|Equal1~0_combout\,
	datac => \UART_unit|UART_SRAM_state~12_regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|UART_SRAM_state~17_combout\);

-- Location: LCCOMB_X41_Y11_N8
\state.S_ENABLE_UART_RX~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \state.S_ENABLE_UART_RX~0_combout\ = (!\state~9_regout\ & \state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datac => \state~8_regout\,
	combout => \state.S_ENABLE_UART_RX~0_combout\);

-- Location: LCFF_X41_Y11_N9
UART_rx_enable : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \state.S_ENABLE_UART_RX~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_rx_enable~regout\);

-- Location: LCCOMB_X33_Y11_N28
\UART_unit|SRAM_address[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[9]~1_combout\ = (\UART_unit|UART_SRAM_state~13_regout\) # ((\UART_unit|UART_SRAM_state~11_regout\) # ((\UART_unit|UART_SRAM_state~12_regout\) # (!\UART_rx_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~13_regout\,
	datab => \UART_unit|UART_SRAM_state~11_regout\,
	datac => \UART_unit|UART_SRAM_state~12_regout\,
	datad => \UART_rx_enable~regout\,
	combout => \UART_unit|SRAM_address[9]~1_combout\);

-- Location: LCCOMB_X33_Y11_N12
\UART_unit|UART_SRAM_state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~18_combout\ = (\UART_unit|Selector3~1_combout\) # (((\UART_unit|UART_SRAM_state~17_combout\ & !\UART_unit|UART_RX|Empty~regout\)) # (!\UART_unit|SRAM_address[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Selector3~1_combout\,
	datab => \UART_unit|UART_SRAM_state~17_combout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|SRAM_address[9]~1_combout\,
	combout => \UART_unit|UART_SRAM_state~18_combout\);

-- Location: LCFF_X33_Y11_N13
\UART_unit|UART_SRAM_state~11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_SRAM_state~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state~11_regout\);

-- Location: LCCOMB_X33_Y11_N10
\UART_unit|UART_SRAM_state~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~16_combout\ = (\UART_unit|UART_SRAM_state~12_regout\ & ((\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state~13_regout\) # (\UART_unit|UART_SRAM_state~11_regout\))) # (!\UART_unit|UART_RX|Empty~regout\ & 
-- (\UART_unit|UART_SRAM_state~13_regout\ & \UART_unit|UART_SRAM_state~11_regout\)))) # (!\UART_unit|UART_SRAM_state~12_regout\ & (((\UART_unit|UART_SRAM_state~13_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~12_regout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|UART_SRAM_state~13_regout\,
	datad => \UART_unit|UART_SRAM_state~11_regout\,
	combout => \UART_unit|UART_SRAM_state~16_combout\);

-- Location: LCFF_X33_Y11_N11
\UART_unit|UART_SRAM_state~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_SRAM_state~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state~13_regout\);

-- Location: LCCOMB_X36_Y11_N24
\UART_unit|new_line_count[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[1]~0_combout\ = ((\UART_unit|UART_SRAM_state~12_regout\) # ((\UART_unit|UART_RX|RX_data\(7)) # (\UART_unit|UART_SRAM_state~13_regout\))) # (!\UART_unit|UART_SRAM_state~11_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_SRAM_state~12_regout\,
	datac => \UART_unit|UART_RX|RX_data\(7),
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|new_line_count[1]~0_combout\);

-- Location: LCFF_X36_Y11_N3
\UART_unit|UART_RX|RX_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(6));

-- Location: LCCOMB_X36_Y11_N4
\UART_unit|UART_RX|RX_data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[5]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(5),
	combout => \UART_unit|UART_RX|RX_data[5]~feeder_combout\);

-- Location: LCFF_X36_Y11_N5
\UART_unit|UART_RX|RX_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(5));

-- Location: LCCOMB_X36_Y11_N2
\UART_unit|new_line_count[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[1]~1_combout\ = (\UART_unit|UART_RX|RX_data\(6)) # ((\UART_unit|UART_RX|RX_data\(5)) # ((\UART_unit|new_line_count\(1) & \UART_unit|new_line_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|new_line_count\(1),
	datab => \UART_unit|new_line_count\(0),
	datac => \UART_unit|UART_RX|RX_data\(6),
	datad => \UART_unit|UART_RX|RX_data\(5),
	combout => \UART_unit|new_line_count[1]~1_combout\);

-- Location: LCCOMB_X34_Y11_N14
\UART_unit|new_line_count[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[1]~4_combout\ = (\UART_rx_initialize~regout\) # ((!\UART_unit|new_line_count[1]~3_combout\ & (!\UART_unit|new_line_count[1]~0_combout\ & !\UART_unit|new_line_count[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|new_line_count[1]~3_combout\,
	datac => \UART_unit|new_line_count[1]~0_combout\,
	datad => \UART_unit|new_line_count[1]~1_combout\,
	combout => \UART_unit|new_line_count[1]~4_combout\);

-- Location: LCCOMB_X34_Y11_N18
\UART_unit|new_line_count[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[0]~5_combout\ = (\UART_unit|new_line_count[1]~4_combout\ & (!\UART_unit|new_line_count\(0) & !\UART_rx_initialize~regout\)) # (!\UART_unit|new_line_count[1]~4_combout\ & (\UART_unit|new_line_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|new_line_count[1]~4_combout\,
	datac => \UART_unit|new_line_count\(0),
	datad => \UART_rx_initialize~regout\,
	combout => \UART_unit|new_line_count[0]~5_combout\);

-- Location: LCFF_X34_Y11_N19
\UART_unit|new_line_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|new_line_count[0]~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|new_line_count\(0));

-- Location: LCCOMB_X35_Y11_N8
\UART_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add0~0_combout\ = \UART_unit|new_line_count\(1) $ (\UART_unit|new_line_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|new_line_count\(1),
	datad => \UART_unit|new_line_count\(0),
	combout => \UART_unit|Add0~0_combout\);

-- Location: LCFF_X35_Y11_N9
\UART_unit|new_line_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add0~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	ena => \UART_unit|new_line_count[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|new_line_count\(1));

-- Location: LCCOMB_X34_Y11_N28
\UART_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Equal1~0_combout\ = (\UART_unit|new_line_count\(0) & \UART_unit|new_line_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|new_line_count\(0),
	datac => \UART_unit|new_line_count\(1),
	combout => \UART_unit|Equal1~0_combout\);

-- Location: LCCOMB_X33_Y11_N30
\UART_unit|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector3~0_combout\ = (\UART_unit|UART_SRAM_state~12_regout\ & ((\UART_unit|UART_SRAM_state~11_regout\) # ((\UART_unit|Equal1~0_combout\ & !\UART_unit|UART_SRAM_state~13_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|Equal1~0_combout\,
	datac => \UART_unit|UART_SRAM_state~12_regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|Selector3~0_combout\);

-- Location: LCCOMB_X33_Y11_N16
\UART_unit|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector3~1_combout\ = (!\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|Selector3~0_combout\) # ((\UART_unit|LessThan1~5_combout\ & \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Empty~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_unit|Selector3~0_combout\,
	combout => \UART_unit|Selector3~1_combout\);

-- Location: LCCOMB_X33_Y11_N2
\UART_unit|UART_SRAM_state~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~14_combout\ = (\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state~11_regout\ & ((\UART_unit|UART_SRAM_state~13_regout\) # (!\UART_unit|UART_SRAM_state~12_regout\))) # (!\UART_unit|UART_SRAM_state~11_regout\ & 
-- (\UART_unit|UART_SRAM_state~12_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|UART_SRAM_state~12_regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|UART_SRAM_state~14_combout\);

-- Location: LCCOMB_X33_Y11_N24
\UART_unit|UART_SRAM_state~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~15_combout\ = (\UART_unit|Selector3~1_combout\) # (\UART_unit|UART_SRAM_state~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|Selector3~1_combout\,
	datad => \UART_unit|UART_SRAM_state~14_combout\,
	combout => \UART_unit|UART_SRAM_state~15_combout\);

-- Location: LCFF_X33_Y11_N25
\UART_unit|UART_SRAM_state~12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_SRAM_state~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state~12_regout\);

-- Location: LCCOMB_X34_Y11_N12
\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ = (\UART_unit|UART_SRAM_state~12_regout\ & \UART_unit|UART_SRAM_state~13_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_SRAM_state~12_regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\);

-- Location: LCCOMB_X34_Y11_N2
\UART_unit|Add1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~51_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~0_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Add1~0_combout\,
	datab => \UART_rx_initialize~regout\,
	datac => \UART_unit|LessThan1~5_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~51_combout\);

-- Location: LCCOMB_X33_Y11_N18
\UART_unit|SRAM_address[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[9]~0_combout\ = (!\UART_rx_initialize~regout\ & (((\UART_unit|UART_RX|Empty~regout\) # (!\UART_unit|UART_SRAM_state~13_regout\)) # (!\UART_unit|UART_SRAM_state~12_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~12_regout\,
	datab => \UART_rx_initialize~regout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|SRAM_address[9]~0_combout\);

-- Location: LCCOMB_X34_Y11_N6
\UART_unit|SRAM_address[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[9]~2_combout\ = (!\UART_unit|SRAM_address[9]~1_combout\) # (!\UART_unit|SRAM_address[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address[9]~0_combout\,
	datad => \UART_unit|SRAM_address[9]~1_combout\,
	combout => \UART_unit|SRAM_address[9]~2_combout\);

-- Location: LCFF_X34_Y11_N3
\UART_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~51_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(0));

-- Location: LCCOMB_X30_Y11_N4
\UART_unit|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~5_combout\ = (\UART_unit|LessThan1~4_combout\) # ((!\UART_unit|SRAM_address\(0)) # (!\UART_unit|SRAM_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~4_combout\,
	datab => \UART_unit|SRAM_address\(1),
	datad => \UART_unit|SRAM_address\(0),
	combout => \UART_unit|LessThan1~5_combout\);

-- Location: LCCOMB_X30_Y11_N16
\UART_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~2_combout\ = (\UART_unit|SRAM_address\(1) & (!\UART_unit|Add1~1\)) # (!\UART_unit|SRAM_address\(1) & ((\UART_unit|Add1~1\) # (GND)))
-- \UART_unit|Add1~3\ = CARRY((!\UART_unit|Add1~1\) # (!\UART_unit|SRAM_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(1),
	datad => VCC,
	cin => \UART_unit|Add1~1\,
	combout => \UART_unit|Add1~2_combout\,
	cout => \UART_unit|Add1~3\);

-- Location: LCCOMB_X34_Y11_N24
\UART_unit|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~50_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~2_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~2_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~50_combout\);

-- Location: LCFF_X34_Y11_N25
\UART_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(1));

-- Location: LCCOMB_X30_Y11_N18
\UART_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~4_combout\ = (\UART_unit|SRAM_address\(2) & (\UART_unit|Add1~3\ $ (GND))) # (!\UART_unit|SRAM_address\(2) & (!\UART_unit|Add1~3\ & VCC))
-- \UART_unit|Add1~5\ = CARRY((\UART_unit|SRAM_address\(2) & !\UART_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(2),
	datad => VCC,
	cin => \UART_unit|Add1~3\,
	combout => \UART_unit|Add1~4_combout\,
	cout => \UART_unit|Add1~5\);

-- Location: LCCOMB_X30_Y11_N20
\UART_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~6_combout\ = (\UART_unit|SRAM_address\(3) & (!\UART_unit|Add1~5\)) # (!\UART_unit|SRAM_address\(3) & ((\UART_unit|Add1~5\) # (GND)))
-- \UART_unit|Add1~7\ = CARRY((!\UART_unit|Add1~5\) # (!\UART_unit|SRAM_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(3),
	datad => VCC,
	cin => \UART_unit|Add1~5\,
	combout => \UART_unit|Add1~6_combout\,
	cout => \UART_unit|Add1~7\);

-- Location: LCCOMB_X31_Y10_N4
\UART_unit|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~52_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~6_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~6_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~52_combout\);

-- Location: LCFF_X31_Y10_N5
\UART_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(3));

-- Location: LCCOMB_X30_Y11_N22
\UART_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~8_combout\ = (\UART_unit|SRAM_address\(4) & (\UART_unit|Add1~7\ $ (GND))) # (!\UART_unit|SRAM_address\(4) & (!\UART_unit|Add1~7\ & VCC))
-- \UART_unit|Add1~9\ = CARRY((\UART_unit|SRAM_address\(4) & !\UART_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(4),
	datad => VCC,
	cin => \UART_unit|Add1~7\,
	combout => \UART_unit|Add1~8_combout\,
	cout => \UART_unit|Add1~9\);

-- Location: LCCOMB_X30_Y11_N24
\UART_unit|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~11_combout\ = (\UART_unit|SRAM_address\(5) & (!\UART_unit|Add1~9\)) # (!\UART_unit|SRAM_address\(5) & ((\UART_unit|Add1~9\) # (GND)))
-- \UART_unit|Add1~12\ = CARRY((!\UART_unit|Add1~9\) # (!\UART_unit|SRAM_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(5),
	datad => VCC,
	cin => \UART_unit|Add1~9\,
	combout => \UART_unit|Add1~11_combout\,
	cout => \UART_unit|Add1~12\);

-- Location: LCCOMB_X31_Y10_N2
\UART_unit|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~13_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~11_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~11_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~13_combout\);

-- Location: LCFF_X31_Y10_N3
\UART_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(5));

-- Location: LCCOMB_X30_Y11_N26
\UART_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~14_combout\ = (\UART_unit|SRAM_address\(6) & (\UART_unit|Add1~12\ $ (GND))) # (!\UART_unit|SRAM_address\(6) & (!\UART_unit|Add1~12\ & VCC))
-- \UART_unit|Add1~15\ = CARRY((\UART_unit|SRAM_address\(6) & !\UART_unit|Add1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(6),
	datad => VCC,
	cin => \UART_unit|Add1~12\,
	combout => \UART_unit|Add1~14_combout\,
	cout => \UART_unit|Add1~15\);

-- Location: LCCOMB_X31_Y10_N20
\UART_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~16_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~14_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_unit|Add1~14_combout\,
	combout => \UART_unit|Add1~16_combout\);

-- Location: LCFF_X31_Y10_N21
\UART_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(6));

-- Location: LCCOMB_X30_Y11_N28
\UART_unit|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~17_combout\ = (\UART_unit|SRAM_address\(7) & (!\UART_unit|Add1~15\)) # (!\UART_unit|SRAM_address\(7) & ((\UART_unit|Add1~15\) # (GND)))
-- \UART_unit|Add1~18\ = CARRY((!\UART_unit|Add1~15\) # (!\UART_unit|SRAM_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(7),
	datad => VCC,
	cin => \UART_unit|Add1~15\,
	combout => \UART_unit|Add1~17_combout\,
	cout => \UART_unit|Add1~18\);

-- Location: LCCOMB_X31_Y10_N14
\UART_unit|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~19_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~17_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~17_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~19_combout\);

-- Location: LCFF_X31_Y10_N15
\UART_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(7));

-- Location: LCCOMB_X30_Y11_N30
\UART_unit|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~20_combout\ = (\UART_unit|SRAM_address\(8) & (\UART_unit|Add1~18\ $ (GND))) # (!\UART_unit|SRAM_address\(8) & (!\UART_unit|Add1~18\ & VCC))
-- \UART_unit|Add1~21\ = CARRY((\UART_unit|SRAM_address\(8) & !\UART_unit|Add1~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(8),
	datad => VCC,
	cin => \UART_unit|Add1~18\,
	combout => \UART_unit|Add1~20_combout\,
	cout => \UART_unit|Add1~21\);

-- Location: LCCOMB_X31_Y10_N24
\UART_unit|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~22_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~20_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~20_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~22_combout\);

-- Location: LCFF_X31_Y10_N25
\UART_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(8));

-- Location: LCCOMB_X30_Y10_N0
\UART_unit|Add1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~23_combout\ = (\UART_unit|SRAM_address\(9) & (!\UART_unit|Add1~21\)) # (!\UART_unit|SRAM_address\(9) & ((\UART_unit|Add1~21\) # (GND)))
-- \UART_unit|Add1~24\ = CARRY((!\UART_unit|Add1~21\) # (!\UART_unit|SRAM_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(9),
	datad => VCC,
	cin => \UART_unit|Add1~21\,
	combout => \UART_unit|Add1~23_combout\,
	cout => \UART_unit|Add1~24\);

-- Location: LCCOMB_X31_Y10_N18
\UART_unit|Add1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~25_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~23_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~23_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~25_combout\);

-- Location: LCFF_X31_Y10_N19
\UART_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~25_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(9));

-- Location: LCCOMB_X30_Y10_N30
\Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = (!\UART_unit|SRAM_address\(8) & (!\UART_unit|SRAM_address\(6) & (!\UART_unit|SRAM_address\(7) & !\UART_unit|SRAM_address\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(8),
	datab => \UART_unit|SRAM_address\(6),
	datac => \UART_unit|SRAM_address\(7),
	datad => \UART_unit|SRAM_address\(9),
	combout => \Equal1~2_combout\);

-- Location: LCCOMB_X30_Y10_N2
\UART_unit|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~26_combout\ = (\UART_unit|SRAM_address\(10) & (\UART_unit|Add1~24\ $ (GND))) # (!\UART_unit|SRAM_address\(10) & (!\UART_unit|Add1~24\ & VCC))
-- \UART_unit|Add1~27\ = CARRY((\UART_unit|SRAM_address\(10) & !\UART_unit|Add1~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(10),
	datad => VCC,
	cin => \UART_unit|Add1~24\,
	combout => \UART_unit|Add1~26_combout\,
	cout => \UART_unit|Add1~27\);

-- Location: LCCOMB_X31_Y10_N28
\UART_unit|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~28_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~26_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~26_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~28_combout\);

-- Location: LCFF_X31_Y10_N29
\UART_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(10));

-- Location: LCCOMB_X30_Y10_N4
\UART_unit|Add1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~29_combout\ = (\UART_unit|SRAM_address\(11) & (!\UART_unit|Add1~27\)) # (!\UART_unit|SRAM_address\(11) & ((\UART_unit|Add1~27\) # (GND)))
-- \UART_unit|Add1~30\ = CARRY((!\UART_unit|Add1~27\) # (!\UART_unit|SRAM_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(11),
	datad => VCC,
	cin => \UART_unit|Add1~27\,
	combout => \UART_unit|Add1~29_combout\,
	cout => \UART_unit|Add1~30\);

-- Location: LCCOMB_X30_Y10_N6
\UART_unit|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~32_combout\ = (\UART_unit|SRAM_address\(12) & (\UART_unit|Add1~30\ $ (GND))) # (!\UART_unit|SRAM_address\(12) & (!\UART_unit|Add1~30\ & VCC))
-- \UART_unit|Add1~33\ = CARRY((\UART_unit|SRAM_address\(12) & !\UART_unit|Add1~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(12),
	datad => VCC,
	cin => \UART_unit|Add1~30\,
	combout => \UART_unit|Add1~32_combout\,
	cout => \UART_unit|Add1~33\);

-- Location: LCCOMB_X30_Y10_N8
\UART_unit|Add1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~35_combout\ = (\UART_unit|SRAM_address\(13) & (!\UART_unit|Add1~33\)) # (!\UART_unit|SRAM_address\(13) & ((\UART_unit|Add1~33\) # (GND)))
-- \UART_unit|Add1~36\ = CARRY((!\UART_unit|Add1~33\) # (!\UART_unit|SRAM_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(13),
	datad => VCC,
	cin => \UART_unit|Add1~33\,
	combout => \UART_unit|Add1~35_combout\,
	cout => \UART_unit|Add1~36\);

-- Location: LCCOMB_X31_Y10_N10
\UART_unit|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~37_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~35_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_unit|Add1~35_combout\,
	combout => \UART_unit|Add1~37_combout\);

-- Location: LCFF_X31_Y10_N11
\UART_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~37_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(13));

-- Location: LCCOMB_X30_Y10_N10
\UART_unit|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~38_combout\ = (\UART_unit|SRAM_address\(14) & (\UART_unit|Add1~36\ $ (GND))) # (!\UART_unit|SRAM_address\(14) & (!\UART_unit|Add1~36\ & VCC))
-- \UART_unit|Add1~39\ = CARRY((\UART_unit|SRAM_address\(14) & !\UART_unit|Add1~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(14),
	datad => VCC,
	cin => \UART_unit|Add1~36\,
	combout => \UART_unit|Add1~38_combout\,
	cout => \UART_unit|Add1~39\);

-- Location: LCCOMB_X31_Y10_N12
\UART_unit|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~40_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~38_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~38_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~40_combout\);

-- Location: LCFF_X31_Y10_N13
\UART_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(14));

-- Location: LCCOMB_X30_Y10_N12
\UART_unit|Add1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~41_combout\ = (\UART_unit|SRAM_address\(15) & (!\UART_unit|Add1~39\)) # (!\UART_unit|SRAM_address\(15) & ((\UART_unit|Add1~39\) # (GND)))
-- \UART_unit|Add1~42\ = CARRY((!\UART_unit|Add1~39\) # (!\UART_unit|SRAM_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(15),
	datad => VCC,
	cin => \UART_unit|Add1~39\,
	combout => \UART_unit|Add1~41_combout\,
	cout => \UART_unit|Add1~42\);

-- Location: LCCOMB_X31_Y10_N30
\UART_unit|Add1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~43_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~41_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_unit|Add1~41_combout\,
	combout => \UART_unit|Add1~43_combout\);

-- Location: LCFF_X31_Y10_N31
\UART_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(15));

-- Location: LCCOMB_X30_Y10_N14
\UART_unit|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~44_combout\ = (\UART_unit|SRAM_address\(16) & (\UART_unit|Add1~42\ $ (GND))) # (!\UART_unit|SRAM_address\(16) & (!\UART_unit|Add1~42\ & VCC))
-- \UART_unit|Add1~45\ = CARRY((\UART_unit|SRAM_address\(16) & !\UART_unit|Add1~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(16),
	datad => VCC,
	cin => \UART_unit|Add1~42\,
	combout => \UART_unit|Add1~44_combout\,
	cout => \UART_unit|Add1~45\);

-- Location: LCCOMB_X31_Y10_N8
\UART_unit|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~46_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~44_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_unit|Add1~44_combout\,
	combout => \UART_unit|Add1~46_combout\);

-- Location: LCFF_X31_Y10_N9
\UART_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(16));

-- Location: LCCOMB_X30_Y10_N26
\Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (!\UART_unit|SRAM_address\(17) & (!\UART_unit|SRAM_address\(14) & (!\UART_unit|SRAM_address\(16) & !\UART_unit|SRAM_address\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	datab => \UART_unit|SRAM_address\(14),
	datac => \UART_unit|SRAM_address\(16),
	datad => \UART_unit|SRAM_address\(15),
	combout => \Equal1~0_combout\);

-- Location: LCCOMB_X31_Y10_N0
\UART_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~10_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~8_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~8_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~10_combout\);

-- Location: LCFF_X31_Y10_N1
\UART_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(4));

-- Location: LCCOMB_X30_Y11_N6
\Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = (!\UART_unit|SRAM_address\(2) & (!\UART_unit|SRAM_address\(3) & (!\UART_unit|SRAM_address\(4) & !\UART_unit|SRAM_address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(2),
	datab => \UART_unit|SRAM_address\(3),
	datac => \UART_unit|SRAM_address\(4),
	datad => \UART_unit|SRAM_address\(5),
	combout => \Equal1~3_combout\);

-- Location: LCCOMB_X29_Y10_N0
\Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~4_combout\ = (\Equal1~1_combout\ & (\Equal1~2_combout\ & (\Equal1~0_combout\ & \Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~1_combout\,
	datab => \Equal1~2_combout\,
	datac => \Equal1~0_combout\,
	datad => \Equal1~3_combout\,
	combout => \Equal1~4_combout\);

-- Location: LCCOMB_X40_Y10_N0
\UART_timer[13]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[13]~52_combout\ = (UART_timer(13) & (!\UART_timer[12]~51\)) # (!UART_timer(13) & ((\UART_timer[12]~51\) # (GND)))
-- \UART_timer[13]~53\ = CARRY((!\UART_timer[12]~51\) # (!UART_timer(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(13),
	datad => VCC,
	cin => \UART_timer[12]~51\,
	combout => \UART_timer[13]~52_combout\,
	cout => \UART_timer[13]~53\);

-- Location: LCFF_X40_Y10_N1
\UART_timer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[13]~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(13));

-- Location: LCCOMB_X40_Y10_N2
\UART_timer[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[14]~54_combout\ = (UART_timer(14) & (\UART_timer[13]~53\ $ (GND))) # (!UART_timer(14) & (!\UART_timer[13]~53\ & VCC))
-- \UART_timer[14]~55\ = CARRY((UART_timer(14) & !\UART_timer[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(14),
	datad => VCC,
	cin => \UART_timer[13]~53\,
	combout => \UART_timer[14]~54_combout\,
	cout => \UART_timer[14]~55\);

-- Location: LCFF_X40_Y10_N3
\UART_timer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[14]~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(14));

-- Location: LCCOMB_X40_Y10_N4
\UART_timer[15]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[15]~56_combout\ = (UART_timer(15) & (!\UART_timer[14]~55\)) # (!UART_timer(15) & ((\UART_timer[14]~55\) # (GND)))
-- \UART_timer[15]~57\ = CARRY((!\UART_timer[14]~55\) # (!UART_timer(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(15),
	datad => VCC,
	cin => \UART_timer[14]~55\,
	combout => \UART_timer[15]~56_combout\,
	cout => \UART_timer[15]~57\);

-- Location: LCFF_X40_Y10_N5
\UART_timer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[15]~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(15));

-- Location: LCCOMB_X40_Y10_N6
\UART_timer[16]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[16]~58_combout\ = (UART_timer(16) & (\UART_timer[15]~57\ $ (GND))) # (!UART_timer(16) & (!\UART_timer[15]~57\ & VCC))
-- \UART_timer[16]~59\ = CARRY((UART_timer(16) & !\UART_timer[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(16),
	datad => VCC,
	cin => \UART_timer[15]~57\,
	combout => \UART_timer[16]~58_combout\,
	cout => \UART_timer[16]~59\);

-- Location: LCCOMB_X40_Y10_N8
\UART_timer[17]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[17]~60_combout\ = (UART_timer(17) & (!\UART_timer[16]~59\)) # (!UART_timer(17) & ((\UART_timer[16]~59\) # (GND)))
-- \UART_timer[17]~61\ = CARRY((!\UART_timer[16]~59\) # (!UART_timer(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(17),
	datad => VCC,
	cin => \UART_timer[16]~59\,
	combout => \UART_timer[17]~60_combout\,
	cout => \UART_timer[17]~61\);

-- Location: LCFF_X40_Y10_N9
\UART_timer[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[17]~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(17));

-- Location: LCCOMB_X40_Y10_N14
\UART_timer[20]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[20]~66_combout\ = (UART_timer(20) & (\UART_timer[19]~65\ $ (GND))) # (!UART_timer(20) & (!\UART_timer[19]~65\ & VCC))
-- \UART_timer[20]~67\ = CARRY((UART_timer(20) & !\UART_timer[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(20),
	datad => VCC,
	cin => \UART_timer[19]~65\,
	combout => \UART_timer[20]~66_combout\,
	cout => \UART_timer[20]~67\);

-- Location: LCFF_X40_Y10_N15
\UART_timer[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[20]~66_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(20));

-- Location: LCCOMB_X40_Y10_N18
\UART_timer[22]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[22]~70_combout\ = (UART_timer(22) & (\UART_timer[21]~69\ $ (GND))) # (!UART_timer(22) & (!\UART_timer[21]~69\ & VCC))
-- \UART_timer[22]~71\ = CARRY((UART_timer(22) & !\UART_timer[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(22),
	datad => VCC,
	cin => \UART_timer[21]~69\,
	combout => \UART_timer[22]~70_combout\,
	cout => \UART_timer[22]~71\);

-- Location: LCFF_X40_Y10_N19
\UART_timer[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[22]~70_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(22));

-- Location: LCCOMB_X40_Y10_N22
\UART_timer[24]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[24]~74_combout\ = (UART_timer(24) & (\UART_timer[23]~73\ $ (GND))) # (!UART_timer(24) & (!\UART_timer[23]~73\ & VCC))
-- \UART_timer[24]~75\ = CARRY((UART_timer(24) & !\UART_timer[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(24),
	datad => VCC,
	cin => \UART_timer[23]~73\,
	combout => \UART_timer[24]~74_combout\,
	cout => \UART_timer[24]~75\);

-- Location: LCFF_X40_Y10_N23
\UART_timer[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[24]~74_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(24));

-- Location: LCCOMB_X40_Y10_N24
\UART_timer[25]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[25]~76_combout\ = UART_timer(25) $ (\UART_timer[24]~75\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(25),
	cin => \UART_timer[24]~75\,
	combout => \UART_timer[25]~76_combout\);

-- Location: LCFF_X40_Y10_N25
\UART_timer[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[25]~76_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(25));

-- Location: LCCOMB_X40_Y10_N28
\Selector4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~7_combout\ = (UART_timer(23) & (!UART_timer(24) & (UART_timer(25) & UART_timer(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(23),
	datab => UART_timer(24),
	datac => UART_timer(25),
	datad => UART_timer(22),
	combout => \Selector4~7_combout\);

-- Location: LCCOMB_X30_Y11_N0
\Selector4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~8_combout\ = (\Selector4~7_combout\ & ((\UART_unit|SRAM_address\(0)) # ((\UART_unit|SRAM_address\(1)) # (!\Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(0),
	datab => \UART_unit|SRAM_address\(1),
	datac => \Equal1~4_combout\,
	datad => \Selector4~7_combout\,
	combout => \Selector4~8_combout\);

-- Location: LCFF_X40_Y10_N7
\UART_timer[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[16]~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(16));

-- Location: LCCOMB_X41_Y11_N10
\Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = (UART_timer(14) & (UART_timer(15) & (!UART_timer(16) & UART_timer(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(14),
	datab => UART_timer(15),
	datac => UART_timer(16),
	datad => UART_timer(17),
	combout => \Selector4~0_combout\);

-- Location: LCCOMB_X41_Y11_N0
\Selector4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~9_combout\ = (\Selector4~1_combout\ & (\Selector4~6_combout\ & (\Selector4~8_combout\ & \Selector4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector4~1_combout\,
	datab => \Selector4~6_combout\,
	datac => \Selector4~8_combout\,
	datad => \Selector4~0_combout\,
	combout => \Selector4~9_combout\);

-- Location: LCCOMB_X41_Y11_N28
\M1_START~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_START~0_combout\ = (\M1_START~regout\) # (\Selector4~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_START~regout\,
	datad => \Selector4~9_combout\,
	combout => \M1_START~0_combout\);

-- Location: LCFF_X41_Y11_N29
M1_START : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_START~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_START~regout\);

-- Location: LCCOMB_X41_Y11_N24
\M1_unit|state_m1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~53_combout\ = (!\M1_unit|state_m1~30_regout\ & (((!\M1_unit|M1_END~regout\ & \M1_START~regout\)) # (!\M1_unit|state_m1.S_LEADIN_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_0~1_combout\,
	datab => \M1_unit|M1_END~regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_START~regout\,
	combout => \M1_unit|state_m1~53_combout\);

-- Location: LCFF_X41_Y11_N25
\M1_unit|state_m1~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|state_m1~53_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state_m1~30_regout\);

-- Location: LCCOMB_X34_Y14_N28
\M1_unit|state_m1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~45_combout\ = (\M1_unit|state_m1~34_regout\ & (\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~30_regout\ $ (\M1_unit|state_m1~31_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~34_regout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~32_regout\,
	combout => \M1_unit|state_m1~45_combout\);

-- Location: LCCOMB_X34_Y16_N12
\M1_unit|state_m1.S_COMMONCASE_6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_6~0_combout\ = (\M1_unit|state_m1~33_regout\ & (\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~31_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~33_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\);

-- Location: LCCOMB_X34_Y16_N24
\M1_unit|state_m1.S_LEADIN_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_0~0_combout\ = (!\M1_unit|state_m1~33_regout\ & (!\M1_unit|state_m1~32_regout\ & !\M1_unit|state_m1~31_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~33_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_0~0_combout\);

-- Location: LCCOMB_X33_Y16_N20
\M1_unit|state_m1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~41_combout\ = (\M1_unit|state_m1~40_combout\ & (((!\M1_unit|state_m1.S_LEADIN_0~0_combout\) # (!\M1_unit|state_m1~30_regout\)) # (!\M1_unit|state_m1~34_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~40_combout\,
	datab => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_0~0_combout\,
	combout => \M1_unit|state_m1~41_combout\);

-- Location: LCCOMB_X34_Y16_N2
\M1_unit|state_m1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~49_combout\ = (\M1_unit|state_m1~30_regout\ & (((\M1_unit|state_m1~32_regout\ & \M1_unit|state_m1~31_regout\)))) # (!\M1_unit|state_m1~30_regout\ & (\M1_unit|state_m1~33_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~33_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1~49_combout\);

-- Location: LCCOMB_X34_Y16_N4
\M1_unit|state_m1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~50_combout\ = (\M1_unit|state_m1~34_regout\ & \M1_unit|state_m1~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1~34_regout\,
	datad => \M1_unit|state_m1~49_combout\,
	combout => \M1_unit|state_m1~50_combout\);

-- Location: LCCOMB_X33_Y16_N28
\M1_unit|state_m1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~54_combout\ = (\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_6~0_combout\) # ((\M1_unit|state_m1~50_combout\) # (!\M1_unit|state_m1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	datac => \M1_unit|state_m1~41_combout\,
	datad => \M1_unit|state_m1~50_combout\,
	combout => \M1_unit|state_m1~54_combout\);

-- Location: LCCOMB_X33_Y16_N24
\M1_unit|state_m1.S_COMMONCASE_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_7~0_combout\ = (\M1_unit|state_m1~34_regout\ & (!\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1.S_LEADIN_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_0~0_combout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_7~0_combout\);

-- Location: LCCOMB_X32_Y15_N14
\M1_unit|U_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[0]~18_combout\ = \M1_unit|U_address\(0) $ (VCC)
-- \M1_unit|U_address[0]~19\ = CARRY(\M1_unit|U_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(0),
	datad => VCC,
	combout => \M1_unit|U_address[0]~18_combout\,
	cout => \M1_unit|U_address[0]~19\);

-- Location: LCCOMB_X34_Y16_N16
\M1_unit|state_m1.S_LEADIN_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_0~1_combout\ = (!\M1_unit|state_m1~33_regout\ & (!\M1_unit|state_m1~34_regout\ & (!\M1_unit|state_m1~32_regout\ & !\M1_unit|state_m1~31_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~33_regout\,
	datab => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1~32_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_0~1_combout\);

-- Location: LCCOMB_X32_Y14_N26
\M1_unit|state_m1.S_LEADIN_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_0~2_combout\ = (\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1.S_LEADIN_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1.S_LEADIN_0~1_combout\,
	combout => \M1_unit|state_m1.S_LEADIN_0~2_combout\);

-- Location: LCCOMB_X34_Y14_N2
\M1_unit|state_m1.S_LEADIN_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_2~0_combout\ = (\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~31_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_2~0_combout\);

-- Location: LCCOMB_X34_Y14_N30
\M1_unit|state_m1.S_COMMONCASE_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_2~0_combout\ = (!\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~30_regout\ & (\M1_unit|state_m1~31_regout\ & \M1_unit|state_m1~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\);

-- Location: LCCOMB_X34_Y14_N16
\M1_unit|SRAM_ADDRESS_m1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_ADDRESS_m1~1_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_2~0_combout\ & (((\M1_unit|state_m1~33_regout\) # (!\M1_unit|state_m1.S_LEADIN_2~0_combout\)) # (!\M1_unit|state_m1.S_LEADIN_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~4_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	datac => \M1_unit|state_m1~33_regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	combout => \M1_unit|SRAM_ADDRESS_m1~1_combout\);

-- Location: LCCOMB_X32_Y14_N28
\M1_unit|WideOr28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr28~2_combout\ = ((\M1_unit|state_m1.S_LEADIN_0~1_combout\ & \M1_unit|state_m1~30_regout\)) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_0~1_combout\,
	datab => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	combout => \M1_unit|WideOr28~2_combout\);

-- Location: LCFF_X32_Y15_N15
\M1_unit|U_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[0]~18_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(0));

-- Location: LCCOMB_X32_Y15_N18
\M1_unit|U_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[2]~22_combout\ = (\M1_unit|U_address\(2) & (\M1_unit|U_address[1]~21\ $ (GND))) # (!\M1_unit|U_address\(2) & (!\M1_unit|U_address[1]~21\ & VCC))
-- \M1_unit|U_address[2]~23\ = CARRY((\M1_unit|U_address\(2) & !\M1_unit|U_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(2),
	datad => VCC,
	cin => \M1_unit|U_address[1]~21\,
	combout => \M1_unit|U_address[2]~22_combout\,
	cout => \M1_unit|U_address[2]~23\);

-- Location: LCCOMB_X32_Y14_N22
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X32_Y15_N19
\M1_unit|U_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(2));

-- Location: LCCOMB_X32_Y15_N22
\M1_unit|U_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[4]~26_combout\ = (\M1_unit|U_address\(4) & (\M1_unit|U_address[3]~25\ $ (GND))) # (!\M1_unit|U_address\(4) & (!\M1_unit|U_address[3]~25\ & VCC))
-- \M1_unit|U_address[4]~27\ = CARRY((\M1_unit|U_address\(4) & !\M1_unit|U_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(4),
	datad => VCC,
	cin => \M1_unit|U_address[3]~25\,
	combout => \M1_unit|U_address[4]~26_combout\,
	cout => \M1_unit|U_address[4]~27\);

-- Location: LCFF_X32_Y15_N23
\M1_unit|U_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(4));

-- Location: LCCOMB_X32_Y15_N26
\M1_unit|U_address[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[6]~30_combout\ = (\M1_unit|U_address\(6) & (\M1_unit|U_address[5]~29\ $ (GND))) # (!\M1_unit|U_address\(6) & (!\M1_unit|U_address[5]~29\ & VCC))
-- \M1_unit|U_address[6]~31\ = CARRY((\M1_unit|U_address\(6) & !\M1_unit|U_address[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(6),
	datad => VCC,
	cin => \M1_unit|U_address[5]~29\,
	combout => \M1_unit|U_address[6]~30_combout\,
	cout => \M1_unit|U_address[6]~31\);

-- Location: LCFF_X32_Y15_N27
\M1_unit|U_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[6]~30_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(6));

-- Location: LCCOMB_X32_Y15_N28
\M1_unit|U_address[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[7]~32_combout\ = (\M1_unit|U_address\(7) & (!\M1_unit|U_address[6]~31\)) # (!\M1_unit|U_address\(7) & ((\M1_unit|U_address[6]~31\) # (GND)))
-- \M1_unit|U_address[7]~33\ = CARRY((!\M1_unit|U_address[6]~31\) # (!\M1_unit|U_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(7),
	datad => VCC,
	cin => \M1_unit|U_address[6]~31\,
	combout => \M1_unit|U_address[7]~32_combout\,
	cout => \M1_unit|U_address[7]~33\);

-- Location: LCFF_X32_Y15_N29
\M1_unit|U_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[7]~32_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(7));

-- Location: LCCOMB_X32_Y15_N30
\M1_unit|U_address[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[8]~34_combout\ = (\M1_unit|U_address\(8) & (\M1_unit|U_address[7]~33\ $ (GND))) # (!\M1_unit|U_address\(8) & (!\M1_unit|U_address[7]~33\ & VCC))
-- \M1_unit|U_address[8]~35\ = CARRY((\M1_unit|U_address\(8) & !\M1_unit|U_address[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(8),
	datad => VCC,
	cin => \M1_unit|U_address[7]~33\,
	combout => \M1_unit|U_address[8]~34_combout\,
	cout => \M1_unit|U_address[8]~35\);

-- Location: LCFF_X32_Y15_N31
\M1_unit|U_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[8]~34_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(8));

-- Location: LCCOMB_X32_Y14_N0
\M1_unit|U_address[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[9]~36_combout\ = (\M1_unit|U_address\(9) & (!\M1_unit|U_address[8]~35\)) # (!\M1_unit|U_address\(9) & ((\M1_unit|U_address[8]~35\) # (GND)))
-- \M1_unit|U_address[9]~37\ = CARRY((!\M1_unit|U_address[8]~35\) # (!\M1_unit|U_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(9),
	datad => VCC,
	cin => \M1_unit|U_address[8]~35\,
	combout => \M1_unit|U_address[9]~36_combout\,
	cout => \M1_unit|U_address[9]~37\);

-- Location: LCFF_X32_Y14_N1
\M1_unit|U_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[9]~36_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(9));

-- Location: LCCOMB_X32_Y14_N2
\M1_unit|U_address[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[10]~38_combout\ = (\M1_unit|U_address\(10) & (\M1_unit|U_address[9]~37\ $ (GND))) # (!\M1_unit|U_address\(10) & (!\M1_unit|U_address[9]~37\ & VCC))
-- \M1_unit|U_address[10]~39\ = CARRY((\M1_unit|U_address\(10) & !\M1_unit|U_address[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(10),
	datad => VCC,
	cin => \M1_unit|U_address[9]~37\,
	combout => \M1_unit|U_address[10]~38_combout\,
	cout => \M1_unit|U_address[10]~39\);

-- Location: LCFF_X32_Y14_N3
\M1_unit|U_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[10]~38_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(10));

-- Location: LCCOMB_X32_Y14_N4
\M1_unit|U_address[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[11]~40_combout\ = (\M1_unit|U_address\(11) & (!\M1_unit|U_address[10]~39\)) # (!\M1_unit|U_address\(11) & ((\M1_unit|U_address[10]~39\) # (GND)))
-- \M1_unit|U_address[11]~41\ = CARRY((!\M1_unit|U_address[10]~39\) # (!\M1_unit|U_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(11),
	datad => VCC,
	cin => \M1_unit|U_address[10]~39\,
	combout => \M1_unit|U_address[11]~40_combout\,
	cout => \M1_unit|U_address[11]~41\);

-- Location: LCFF_X32_Y14_N5
\M1_unit|U_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[11]~40_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(11));

-- Location: LCCOMB_X32_Y14_N6
\M1_unit|U_address[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[12]~42_combout\ = (\M1_unit|U_address\(12) & (\M1_unit|U_address[11]~41\ $ (GND))) # (!\M1_unit|U_address\(12) & (!\M1_unit|U_address[11]~41\ & VCC))
-- \M1_unit|U_address[12]~43\ = CARRY((\M1_unit|U_address\(12) & !\M1_unit|U_address[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(12),
	datad => VCC,
	cin => \M1_unit|U_address[11]~41\,
	combout => \M1_unit|U_address[12]~42_combout\,
	cout => \M1_unit|U_address[12]~43\);

-- Location: LCCOMB_X32_Y14_N8
\M1_unit|U_address[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[13]~44_combout\ = (\M1_unit|U_address\(13) & (!\M1_unit|U_address[12]~43\)) # (!\M1_unit|U_address\(13) & ((\M1_unit|U_address[12]~43\) # (GND)))
-- \M1_unit|U_address[13]~45\ = CARRY((!\M1_unit|U_address[12]~43\) # (!\M1_unit|U_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(13),
	datad => VCC,
	cin => \M1_unit|U_address[12]~43\,
	combout => \M1_unit|U_address[13]~44_combout\,
	cout => \M1_unit|U_address[13]~45\);

-- Location: LCFF_X32_Y14_N9
\M1_unit|U_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[13]~44_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(13));

-- Location: LCCOMB_X32_Y14_N12
\M1_unit|U_address[15]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[15]~48_combout\ = (\M1_unit|U_address\(15) & (!\M1_unit|U_address[14]~47\)) # (!\M1_unit|U_address\(15) & ((\M1_unit|U_address[14]~47\) # (GND)))
-- \M1_unit|U_address[15]~49\ = CARRY((!\M1_unit|U_address[14]~47\) # (!\M1_unit|U_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(15),
	datad => VCC,
	cin => \M1_unit|U_address[14]~47\,
	combout => \M1_unit|U_address[15]~48_combout\,
	cout => \M1_unit|U_address[15]~49\);

-- Location: LCCOMB_X32_Y14_N14
\M1_unit|U_address[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[16]~50_combout\ = (\M1_unit|U_address\(16) & (\M1_unit|U_address[15]~49\ $ (GND))) # (!\M1_unit|U_address\(16) & (!\M1_unit|U_address[15]~49\ & VCC))
-- \M1_unit|U_address[16]~51\ = CARRY((\M1_unit|U_address\(16) & !\M1_unit|U_address[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(16),
	datad => VCC,
	cin => \M1_unit|U_address[15]~49\,
	combout => \M1_unit|U_address[16]~50_combout\,
	cout => \M1_unit|U_address[16]~51\);

-- Location: LCFF_X32_Y14_N15
\M1_unit|U_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[16]~50_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(16));

-- Location: LCCOMB_X32_Y14_N16
\M1_unit|U_address[17]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[17]~52_combout\ = \M1_unit|U_address\(17) $ (\M1_unit|U_address[16]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(17),
	cin => \M1_unit|U_address[16]~51\,
	combout => \M1_unit|U_address[17]~52_combout\);

-- Location: LCFF_X32_Y14_N17
\M1_unit|U_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[17]~52_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(17));

-- Location: LCFF_X32_Y14_N13
\M1_unit|U_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[15]~48_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(15));

-- Location: LCFF_X32_Y14_N7
\M1_unit|U_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[12]~42_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	ena => \M1_unit|WideOr28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(12));

-- Location: LCCOMB_X33_Y14_N6
\M1_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|LessThan0~0_combout\ = ((!\M1_unit|U_address\(11) & ((!\M1_unit|U_address\(10)) # (!\M1_unit|U_address\(9))))) # (!\M1_unit|U_address\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(9),
	datab => \M1_unit|U_address\(12),
	datac => \M1_unit|U_address\(11),
	datad => \M1_unit|U_address\(10),
	combout => \M1_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X33_Y14_N0
\M1_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|LessThan0~1_combout\ = ((!\M1_unit|U_address\(14) & (\M1_unit|LessThan0~0_combout\ & !\M1_unit|U_address\(13)))) # (!\M1_unit|U_address\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(14),
	datab => \M1_unit|U_address\(15),
	datac => \M1_unit|LessThan0~0_combout\,
	datad => \M1_unit|U_address\(13),
	combout => \M1_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X33_Y14_N2
\M1_unit|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|LessThan0~2_combout\ = (!\M1_unit|U_address\(16) & (!\M1_unit|U_address\(17) & \M1_unit|LessThan0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(16),
	datab => \M1_unit|U_address\(17),
	datad => \M1_unit|LessThan0~1_combout\,
	combout => \M1_unit|LessThan0~2_combout\);

-- Location: LCCOMB_X33_Y16_N18
\M1_unit|state_m1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~55_combout\ = (\M1_unit|state_m1~54_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_7~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & !\M1_unit|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|state_m1~54_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_7~0_combout\,
	datad => \M1_unit|LessThan0~2_combout\,
	combout => \M1_unit|state_m1~55_combout\);

-- Location: LCFF_X33_Y16_N19
\M1_unit|state_m1~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|state_m1~55_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state_m1~34_regout\);

-- Location: LCCOMB_X34_Y14_N0
\M1_unit|state_m1.S_LEADIN_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_1~6_combout\ = (!\M1_unit|state_m1~32_regout\ & (!\M1_unit|state_m1~33_regout\ & !\M1_unit|state_m1~34_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~33_regout\,
	datad => \M1_unit|state_m1~34_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_1~6_combout\);

-- Location: LCCOMB_X34_Y14_N18
\M1_unit|state_m1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~44_combout\ = (\M1_unit|state_m1~30_regout\ & ((\M1_unit|state_m1~31_regout\ & ((\M1_unit|state_m1.S_LEADIN_1~6_combout\))) # (!\M1_unit|state_m1~31_regout\ & (\M1_unit|state_m1.S_LEADIN_3~0_combout\)))) # (!\M1_unit|state_m1~30_regout\ 
-- & (\M1_unit|state_m1.S_LEADIN_3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	combout => \M1_unit|state_m1~44_combout\);

-- Location: LCCOMB_X34_Y14_N8
\M1_unit|state_m1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~46_combout\ = (\M1_unit|WideOr47~2_combout\) # ((\M1_unit|state_m1~45_combout\) # (\M1_unit|state_m1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|state_m1~45_combout\,
	datad => \M1_unit|state_m1~44_combout\,
	combout => \M1_unit|state_m1~46_combout\);

-- Location: LCCOMB_X34_Y16_N20
\M1_unit|state_m1.S_COMMONCASE_11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_11~0_combout\ = (!\M1_unit|state_m1~31_regout\ & (\M1_unit|state_m1~32_regout\ & (!\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~34_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~31_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~34_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\);

-- Location: LCCOMB_X33_Y14_N10
\M1_unit|state_m1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~48_combout\ = ((\M1_unit|state_m1~46_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & !\M1_unit|LessThan0~2_combout\))) # (!\M1_unit|state_m1~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~47_combout\,
	datab => \M1_unit|state_m1~46_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|LessThan0~2_combout\,
	combout => \M1_unit|state_m1~48_combout\);

-- Location: LCFF_X33_Y14_N11
\M1_unit|state_m1~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|state_m1~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state_m1~32_regout\);

-- Location: LCCOMB_X35_Y13_N28
\M1_unit|state_m1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~42_combout\ = ((\M1_unit|state_m1~32_regout\) # (!\M1_unit|state_m1~33_regout\)) # (!\M1_unit|state_m1~34_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1~32_regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|state_m1~42_combout\);

-- Location: LCCOMB_X35_Y13_N16
\M1_unit|state_m1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~43_combout\ = (\M1_unit|state_m1~31_regout\ & ((!\M1_unit|state_m1~30_regout\))) # (!\M1_unit|state_m1~31_regout\ & (\M1_unit|state_m1~42_combout\ & \M1_unit|state_m1~30_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1~42_combout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|state_m1~43_combout\);

-- Location: LCFF_X35_Y13_N17
\M1_unit|state_m1~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|state_m1~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state_m1~31_regout\);

-- Location: LCCOMB_X34_Y14_N4
\M1_unit|state_m1.S_COMMONCASE_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_0~1_combout\ = (\M1_unit|state_m1.S_LEADIN_1~4_combout\ & (\M1_unit|state_m1~30_regout\ & (!\M1_unit|state_m1~31_regout\ & \M1_unit|state_m1~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~4_combout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_0~1_combout\);

-- Location: LCCOMB_X34_Y14_N10
\M1_unit|state_m1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~47_combout\ = ((\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~30_regout\)) # (!\M1_unit|state_m1~32_regout\ & ((!\M1_unit|state_m1~31_regout\) # (!\M1_unit|state_m1~30_regout\)))) # (!\M1_unit|state_m1~33_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|state_m1~47_combout\);

-- Location: LCCOMB_X33_Y16_N2
\M1_unit|state_m1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~51_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_0~1_combout\) # ((\M1_unit|state_m1~50_combout\) # (!\M1_unit|state_m1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_0~1_combout\,
	datac => \M1_unit|state_m1~47_combout\,
	datad => \M1_unit|state_m1~50_combout\,
	combout => \M1_unit|state_m1~51_combout\);

-- Location: LCCOMB_X33_Y16_N4
\M1_unit|state_m1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~56_combout\ = (\M1_unit|state_m1~33_regout\ & ((\M1_unit|state_m1~31_regout\) # ((\M1_unit|state_m1~34_regout\ & !\M1_unit|state_m1~30_regout\)))) # (!\M1_unit|state_m1~33_regout\ & ((\M1_unit|state_m1~34_regout\) # 
-- ((!\M1_unit|state_m1~31_regout\) # (!\M1_unit|state_m1~30_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~34_regout\,
	datab => \M1_unit|state_m1~33_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1~56_combout\);

-- Location: LCCOMB_X33_Y16_N30
\M1_unit|state_m1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~57_combout\ = (\M1_unit|state_m1~56_combout\) # ((\M1_unit|state_m1~30_regout\ & (!\M1_unit|state_m1~32_regout\)) # (!\M1_unit|state_m1~30_regout\ & (\M1_unit|state_m1~32_regout\ & !\M1_unit|state_m1~34_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~30_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~56_combout\,
	datad => \M1_unit|state_m1~34_regout\,
	combout => \M1_unit|state_m1~57_combout\);

-- Location: LCCOMB_X33_Y16_N0
\M1_unit|state_m1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1~52_combout\ = (\M1_unit|state_m1~51_combout\) # (((\M1_unit|LessThan0~2_combout\ & \M1_unit|state_m1.S_COMMONCASE_11~0_combout\)) # (!\M1_unit|state_m1~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|LessThan0~2_combout\,
	datab => \M1_unit|state_m1~51_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|state_m1~57_combout\,
	combout => \M1_unit|state_m1~52_combout\);

-- Location: LCFF_X33_Y16_N1
\M1_unit|state_m1~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|state_m1~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state_m1~33_regout\);

-- Location: LCCOMB_X35_Y13_N6
\M1_unit|M1_END~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_END~0_combout\ = (\M1_unit|M1_END~regout\) # ((\M1_unit|state_m1~34_regout\ & (\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~34_regout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|M1_END~regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|M1_END~0_combout\);

-- Location: LCFF_X35_Y13_N7
\M1_unit|M1_END\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|M1_END~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_END~regout\);

-- Location: LCCOMB_X31_Y14_N18
\Selector4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~12_combout\ = (\state~8_regout\ & (((!\M1_unit|M1_END~regout\ & \state~9_regout\)))) # (!\state~8_regout\ & ((\Selector4~11_combout\) # ((\state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \Selector4~11_combout\,
	datac => \M1_unit|M1_END~regout\,
	datad => \state~9_regout\,
	combout => \Selector4~12_combout\);

-- Location: LCCOMB_X41_Y11_N4
\Selector4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~10_combout\ = ((\state~9_regout\ & !\M1_unit|M1_END~regout\)) # (!\state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \M1_unit|M1_END~regout\,
	datac => \state~8_regout\,
	combout => \Selector4~10_combout\);

-- Location: LCCOMB_X31_Y14_N10
\state~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \state~10_combout\ = (\Selector5~0_combout\) # ((\Selector4~9_combout\) # ((!\Selector4~12_combout\ & \Selector4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector5~0_combout\,
	datab => \Selector4~12_combout\,
	datac => \Selector4~10_combout\,
	datad => \Selector4~9_combout\,
	combout => \state~10_combout\);

-- Location: LCFF_X31_Y14_N11
\state~8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \state~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \state~8_regout\);

-- Location: LCCOMB_X31_Y14_N12
\state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \state~12_combout\ = (\state~11_combout\) # ((\state~9_regout\ & !\state~8_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~11_combout\,
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \state~12_combout\);

-- Location: LCFF_X31_Y14_N13
\state~9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \state~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \state~9_regout\);

-- Location: LCCOMB_X31_Y14_N6
\Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector1~2_combout\ = (\Selector4~9_combout\) # ((!\state~8_regout\ & (!\state~9_regout\ & !\Selector4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \Selector4~11_combout\,
	datad => \Selector4~9_combout\,
	combout => \Selector1~2_combout\);

-- Location: LCFF_X31_Y14_N7
UART_rx_initialize : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector1~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_rx_initialize~regout\);

-- Location: LCCOMB_X35_Y11_N18
\UART_unit|SRAM_write_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~0_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(0),
	combout => \UART_unit|SRAM_write_data~0_combout\);

-- Location: LCCOMB_X36_Y11_N8
\UART_unit|SRAM_write_data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[0]~feeder_combout\ = \UART_unit|SRAM_write_data~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~0_combout\,
	combout => \UART_unit|SRAM_write_data[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y11_N20
\UART_unit|SRAM_write_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[0]~1_combout\ = (\UART_rx_initialize~regout\) # ((\UART_unit|UART_SRAM_state~11_regout\ & (\UART_unit|UART_RX|Empty~regout\ & \UART_unit|UART_SRAM_state~13_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_rx_initialize~regout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_SRAM_state~13_regout\,
	combout => \UART_unit|SRAM_write_data[0]~1_combout\);

-- Location: LCFF_X36_Y11_N9
\UART_unit|SRAM_write_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(0));

-- Location: LCCOMB_X34_Y16_N26
\M1_unit|state_m1.S_COMMONCASE_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_0~0_combout\ = (\M1_unit|state_m1~33_regout\ & (!\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~30_regout\ & !\M1_unit|state_m1~34_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~33_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~34_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_0~0_combout\);

-- Location: LCCOMB_X34_Y16_N6
\M1_unit|WideOr38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr38~0_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_6~0_combout\ & ((\M1_unit|state_m1~31_regout\) # (!\M1_unit|state_m1.S_COMMONCASE_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_0~0_combout\,
	datac => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|WideOr38~0_combout\);

-- Location: LCCOMB_X33_Y16_N6
\M1_unit|Multi_Op~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Multi_Op~2_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_2~0_combout\ & (((!\M1_unit|state_m1.S_LEADIN_0~0_combout\) # (!\M1_unit|state_m1~30_regout\)) # (!\M1_unit|state_m1~34_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	datab => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_0~0_combout\,
	combout => \M1_unit|Multi_Op~2_combout\);

-- Location: LCCOMB_X33_Y21_N22
\M1_unit|WideOr46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr46~4_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|Multi_Op~2_combout\ & !\M1_unit|state_m1.S_COMMONCASE_11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|WideOr46~4_combout\);

-- Location: LCCOMB_X34_Y14_N20
\M1_unit|state_m1.S_COMMONCASE_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_4~0_combout\ = (\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~30_regout\ & (!\M1_unit|state_m1~31_regout\ & \M1_unit|state_m1~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_4~0_combout\);

-- Location: LCCOMB_X34_Y14_N6
\M1_unit|WideOr47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr47~2_combout\ = (\M1_unit|state_m1.S_COMMONCASE_4~0_combout\) # ((\M1_unit|state_m1~34_regout\ & (\M1_unit|state_m1.S_LEADIN_2~0_combout\ & !\M1_unit|state_m1~32_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~34_regout\,
	datab => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_4~0_combout\,
	datad => \M1_unit|state_m1~32_regout\,
	combout => \M1_unit|WideOr47~2_combout\);

-- Location: LCCOMB_X33_Y16_N12
\M1_unit|WideOr37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr37~0_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (((\M1_unit|state_m1~30_regout\) # (!\M1_unit|state_m1.S_LEADIN_0~0_combout\)) # (!\M1_unit|state_m1~34_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datab => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_0~0_combout\,
	combout => \M1_unit|WideOr37~0_combout\);

-- Location: LCCOMB_X34_Y14_N26
\M1_unit|state_m1.S_COMMONCASE_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_3~0_combout\ = (\M1_unit|state_m1~32_regout\ & (!\M1_unit|state_m1~30_regout\ & (!\M1_unit|state_m1~31_regout\ & \M1_unit|state_m1~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_3~0_combout\);

-- Location: LCCOMB_X34_Y16_N18
\M1_unit|state_m1.S_LEADIN_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_1~5_combout\ = (\M1_unit|state_m1~31_regout\ & !\M1_unit|state_m1~30_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~31_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_1~5_combout\);

-- Location: LCCOMB_X41_Y16_N2
\M1_unit|WideOr58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr58~2_combout\ = (\M1_unit|state_m1.S_COMMONCASE_3~0_combout\) # ((!\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~34_regout\ & \M1_unit|state_m1.S_LEADIN_1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_3~0_combout\,
	datac => \M1_unit|state_m1~34_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_1~5_combout\,
	combout => \M1_unit|WideOr58~2_combout\);

-- Location: LCCOMB_X38_Y21_N12
\M1_unit|WideOr46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr46~2_combout\ = (!\M1_unit|WideOr47~2_combout\ & (\M1_unit|WideOr37~0_combout\ & !\M1_unit|WideOr58~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|WideOr46~2_combout\);

-- Location: LCCOMB_X38_Y21_N30
\M1_unit|WideOr46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr46~3_combout\ = ((!\M1_unit|WideOr46~2_combout\) # (!\M1_unit|WideOr46~4_combout\)) # (!\M1_unit|WideOr38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|WideOr46~4_combout\,
	datad => \M1_unit|WideOr46~2_combout\,
	combout => \M1_unit|WideOr46~3_combout\);

-- Location: LCCOMB_X38_Y21_N8
\M1_unit|Selector355~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector355~0_combout\ = (((\M1_unit|WideOr38~0_combout\ & \M1_unit|Multi_Op[2][0]~regout\)) # (!\M1_unit|WideOr46~2_combout\)) # (!\M1_unit|WideOr46~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~4_combout\,
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|Multi_Op[2][0]~regout\,
	datad => \M1_unit|WideOr46~2_combout\,
	combout => \M1_unit|Selector355~0_combout\);

-- Location: LCFF_X38_Y21_N9
\M1_unit|Multi_Op[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector355~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[2][0]~regout\);

-- Location: LCCOMB_X38_Y21_N10
\M1_unit|Selector394~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector394~0_combout\ = ((\M1_unit|WideOr46~4_combout\ & (\M1_unit|WideOr38~0_combout\ & \M1_unit|Multi_Op[0][7]~regout\))) # (!\M1_unit|WideOr46~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~4_combout\,
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|Multi_Op[0][7]~regout\,
	datad => \M1_unit|WideOr46~2_combout\,
	combout => \M1_unit|Selector394~0_combout\);

-- Location: LCFF_X38_Y21_N11
\M1_unit|Multi_Op[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector394~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][7]~regout\);

-- Location: LCCOMB_X40_Y21_N18
\M1_unit|Selector353~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector353~0_combout\ = (\M1_unit|WideOr40~0_combout\) # ((\M1_unit|Multi_Op[2][2]~regout\ & !\M1_unit|WideOr46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|Multi_Op[2][2]~regout\,
	datad => \M1_unit|WideOr46~3_combout\,
	combout => \M1_unit|Selector353~0_combout\);

-- Location: LCFF_X40_Y21_N19
\M1_unit|Multi_Op[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector353~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[2][2]~regout\);

-- Location: LCCOMB_X40_Y21_N28
\M1_unit|Selector399~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector399~0_combout\ = ((\M1_unit|Multi_Op[0][1]~regout\ & !\M1_unit|WideOr46~3_combout\)) # (!\M1_unit|WideOr37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Multi_Op[0][1]~regout\,
	datad => \M1_unit|WideOr46~3_combout\,
	combout => \M1_unit|Selector399~0_combout\);

-- Location: LCFF_X40_Y21_N29
\M1_unit|Multi_Op[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector399~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][1]~regout\);

-- Location: LCCOMB_X40_Y21_N6
\M1_unit|Selector398~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~1_combout\ = (\M1_unit|Selector398~0_combout\) # ((\M1_unit|Multi_Op[0][2]~regout\ & !\M1_unit|WideOr46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~0_combout\,
	datac => \M1_unit|Multi_Op[0][2]~regout\,
	datad => \M1_unit|WideOr46~3_combout\,
	combout => \M1_unit|Selector398~1_combout\);

-- Location: LCFF_X40_Y21_N7
\M1_unit|Multi_Op[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector398~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][2]~regout\);

-- Location: LCCOMB_X34_Y16_N0
\M1_unit|state_m1.S_COMMONCASE_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_5~0_combout\ = (\M1_unit|state_m1~33_regout\ & (\M1_unit|state_m1~32_regout\ & (!\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~31_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~33_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\);

-- Location: LCCOMB_X33_Y21_N16
\M1_unit|WideOr47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr47~3_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|WideOr47~3_combout\);

-- Location: LCCOMB_X40_Y21_N0
\M1_unit|Selector350~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector350~0_combout\ = ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[2][5]~regout\ & !\M1_unit|WideOr46~3_combout\))) # (!\M1_unit|WideOr38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[2][5]~regout\,
	datad => \M1_unit|WideOr46~3_combout\,
	combout => \M1_unit|Selector350~0_combout\);

-- Location: LCFF_X40_Y21_N1
\M1_unit|Multi_Op[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector350~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[2][5]~regout\);

-- Location: LCCOMB_X40_Y21_N10
\M1_unit|Selector391~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector391~2_combout\ = (\M1_unit|WideOr47~2_combout\) # ((\M1_unit|WideOr58~2_combout\) # ((\M1_unit|Multi_Op[0][11]~regout\ & !\M1_unit|WideOr46~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|WideOr58~2_combout\,
	datac => \M1_unit|Multi_Op[0][11]~regout\,
	datad => \M1_unit|WideOr46~3_combout\,
	combout => \M1_unit|Selector391~2_combout\);

-- Location: LCFF_X40_Y21_N11
\M1_unit|Multi_Op[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector391~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][11]~regout\);

-- Location: LCCOMB_X40_Y21_N12
\M1_unit|Selector390~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector390~0_combout\ = (!\M1_unit|WideOr47~2_combout\ & !\M1_unit|WideOr58~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector390~0_combout\);

-- Location: LCCOMB_X40_Y21_N4
\M1_unit|Selector390~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector390~1_combout\ = (\M1_unit|WideOr47~3_combout\) # (((!\M1_unit|WideOr46~3_combout\ & \M1_unit|Multi_Op[0][13]~regout\)) # (!\M1_unit|Selector390~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~3_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[0][13]~regout\,
	datad => \M1_unit|Selector390~0_combout\,
	combout => \M1_unit|Selector390~1_combout\);

-- Location: LCFF_X40_Y21_N5
\M1_unit|Multi_Op[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector390~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][13]~regout\);

-- Location: LCCOMB_X35_Y13_N22
\M1_unit|Selector392~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector392~2_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((!\M1_unit|WideOr46~3_combout\ & \M1_unit|Multi_Op[0][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~3_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|Multi_Op[0][10]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector392~2_combout\);

-- Location: LCFF_X35_Y13_N23
\M1_unit|Multi_Op[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector392~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][10]~regout\);

-- Location: LCFF_X30_Y18_N3
\SRAM_unit|SRAM_read_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[0]~0\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(0));

-- Location: LCCOMB_X33_Y21_N4
\M1_unit|Selector169~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector169~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VReg[4][0]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[4][0]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[4][0]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(0),
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector169~0_combout\);

-- Location: LCCOMB_X34_Y14_N24
\M1_unit|state_m1.S_LEADIN_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_3~0_combout\ = (\M1_unit|state_m1~32_regout\ & (!\M1_unit|state_m1~33_regout\ & !\M1_unit|state_m1~34_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~33_regout\,
	datad => \M1_unit|state_m1~34_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_3~0_combout\);

-- Location: LCCOMB_X35_Y13_N12
\M1_unit|WideOr36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr36~0_combout\ = (\M1_unit|WideOr47~3_combout\) # ((!\M1_unit|state_m1~31_regout\ & (\M1_unit|state_m1.S_LEADIN_3~0_combout\ & \M1_unit|state_m1~30_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~31_regout\,
	datab => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datac => \M1_unit|WideOr47~3_combout\,
	datad => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|WideOr36~0_combout\);

-- Location: LCFF_X33_Y21_N5
\M1_unit|VReg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector169~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][0]~regout\);

-- Location: LCFF_X28_Y20_N13
\SRAM_unit|SRAM_read_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[8]~8\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(8));

-- Location: LCCOMB_X33_Y21_N18
\M1_unit|Selector177~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector177~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[3][0]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VReg[3][0]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|VReg[3][0]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \M1_unit|Selector177~0_combout\);

-- Location: LCFF_X33_Y21_N19
\M1_unit|VReg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector177~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][0]~regout\);

-- Location: LCCOMB_X35_Y20_N8
\M1_unit|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector95~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][0]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][0]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \M1_unit|Selector95~0_combout\);

-- Location: LCCOMB_X35_Y20_N12
\M1_unit|WideOr31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr31~2_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_3~0_combout\ & (!\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~31_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|WideOr31~2_combout\);

-- Location: LCFF_X35_Y20_N9
\M1_unit|UReg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector95~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][0]~regout\);

-- Location: LCCOMB_X35_Y18_N0
\M1_unit|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector103~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[4][0]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[4][0]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|UReg[4][0]~regout\,
	combout => \M1_unit|Selector103~0_combout\);

-- Location: LCCOMB_X35_Y13_N30
\M1_unit|WideOr32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr32~0_combout\ = (\M1_unit|WideOr47~3_combout\) # ((!\M1_unit|state_m1~31_regout\ & (\M1_unit|state_m1.S_LEADIN_3~0_combout\ & !\M1_unit|state_m1~30_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~31_regout\,
	datab => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datac => \M1_unit|WideOr47~3_combout\,
	datad => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|WideOr32~0_combout\);

-- Location: LCFF_X35_Y18_N1
\M1_unit|UReg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector103~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][0]~regout\);

-- Location: LCCOMB_X35_Y18_N4
\M1_unit|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector111~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|UReg[3][0]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UReg[3][0]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|UReg[3][0]~regout\,
	combout => \M1_unit|Selector111~0_combout\);

-- Location: LCFF_X35_Y18_N5
\M1_unit|UReg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector111~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][0]~regout\);

-- Location: LCCOMB_X35_Y18_N26
\M1_unit|Selector119~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector119~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|UReg[2][0]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UReg[2][0]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UReg[2][0]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector119~0_combout\);

-- Location: LCFF_X35_Y18_N27
\M1_unit|UReg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector119~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][0]~regout\);

-- Location: LCCOMB_X35_Y18_N30
\M1_unit|Selector127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector127~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[1][0]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[1][0]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|UReg[1][0]~regout\,
	combout => \M1_unit|Selector127~0_combout\);

-- Location: LCFF_X35_Y18_N31
\M1_unit|UReg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector127~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][0]~regout\);

-- Location: LCCOMB_X35_Y18_N8
\M1_unit|Selector343~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector343~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (!\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|UReg[0][0]~regout\)))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[2][0]~regout\) # ((!\M1_unit|Multi_Op~2_combout\ & 
-- \M1_unit|UReg[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|Multi_Op~2_combout\,
	datac => \M1_unit|UReg[2][0]~regout\,
	datad => \M1_unit|UReg[0][0]~regout\,
	combout => \M1_unit|Selector343~0_combout\);

-- Location: LCCOMB_X37_Y21_N16
\M1_unit|Selector311~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector311~0_combout\ = (((\M1_unit|WideOr46~4_combout\ & \M1_unit|Multi_Op[4][0]~regout\)) # (!\M1_unit|WideOr46~2_combout\)) # (!\M1_unit|WideOr38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|WideOr46~4_combout\,
	datac => \M1_unit|Multi_Op[4][0]~regout\,
	datad => \M1_unit|WideOr46~2_combout\,
	combout => \M1_unit|Selector311~0_combout\);

-- Location: LCFF_X37_Y21_N17
\M1_unit|Multi_Op[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector311~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[4][0]~regout\);

-- Location: LCCOMB_X40_Y21_N22
\M1_unit|Selector397~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector397~0_combout\ = (\M1_unit|WideOr47~3_combout\) # (((\M1_unit|Multi_Op[0][3]~regout\ & !\M1_unit|WideOr46~3_combout\)) # (!\M1_unit|WideOr46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr46~2_combout\,
	datac => \M1_unit|Multi_Op[0][3]~regout\,
	datad => \M1_unit|WideOr46~3_combout\,
	combout => \M1_unit|Selector397~0_combout\);

-- Location: LCFF_X40_Y21_N23
\M1_unit|Multi_Op[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector397~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][3]~regout\);

-- Location: LCCOMB_X35_Y13_N2
\M1_unit|Multi_Op[4][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Multi_Op[4][4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \M1_unit|Multi_Op[4][4]~feeder_combout\);

-- Location: LCFF_X35_Y13_N3
\M1_unit|Multi_Op[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Multi_Op[4][4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr46~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[4][4]~regout\);

-- Location: LCCOMB_X40_Y21_N2
\M1_unit|Selector307~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector307~0_combout\ = ((\M1_unit|Multi_Op[4][5]~regout\ & !\M1_unit|WideOr46~3_combout\)) # (!\M1_unit|Multi_Op~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Multi_Op~2_combout\,
	datac => \M1_unit|Multi_Op[4][5]~regout\,
	datad => \M1_unit|WideOr46~3_combout\,
	combout => \M1_unit|Selector307~0_combout\);

-- Location: LCFF_X40_Y21_N3
\M1_unit|Multi_Op[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector307~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[4][5]~regout\);

-- Location: LCFF_X30_Y18_N31
\SRAM_unit|SRAM_read_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[1]~1\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(1));

-- Location: LCFF_X28_Y20_N1
\SRAM_unit|SRAM_read_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[9]~9\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(9));

-- Location: LCCOMB_X33_Y21_N20
\M1_unit|Selector160~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector160~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[5][1]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[5][1]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector160~0_combout\);

-- Location: LCCOMB_X35_Y13_N14
\M1_unit|WideOr34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr34~3_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|state_m1~31_regout\ & (\M1_unit|state_m1.S_LEADIN_3~0_combout\ & \M1_unit|state_m1~30_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~31_regout\,
	datab => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|WideOr34~3_combout\);

-- Location: LCFF_X33_Y21_N21
\M1_unit|VReg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector160~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][1]~regout\);

-- Location: LCCOMB_X33_Y21_N0
\M1_unit|Selector168~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector168~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[4][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[4][1]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(1),
	datac => \M1_unit|VReg[4][1]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector168~0_combout\);

-- Location: LCFF_X33_Y21_N1
\M1_unit|VReg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector168~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][1]~regout\);

-- Location: LCCOMB_X33_Y21_N28
\M1_unit|Selector176~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector176~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[3][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[3][1]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \M1_unit|VReg[3][1]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector176~0_combout\);

-- Location: LCFF_X33_Y21_N29
\M1_unit|VReg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector176~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][1]~regout\);

-- Location: LCCOMB_X28_Y20_N10
\M1_unit|WideOr58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr58~combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # (\M1_unit|WideOr58~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|WideOr58~combout\);

-- Location: LCCOMB_X35_Y20_N2
\M1_unit|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector94~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][1]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][1]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector94~0_combout\);

-- Location: LCFF_X35_Y20_N3
\M1_unit|UReg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector94~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][1]~regout\);

-- Location: LCCOMB_X34_Y18_N12
\M1_unit|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector102~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[4][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[4][1]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UReg[4][1]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \M1_unit|Selector102~0_combout\);

-- Location: LCFF_X34_Y18_N13
\M1_unit|UReg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector102~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][1]~regout\);

-- Location: LCCOMB_X34_Y18_N28
\M1_unit|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector110~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[3][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[3][1]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \M1_unit|UReg[3][1]~regout\,
	combout => \M1_unit|Selector110~0_combout\);

-- Location: LCFF_X34_Y18_N29
\M1_unit|UReg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector110~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][1]~regout\);

-- Location: LCCOMB_X34_Y18_N22
\M1_unit|Selector118~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector118~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[2][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[2][1]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \M1_unit|UReg[2][1]~regout\,
	combout => \M1_unit|Selector118~0_combout\);

-- Location: LCFF_X34_Y18_N23
\M1_unit|UReg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector118~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][1]~regout\);

-- Location: LCCOMB_X34_Y18_N30
\M1_unit|Selector126~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector126~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[1][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[1][1]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \M1_unit|UReg[1][1]~regout\,
	combout => \M1_unit|Selector126~0_combout\);

-- Location: LCFF_X34_Y18_N31
\M1_unit|UReg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector126~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][1]~regout\);

-- Location: LCCOMB_X34_Y18_N8
\M1_unit|Selector342~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector342~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|UReg[0][1]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[2][1]~regout\) # ((\M1_unit|UReg[0][1]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|UReg[0][1]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|UReg[2][1]~regout\,
	combout => \M1_unit|Selector342~0_combout\);

-- Location: LCCOMB_X35_Y18_N22
\M1_unit|Selector342~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector342~2_combout\ = (\M1_unit|Selector342~1_combout\) # ((\M1_unit|Selector342~0_combout\) # ((\M1_unit|VReg[2][1]~regout\ & \M1_unit|WideOr58~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector342~1_combout\,
	datab => \M1_unit|VReg[2][1]~regout\,
	datac => \M1_unit|WideOr58~combout\,
	datad => \M1_unit|Selector342~0_combout\,
	combout => \M1_unit|Selector342~2_combout\);

-- Location: LCFF_X30_Y18_N19
\SRAM_unit|SRAM_read_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[2]~2\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(2));

-- Location: LCCOMB_X31_Y19_N28
\M1_unit|Selector151~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector151~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VEvenBuf\(2))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VEvenBuf\(2),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector151~0_combout\);

-- Location: LCCOMB_X31_Y19_N30
\M1_unit|VOddBuf[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VOddBuf[2]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(2),
	combout => \M1_unit|VOddBuf[2]~feeder_combout\);

-- Location: LCFF_X31_Y19_N31
\M1_unit|VOddBuf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VOddBuf[2]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(2));

-- Location: LCCOMB_X33_Y14_N30
\M1_unit|WideOr34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr34~2_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_3~0_combout\ & \M1_unit|state_m1.S_LEADIN_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	combout => \M1_unit|WideOr34~2_combout\);

-- Location: LCFF_X31_Y19_N29
\M1_unit|VReg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector151~0_combout\,
	sdata => \M1_unit|VOddBuf\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][2]~regout\);

-- Location: LCFF_X28_Y20_N21
\SRAM_unit|SRAM_read_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[10]~10\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(10));

-- Location: LCCOMB_X34_Y21_N18
\M1_unit|Selector159~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector159~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[5][2]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VReg[5][2]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \M1_unit|Selector159~0_combout\);

-- Location: LCFF_X34_Y21_N19
\M1_unit|VReg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector159~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][2]~regout\);

-- Location: LCCOMB_X33_Y21_N12
\M1_unit|Selector167~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector167~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|VReg[4][2]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|VReg[4][2]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|VReg[4][2]~regout\,
	combout => \M1_unit|Selector167~0_combout\);

-- Location: LCFF_X33_Y21_N13
\M1_unit|VReg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector167~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][2]~regout\);

-- Location: LCCOMB_X32_Y20_N18
\M1_unit|Selector175~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector175~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VReg[3][2]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[3][2]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|VReg[3][2]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector175~0_combout\);

-- Location: LCFF_X32_Y20_N19
\M1_unit|VReg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector175~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][2]~regout\);

-- Location: LCCOMB_X33_Y20_N28
\M1_unit|Selector125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector125~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[1][2]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[1][2]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[1][2]~regout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector125~0_combout\);

-- Location: LCFF_X33_Y20_N29
\M1_unit|UReg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector125~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][2]~regout\);

-- Location: LCCOMB_X31_Y20_N28
\M1_unit|Selector85~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector85~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UEvenBuf\(2))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UEvenBuf\(2),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector85~0_combout\);

-- Location: LCFF_X32_Y20_N13
\M1_unit|UOddBuf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(2));

-- Location: LCCOMB_X35_Y13_N24
\M1_unit|WideOr30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr30~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_3~0_combout\ & \M1_unit|state_m1.S_LEADIN_1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_LEADIN_1~5_combout\,
	combout => \M1_unit|WideOr30~0_combout\);

-- Location: LCFF_X31_Y20_N29
\M1_unit|UReg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector85~0_combout\,
	sdata => \M1_unit|UOddBuf\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][2]~regout\);

-- Location: LCCOMB_X35_Y20_N28
\M1_unit|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector93~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][2]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UReg[5][2]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \M1_unit|Selector93~0_combout\);

-- Location: LCFF_X35_Y20_N29
\M1_unit|UReg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector93~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][2]~regout\);

-- Location: LCCOMB_X33_Y20_N26
\M1_unit|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector101~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[4][2]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[4][2]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \M1_unit|UReg[4][2]~regout\,
	combout => \M1_unit|Selector101~0_combout\);

-- Location: LCFF_X33_Y20_N27
\M1_unit|UReg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector101~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][2]~regout\);

-- Location: LCCOMB_X33_Y20_N18
\M1_unit|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector109~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[3][2]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[3][2]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M1_unit|UReg[3][2]~regout\,
	combout => \M1_unit|Selector109~0_combout\);

-- Location: LCFF_X33_Y20_N19
\M1_unit|UReg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector109~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][2]~regout\);

-- Location: LCCOMB_X33_Y20_N30
\M1_unit|Selector341~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector341~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|UReg[0][2]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[2][2]~regout\) # ((\M1_unit|UReg[0][2]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|UReg[0][2]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|UReg[2][2]~regout\,
	combout => \M1_unit|Selector341~0_combout\);

-- Location: LCCOMB_X33_Y20_N10
\M1_unit|Selector341~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector341~2_combout\ = (\M1_unit|Selector341~1_combout\) # ((\M1_unit|Selector341~0_combout\) # ((\M1_unit|VReg[2][2]~regout\ & \M1_unit|WideOr58~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector341~1_combout\,
	datab => \M1_unit|VReg[2][2]~regout\,
	datac => \M1_unit|WideOr58~combout\,
	datad => \M1_unit|Selector341~0_combout\,
	combout => \M1_unit|Selector341~2_combout\);

-- Location: LCFF_X28_Y20_N15
\SRAM_unit|SRAM_read_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[11]~11\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(11));

-- Location: LCCOMB_X33_Y18_N22
\M1_unit|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector108~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[3][3]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[3][3]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[3][3]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector108~0_combout\);

-- Location: LCFF_X33_Y18_N23
\M1_unit|UReg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector108~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][3]~regout\);

-- Location: LCCOMB_X33_Y18_N0
\M1_unit|Selector116~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector116~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[2][3]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[2][3]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|UReg[2][3]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \M1_unit|Selector116~0_combout\);

-- Location: LCFF_X33_Y18_N1
\M1_unit|UReg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector116~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][3]~regout\);

-- Location: LCCOMB_X33_Y18_N8
\M1_unit|Selector124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector124~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[1][3]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[1][3]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|UReg[1][3]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \M1_unit|Selector124~0_combout\);

-- Location: LCFF_X33_Y18_N9
\M1_unit|UReg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector124~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][3]~regout\);

-- Location: LCCOMB_X33_Y18_N18
\M1_unit|Selector340~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector340~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|UReg[0][3]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[2][3]~regout\) # ((\M1_unit|UReg[0][3]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|UReg[0][3]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|UReg[2][3]~regout\,
	combout => \M1_unit|Selector340~0_combout\);

-- Location: LCFF_X30_Y18_N7
\SRAM_unit|SRAM_read_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[3]~3\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(3));

-- Location: LCCOMB_X31_Y20_N8
\M1_unit|Selector84~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector84~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UEvenBuf\(3))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UEvenBuf\(3),
	datab => \SRAM_unit|SRAM_read_data\(3),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector84~0_combout\);

-- Location: LCCOMB_X32_Y20_N16
\M1_unit|UOddBuf[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UOddBuf[3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \M1_unit|UOddBuf[3]~feeder_combout\);

-- Location: LCFF_X32_Y20_N17
\M1_unit|UOddBuf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UOddBuf[3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(3));

-- Location: LCFF_X31_Y20_N9
\M1_unit|UReg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector84~0_combout\,
	sdata => \M1_unit|UOddBuf\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][3]~regout\);

-- Location: LCCOMB_X35_Y20_N22
\M1_unit|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector92~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][3]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|UReg[5][3]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(11),
	combout => \M1_unit|Selector92~0_combout\);

-- Location: LCFF_X35_Y20_N23
\M1_unit|UReg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector92~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][3]~regout\);

-- Location: LCCOMB_X33_Y18_N4
\M1_unit|Selector340~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector340~1_combout\ = (\M1_unit|VPrimeOdd\(3) & ((\M1_unit|WideOr47~2_combout\) # ((!\M1_unit|WideOr38~0_combout\ & \M1_unit|UReg[4][3]~regout\)))) # (!\M1_unit|VPrimeOdd\(3) & (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|UReg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(3),
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|UReg[4][3]~regout\,
	combout => \M1_unit|Selector340~1_combout\);

-- Location: LCCOMB_X33_Y20_N20
\M1_unit|Selector340~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector340~2_combout\ = (\M1_unit|Selector340~0_combout\) # ((\M1_unit|Selector340~1_combout\) # ((\M1_unit|VReg[2][3]~regout\ & \M1_unit|WideOr58~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][3]~regout\,
	datab => \M1_unit|WideOr58~combout\,
	datac => \M1_unit|Selector340~0_combout\,
	datad => \M1_unit|Selector340~1_combout\,
	combout => \M1_unit|Selector340~2_combout\);

-- Location: LCFF_X28_Y20_N27
\SRAM_unit|SRAM_read_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[12]~12\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(12));

-- Location: LCCOMB_X34_Y20_N30
\M1_unit|Selector123~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector123~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[1][4]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[1][4]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[1][4]~regout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \M1_unit|Selector123~0_combout\);

-- Location: LCFF_X34_Y20_N31
\M1_unit|UReg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector123~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][4]~regout\);

-- Location: LCFF_X31_Y18_N31
\SRAM_unit|SRAM_read_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[4]~4\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(4));

-- Location: LCFF_X32_Y20_N11
\M1_unit|UEvenBuf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(4));

-- Location: LCCOMB_X31_Y20_N22
\M1_unit|Selector83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector83~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UEvenBuf\(4)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(4),
	datab => \M1_unit|UEvenBuf\(4),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector83~0_combout\);

-- Location: LCCOMB_X32_Y20_N4
\M1_unit|UOddBuf[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UOddBuf[4]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \M1_unit|UOddBuf[4]~feeder_combout\);

-- Location: LCFF_X32_Y20_N5
\M1_unit|UOddBuf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UOddBuf[4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(4));

-- Location: LCFF_X31_Y20_N23
\M1_unit|UReg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector83~0_combout\,
	sdata => \M1_unit|UOddBuf\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][4]~regout\);

-- Location: LCCOMB_X35_Y20_N24
\M1_unit|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector91~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][4]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UReg[5][4]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \M1_unit|Selector91~0_combout\);

-- Location: LCFF_X35_Y20_N25
\M1_unit|UReg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector91~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][4]~regout\);

-- Location: LCCOMB_X34_Y20_N28
\M1_unit|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector99~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|UReg[4][4]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UReg[4][4]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(4),
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|UReg[4][4]~regout\,
	combout => \M1_unit|Selector99~0_combout\);

-- Location: LCFF_X34_Y20_N29
\M1_unit|UReg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector99~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][4]~regout\);

-- Location: LCCOMB_X34_Y20_N20
\M1_unit|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector107~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[3][4]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[3][4]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|UReg[3][4]~regout\,
	combout => \M1_unit|Selector107~0_combout\);

-- Location: LCFF_X34_Y20_N21
\M1_unit|UReg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector107~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][4]~regout\);

-- Location: LCCOMB_X34_Y20_N16
\M1_unit|Selector339~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector339~0_combout\ = (\M1_unit|Multi_Op~2_combout\ & (((\M1_unit|UReg[2][4]~regout\ & !\M1_unit|WideOr37~0_combout\)))) # (!\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|UReg[0][4]~regout\) # ((\M1_unit|UReg[2][4]~regout\ & 
-- !\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op~2_combout\,
	datab => \M1_unit|UReg[0][4]~regout\,
	datac => \M1_unit|UReg[2][4]~regout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector339~0_combout\);

-- Location: LCCOMB_X32_Y19_N16
\M1_unit|Selector165~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector165~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VReg[4][4]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[4][4]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[4][4]~regout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector165~0_combout\);

-- Location: LCFF_X32_Y19_N17
\M1_unit|VReg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector165~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][4]~regout\);

-- Location: LCCOMB_X32_Y20_N28
\M1_unit|Selector173~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector173~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[3][4]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[3][4]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datab => \M1_unit|VReg[3][4]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector173~0_combout\);

-- Location: LCFF_X32_Y20_N29
\M1_unit|VReg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector173~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][4]~regout\);

-- Location: LCCOMB_X33_Y20_N22
\M1_unit|Selector339~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector339~2_combout\ = (\M1_unit|Selector339~1_combout\) # ((\M1_unit|Selector339~0_combout\) # ((\M1_unit|WideOr58~combout\ & \M1_unit|VReg[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector339~1_combout\,
	datab => \M1_unit|WideOr58~combout\,
	datac => \M1_unit|Selector339~0_combout\,
	datad => \M1_unit|VReg[2][4]~regout\,
	combout => \M1_unit|Selector339~2_combout\);

-- Location: LCFF_X31_Y18_N13
\SRAM_unit|SRAM_read_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[5]~5\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(5));

-- Location: LCCOMB_X31_Y19_N18
\M1_unit|Selector148~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector148~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VEvenBuf\(5))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VEvenBuf\(5),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector148~0_combout\);

-- Location: LCCOMB_X31_Y19_N4
\M1_unit|VOddBuf[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VOddBuf[5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(5),
	combout => \M1_unit|VOddBuf[5]~feeder_combout\);

-- Location: LCFF_X31_Y19_N5
\M1_unit|VOddBuf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VOddBuf[5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(5));

-- Location: LCFF_X31_Y19_N19
\M1_unit|VReg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector148~0_combout\,
	sdata => \M1_unit|VOddBuf\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][5]~regout\);

-- Location: LCCOMB_X32_Y19_N24
\M1_unit|Selector156~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector156~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[5][5]~regout\))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(13),
	datab => \M1_unit|VReg[5][5]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector156~0_combout\);

-- Location: LCFF_X32_Y19_N25
\M1_unit|VReg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector156~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][5]~regout\);

-- Location: LCCOMB_X32_Y19_N28
\M1_unit|Selector164~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector164~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[4][5]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[4][5]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|VReg[4][5]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector164~0_combout\);

-- Location: LCFF_X32_Y19_N29
\M1_unit|VReg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector164~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][5]~regout\);

-- Location: LCCOMB_X32_Y19_N2
\M1_unit|Selector172~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector172~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[3][5]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[3][5]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(13),
	datab => \M1_unit|VReg[3][5]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector172~0_combout\);

-- Location: LCFF_X32_Y19_N3
\M1_unit|VReg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector172~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][5]~regout\);

-- Location: LCFF_X28_Y20_N19
\SRAM_unit|SRAM_read_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[13]~13\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(13));

-- Location: LCCOMB_X35_Y20_N26
\M1_unit|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector90~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][5]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][5]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(13),
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector90~0_combout\);

-- Location: LCFF_X35_Y20_N27
\M1_unit|UReg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector90~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][5]~regout\);

-- Location: LCCOMB_X32_Y18_N4
\M1_unit|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector98~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[4][5]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[4][5]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \M1_unit|UReg[4][5]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector98~0_combout\);

-- Location: LCFF_X32_Y18_N5
\M1_unit|UReg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector98~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][5]~regout\);

-- Location: LCCOMB_X32_Y18_N28
\M1_unit|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector106~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[3][5]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[3][5]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(13),
	datac => \M1_unit|UReg[3][5]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector106~0_combout\);

-- Location: LCFF_X32_Y18_N29
\M1_unit|UReg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector106~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][5]~regout\);

-- Location: LCCOMB_X32_Y18_N24
\M1_unit|Selector338~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector338~0_combout\ = (\M1_unit|UReg[0][5]~regout\ & (((\M1_unit|UReg[2][5]~regout\ & !\M1_unit|WideOr37~0_combout\)) # (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|UReg[0][5]~regout\ & (\M1_unit|UReg[2][5]~regout\ & 
-- (!\M1_unit|WideOr37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[0][5]~regout\,
	datab => \M1_unit|UReg[2][5]~regout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Multi_Op~2_combout\,
	combout => \M1_unit|Selector338~0_combout\);

-- Location: LCCOMB_X33_Y20_N0
\M1_unit|Selector338~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector338~2_combout\ = (\M1_unit|Selector338~1_combout\) # ((\M1_unit|Selector338~0_combout\) # ((\M1_unit|VReg[2][5]~regout\ & \M1_unit|WideOr58~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector338~1_combout\,
	datab => \M1_unit|VReg[2][5]~regout\,
	datac => \M1_unit|WideOr58~combout\,
	datad => \M1_unit|Selector338~0_combout\,
	combout => \M1_unit|Selector338~2_combout\);

-- Location: LCFF_X28_Y20_N29
\SRAM_unit|SRAM_read_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[14]~14\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(14));

-- Location: LCFF_X31_Y18_N9
\SRAM_unit|SRAM_read_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[6]~6\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(6));

-- Location: LCCOMB_X33_Y19_N6
\M1_unit|VEvenBuf[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VEvenBuf[6]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \M1_unit|VEvenBuf[6]~feeder_combout\);

-- Location: LCFF_X33_Y19_N7
\M1_unit|VEvenBuf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VEvenBuf[6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(6));

-- Location: LCCOMB_X31_Y19_N2
\M1_unit|Selector147~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector147~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|VEvenBuf\(6)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(6),
	datab => \M1_unit|VEvenBuf\(6),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector147~0_combout\);

-- Location: LCCOMB_X31_Y19_N14
\M1_unit|VOddBuf[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VOddBuf[6]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(6),
	combout => \M1_unit|VOddBuf[6]~feeder_combout\);

-- Location: LCFF_X31_Y19_N15
\M1_unit|VOddBuf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VOddBuf[6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(6));

-- Location: LCFF_X31_Y19_N3
\M1_unit|VReg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector147~0_combout\,
	sdata => \M1_unit|VOddBuf\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][6]~regout\);

-- Location: LCCOMB_X34_Y21_N20
\M1_unit|Selector155~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector155~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[5][6]~regout\))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|VReg[5][6]~regout\,
	combout => \M1_unit|Selector155~0_combout\);

-- Location: LCFF_X34_Y21_N21
\M1_unit|VReg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector155~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][6]~regout\);

-- Location: LCCOMB_X34_Y19_N26
\M1_unit|Selector163~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector163~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|VReg[4][6]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|VReg[4][6]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(6),
	datac => \M1_unit|VReg[4][6]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector163~0_combout\);

-- Location: LCFF_X34_Y19_N27
\M1_unit|VReg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector163~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][6]~regout\);

-- Location: LCCOMB_X34_Y19_N2
\M1_unit|Selector171~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector171~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[3][6]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[3][6]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|VReg[3][6]~regout\,
	combout => \M1_unit|Selector171~0_combout\);

-- Location: LCFF_X34_Y19_N3
\M1_unit|VReg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector171~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][6]~regout\);

-- Location: LCCOMB_X34_Y21_N16
\M1_unit|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector89~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][6]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][6]~regout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	combout => \M1_unit|Selector89~0_combout\);

-- Location: LCFF_X34_Y21_N17
\M1_unit|UReg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector89~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][6]~regout\);

-- Location: LCCOMB_X36_Y20_N8
\M1_unit|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector97~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[4][6]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[4][6]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(6),
	datac => \M1_unit|UReg[4][6]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector97~0_combout\);

-- Location: LCFF_X36_Y20_N9
\M1_unit|UReg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector97~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][6]~regout\);

-- Location: LCCOMB_X36_Y20_N18
\M1_unit|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector105~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[3][6]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[3][6]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|UReg[3][6]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector105~0_combout\);

-- Location: LCFF_X36_Y20_N19
\M1_unit|UReg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector105~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][6]~regout\);

-- Location: LCCOMB_X36_Y20_N10
\M1_unit|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector113~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[2][6]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[2][6]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|UReg[2][6]~regout\,
	combout => \M1_unit|Selector113~0_combout\);

-- Location: LCFF_X36_Y20_N11
\M1_unit|UReg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector113~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][6]~regout\);

-- Location: LCCOMB_X36_Y20_N28
\M1_unit|Selector121~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector121~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[1][6]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[1][6]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|UReg[1][6]~regout\,
	combout => \M1_unit|Selector121~0_combout\);

-- Location: LCFF_X36_Y20_N29
\M1_unit|UReg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector121~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][6]~regout\);

-- Location: LCCOMB_X34_Y19_N22
\M1_unit|Selector337~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector337~0_combout\ = (\M1_unit|Multi_Op~2_combout\ & (((\M1_unit|UReg[2][6]~regout\ & !\M1_unit|WideOr37~0_combout\)))) # (!\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|UReg[0][6]~regout\) # ((\M1_unit|UReg[2][6]~regout\ & 
-- !\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op~2_combout\,
	datab => \M1_unit|UReg[0][6]~regout\,
	datac => \M1_unit|UReg[2][6]~regout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector337~0_combout\);

-- Location: LCCOMB_X34_Y19_N4
\M1_unit|Selector337~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector337~2_combout\ = (\M1_unit|Selector337~1_combout\) # ((\M1_unit|Selector337~0_combout\) # ((\M1_unit|VReg[2][6]~regout\ & \M1_unit|WideOr58~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector337~1_combout\,
	datab => \M1_unit|VReg[2][6]~regout\,
	datac => \M1_unit|WideOr58~combout\,
	datad => \M1_unit|Selector337~0_combout\,
	combout => \M1_unit|Selector337~2_combout\);

-- Location: LCCOMB_X37_Y20_N8
\M1_unit|Add25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~0_combout\ = \M1_unit|VPrimeOdd\(7) $ (VCC)
-- \M1_unit|Add25~1\ = CARRY(\M1_unit|VPrimeOdd\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(7),
	datad => VCC,
	combout => \M1_unit|Add25~0_combout\,
	cout => \M1_unit|Add25~1\);

-- Location: LCCOMB_X38_Y20_N22
\M1_unit|Selector336~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector336~2_combout\ = (\M1_unit|VReg[2][7]~regout\ & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|WideOr47~2_combout\ & \M1_unit|Add25~0_combout\)))) # (!\M1_unit|VReg[2][7]~regout\ & (((\M1_unit|WideOr47~2_combout\ & 
-- \M1_unit|Add25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~0_combout\,
	combout => \M1_unit|Selector336~2_combout\);

-- Location: LCFF_X31_Y18_N1
\SRAM_unit|SRAM_read_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[7]~7\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(7));

-- Location: LCCOMB_X31_Y20_N24
\M1_unit|Selector80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector80~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UEvenBuf\(7))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UEvenBuf\(7),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector80~0_combout\);

-- Location: LCCOMB_X31_Y20_N4
\M1_unit|UOddBuf[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UOddBuf[7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \M1_unit|UOddBuf[7]~feeder_combout\);

-- Location: LCFF_X31_Y20_N5
\M1_unit|UOddBuf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UOddBuf[7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(7));

-- Location: LCFF_X31_Y20_N25
\M1_unit|UReg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector80~0_combout\,
	sdata => \M1_unit|UOddBuf\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][7]~regout\);

-- Location: LCFF_X28_Y20_N5
\SRAM_unit|SRAM_read_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[15]~15\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(15));

-- Location: LCCOMB_X35_Y20_N30
\M1_unit|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector88~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[5][7]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|UReg[5][7]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(15),
	combout => \M1_unit|Selector88~0_combout\);

-- Location: LCFF_X35_Y20_N31
\M1_unit|UReg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector88~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[4][7]~regout\);

-- Location: LCCOMB_X35_Y20_N16
\M1_unit|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector96~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|UReg[4][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UReg[4][7]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|UReg[4][7]~regout\,
	combout => \M1_unit|Selector96~0_combout\);

-- Location: LCFF_X35_Y20_N17
\M1_unit|UReg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector96~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][7]~regout\);

-- Location: LCCOMB_X35_Y20_N20
\M1_unit|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector104~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|UReg[3][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[3][7]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|UReg[3][7]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(15),
	combout => \M1_unit|Selector104~0_combout\);

-- Location: LCFF_X35_Y20_N21
\M1_unit|UReg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector104~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[2][7]~regout\);

-- Location: LCCOMB_X35_Y20_N18
\M1_unit|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector112~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|UReg[2][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[2][7]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|UReg[2][7]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(15),
	combout => \M1_unit|Selector112~0_combout\);

-- Location: LCFF_X35_Y20_N19
\M1_unit|UReg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector112~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][7]~regout\);

-- Location: LCCOMB_X36_Y20_N6
\M1_unit|Selector120~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector120~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|UReg[1][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|UReg[1][7]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|UReg[1][7]~regout\,
	combout => \M1_unit|Selector120~0_combout\);

-- Location: LCFF_X36_Y20_N7
\M1_unit|UReg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector120~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[0][7]~regout\);

-- Location: LCCOMB_X38_Y20_N10
\M1_unit|Selector336~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector336~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (!\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|UReg[0][7]~regout\)))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[2][7]~regout\) # ((!\M1_unit|Multi_Op~2_combout\ & 
-- \M1_unit|UReg[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|Multi_Op~2_combout\,
	datac => \M1_unit|UReg[2][7]~regout\,
	datad => \M1_unit|UReg[0][7]~regout\,
	combout => \M1_unit|Selector336~0_combout\);

-- Location: LCCOMB_X38_Y20_N0
\M1_unit|Selector336~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector336~3_combout\ = (\M1_unit|Selector336~1_combout\) # ((\M1_unit|Selector336~2_combout\) # (\M1_unit|Selector336~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector336~1_combout\,
	datab => \M1_unit|Selector336~2_combout\,
	datad => \M1_unit|Selector336~0_combout\,
	combout => \M1_unit|Selector336~3_combout\);

-- Location: LCCOMB_X37_Y19_N28
\M1_unit|WideOr41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr41~combout\ = (\M1_unit|WideOr47~3_combout\) # (((!\M1_unit|Multi_Op~2_combout\) # (!\M1_unit|WideOr38~0_combout\)) # (!\M1_unit|WideOr37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|WideOr38~0_combout\,
	datad => \M1_unit|Multi_Op~2_combout\,
	combout => \M1_unit|WideOr41~combout\);

-- Location: LCCOMB_X33_Y21_N26
\M1_unit|Selector184~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector184~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[2][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[2][1]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \M1_unit|VReg[2][1]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector184~0_combout\);

-- Location: LCFF_X33_Y21_N27
\M1_unit|VReg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector184~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][1]~regout\);

-- Location: LCCOMB_X34_Y18_N26
\M1_unit|Selector300~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector300~0_combout\ = (\M1_unit|Multi_Op~2_combout\ & (((\M1_unit|VReg[3][1]~regout\ & !\M1_unit|WideOr37~0_combout\)))) # (!\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|VReg[1][1]~regout\) # ((\M1_unit|VReg[3][1]~regout\ & 
-- !\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op~2_combout\,
	datab => \M1_unit|VReg[1][1]~regout\,
	datac => \M1_unit|VReg[3][1]~regout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector300~0_combout\);

-- Location: LCCOMB_X31_Y19_N22
\M1_unit|VEvenBuf[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VEvenBuf[1]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(9),
	combout => \M1_unit|VEvenBuf[1]~feeder_combout\);

-- Location: LCFF_X31_Y19_N23
\M1_unit|VEvenBuf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VEvenBuf[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(1));

-- Location: LCCOMB_X31_Y19_N12
\M1_unit|Selector152~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector152~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|VEvenBuf\(1)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(1),
	datab => \M1_unit|VEvenBuf\(1),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector152~0_combout\);

-- Location: LCCOMB_X31_Y19_N16
\M1_unit|VOddBuf[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VOddBuf[1]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(1),
	combout => \M1_unit|VOddBuf[1]~feeder_combout\);

-- Location: LCFF_X31_Y19_N17
\M1_unit|VOddBuf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VOddBuf[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(1));

-- Location: LCFF_X31_Y19_N13
\M1_unit|VReg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector152~0_combout\,
	sdata => \M1_unit|VOddBuf\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][1]~regout\);

-- Location: LCCOMB_X34_Y18_N20
\M1_unit|Selector300~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector300~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (\M1_unit|UReg[2][1]~regout\ & ((\M1_unit|WideOr58~2_combout\)))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|VReg[5][1]~regout\) # ((\M1_unit|UReg[2][1]~regout\ & 
-- \M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|UReg[2][1]~regout\,
	datac => \M1_unit|VReg[5][1]~regout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector300~1_combout\);

-- Location: LCCOMB_X35_Y20_N6
\M1_unit|WideOr47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr47~combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # (\M1_unit|WideOr47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	combout => \M1_unit|WideOr47~combout\);

-- Location: LCCOMB_X34_Y18_N6
\M1_unit|Selector300~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector300~2_combout\ = (\M1_unit|Selector300~0_combout\) # ((\M1_unit|Selector300~1_combout\) # ((\M1_unit|UPrimeOdd\(1) & \M1_unit|WideOr47~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(1),
	datab => \M1_unit|Selector300~0_combout\,
	datac => \M1_unit|Selector300~1_combout\,
	datad => \M1_unit|WideOr47~combout\,
	combout => \M1_unit|Selector300~2_combout\);

-- Location: LCCOMB_X40_Y21_N24
\M1_unit|UPrimeOdd[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[2]~feeder_combout\ = \M1_unit|UPrimeOdd[2]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd[2]~36_combout\,
	combout => \M1_unit|UPrimeOdd[2]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N16
\M1_unit|Add17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~16_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(8) $ (\M1_unit|VPrimeOdd\(8) $ (\M1_unit|Add17~15\)))) # (GND)
-- \M1_unit|Add17~17\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(8) & (\M1_unit|VPrimeOdd\(8) & !\M1_unit|Add17~15\)) # (!\M1_unit|Mult2|auto_generated|w493w\(8) & ((\M1_unit|VPrimeOdd\(8)) # (!\M1_unit|Add17~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(8),
	datab => \M1_unit|VPrimeOdd\(8),
	datad => VCC,
	cin => \M1_unit|Add17~15\,
	combout => \M1_unit|Add17~16_combout\,
	cout => \M1_unit|Add17~17\);

-- Location: LCCOMB_X36_Y15_N18
\M1_unit|Add17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~18_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(9) & ((\M1_unit|VPrimeOdd\(9) & (!\M1_unit|Add17~17\)) # (!\M1_unit|VPrimeOdd\(9) & ((\M1_unit|Add17~17\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & ((\M1_unit|VPrimeOdd\(9) 
-- & (\M1_unit|Add17~17\ & VCC)) # (!\M1_unit|VPrimeOdd\(9) & (!\M1_unit|Add17~17\))))
-- \M1_unit|Add17~19\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(9) & ((!\M1_unit|Add17~17\) # (!\M1_unit|VPrimeOdd\(9)))) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & (!\M1_unit|VPrimeOdd\(9) & !\M1_unit|Add17~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(9),
	datab => \M1_unit|VPrimeOdd\(9),
	datad => VCC,
	cin => \M1_unit|Add17~17\,
	combout => \M1_unit|Add17~18_combout\,
	cout => \M1_unit|Add17~19\);

-- Location: LCCOMB_X33_Y18_N24
\M1_unit|Selector298~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector298~1_combout\ = (\M1_unit|VReg[5][3]~regout\ & (((\M1_unit|UReg[2][3]~regout\ & \M1_unit|WideOr58~2_combout\)) # (!\M1_unit|WideOr38~0_combout\))) # (!\M1_unit|VReg[5][3]~regout\ & (\M1_unit|UReg[2][3]~regout\ & 
-- (\M1_unit|WideOr58~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[5][3]~regout\,
	datab => \M1_unit|UReg[2][3]~regout\,
	datac => \M1_unit|WideOr58~2_combout\,
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|Selector298~1_combout\);

-- Location: LCCOMB_X32_Y19_N14
\M1_unit|Selector158~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector158~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[5][3]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[5][3]~regout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \M1_unit|Selector158~0_combout\);

-- Location: LCFF_X32_Y19_N15
\M1_unit|VReg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector158~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][3]~regout\);

-- Location: LCCOMB_X32_Y19_N4
\M1_unit|Selector166~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector166~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[4][3]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[4][3]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \M1_unit|VReg[4][3]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector166~0_combout\);

-- Location: LCFF_X32_Y19_N5
\M1_unit|VReg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector166~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][3]~regout\);

-- Location: LCCOMB_X32_Y19_N0
\M1_unit|Selector174~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector174~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[3][3]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[3][3]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(11),
	datab => \M1_unit|VReg[3][3]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector174~0_combout\);

-- Location: LCFF_X32_Y19_N1
\M1_unit|VReg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector174~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][3]~regout\);

-- Location: LCCOMB_X32_Y19_N22
\M1_unit|Selector182~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector182~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[2][3]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[2][3]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(11),
	datab => \M1_unit|VReg[2][3]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector182~0_combout\);

-- Location: LCFF_X32_Y19_N23
\M1_unit|VReg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector182~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][3]~regout\);

-- Location: LCCOMB_X33_Y18_N30
\M1_unit|Selector298~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector298~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|VReg[1][3]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|VReg[3][3]~regout\) # ((\M1_unit|VReg[1][3]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|VReg[1][3]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|VReg[3][3]~regout\,
	combout => \M1_unit|Selector298~0_combout\);

-- Location: LCCOMB_X34_Y18_N2
\M1_unit|Selector298~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector298~2_combout\ = (\M1_unit|Selector298~1_combout\) # ((\M1_unit|Selector298~0_combout\) # ((\M1_unit|UPrimeOdd\(3) & \M1_unit|WideOr47~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(3),
	datab => \M1_unit|Selector298~1_combout\,
	datac => \M1_unit|Selector298~0_combout\,
	datad => \M1_unit|WideOr47~combout\,
	combout => \M1_unit|Selector298~2_combout\);

-- Location: LCCOMB_X37_Y20_N10
\M1_unit|Add25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~2_combout\ = (\M1_unit|VPrimeOdd\(8) & (\M1_unit|Add25~1\ & VCC)) # (!\M1_unit|VPrimeOdd\(8) & (!\M1_unit|Add25~1\))
-- \M1_unit|Add25~3\ = CARRY((!\M1_unit|VPrimeOdd\(8) & !\M1_unit|Add25~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(8),
	datad => VCC,
	cin => \M1_unit|Add25~1\,
	combout => \M1_unit|Add25~2_combout\,
	cout => \M1_unit|Add25~3\);

-- Location: LCCOMB_X37_Y20_N12
\M1_unit|Add25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~4_combout\ = (\M1_unit|VPrimeOdd\(9) & ((GND) # (!\M1_unit|Add25~3\))) # (!\M1_unit|VPrimeOdd\(9) & (\M1_unit|Add25~3\ $ (GND)))
-- \M1_unit|Add25~5\ = CARRY((\M1_unit|VPrimeOdd\(9)) # (!\M1_unit|Add25~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(9),
	datad => VCC,
	cin => \M1_unit|Add25~3\,
	combout => \M1_unit|Add25~4_combout\,
	cout => \M1_unit|Add25~5\);

-- Location: LCCOMB_X37_Y20_N14
\M1_unit|Add25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~6_combout\ = (\M1_unit|VPrimeOdd\(10) & (\M1_unit|Add25~5\ & VCC)) # (!\M1_unit|VPrimeOdd\(10) & (!\M1_unit|Add25~5\))
-- \M1_unit|Add25~7\ = CARRY((!\M1_unit|VPrimeOdd\(10) & !\M1_unit|Add25~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(10),
	datad => VCC,
	cin => \M1_unit|Add25~5\,
	combout => \M1_unit|Add25~6_combout\,
	cout => \M1_unit|Add25~7\);

-- Location: LCCOMB_X38_Y20_N30
\M1_unit|Selector333~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector333~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~6_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~6_combout\,
	combout => \M1_unit|Selector333~0_combout\);

-- Location: LCCOMB_X37_Y20_N16
\M1_unit|Add25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~8_combout\ = (\M1_unit|VPrimeOdd\(11) & ((GND) # (!\M1_unit|Add25~7\))) # (!\M1_unit|VPrimeOdd\(11) & (\M1_unit|Add25~7\ $ (GND)))
-- \M1_unit|Add25~9\ = CARRY((\M1_unit|VPrimeOdd\(11)) # (!\M1_unit|Add25~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(11),
	datad => VCC,
	cin => \M1_unit|Add25~7\,
	combout => \M1_unit|Add25~8_combout\,
	cout => \M1_unit|Add25~9\);

-- Location: LCCOMB_X38_Y20_N8
\M1_unit|Selector332~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector332~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~8_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~8_combout\,
	combout => \M1_unit|Selector332~0_combout\);

-- Location: LCCOMB_X32_Y18_N22
\M1_unit|Selector296~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector296~0_combout\ = (\M1_unit|VReg[1][5]~regout\ & (((\M1_unit|VReg[3][5]~regout\ & !\M1_unit|WideOr37~0_combout\)) # (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|VReg[1][5]~regout\ & (\M1_unit|VReg[3][5]~regout\ & 
-- (!\M1_unit|WideOr37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[1][5]~regout\,
	datab => \M1_unit|VReg[3][5]~regout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Multi_Op~2_combout\,
	combout => \M1_unit|Selector296~0_combout\);

-- Location: LCCOMB_X32_Y18_N8
\M1_unit|Selector296~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector296~1_combout\ = (\M1_unit|VReg[5][5]~regout\ & (((\M1_unit|UReg[2][5]~regout\ & \M1_unit|WideOr58~2_combout\)) # (!\M1_unit|WideOr38~0_combout\))) # (!\M1_unit|VReg[5][5]~regout\ & (\M1_unit|UReg[2][5]~regout\ & 
-- ((\M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[5][5]~regout\,
	datab => \M1_unit|UReg[2][5]~regout\,
	datac => \M1_unit|WideOr38~0_combout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector296~1_combout\);

-- Location: LCCOMB_X37_Y20_N18
\M1_unit|Add25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~10_combout\ = (\M1_unit|VPrimeOdd\(12) & (\M1_unit|Add25~9\ & VCC)) # (!\M1_unit|VPrimeOdd\(12) & (!\M1_unit|Add25~9\))
-- \M1_unit|Add25~11\ = CARRY((!\M1_unit|VPrimeOdd\(12) & !\M1_unit|Add25~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(12),
	datad => VCC,
	cin => \M1_unit|Add25~9\,
	combout => \M1_unit|Add25~10_combout\,
	cout => \M1_unit|Add25~11\);

-- Location: LCCOMB_X37_Y20_N20
\M1_unit|Add25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~12_combout\ = (\M1_unit|VPrimeOdd\(13) & ((GND) # (!\M1_unit|Add25~11\))) # (!\M1_unit|VPrimeOdd\(13) & (\M1_unit|Add25~11\ $ (GND)))
-- \M1_unit|Add25~13\ = CARRY((\M1_unit|VPrimeOdd\(13)) # (!\M1_unit|Add25~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(13),
	datad => VCC,
	cin => \M1_unit|Add25~11\,
	combout => \M1_unit|Add25~12_combout\,
	cout => \M1_unit|Add25~13\);

-- Location: LCCOMB_X33_Y19_N0
\M1_unit|VEvenBuf[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VEvenBuf[7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(15),
	combout => \M1_unit|VEvenBuf[7]~feeder_combout\);

-- Location: LCFF_X33_Y19_N1
\M1_unit|VEvenBuf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VEvenBuf[7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VEvenBuf\(7));

-- Location: LCCOMB_X36_Y19_N24
\M1_unit|Selector146~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector146~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VEvenBuf\(7))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|VEvenBuf\(7),
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \M1_unit|Selector146~0_combout\);

-- Location: LCCOMB_X33_Y19_N26
\M1_unit|VOddBuf[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VOddBuf[7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \M1_unit|VOddBuf[7]~feeder_combout\);

-- Location: LCFF_X33_Y19_N27
\M1_unit|VOddBuf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VOddBuf[7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(7));

-- Location: LCFF_X36_Y19_N25
\M1_unit|VReg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector146~0_combout\,
	sdata => \M1_unit|VOddBuf\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][7]~regout\);

-- Location: LCCOMB_X36_Y19_N10
\M1_unit|Selector154~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector154~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[5][7]~regout\))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(15),
	datac => \M1_unit|VReg[5][7]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector154~0_combout\);

-- Location: LCFF_X36_Y19_N11
\M1_unit|VReg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector154~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][7]~regout\);

-- Location: LCCOMB_X35_Y19_N28
\M1_unit|Selector162~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector162~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|VReg[4][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|VReg[4][7]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|VReg[4][7]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector162~0_combout\);

-- Location: LCFF_X35_Y19_N29
\M1_unit|VReg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector162~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[3][7]~regout\);

-- Location: LCCOMB_X35_Y19_N12
\M1_unit|Selector170~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector170~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[3][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[3][7]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|VReg[3][7]~regout\,
	combout => \M1_unit|Selector170~0_combout\);

-- Location: LCFF_X35_Y19_N13
\M1_unit|VReg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector170~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[2][7]~regout\);

-- Location: LCCOMB_X38_Y20_N20
\M1_unit|Selector330~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector330~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~12_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|Add25~12_combout\,
	datad => \M1_unit|VReg[2][7]~regout\,
	combout => \M1_unit|Selector330~0_combout\);

-- Location: LCCOMB_X34_Y19_N28
\M1_unit|Selector179~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector179~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[2][6]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[2][6]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|VReg[2][6]~regout\,
	combout => \M1_unit|Selector179~0_combout\);

-- Location: LCFF_X34_Y19_N29
\M1_unit|VReg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector179~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][6]~regout\);

-- Location: LCCOMB_X34_Y19_N30
\M1_unit|Selector295~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector295~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|VReg[1][6]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|VReg[3][6]~regout\) # ((\M1_unit|VReg[1][6]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|VReg[1][6]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|VReg[3][6]~regout\,
	combout => \M1_unit|Selector295~0_combout\);

-- Location: LCCOMB_X34_Y19_N16
\M1_unit|Selector295~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector295~1_combout\ = (\M1_unit|UReg[2][6]~regout\ & ((\M1_unit|WideOr58~2_combout\) # ((!\M1_unit|WideOr38~0_combout\ & \M1_unit|VReg[5][6]~regout\)))) # (!\M1_unit|UReg[2][6]~regout\ & (!\M1_unit|WideOr38~0_combout\ & 
-- (\M1_unit|VReg[5][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][6]~regout\,
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|VReg[5][6]~regout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector295~1_combout\);

-- Location: LCCOMB_X34_Y19_N10
\M1_unit|Selector295~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector295~2_combout\ = (\M1_unit|Selector295~0_combout\) # ((\M1_unit|Selector295~1_combout\) # ((\M1_unit|UPrimeOdd\(6) & \M1_unit|WideOr47~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(6),
	datab => \M1_unit|Selector295~0_combout\,
	datac => \M1_unit|Selector295~1_combout\,
	datad => \M1_unit|WideOr47~combout\,
	combout => \M1_unit|Selector295~2_combout\);

-- Location: LCCOMB_X37_Y20_N22
\M1_unit|Add25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~14_combout\ = (\M1_unit|VPrimeOdd\(14) & (\M1_unit|Add25~13\ & VCC)) # (!\M1_unit|VPrimeOdd\(14) & (!\M1_unit|Add25~13\))
-- \M1_unit|Add25~15\ = CARRY((!\M1_unit|VPrimeOdd\(14) & !\M1_unit|Add25~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(14),
	datad => VCC,
	cin => \M1_unit|Add25~13\,
	combout => \M1_unit|Add25~14_combout\,
	cout => \M1_unit|Add25~15\);

-- Location: LCCOMB_X37_Y20_N24
\M1_unit|Add25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~16_combout\ = (\M1_unit|VPrimeOdd\(15) & ((GND) # (!\M1_unit|Add25~15\))) # (!\M1_unit|VPrimeOdd\(15) & (\M1_unit|Add25~15\ $ (GND)))
-- \M1_unit|Add25~17\ = CARRY((\M1_unit|VPrimeOdd\(15)) # (!\M1_unit|Add25~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(15),
	datad => VCC,
	cin => \M1_unit|Add25~15\,
	combout => \M1_unit|Add25~16_combout\,
	cout => \M1_unit|Add25~17\);

-- Location: LCCOMB_X38_Y20_N24
\M1_unit|Selector328~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector328~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~16_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~16_combout\,
	combout => \M1_unit|Selector328~0_combout\);

-- Location: LCCOMB_X37_Y20_N26
\M1_unit|Add25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~18_combout\ = (\M1_unit|VPrimeOdd\(16) & (\M1_unit|Add25~17\ & VCC)) # (!\M1_unit|VPrimeOdd\(16) & (!\M1_unit|Add25~17\))
-- \M1_unit|Add25~19\ = CARRY((!\M1_unit|VPrimeOdd\(16) & !\M1_unit|Add25~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(16),
	datad => VCC,
	cin => \M1_unit|Add25~17\,
	combout => \M1_unit|Add25~18_combout\,
	cout => \M1_unit|Add25~19\);

-- Location: LCCOMB_X38_Y20_N2
\M1_unit|Selector327~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector327~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~18_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~18_combout\,
	combout => \M1_unit|Selector327~0_combout\);

-- Location: LCCOMB_X37_Y20_N28
\M1_unit|Add25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~20_combout\ = (\M1_unit|VPrimeOdd\(17) & ((GND) # (!\M1_unit|Add25~19\))) # (!\M1_unit|VPrimeOdd\(17) & (\M1_unit|Add25~19\ $ (GND)))
-- \M1_unit|Add25~21\ = CARRY((\M1_unit|VPrimeOdd\(17)) # (!\M1_unit|Add25~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(17),
	datad => VCC,
	cin => \M1_unit|Add25~19\,
	combout => \M1_unit|Add25~20_combout\,
	cout => \M1_unit|Add25~21\);

-- Location: LCCOMB_X38_Y20_N28
\M1_unit|Selector326~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector326~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~20_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~20_combout\,
	combout => \M1_unit|Selector326~0_combout\);

-- Location: DSPMULT_X39_Y20_N0
\M1_unit|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => \~GND~combout\,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr46~3_combout\,
	dataa => \M1_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X34_Y16_N14
\M1_unit|Selector400~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~3_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_6~0_combout\ & (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|state_m1~31_regout\) # (!\M1_unit|state_m1.S_COMMONCASE_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_0~0_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|Selector400~3_combout\);

-- Location: LCCOMB_X35_Y13_N0
\M1_unit|Selector400~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~2_combout\ = ((!\M1_unit|WideOr46~3_combout\ & \M1_unit|Multi_Op[0][0]~regout\)) # (!\M1_unit|Selector400~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~3_combout\,
	datac => \M1_unit|Multi_Op[0][0]~regout\,
	datad => \M1_unit|Selector400~3_combout\,
	combout => \M1_unit|Selector400~2_combout\);

-- Location: LCFF_X35_Y13_N1
\M1_unit|Multi_Op[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector400~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][0]~regout\);

-- Location: LCCOMB_X40_Y21_N16
\M1_unit|Selector396~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector396~0_combout\ = (((!\M1_unit|WideOr46~3_combout\ & \M1_unit|Multi_Op[0][5]~regout\)) # (!\M1_unit|Selector390~0_combout\)) # (!\M1_unit|Multi_Op~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~3_combout\,
	datab => \M1_unit|Multi_Op~2_combout\,
	datac => \M1_unit|Multi_Op[0][5]~regout\,
	datad => \M1_unit|Selector390~0_combout\,
	combout => \M1_unit|Selector396~0_combout\);

-- Location: LCFF_X40_Y21_N17
\M1_unit|Multi_Op[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector396~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[0][5]~regout\);

-- Location: LCCOMB_X34_Y14_N22
\M1_unit|state_m1.S_LEADIN_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_7~0_combout\ = (\M1_unit|state_m1.S_LEADIN_1~4_combout\ & (!\M1_unit|state_m1~30_regout\ & (!\M1_unit|state_m1~31_regout\ & \M1_unit|state_m1~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~4_combout\,
	datab => \M1_unit|state_m1~30_regout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~33_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_7~0_combout\);

-- Location: LCCOMB_X33_Y16_N10
\M1_unit|YBufferEven~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|YBufferEven~0_combout\ = (\M1_unit|state_m1.S_LEADIN_7~0_combout\) # ((\M1_unit|state_m1~30_regout\ & (\M1_unit|state_m1~34_regout\ & \M1_unit|state_m1.S_LEADIN_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~30_regout\,
	datab => \M1_unit|state_m1~34_regout\,
	datac => \M1_unit|state_m1.S_LEADIN_7~0_combout\,
	datad => \M1_unit|state_m1.S_LEADIN_0~0_combout\,
	combout => \M1_unit|YBufferEven~0_combout\);

-- Location: LCFF_X31_Y18_N5
\M1_unit|YBufferOdd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(0));

-- Location: LCCOMB_X31_Y18_N4
\M1_unit|Selector387~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector387~1_combout\ = (\M1_unit|UReg[5][0]~regout\ & (((\M1_unit|WideOr47~2_combout\ & \M1_unit|YBufferOdd\(0))) # (!\M1_unit|WideOr38~0_combout\))) # (!\M1_unit|UReg[5][0]~regout\ & (\M1_unit|WideOr47~2_combout\ & (\M1_unit|YBufferOdd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][0]~regout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|YBufferOdd\(0),
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|Selector387~1_combout\);

-- Location: LCCOMB_X35_Y18_N28
\M1_unit|Selector387~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector387~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|UReg[1][0]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[3][0]~regout\) # ((\M1_unit|UReg[1][0]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|UReg[1][0]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|UReg[3][0]~regout\,
	combout => \M1_unit|Selector387~0_combout\);

-- Location: LCFF_X31_Y18_N7
\M1_unit|YBufferEven[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(0));

-- Location: LCCOMB_X31_Y18_N6
\M1_unit|Selector387~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector387~2_combout\ = (\M1_unit|WideOr58~2_combout\ & ((\M1_unit|YBufferEven\(0)) # ((\M1_unit|UReg[2][0]~regout\ & \M1_unit|WideOr47~3_combout\)))) # (!\M1_unit|WideOr58~2_combout\ & (\M1_unit|UReg[2][0]~regout\ & 
-- ((\M1_unit|WideOr47~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr58~2_combout\,
	datab => \M1_unit|UReg[2][0]~regout\,
	datac => \M1_unit|YBufferEven\(0),
	datad => \M1_unit|WideOr47~3_combout\,
	combout => \M1_unit|Selector387~2_combout\);

-- Location: LCCOMB_X31_Y18_N22
\M1_unit|Selector387~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector387~3_combout\ = (\M1_unit|Selector387~1_combout\) # ((\M1_unit|Selector387~0_combout\) # (\M1_unit|Selector387~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector387~1_combout\,
	datac => \M1_unit|Selector387~0_combout\,
	datad => \M1_unit|Selector387~2_combout\,
	combout => \M1_unit|Selector387~3_combout\);

-- Location: LCFF_X32_Y20_N31
\M1_unit|UEvenBuf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(9),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UEvenBuf\(1));

-- Location: LCCOMB_X31_Y20_N20
\M1_unit|Selector86~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector86~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UEvenBuf\(1)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(1),
	datab => \M1_unit|UEvenBuf\(1),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector86~0_combout\);

-- Location: LCCOMB_X32_Y20_N8
\M1_unit|UOddBuf[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UOddBuf[1]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \M1_unit|UOddBuf[1]~feeder_combout\);

-- Location: LCFF_X32_Y20_N9
\M1_unit|UOddBuf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UOddBuf[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UOddBuf\(1));

-- Location: LCFF_X31_Y20_N21
\M1_unit|UReg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector86~0_combout\,
	sdata => \M1_unit|UOddBuf\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[5][1]~regout\);

-- Location: LCFF_X31_Y18_N3
\M1_unit|YBufferOdd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(1));

-- Location: LCCOMB_X31_Y18_N2
\M1_unit|Selector386~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector386~1_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|YBufferOdd\(1)) # ((\M1_unit|UReg[5][1]~regout\ & !\M1_unit|WideOr38~0_combout\)))) # (!\M1_unit|WideOr47~2_combout\ & (\M1_unit|UReg[5][1]~regout\ & 
-- ((!\M1_unit|WideOr38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|UReg[5][1]~regout\,
	datac => \M1_unit|YBufferOdd\(1),
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|Selector386~1_combout\);

-- Location: LCCOMB_X34_Y18_N0
\M1_unit|Selector386~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector386~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|UReg[1][1]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[3][1]~regout\) # ((\M1_unit|UReg[1][1]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|UReg[1][1]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|UReg[3][1]~regout\,
	combout => \M1_unit|Selector386~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\M1_unit|Selector386~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector386~3_combout\ = (\M1_unit|Selector386~2_combout\) # ((\M1_unit|Selector386~1_combout\) # (\M1_unit|Selector386~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector386~2_combout\,
	datab => \M1_unit|Selector386~1_combout\,
	datad => \M1_unit|Selector386~0_combout\,
	combout => \M1_unit|Selector386~3_combout\);

-- Location: LCFF_X30_Y18_N1
\M1_unit|YBufferEven[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(2));

-- Location: LCCOMB_X30_Y18_N0
\M1_unit|Selector385~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector385~2_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|UReg[2][2]~regout\) # ((\M1_unit|YBufferEven\(2) & \M1_unit|WideOr58~2_combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|YBufferEven\(2) & 
-- \M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|UReg[2][2]~regout\,
	datac => \M1_unit|YBufferEven\(2),
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector385~2_combout\);

-- Location: LCFF_X30_Y18_N25
\M1_unit|YBufferOdd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(2));

-- Location: LCCOMB_X30_Y18_N24
\M1_unit|Selector385~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector385~1_combout\ = (\M1_unit|UReg[5][2]~regout\ & (((\M1_unit|WideOr47~2_combout\ & \M1_unit|YBufferOdd\(2))) # (!\M1_unit|WideOr38~0_combout\))) # (!\M1_unit|UReg[5][2]~regout\ & (\M1_unit|WideOr47~2_combout\ & (\M1_unit|YBufferOdd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][2]~regout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|YBufferOdd\(2),
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|Selector385~1_combout\);

-- Location: LCCOMB_X33_Y20_N6
\M1_unit|Selector385~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector385~0_combout\ = (\M1_unit|UReg[1][2]~regout\ & (((\M1_unit|UReg[3][2]~regout\ & !\M1_unit|WideOr37~0_combout\)) # (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|UReg[1][2]~regout\ & (\M1_unit|UReg[3][2]~regout\ & 
-- ((!\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[1][2]~regout\,
	datab => \M1_unit|UReg[3][2]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector385~0_combout\);

-- Location: LCCOMB_X30_Y18_N26
\M1_unit|Selector385~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector385~3_combout\ = (\M1_unit|Selector385~2_combout\) # ((\M1_unit|Selector385~1_combout\) # (\M1_unit|Selector385~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector385~2_combout\,
	datac => \M1_unit|Selector385~1_combout\,
	datad => \M1_unit|Selector385~0_combout\,
	combout => \M1_unit|Selector385~3_combout\);

-- Location: LCFF_X30_Y18_N13
\M1_unit|YBufferEven[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(3));

-- Location: LCCOMB_X30_Y18_N12
\M1_unit|Selector384~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector384~2_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|UReg[2][3]~regout\) # ((\M1_unit|YBufferEven\(3) & \M1_unit|WideOr58~2_combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|YBufferEven\(3) & 
-- \M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|UReg[2][3]~regout\,
	datac => \M1_unit|YBufferEven\(3),
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector384~2_combout\);

-- Location: LCFF_X30_Y18_N23
\M1_unit|YBufferOdd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(3));

-- Location: LCCOMB_X30_Y18_N22
\M1_unit|Selector384~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector384~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (\M1_unit|WideOr47~2_combout\ & (\M1_unit|YBufferOdd\(3)))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|UReg[5][3]~regout\) # ((\M1_unit|WideOr47~2_combout\ & \M1_unit|YBufferOdd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|YBufferOdd\(3),
	datad => \M1_unit|UReg[5][3]~regout\,
	combout => \M1_unit|Selector384~1_combout\);

-- Location: LCCOMB_X33_Y18_N6
\M1_unit|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector100~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (((\M1_unit|UReg[4][3]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|UReg[4][3]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\SRAM_unit|SRAM_read_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(3),
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|UReg[4][3]~regout\,
	combout => \M1_unit|Selector100~0_combout\);

-- Location: LCFF_X33_Y18_N7
\M1_unit|UReg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector100~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[3][3]~regout\);

-- Location: LCCOMB_X33_Y18_N26
\M1_unit|Selector384~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector384~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|UReg[1][3]~regout\ & (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[3][3]~regout\) # ((\M1_unit|UReg[1][3]~regout\ & 
-- !\M1_unit|Multi_Op~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|UReg[1][3]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|UReg[3][3]~regout\,
	combout => \M1_unit|Selector384~0_combout\);

-- Location: LCCOMB_X33_Y18_N28
\M1_unit|Selector384~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector384~3_combout\ = (\M1_unit|Selector384~2_combout\) # ((\M1_unit|Selector384~1_combout\) # (\M1_unit|Selector384~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector384~2_combout\,
	datac => \M1_unit|Selector384~1_combout\,
	datad => \M1_unit|Selector384~0_combout\,
	combout => \M1_unit|Selector384~3_combout\);

-- Location: LCFF_X31_Y18_N21
\M1_unit|YBufferOdd[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(4));

-- Location: LCCOMB_X34_Y20_N26
\M1_unit|Selector383~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector383~1_combout\ = (\M1_unit|UReg[5][4]~regout\ & (((\M1_unit|WideOr47~2_combout\ & !\M1_unit|YBufferOdd\(4))) # (!\M1_unit|WideOr38~0_combout\))) # (!\M1_unit|UReg[5][4]~regout\ & (\M1_unit|WideOr47~2_combout\ & 
-- (!\M1_unit|YBufferOdd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][4]~regout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|YBufferOdd\(4),
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|Selector383~1_combout\);

-- Location: LCFF_X30_Y18_N21
\M1_unit|YBufferEven[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(4));

-- Location: LCCOMB_X34_Y20_N4
\M1_unit|Selector383~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector383~2_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|UReg[2][4]~regout\) # ((!\M1_unit|YBufferEven\(4) & \M1_unit|WideOr58~2_combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|YBufferEven\(4) & 
-- ((\M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|YBufferEven\(4),
	datac => \M1_unit|UReg[2][4]~regout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector383~2_combout\);

-- Location: LCCOMB_X34_Y20_N6
\M1_unit|Selector115~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector115~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|UReg[2][4]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|UReg[2][4]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\SRAM_unit|SRAM_read_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][4]~regout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \M1_unit|Selector115~0_combout\);

-- Location: LCFF_X34_Y20_N7
\M1_unit|UReg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector115~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UReg[1][4]~regout\);

-- Location: LCCOMB_X34_Y20_N0
\M1_unit|Selector383~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector383~0_combout\ = (\M1_unit|Multi_Op~2_combout\ & (\M1_unit|UReg[3][4]~regout\ & (!\M1_unit|WideOr37~0_combout\))) # (!\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|UReg[1][4]~regout\) # ((\M1_unit|UReg[3][4]~regout\ & 
-- !\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op~2_combout\,
	datab => \M1_unit|UReg[3][4]~regout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|UReg[1][4]~regout\,
	combout => \M1_unit|Selector383~0_combout\);

-- Location: LCCOMB_X34_Y20_N22
\M1_unit|Selector383~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector383~3_combout\ = (\M1_unit|Selector383~1_combout\) # ((\M1_unit|Selector383~2_combout\) # (\M1_unit|Selector383~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector383~1_combout\,
	datac => \M1_unit|Selector383~2_combout\,
	datad => \M1_unit|Selector383~0_combout\,
	combout => \M1_unit|Selector383~3_combout\);

-- Location: LCFF_X30_Y18_N29
\M1_unit|YBufferEven[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(13),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(5));

-- Location: LCCOMB_X30_Y18_N20
\M1_unit|Selector382~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector382~3_combout\ = (\M1_unit|WideOr58~2_combout\ & (\M1_unit|YBufferEven\(5) $ (!\M1_unit|YBufferEven\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|YBufferEven\(5),
	datac => \M1_unit|YBufferEven\(4),
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector382~3_combout\);

-- Location: LCCOMB_X32_Y18_N12
\M1_unit|Selector382~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector382~4_combout\ = (\M1_unit|Selector382~2_combout\) # ((\M1_unit|Selector382~3_combout\) # ((\M1_unit|UReg[2][5]~regout\ & \M1_unit|WideOr47~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector382~2_combout\,
	datab => \M1_unit|UReg[2][5]~regout\,
	datac => \M1_unit|Selector382~3_combout\,
	datad => \M1_unit|WideOr47~3_combout\,
	combout => \M1_unit|Selector382~4_combout\);

-- Location: LCFF_X31_Y18_N19
\M1_unit|YBufferOdd[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferOdd\(5));

-- Location: LCCOMB_X31_Y18_N18
\M1_unit|Selector381~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector381~1_combout\ = (\M1_unit|WideOr47~2_combout\ & (\M1_unit|YBufferOdd\(6) $ (((!\M1_unit|YBufferOdd\(4) & !\M1_unit|YBufferOdd\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|YBufferOdd\(6),
	datab => \M1_unit|YBufferOdd\(4),
	datac => \M1_unit|YBufferOdd\(5),
	datad => \M1_unit|WideOr47~2_combout\,
	combout => \M1_unit|Selector381~1_combout\);

-- Location: LCCOMB_X36_Y20_N20
\M1_unit|Selector381~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector381~0_combout\ = (\M1_unit|UReg[1][6]~regout\ & (((\M1_unit|UReg[3][6]~regout\ & !\M1_unit|WideOr37~0_combout\)) # (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|UReg[1][6]~regout\ & (\M1_unit|UReg[3][6]~regout\ & 
-- ((!\M1_unit|WideOr37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[1][6]~regout\,
	datab => \M1_unit|UReg[3][6]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector381~0_combout\);

-- Location: LCCOMB_X36_Y20_N22
\M1_unit|Selector381~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector381~2_combout\ = (\M1_unit|Selector381~1_combout\) # ((\M1_unit|Selector381~0_combout\) # ((\M1_unit|UReg[5][6]~regout\ & !\M1_unit|WideOr38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[5][6]~regout\,
	datab => \M1_unit|Selector381~1_combout\,
	datac => \M1_unit|Selector381~0_combout\,
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|Selector381~2_combout\);

-- Location: LCFF_X28_Y20_N23
\M1_unit|YBufferEven[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(6));

-- Location: LCCOMB_X28_Y20_N22
\M1_unit|Selector381~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector381~3_combout\ = (\M1_unit|WideOr58~2_combout\ & (\M1_unit|YBufferEven\(6) $ (((!\M1_unit|YBufferEven\(5) & !\M1_unit|YBufferEven\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|YBufferEven\(5),
	datab => \M1_unit|YBufferEven\(4),
	datac => \M1_unit|YBufferEven\(6),
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector381~3_combout\);

-- Location: LCCOMB_X36_Y20_N0
\M1_unit|Selector381~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector381~4_combout\ = (\M1_unit|Selector381~2_combout\) # ((\M1_unit|Selector381~3_combout\) # ((\M1_unit|WideOr47~3_combout\ & \M1_unit|UReg[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|Selector381~2_combout\,
	datac => \M1_unit|Selector381~3_combout\,
	datad => \M1_unit|UReg[2][6]~regout\,
	combout => \M1_unit|Selector381~4_combout\);

-- Location: LCFF_X30_Y18_N9
\M1_unit|YBufferEven[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|YBufferEven~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|YBufferEven\(7));

-- Location: LCCOMB_X30_Y18_N28
\M1_unit|Add19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~0_combout\ = \M1_unit|YBufferEven\(7) $ (((\M1_unit|YBufferEven\(4)) # ((\M1_unit|YBufferEven\(5)) # (\M1_unit|YBufferEven\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|YBufferEven\(4),
	datab => \M1_unit|YBufferEven\(7),
	datac => \M1_unit|YBufferEven\(5),
	datad => \M1_unit|YBufferEven\(6),
	combout => \M1_unit|Add19~0_combout\);

-- Location: LCCOMB_X36_Y20_N30
\M1_unit|Selector380~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector380~2_combout\ = (\M1_unit|UReg[2][7]~regout\ & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|WideOr58~2_combout\ & !\M1_unit|Add19~0_combout\)))) # (!\M1_unit|UReg[2][7]~regout\ & (((\M1_unit|WideOr58~2_combout\ & 
-- !\M1_unit|Add19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][7]~regout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|WideOr58~2_combout\,
	datad => \M1_unit|Add19~0_combout\,
	combout => \M1_unit|Selector380~2_combout\);

-- Location: LCCOMB_X36_Y20_N4
\M1_unit|Selector380~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector380~1_combout\ = (\M1_unit|Add24~0_combout\ & (\M1_unit|UReg[5][7]~regout\ & ((!\M1_unit|WideOr38~0_combout\)))) # (!\M1_unit|Add24~0_combout\ & ((\M1_unit|WideOr47~2_combout\) # ((\M1_unit|UReg[5][7]~regout\ & 
-- !\M1_unit|WideOr38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add24~0_combout\,
	datab => \M1_unit|UReg[5][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|Selector380~1_combout\);

-- Location: LCCOMB_X36_Y20_N2
\M1_unit|Selector380~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector380~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (((!\M1_unit|Multi_Op~2_combout\ & \M1_unit|UReg[1][7]~regout\)))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|UReg[3][7]~regout\) # ((!\M1_unit|Multi_Op~2_combout\ & 
-- \M1_unit|UReg[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|UReg[3][7]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|UReg[1][7]~regout\,
	combout => \M1_unit|Selector380~0_combout\);

-- Location: LCCOMB_X36_Y20_N24
\M1_unit|Selector380~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector380~3_combout\ = (\M1_unit|Selector380~2_combout\) # ((\M1_unit|Selector380~1_combout\) # (\M1_unit|Selector380~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector380~2_combout\,
	datac => \M1_unit|Selector380~1_combout\,
	datad => \M1_unit|Selector380~0_combout\,
	combout => \M1_unit|Selector380~3_combout\);

-- Location: LCCOMB_X30_Y18_N8
\M1_unit|Selector377~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector377~0_combout\ = (\M1_unit|YBufferEven\(4)) # ((\M1_unit|YBufferEven\(6)) # ((\M1_unit|YBufferEven\(7)) # (\M1_unit|YBufferEven\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|YBufferEven\(4),
	datab => \M1_unit|YBufferEven\(6),
	datac => \M1_unit|YBufferEven\(7),
	datad => \M1_unit|YBufferEven\(5),
	combout => \M1_unit|Selector377~0_combout\);

-- Location: LCCOMB_X36_Y20_N26
\M1_unit|Selector377~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector377~2_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (!\M1_unit|Selector377~1_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|Selector377~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector377~1_combout\,
	datab => \M1_unit|Selector377~0_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector377~2_combout\);

-- Location: DSPMULT_X39_Y18_N0
\M1_unit|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr46~3_combout\,
	dataa => \M1_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y18_N2
\M1_unit|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y20_N4
\M1_unit|Add15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~4_combout\ = ((\M1_unit|UPrimeOdd\(2) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\M1_unit|Add15~3\)))) # (GND)
-- \M1_unit|Add15~5\ = CARRY((\M1_unit|UPrimeOdd\(2) & ((!\M1_unit|Add15~3\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\))) # (!\M1_unit|UPrimeOdd\(2) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & !\M1_unit|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(2),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Add15~3\,
	combout => \M1_unit|Add15~4_combout\,
	cout => \M1_unit|Add15~5\);

-- Location: LCCOMB_X41_Y20_N6
\M1_unit|Add15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~6_combout\ = (\M1_unit|UPrimeOdd\(3) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|Add15~5\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (\M1_unit|Add15~5\ & VCC)))) # (!\M1_unit|UPrimeOdd\(3) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\M1_unit|Add15~5\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|Add15~5\))))
-- \M1_unit|Add15~7\ = CARRY((\M1_unit|UPrimeOdd\(3) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\M1_unit|Add15~5\)) # (!\M1_unit|UPrimeOdd\(3) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\) # (!\M1_unit|Add15~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(3),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|Add15~5\,
	combout => \M1_unit|Add15~6_combout\,
	cout => \M1_unit|Add15~7\);

-- Location: LCCOMB_X42_Y20_N0
\M1_unit|UPrimeOdd[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[0]~32_combout\ = (\M1_unit|Add15~0_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(0) $ (VCC))) # (!\M1_unit|Add15~0_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(0) & VCC))
-- \M1_unit|UPrimeOdd[0]~33\ = CARRY((\M1_unit|Add15~0_combout\ & \M1_unit|Mult1|auto_generated|w314w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~0_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(0),
	datad => VCC,
	combout => \M1_unit|UPrimeOdd[0]~32_combout\,
	cout => \M1_unit|UPrimeOdd[0]~33\);

-- Location: LCCOMB_X42_Y20_N6
\M1_unit|UPrimeOdd[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[3]~38_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(3) & ((\M1_unit|Add15~6_combout\ & (\M1_unit|UPrimeOdd[2]~37\ & VCC)) # (!\M1_unit|Add15~6_combout\ & (!\M1_unit|UPrimeOdd[2]~37\)))) # (!\M1_unit|Mult1|auto_generated|w314w\(3) & 
-- ((\M1_unit|Add15~6_combout\ & (!\M1_unit|UPrimeOdd[2]~37\)) # (!\M1_unit|Add15~6_combout\ & ((\M1_unit|UPrimeOdd[2]~37\) # (GND)))))
-- \M1_unit|UPrimeOdd[3]~39\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(3) & (!\M1_unit|Add15~6_combout\ & !\M1_unit|UPrimeOdd[2]~37\)) # (!\M1_unit|Mult1|auto_generated|w314w\(3) & ((!\M1_unit|UPrimeOdd[2]~37\) # (!\M1_unit|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(3),
	datab => \M1_unit|Add15~6_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[2]~37\,
	combout => \M1_unit|UPrimeOdd[3]~38_combout\,
	cout => \M1_unit|UPrimeOdd[3]~39\);

-- Location: LCCOMB_X42_Y20_N8
\M1_unit|UPrimeOdd[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[4]~40_combout\ = ((\M1_unit|Add15~8_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(4) $ (!\M1_unit|UPrimeOdd[3]~39\)))) # (GND)
-- \M1_unit|UPrimeOdd[4]~41\ = CARRY((\M1_unit|Add15~8_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(4)) # (!\M1_unit|UPrimeOdd[3]~39\))) # (!\M1_unit|Add15~8_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(4) & !\M1_unit|UPrimeOdd[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~8_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(4),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[3]~39\,
	combout => \M1_unit|UPrimeOdd[4]~40_combout\,
	cout => \M1_unit|UPrimeOdd[4]~41\);

-- Location: LCCOMB_X42_Y20_N10
\M1_unit|UPrimeOdd[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[5]~42_combout\ = (\M1_unit|Add15~10_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(5) & (\M1_unit|UPrimeOdd[4]~41\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(5) & (!\M1_unit|UPrimeOdd[4]~41\)))) # (!\M1_unit|Add15~10_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(5) & (!\M1_unit|UPrimeOdd[4]~41\)) # (!\M1_unit|Mult1|auto_generated|w314w\(5) & ((\M1_unit|UPrimeOdd[4]~41\) # (GND)))))
-- \M1_unit|UPrimeOdd[5]~43\ = CARRY((\M1_unit|Add15~10_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(5) & !\M1_unit|UPrimeOdd[4]~41\)) # (!\M1_unit|Add15~10_combout\ & ((!\M1_unit|UPrimeOdd[4]~41\) # (!\M1_unit|Mult1|auto_generated|w314w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~10_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(5),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[4]~41\,
	combout => \M1_unit|UPrimeOdd[5]~42_combout\,
	cout => \M1_unit|UPrimeOdd[5]~43\);

-- Location: LCCOMB_X42_Y20_N12
\M1_unit|UPrimeOdd[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[6]~44_combout\ = ((\M1_unit|Add15~12_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(6) $ (!\M1_unit|UPrimeOdd[5]~43\)))) # (GND)
-- \M1_unit|UPrimeOdd[6]~45\ = CARRY((\M1_unit|Add15~12_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(6)) # (!\M1_unit|UPrimeOdd[5]~43\))) # (!\M1_unit|Add15~12_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(6) & !\M1_unit|UPrimeOdd[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~12_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(6),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[5]~43\,
	combout => \M1_unit|UPrimeOdd[6]~44_combout\,
	cout => \M1_unit|UPrimeOdd[6]~45\);

-- Location: LCCOMB_X42_Y20_N14
\M1_unit|UPrimeOdd[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[7]~46_combout\ = (\M1_unit|Add15~14_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(7) & (\M1_unit|UPrimeOdd[6]~45\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(7) & (!\M1_unit|UPrimeOdd[6]~45\)))) # (!\M1_unit|Add15~14_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(7) & (!\M1_unit|UPrimeOdd[6]~45\)) # (!\M1_unit|Mult1|auto_generated|w314w\(7) & ((\M1_unit|UPrimeOdd[6]~45\) # (GND)))))
-- \M1_unit|UPrimeOdd[7]~47\ = CARRY((\M1_unit|Add15~14_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(7) & !\M1_unit|UPrimeOdd[6]~45\)) # (!\M1_unit|Add15~14_combout\ & ((!\M1_unit|UPrimeOdd[6]~45\) # (!\M1_unit|Mult1|auto_generated|w314w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~14_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(7),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[6]~45\,
	combout => \M1_unit|UPrimeOdd[7]~46_combout\,
	cout => \M1_unit|UPrimeOdd[7]~47\);

-- Location: LCCOMB_X43_Y18_N10
\M1_unit|UPrimeOdd[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[7]~feeder_combout\ = \M1_unit|UPrimeOdd[7]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[7]~46_combout\,
	combout => \M1_unit|UPrimeOdd[7]~feeder_combout\);

-- Location: LCCOMB_X43_Y16_N8
\M1_unit|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~0_combout\ = \M1_unit|Add7~14_combout\ $ (VCC)
-- \M1_unit|Add8~1\ = CARRY(\M1_unit|Add7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~14_combout\,
	datad => VCC,
	combout => \M1_unit|Add8~0_combout\,
	cout => \M1_unit|Add8~1\);

-- Location: LCCOMB_X43_Y18_N18
\M1_unit|Add12~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~49_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~0_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~14_combout\,
	datab => \M1_unit|Add8~0_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Add12~49_combout\);

-- Location: LCCOMB_X35_Y17_N4
\M1_unit|WideOr40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr40~0_combout\ = ((!\M1_unit|WideOr37~0_combout\) # (!\M1_unit|Multi_Op~2_combout\)) # (!\M1_unit|WideOr38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|Multi_Op~2_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|WideOr40~0_combout\);

-- Location: LCFF_X43_Y18_N11
\M1_unit|UPrimeOdd[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[7]~feeder_combout\,
	sdata => \M1_unit|Add12~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(7));

-- Location: LCCOMB_X43_Y20_N8
\M1_unit|Add26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~0_combout\ = \M1_unit|UPrimeOdd\(7) $ (VCC)
-- \M1_unit|Add26~1\ = CARRY(\M1_unit|UPrimeOdd\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(7),
	datad => VCC,
	combout => \M1_unit|Add26~0_combout\,
	cout => \M1_unit|Add26~1\);

-- Location: LCCOMB_X36_Y19_N18
\M1_unit|Selector294~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector294~2_combout\ = (\M1_unit|WideOr58~2_combout\ & (((\M1_unit|WideOr47~2_combout\ & \M1_unit|Add26~0_combout\)) # (!\M1_unit|UReg[2][7]~regout\))) # (!\M1_unit|WideOr58~2_combout\ & (((\M1_unit|WideOr47~2_combout\ & 
-- \M1_unit|Add26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr58~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~0_combout\,
	combout => \M1_unit|Selector294~2_combout\);

-- Location: LCCOMB_X35_Y19_N30
\M1_unit|Selector178~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector178~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[2][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[2][7]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|VReg[2][7]~regout\,
	combout => \M1_unit|Selector178~0_combout\);

-- Location: LCFF_X35_Y19_N31
\M1_unit|VReg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector178~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][7]~regout\);

-- Location: LCCOMB_X35_Y19_N0
\M1_unit|Selector294~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector294~0_combout\ = (\M1_unit|WideOr37~0_combout\ & (((!\M1_unit|Multi_Op~2_combout\ & \M1_unit|VReg[1][7]~regout\)))) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|VReg[3][7]~regout\) # ((!\M1_unit|Multi_Op~2_combout\ & 
-- \M1_unit|VReg[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|VReg[3][7]~regout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|VReg[1][7]~regout\,
	combout => \M1_unit|Selector294~0_combout\);

-- Location: LCCOMB_X36_Y19_N0
\M1_unit|Selector294~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector294~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|UPrimeOdd\(7))))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|VReg[5][7]~regout\) # ((\M1_unit|WideOr47~3_combout\ & \M1_unit|UPrimeOdd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|VReg[5][7]~regout\,
	datad => \M1_unit|UPrimeOdd\(7),
	combout => \M1_unit|Selector294~1_combout\);

-- Location: LCCOMB_X36_Y19_N20
\M1_unit|Selector294~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector294~3_combout\ = (\M1_unit|Selector294~2_combout\) # ((\M1_unit|Selector294~0_combout\) # (\M1_unit|Selector294~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector294~2_combout\,
	datac => \M1_unit|Selector294~0_combout\,
	datad => \M1_unit|Selector294~1_combout\,
	combout => \M1_unit|Selector294~3_combout\);

-- Location: LCCOMB_X43_Y20_N10
\M1_unit|Add26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~2_combout\ = (\M1_unit|UPrimeOdd\(8) & (\M1_unit|Add26~1\ & VCC)) # (!\M1_unit|UPrimeOdd\(8) & (!\M1_unit|Add26~1\))
-- \M1_unit|Add26~3\ = CARRY((!\M1_unit|UPrimeOdd\(8) & !\M1_unit|Add26~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(8),
	datad => VCC,
	cin => \M1_unit|Add26~1\,
	combout => \M1_unit|Add26~2_combout\,
	cout => \M1_unit|Add26~3\);

-- Location: LCCOMB_X36_Y19_N6
\M1_unit|Selector293~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector293~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~2_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|Add26~2_combout\,
	combout => \M1_unit|Selector293~0_combout\);

-- Location: LCCOMB_X36_Y18_N12
\M1_unit|Selector293~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector293~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (\M1_unit|UPrimeOdd\(8))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Selector293~0_combout\ & !\M1_unit|WideOr40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(8),
	datab => \M1_unit|Selector293~0_combout\,
	datac => \M1_unit|WideOr40~0_combout\,
	datad => \M1_unit|WideOr47~3_combout\,
	combout => \M1_unit|Selector293~1_combout\);

-- Location: LCCOMB_X34_Y19_N12
\M1_unit|UPrimeOdd[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[6]~feeder_combout\ = \M1_unit|UPrimeOdd[6]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[6]~44_combout\,
	combout => \M1_unit|UPrimeOdd[6]~feeder_combout\);

-- Location: LCCOMB_X33_Y18_N12
\M1_unit|UPrimeOdd[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[3]~feeder_combout\ = \M1_unit|UPrimeOdd[3]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[3]~38_combout\,
	combout => \M1_unit|UPrimeOdd[3]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N0
\M1_unit|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~0_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(0) & (\M1_unit|Mult0|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\M1_unit|Mult1|auto_generated|w314w\(0) & ((\M1_unit|Mult0|auto_generated|mac_out2~dataout\) # (GND)))
-- \M1_unit|Add7~1\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~dataout\) # (!\M1_unit|Mult1|auto_generated|w314w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(0),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \M1_unit|Add7~0_combout\,
	cout => \M1_unit|Add7~1\);

-- Location: LCCOMB_X42_Y16_N4
\M1_unit|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~4_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\M1_unit|Mult1|auto_generated|w314w\(2) $ (\M1_unit|Add7~3\)))) # (GND)
-- \M1_unit|Add7~5\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & ((!\M1_unit|Add7~3\) # (!\M1_unit|Mult1|auto_generated|w314w\(2)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & (!\M1_unit|Mult1|auto_generated|w314w\(2) & 
-- !\M1_unit|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(2),
	datad => VCC,
	cin => \M1_unit|Add7~3\,
	combout => \M1_unit|Add7~4_combout\,
	cout => \M1_unit|Add7~5\);

-- Location: LCCOMB_X42_Y16_N6
\M1_unit|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~6_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(3) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|Add7~5\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\M1_unit|Add7~5\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(3) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (\M1_unit|Add7~5\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|Add7~5\))))
-- \M1_unit|Add7~7\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(3) & ((!\M1_unit|Add7~5\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\))) # (!\M1_unit|Mult1|auto_generated|w314w\(3) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & 
-- !\M1_unit|Add7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(3),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|Add7~5\,
	combout => \M1_unit|Add7~6_combout\,
	cout => \M1_unit|Add7~7\);

-- Location: LCCOMB_X41_Y18_N4
\M1_unit|Add11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~4_combout\ = ((\M1_unit|UPrimeOdd\(2) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (!\M1_unit|Add11~3\)))) # (GND)
-- \M1_unit|Add11~5\ = CARRY((\M1_unit|UPrimeOdd\(2) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\) # (!\M1_unit|Add11~3\))) # (!\M1_unit|UPrimeOdd\(2) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & !\M1_unit|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(2),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Add11~3\,
	combout => \M1_unit|Add11~4_combout\,
	cout => \M1_unit|Add11~5\);

-- Location: LCCOMB_X42_Y18_N0
\M1_unit|Add12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~0_combout\ = (\M1_unit|Add11~0_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(0) $ (VCC))) # (!\M1_unit|Add11~0_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(0) & VCC))
-- \M1_unit|Add12~1\ = CARRY((\M1_unit|Add11~0_combout\ & \M1_unit|Mult1|auto_generated|w314w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~0_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(0),
	datad => VCC,
	combout => \M1_unit|Add12~0_combout\,
	cout => \M1_unit|Add12~1\);

-- Location: LCCOMB_X42_Y18_N4
\M1_unit|Add12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~4_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(2) $ (\M1_unit|Add11~4_combout\ $ (!\M1_unit|Add12~3\)))) # (GND)
-- \M1_unit|Add12~5\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(2) & ((\M1_unit|Add11~4_combout\) # (!\M1_unit|Add12~3\))) # (!\M1_unit|Mult1|auto_generated|w314w\(2) & (\M1_unit|Add11~4_combout\ & !\M1_unit|Add12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(2),
	datab => \M1_unit|Add11~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~3\,
	combout => \M1_unit|Add12~4_combout\,
	cout => \M1_unit|Add12~5\);

-- Location: LCCOMB_X42_Y18_N6
\M1_unit|Add12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~6_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(3) & ((\M1_unit|Add11~6_combout\ & (\M1_unit|Add12~5\ & VCC)) # (!\M1_unit|Add11~6_combout\ & (!\M1_unit|Add12~5\)))) # (!\M1_unit|Mult1|auto_generated|w314w\(3) & 
-- ((\M1_unit|Add11~6_combout\ & (!\M1_unit|Add12~5\)) # (!\M1_unit|Add11~6_combout\ & ((\M1_unit|Add12~5\) # (GND)))))
-- \M1_unit|Add12~7\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(3) & (!\M1_unit|Add11~6_combout\ & !\M1_unit|Add12~5\)) # (!\M1_unit|Mult1|auto_generated|w314w\(3) & ((!\M1_unit|Add12~5\) # (!\M1_unit|Add11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(3),
	datab => \M1_unit|Add11~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~5\,
	combout => \M1_unit|Add12~6_combout\,
	cout => \M1_unit|Add12~7\);

-- Location: LCCOMB_X33_Y18_N14
\M1_unit|Add12~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~92_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add7~6_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|Add7~6_combout\,
	datad => \M1_unit|Add12~6_combout\,
	combout => \M1_unit|Add12~92_combout\);

-- Location: LCFF_X33_Y18_N13
\M1_unit|UPrimeOdd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[3]~feeder_combout\,
	sdata => \M1_unit|Add12~92_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(3));

-- Location: LCCOMB_X41_Y18_N6
\M1_unit|Add11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~6_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\M1_unit|UPrimeOdd\(3) & (\M1_unit|Add11~5\ & VCC)) # (!\M1_unit|UPrimeOdd\(3) & (!\M1_unit|Add11~5\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\M1_unit|UPrimeOdd\(3) & (!\M1_unit|Add11~5\)) # (!\M1_unit|UPrimeOdd\(3) & ((\M1_unit|Add11~5\) # (GND)))))
-- \M1_unit|Add11~7\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|UPrimeOdd\(3) & !\M1_unit|Add11~5\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((!\M1_unit|Add11~5\) # (!\M1_unit|UPrimeOdd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \M1_unit|UPrimeOdd\(3),
	datad => VCC,
	cin => \M1_unit|Add11~5\,
	combout => \M1_unit|Add11~6_combout\,
	cout => \M1_unit|Add11~7\);

-- Location: LCCOMB_X42_Y18_N8
\M1_unit|Add12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~8_combout\ = ((\M1_unit|Add11~8_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(4) $ (!\M1_unit|Add12~7\)))) # (GND)
-- \M1_unit|Add12~9\ = CARRY((\M1_unit|Add11~8_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(4)) # (!\M1_unit|Add12~7\))) # (!\M1_unit|Add11~8_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(4) & !\M1_unit|Add12~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~8_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(4),
	datad => VCC,
	cin => \M1_unit|Add12~7\,
	combout => \M1_unit|Add12~8_combout\,
	cout => \M1_unit|Add12~9\);

-- Location: LCCOMB_X42_Y18_N10
\M1_unit|Add12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~10_combout\ = (\M1_unit|Add11~10_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(5) & (\M1_unit|Add12~9\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(5) & (!\M1_unit|Add12~9\)))) # (!\M1_unit|Add11~10_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(5) & (!\M1_unit|Add12~9\)) # (!\M1_unit|Mult1|auto_generated|w314w\(5) & ((\M1_unit|Add12~9\) # (GND)))))
-- \M1_unit|Add12~11\ = CARRY((\M1_unit|Add11~10_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(5) & !\M1_unit|Add12~9\)) # (!\M1_unit|Add11~10_combout\ & ((!\M1_unit|Add12~9\) # (!\M1_unit|Mult1|auto_generated|w314w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~10_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(5),
	datad => VCC,
	cin => \M1_unit|Add12~9\,
	combout => \M1_unit|Add12~10_combout\,
	cout => \M1_unit|Add12~11\);

-- Location: LCCOMB_X42_Y18_N12
\M1_unit|Add12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~12_combout\ = ((\M1_unit|Add11~12_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(6) $ (!\M1_unit|Add12~11\)))) # (GND)
-- \M1_unit|Add12~13\ = CARRY((\M1_unit|Add11~12_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(6)) # (!\M1_unit|Add12~11\))) # (!\M1_unit|Add11~12_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(6) & !\M1_unit|Add12~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~12_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(6),
	datad => VCC,
	cin => \M1_unit|Add12~11\,
	combout => \M1_unit|Add12~12_combout\,
	cout => \M1_unit|Add12~13\);

-- Location: LCCOMB_X42_Y16_N8
\M1_unit|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~8_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(4) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\M1_unit|Add7~7\)))) # (GND)
-- \M1_unit|Add7~9\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(4) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\M1_unit|Add7~7\)) # (!\M1_unit|Mult1|auto_generated|w314w\(4) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\) # 
-- (!\M1_unit|Add7~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(4),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Add7~7\,
	combout => \M1_unit|Add7~8_combout\,
	cout => \M1_unit|Add7~9\);

-- Location: LCCOMB_X42_Y16_N10
\M1_unit|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~10_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|Mult1|auto_generated|w314w\(5) & (!\M1_unit|Add7~9\)) # (!\M1_unit|Mult1|auto_generated|w314w\(5) & (\M1_unit|Add7~9\ & VCC)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|Mult1|auto_generated|w314w\(5) & ((\M1_unit|Add7~9\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w314w\(5) & (!\M1_unit|Add7~9\))))
-- \M1_unit|Add7~11\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\M1_unit|Mult1|auto_generated|w314w\(5) & !\M1_unit|Add7~9\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|Mult1|auto_generated|w314w\(5)) # 
-- (!\M1_unit|Add7~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(5),
	datad => VCC,
	cin => \M1_unit|Add7~9\,
	combout => \M1_unit|Add7~10_combout\,
	cout => \M1_unit|Add7~11\);

-- Location: LCCOMB_X42_Y16_N12
\M1_unit|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~12_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\M1_unit|Mult1|auto_generated|w314w\(6) $ (\M1_unit|Add7~11\)))) # (GND)
-- \M1_unit|Add7~13\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((!\M1_unit|Add7~11\) # (!\M1_unit|Mult1|auto_generated|w314w\(6)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & (!\M1_unit|Mult1|auto_generated|w314w\(6) & 
-- !\M1_unit|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(6),
	datad => VCC,
	cin => \M1_unit|Add7~11\,
	combout => \M1_unit|Add7~12_combout\,
	cout => \M1_unit|Add7~13\);

-- Location: LCCOMB_X34_Y19_N14
\M1_unit|Add12~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~95_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add7~12_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|Add12~12_combout\,
	datad => \M1_unit|Add7~12_combout\,
	combout => \M1_unit|Add12~95_combout\);

-- Location: LCFF_X34_Y19_N13
\M1_unit|UPrimeOdd[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[6]~feeder_combout\,
	sdata => \M1_unit|Add12~95_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(6));

-- Location: LCCOMB_X41_Y20_N16
\M1_unit|Add15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~16_combout\ = ((\M1_unit|UPrimeOdd\(8) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\M1_unit|Add15~15\)))) # (GND)
-- \M1_unit|Add15~17\ = CARRY((\M1_unit|UPrimeOdd\(8) & ((!\M1_unit|Add15~15\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\))) # (!\M1_unit|UPrimeOdd\(8) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\M1_unit|Add15~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(8),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|Add15~15\,
	combout => \M1_unit|Add15~16_combout\,
	cout => \M1_unit|Add15~17\);

-- Location: LCCOMB_X41_Y20_N18
\M1_unit|Add15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~18_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\M1_unit|UPrimeOdd\(9) & (!\M1_unit|Add15~17\)) # (!\M1_unit|UPrimeOdd\(9) & ((\M1_unit|Add15~17\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\M1_unit|UPrimeOdd\(9) & (\M1_unit|Add15~17\ & VCC)) # (!\M1_unit|UPrimeOdd\(9) & (!\M1_unit|Add15~17\))))
-- \M1_unit|Add15~19\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\M1_unit|Add15~17\) # (!\M1_unit|UPrimeOdd\(9)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|UPrimeOdd\(9) & !\M1_unit|Add15~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \M1_unit|UPrimeOdd\(9),
	datad => VCC,
	cin => \M1_unit|Add15~17\,
	combout => \M1_unit|Add15~18_combout\,
	cout => \M1_unit|Add15~19\);

-- Location: LCCOMB_X42_Y20_N18
\M1_unit|UPrimeOdd[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[9]~50_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(9) & ((\M1_unit|Add15~18_combout\ & (\M1_unit|UPrimeOdd[8]~49\ & VCC)) # (!\M1_unit|Add15~18_combout\ & (!\M1_unit|UPrimeOdd[8]~49\)))) # (!\M1_unit|Mult1|auto_generated|w314w\(9) & 
-- ((\M1_unit|Add15~18_combout\ & (!\M1_unit|UPrimeOdd[8]~49\)) # (!\M1_unit|Add15~18_combout\ & ((\M1_unit|UPrimeOdd[8]~49\) # (GND)))))
-- \M1_unit|UPrimeOdd[9]~51\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(9) & (!\M1_unit|Add15~18_combout\ & !\M1_unit|UPrimeOdd[8]~49\)) # (!\M1_unit|Mult1|auto_generated|w314w\(9) & ((!\M1_unit|UPrimeOdd[8]~49\) # (!\M1_unit|Add15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(9),
	datab => \M1_unit|Add15~18_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[8]~49\,
	combout => \M1_unit|UPrimeOdd[9]~50_combout\,
	cout => \M1_unit|UPrimeOdd[9]~51\);

-- Location: LCCOMB_X43_Y18_N6
\M1_unit|UPrimeOdd[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[9]~feeder_combout\ = \M1_unit|UPrimeOdd[9]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[9]~50_combout\,
	combout => \M1_unit|UPrimeOdd[9]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N16
\M1_unit|Add11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~16_combout\ = ((\M1_unit|UPrimeOdd\(8) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (!\M1_unit|Add11~15\)))) # (GND)
-- \M1_unit|Add11~17\ = CARRY((\M1_unit|UPrimeOdd\(8) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\) # (!\M1_unit|Add11~15\))) # (!\M1_unit|UPrimeOdd\(8) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\M1_unit|Add11~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(8),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|Add11~15\,
	combout => \M1_unit|Add11~16_combout\,
	cout => \M1_unit|Add11~17\);

-- Location: LCCOMB_X41_Y18_N18
\M1_unit|Add11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~18_combout\ = (\M1_unit|UPrimeOdd\(9) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\M1_unit|Add11~17\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Add11~17\)))) # (!\M1_unit|UPrimeOdd\(9) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Add11~17\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\M1_unit|Add11~17\) # (GND)))))
-- \M1_unit|Add11~19\ = CARRY((\M1_unit|UPrimeOdd\(9) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\M1_unit|Add11~17\)) # (!\M1_unit|UPrimeOdd\(9) & ((!\M1_unit|Add11~17\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(9),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|Add11~17\,
	combout => \M1_unit|Add11~18_combout\,
	cout => \M1_unit|Add11~19\);

-- Location: LCCOMB_X42_Y18_N18
\M1_unit|Add12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~18_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(9) & ((\M1_unit|Add11~18_combout\ & (\M1_unit|Add12~17\ & VCC)) # (!\M1_unit|Add11~18_combout\ & (!\M1_unit|Add12~17\)))) # (!\M1_unit|Mult1|auto_generated|w314w\(9) & 
-- ((\M1_unit|Add11~18_combout\ & (!\M1_unit|Add12~17\)) # (!\M1_unit|Add11~18_combout\ & ((\M1_unit|Add12~17\) # (GND)))))
-- \M1_unit|Add12~19\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(9) & (!\M1_unit|Add11~18_combout\ & !\M1_unit|Add12~17\)) # (!\M1_unit|Mult1|auto_generated|w314w\(9) & ((!\M1_unit|Add12~17\) # (!\M1_unit|Add11~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(9),
	datab => \M1_unit|Add11~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~17\,
	combout => \M1_unit|Add12~18_combout\,
	cout => \M1_unit|Add12~19\);

-- Location: LCCOMB_X42_Y16_N16
\M1_unit|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~16_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\M1_unit|Mult1|auto_generated|w314w\(8) $ (\M1_unit|Add7~15\)))) # (GND)
-- \M1_unit|Add7~17\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((!\M1_unit|Add7~15\) # (!\M1_unit|Mult1|auto_generated|w314w\(8)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & (!\M1_unit|Mult1|auto_generated|w314w\(8) & 
-- !\M1_unit|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(8),
	datad => VCC,
	cin => \M1_unit|Add7~15\,
	combout => \M1_unit|Add7~16_combout\,
	cout => \M1_unit|Add7~17\);

-- Location: LCCOMB_X42_Y16_N18
\M1_unit|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~18_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(9) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Add7~17\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\M1_unit|Add7~17\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(9) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\M1_unit|Add7~17\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Add7~17\))))
-- \M1_unit|Add7~19\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(9) & ((!\M1_unit|Add7~17\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\))) # (!\M1_unit|Mult1|auto_generated|w314w\(9) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- !\M1_unit|Add7~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(9),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|Add7~17\,
	combout => \M1_unit|Add7~18_combout\,
	cout => \M1_unit|Add7~19\);

-- Location: LCCOMB_X43_Y16_N12
\M1_unit|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~4_combout\ = (\M1_unit|Add7~18_combout\ & (\M1_unit|Add8~3\ $ (GND))) # (!\M1_unit|Add7~18_combout\ & (!\M1_unit|Add8~3\ & VCC))
-- \M1_unit|Add8~5\ = CARRY((\M1_unit|Add7~18_combout\ & !\M1_unit|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~3\,
	combout => \M1_unit|Add8~4_combout\,
	cout => \M1_unit|Add8~5\);

-- Location: LCCOMB_X43_Y18_N14
\M1_unit|Add12~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~47_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~4_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~18_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~4_combout\,
	combout => \M1_unit|Add12~47_combout\);

-- Location: LCFF_X43_Y18_N7
\M1_unit|UPrimeOdd[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[9]~feeder_combout\,
	sdata => \M1_unit|Add12~47_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(9));

-- Location: LCCOMB_X43_Y20_N12
\M1_unit|Add26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~4_combout\ = (\M1_unit|UPrimeOdd\(9) & ((GND) # (!\M1_unit|Add26~3\))) # (!\M1_unit|UPrimeOdd\(9) & (\M1_unit|Add26~3\ $ (GND)))
-- \M1_unit|Add26~5\ = CARRY((\M1_unit|UPrimeOdd\(9)) # (!\M1_unit|Add26~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(9),
	datad => VCC,
	cin => \M1_unit|Add26~3\,
	combout => \M1_unit|Add26~4_combout\,
	cout => \M1_unit|Add26~5\);

-- Location: LCCOMB_X36_Y19_N8
\M1_unit|Selector292~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector292~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~4_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~4_combout\,
	combout => \M1_unit|Selector292~0_combout\);

-- Location: LCCOMB_X36_Y18_N22
\M1_unit|Selector292~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector292~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(9))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & ((\M1_unit|Selector292~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|UPrimeOdd\(9),
	datad => \M1_unit|Selector292~0_combout\,
	combout => \M1_unit|Selector292~1_combout\);

-- Location: LCCOMB_X42_Y20_N20
\M1_unit|UPrimeOdd[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[10]~52_combout\ = ((\M1_unit|Add15~20_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(10) $ (!\M1_unit|UPrimeOdd[9]~51\)))) # (GND)
-- \M1_unit|UPrimeOdd[10]~53\ = CARRY((\M1_unit|Add15~20_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(10)) # (!\M1_unit|UPrimeOdd[9]~51\))) # (!\M1_unit|Add15~20_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(10) & !\M1_unit|UPrimeOdd[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~20_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(10),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[9]~51\,
	combout => \M1_unit|UPrimeOdd[10]~52_combout\,
	cout => \M1_unit|UPrimeOdd[10]~53\);

-- Location: LCCOMB_X43_Y18_N12
\M1_unit|UPrimeOdd[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[10]~feeder_combout\ = \M1_unit|UPrimeOdd[10]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[10]~52_combout\,
	combout => \M1_unit|UPrimeOdd[10]~feeder_combout\);

-- Location: LCCOMB_X43_Y16_N14
\M1_unit|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~6_combout\ = (\M1_unit|Add7~20_combout\ & (!\M1_unit|Add8~5\)) # (!\M1_unit|Add7~20_combout\ & ((\M1_unit|Add8~5\) # (GND)))
-- \M1_unit|Add8~7\ = CARRY((!\M1_unit|Add8~5\) # (!\M1_unit|Add7~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~5\,
	combout => \M1_unit|Add8~6_combout\,
	cout => \M1_unit|Add8~7\);

-- Location: LCCOMB_X43_Y18_N4
\M1_unit|Add12~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~46_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~6_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~20_combout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~6_combout\,
	combout => \M1_unit|Add12~46_combout\);

-- Location: LCFF_X43_Y18_N13
\M1_unit|UPrimeOdd[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[10]~feeder_combout\,
	sdata => \M1_unit|Add12~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(10));

-- Location: LCCOMB_X43_Y20_N14
\M1_unit|Add26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~6_combout\ = (\M1_unit|UPrimeOdd\(10) & (\M1_unit|Add26~5\ & VCC)) # (!\M1_unit|UPrimeOdd\(10) & (!\M1_unit|Add26~5\))
-- \M1_unit|Add26~7\ = CARRY((!\M1_unit|UPrimeOdd\(10) & !\M1_unit|Add26~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(10),
	datad => VCC,
	cin => \M1_unit|Add26~5\,
	combout => \M1_unit|Add26~6_combout\,
	cout => \M1_unit|Add26~7\);

-- Location: LCCOMB_X35_Y20_N4
\M1_unit|Selector291~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector291~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~6_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~6_combout\,
	combout => \M1_unit|Selector291~0_combout\);

-- Location: LCCOMB_X43_Y17_N22
\M1_unit|Selector291~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector291~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(10))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & ((\M1_unit|Selector291~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr40~0_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|UPrimeOdd\(10),
	datad => \M1_unit|Selector291~0_combout\,
	combout => \M1_unit|Selector291~1_combout\);

-- Location: LCCOMB_X43_Y18_N2
\M1_unit|UPrimeOdd[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[11]~feeder_combout\ = \M1_unit|UPrimeOdd[11]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd[11]~54_combout\,
	combout => \M1_unit|UPrimeOdd[11]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N22
\M1_unit|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~22_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(11) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Add7~21\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\M1_unit|Add7~21\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(11) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\M1_unit|Add7~21\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Add7~21\))))
-- \M1_unit|Add7~23\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(11) & ((!\M1_unit|Add7~21\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!\M1_unit|Mult1|auto_generated|w314w\(11) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- !\M1_unit|Add7~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(11),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Add7~21\,
	combout => \M1_unit|Add7~22_combout\,
	cout => \M1_unit|Add7~23\);

-- Location: LCCOMB_X43_Y16_N16
\M1_unit|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~8_combout\ = (\M1_unit|Add7~22_combout\ & (\M1_unit|Add8~7\ $ (GND))) # (!\M1_unit|Add7~22_combout\ & (!\M1_unit|Add8~7\ & VCC))
-- \M1_unit|Add8~9\ = CARRY((\M1_unit|Add7~22_combout\ & !\M1_unit|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~7\,
	combout => \M1_unit|Add8~8_combout\,
	cout => \M1_unit|Add8~9\);

-- Location: LCCOMB_X41_Y18_N22
\M1_unit|Add11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~22_combout\ = (\M1_unit|UPrimeOdd\(11) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\M1_unit|Add11~21\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Add11~21\)))) # (!\M1_unit|UPrimeOdd\(11) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Add11~21\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\M1_unit|Add11~21\) # (GND)))))
-- \M1_unit|Add11~23\ = CARRY((\M1_unit|UPrimeOdd\(11) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\M1_unit|Add11~21\)) # (!\M1_unit|UPrimeOdd\(11) & ((!\M1_unit|Add11~21\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(11),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Add11~21\,
	combout => \M1_unit|Add11~22_combout\,
	cout => \M1_unit|Add11~23\);

-- Location: LCCOMB_X42_Y18_N22
\M1_unit|Add12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~22_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(11) & ((\M1_unit|Add11~22_combout\ & (\M1_unit|Add12~21\ & VCC)) # (!\M1_unit|Add11~22_combout\ & (!\M1_unit|Add12~21\)))) # (!\M1_unit|Mult1|auto_generated|w314w\(11) & 
-- ((\M1_unit|Add11~22_combout\ & (!\M1_unit|Add12~21\)) # (!\M1_unit|Add11~22_combout\ & ((\M1_unit|Add12~21\) # (GND)))))
-- \M1_unit|Add12~23\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(11) & (!\M1_unit|Add11~22_combout\ & !\M1_unit|Add12~21\)) # (!\M1_unit|Mult1|auto_generated|w314w\(11) & ((!\M1_unit|Add12~21\) # (!\M1_unit|Add11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(11),
	datab => \M1_unit|Add11~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~21\,
	combout => \M1_unit|Add12~22_combout\,
	cout => \M1_unit|Add12~23\);

-- Location: LCCOMB_X43_Y18_N26
\M1_unit|Add12~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~45_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~8_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~8_combout\,
	datad => \M1_unit|Add12~22_combout\,
	combout => \M1_unit|Add12~45_combout\);

-- Location: LCFF_X43_Y18_N3
\M1_unit|UPrimeOdd[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[11]~feeder_combout\,
	sdata => \M1_unit|Add12~45_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(11));

-- Location: LCCOMB_X43_Y20_N16
\M1_unit|Add26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~8_combout\ = (\M1_unit|UPrimeOdd\(11) & ((GND) # (!\M1_unit|Add26~7\))) # (!\M1_unit|UPrimeOdd\(11) & (\M1_unit|Add26~7\ $ (GND)))
-- \M1_unit|Add26~9\ = CARRY((\M1_unit|UPrimeOdd\(11)) # (!\M1_unit|Add26~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(11),
	datad => VCC,
	cin => \M1_unit|Add26~7\,
	combout => \M1_unit|Add26~8_combout\,
	cout => \M1_unit|Add26~9\);

-- Location: LCCOMB_X35_Y20_N14
\M1_unit|Selector290~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector290~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~8_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~8_combout\,
	combout => \M1_unit|Selector290~0_combout\);

-- Location: LCCOMB_X43_Y17_N8
\M1_unit|Selector290~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector290~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(11))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & ((\M1_unit|Selector290~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr40~0_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|UPrimeOdd\(11),
	datad => \M1_unit|Selector290~0_combout\,
	combout => \M1_unit|Selector290~1_combout\);

-- Location: LCCOMB_X43_Y20_N18
\M1_unit|Add26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~10_combout\ = (\M1_unit|UPrimeOdd\(12) & (\M1_unit|Add26~9\ & VCC)) # (!\M1_unit|UPrimeOdd\(12) & (!\M1_unit|Add26~9\))
-- \M1_unit|Add26~11\ = CARRY((!\M1_unit|UPrimeOdd\(12) & !\M1_unit|Add26~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(12),
	datad => VCC,
	cin => \M1_unit|Add26~9\,
	combout => \M1_unit|Add26~10_combout\,
	cout => \M1_unit|Add26~11\);

-- Location: LCCOMB_X43_Y17_N26
\M1_unit|Selector289~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector289~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~10_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~10_combout\,
	combout => \M1_unit|Selector289~0_combout\);

-- Location: LCCOMB_X43_Y17_N28
\M1_unit|Selector289~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector289~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (\M1_unit|UPrimeOdd\(12))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Selector289~0_combout\ & !\M1_unit|WideOr40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(12),
	datab => \M1_unit|Selector289~0_combout\,
	datac => \M1_unit|WideOr40~0_combout\,
	datad => \M1_unit|WideOr47~3_combout\,
	combout => \M1_unit|Selector289~1_combout\);

-- Location: LCCOMB_X41_Y20_N22
\M1_unit|Add15~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~22_combout\ = (\M1_unit|UPrimeOdd\(11) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Add15~21\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\M1_unit|Add15~21\ & VCC)))) # (!\M1_unit|UPrimeOdd\(11) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\M1_unit|Add15~21\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Add15~21\))))
-- \M1_unit|Add15~23\ = CARRY((\M1_unit|UPrimeOdd\(11) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\M1_unit|Add15~21\)) # (!\M1_unit|UPrimeOdd\(11) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\) # (!\M1_unit|Add15~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(11),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Add15~21\,
	combout => \M1_unit|Add15~22_combout\,
	cout => \M1_unit|Add15~23\);

-- Location: LCCOMB_X41_Y20_N24
\M1_unit|Add15~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~24_combout\ = ((\M1_unit|UPrimeOdd\(12) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\M1_unit|Add15~23\)))) # (GND)
-- \M1_unit|Add15~25\ = CARRY((\M1_unit|UPrimeOdd\(12) & ((!\M1_unit|Add15~23\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!\M1_unit|UPrimeOdd\(12) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\M1_unit|Add15~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(12),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|Add15~23\,
	combout => \M1_unit|Add15~24_combout\,
	cout => \M1_unit|Add15~25\);

-- Location: LCCOMB_X41_Y20_N26
\M1_unit|Add15~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~26_combout\ = (\M1_unit|UPrimeOdd\(13) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|Add15~25\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\M1_unit|Add15~25\ & VCC)))) # (!\M1_unit|UPrimeOdd\(13) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|Add15~25\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|Add15~25\))))
-- \M1_unit|Add15~27\ = CARRY((\M1_unit|UPrimeOdd\(13) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\M1_unit|Add15~25\)) # (!\M1_unit|UPrimeOdd\(13) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\) # (!\M1_unit|Add15~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(13),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \M1_unit|Add15~25\,
	combout => \M1_unit|Add15~26_combout\,
	cout => \M1_unit|Add15~27\);

-- Location: LCCOMB_X42_Y20_N26
\M1_unit|UPrimeOdd[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[13]~58_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(13) & ((\M1_unit|Add15~26_combout\ & (\M1_unit|UPrimeOdd[12]~57\ & VCC)) # (!\M1_unit|Add15~26_combout\ & (!\M1_unit|UPrimeOdd[12]~57\)))) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(13) & ((\M1_unit|Add15~26_combout\ & (!\M1_unit|UPrimeOdd[12]~57\)) # (!\M1_unit|Add15~26_combout\ & ((\M1_unit|UPrimeOdd[12]~57\) # (GND)))))
-- \M1_unit|UPrimeOdd[13]~59\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(13) & (!\M1_unit|Add15~26_combout\ & !\M1_unit|UPrimeOdd[12]~57\)) # (!\M1_unit|Mult1|auto_generated|w314w\(13) & ((!\M1_unit|UPrimeOdd[12]~57\) # (!\M1_unit|Add15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(13),
	datab => \M1_unit|Add15~26_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[12]~57\,
	combout => \M1_unit|UPrimeOdd[13]~58_combout\,
	cout => \M1_unit|UPrimeOdd[13]~59\);

-- Location: LCCOMB_X43_Y17_N2
\M1_unit|UPrimeOdd[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[13]~feeder_combout\ = \M1_unit|UPrimeOdd[13]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[13]~58_combout\,
	combout => \M1_unit|UPrimeOdd[13]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N24
\M1_unit|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~24_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\M1_unit|Mult1|auto_generated|w314w\(12) $ (\M1_unit|Add7~23\)))) # (GND)
-- \M1_unit|Add7~25\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((!\M1_unit|Add7~23\) # (!\M1_unit|Mult1|auto_generated|w314w\(12)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & (!\M1_unit|Mult1|auto_generated|w314w\(12) & 
-- !\M1_unit|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(12),
	datad => VCC,
	cin => \M1_unit|Add7~23\,
	combout => \M1_unit|Add7~24_combout\,
	cout => \M1_unit|Add7~25\);

-- Location: LCCOMB_X42_Y16_N26
\M1_unit|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~26_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|Mult1|auto_generated|w314w\(13) & (!\M1_unit|Add7~25\)) # (!\M1_unit|Mult1|auto_generated|w314w\(13) & (\M1_unit|Add7~25\ & VCC)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|Mult1|auto_generated|w314w\(13) & ((\M1_unit|Add7~25\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w314w\(13) & (!\M1_unit|Add7~25\))))
-- \M1_unit|Add7~27\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\M1_unit|Mult1|auto_generated|w314w\(13) & !\M1_unit|Add7~25\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|Mult1|auto_generated|w314w\(13)) # 
-- (!\M1_unit|Add7~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(13),
	datad => VCC,
	cin => \M1_unit|Add7~25\,
	combout => \M1_unit|Add7~26_combout\,
	cout => \M1_unit|Add7~27\);

-- Location: LCCOMB_X43_Y16_N20
\M1_unit|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~12_combout\ = (\M1_unit|Add7~26_combout\ & (\M1_unit|Add8~11\ $ (GND))) # (!\M1_unit|Add7~26_combout\ & (!\M1_unit|Add8~11\ & VCC))
-- \M1_unit|Add8~13\ = CARRY((\M1_unit|Add7~26_combout\ & !\M1_unit|Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~26_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~11\,
	combout => \M1_unit|Add8~12_combout\,
	cout => \M1_unit|Add8~13\);

-- Location: LCCOMB_X41_Y18_N24
\M1_unit|Add11~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~24_combout\ = ((\M1_unit|UPrimeOdd\(12) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\M1_unit|Add11~23\)))) # (GND)
-- \M1_unit|Add11~25\ = CARRY((\M1_unit|UPrimeOdd\(12) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\M1_unit|Add11~23\))) # (!\M1_unit|UPrimeOdd\(12) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\M1_unit|Add11~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(12),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|Add11~23\,
	combout => \M1_unit|Add11~24_combout\,
	cout => \M1_unit|Add11~25\);

-- Location: LCCOMB_X41_Y18_N26
\M1_unit|Add11~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~26_combout\ = (\M1_unit|UPrimeOdd\(13) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\M1_unit|Add11~25\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|Add11~25\)))) # (!\M1_unit|UPrimeOdd\(13) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|Add11~25\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|Add11~25\) # (GND)))))
-- \M1_unit|Add11~27\ = CARRY((\M1_unit|UPrimeOdd\(13) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\M1_unit|Add11~25\)) # (!\M1_unit|UPrimeOdd\(13) & ((!\M1_unit|Add11~25\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(13),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \M1_unit|Add11~25\,
	combout => \M1_unit|Add11~26_combout\,
	cout => \M1_unit|Add11~27\);

-- Location: LCCOMB_X42_Y18_N26
\M1_unit|Add12~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~26_combout\ = (\M1_unit|Mult1|auto_generated|w314w\(13) & ((\M1_unit|Add11~26_combout\ & (\M1_unit|Add12~25\ & VCC)) # (!\M1_unit|Add11~26_combout\ & (!\M1_unit|Add12~25\)))) # (!\M1_unit|Mult1|auto_generated|w314w\(13) & 
-- ((\M1_unit|Add11~26_combout\ & (!\M1_unit|Add12~25\)) # (!\M1_unit|Add11~26_combout\ & ((\M1_unit|Add12~25\) # (GND)))))
-- \M1_unit|Add12~27\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(13) & (!\M1_unit|Add11~26_combout\ & !\M1_unit|Add12~25\)) # (!\M1_unit|Mult1|auto_generated|w314w\(13) & ((!\M1_unit|Add12~25\) # (!\M1_unit|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(13),
	datab => \M1_unit|Add11~26_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~25\,
	combout => \M1_unit|Add12~26_combout\,
	cout => \M1_unit|Add12~27\);

-- Location: LCCOMB_X43_Y17_N20
\M1_unit|Add12~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~43_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~12_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~12_combout\,
	datad => \M1_unit|Add12~26_combout\,
	combout => \M1_unit|Add12~43_combout\);

-- Location: LCFF_X43_Y17_N3
\M1_unit|UPrimeOdd[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[13]~feeder_combout\,
	sdata => \M1_unit|Add12~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(13));

-- Location: LCCOMB_X43_Y17_N24
\M1_unit|Selector288~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector288~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(13))))) # (!\M1_unit|WideOr47~3_combout\ & (\M1_unit|Selector288~0_combout\ & (!\M1_unit|WideOr40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector288~0_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|WideOr40~0_combout\,
	datad => \M1_unit|UPrimeOdd\(13),
	combout => \M1_unit|Selector288~1_combout\);

-- Location: LCCOMB_X42_Y20_N28
\M1_unit|UPrimeOdd[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[14]~60_combout\ = ((\M1_unit|Add15~28_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(14) $ (!\M1_unit|UPrimeOdd[13]~59\)))) # (GND)
-- \M1_unit|UPrimeOdd[14]~61\ = CARRY((\M1_unit|Add15~28_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(14)) # (!\M1_unit|UPrimeOdd[13]~59\))) # (!\M1_unit|Add15~28_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(14) & !\M1_unit|UPrimeOdd[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~28_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(14),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[13]~59\,
	combout => \M1_unit|UPrimeOdd[14]~60_combout\,
	cout => \M1_unit|UPrimeOdd[14]~61\);

-- Location: LCCOMB_X43_Y20_N0
\M1_unit|UPrimeOdd[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[14]~feeder_combout\ = \M1_unit|UPrimeOdd[14]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[14]~60_combout\,
	combout => \M1_unit|UPrimeOdd[14]~feeder_combout\);

-- Location: LCCOMB_X43_Y16_N22
\M1_unit|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~14_combout\ = (\M1_unit|Add7~28_combout\ & (!\M1_unit|Add8~13\)) # (!\M1_unit|Add7~28_combout\ & ((\M1_unit|Add8~13\) # (GND)))
-- \M1_unit|Add8~15\ = CARRY((!\M1_unit|Add8~13\) # (!\M1_unit|Add7~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~13\,
	combout => \M1_unit|Add8~14_combout\,
	cout => \M1_unit|Add8~15\);

-- Location: LCCOMB_X41_Y18_N28
\M1_unit|Add11~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~28_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\M1_unit|UPrimeOdd\(14) $ (!\M1_unit|Add11~27\)))) # (GND)
-- \M1_unit|Add11~29\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\M1_unit|UPrimeOdd\(14)) # (!\M1_unit|Add11~27\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\M1_unit|UPrimeOdd\(14) & !\M1_unit|Add11~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \M1_unit|UPrimeOdd\(14),
	datad => VCC,
	cin => \M1_unit|Add11~27\,
	combout => \M1_unit|Add11~28_combout\,
	cout => \M1_unit|Add11~29\);

-- Location: LCCOMB_X42_Y18_N28
\M1_unit|Add12~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~28_combout\ = ((\M1_unit|Mult1|auto_generated|w314w\(14) $ (\M1_unit|Add11~28_combout\ $ (!\M1_unit|Add12~27\)))) # (GND)
-- \M1_unit|Add12~29\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(14) & ((\M1_unit|Add11~28_combout\) # (!\M1_unit|Add12~27\))) # (!\M1_unit|Mult1|auto_generated|w314w\(14) & (\M1_unit|Add11~28_combout\ & !\M1_unit|Add12~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(14),
	datab => \M1_unit|Add11~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~27\,
	combout => \M1_unit|Add12~28_combout\,
	cout => \M1_unit|Add12~29\);

-- Location: LCCOMB_X43_Y20_N4
\M1_unit|Add12~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~42_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~14_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|Add8~14_combout\,
	datad => \M1_unit|Add12~28_combout\,
	combout => \M1_unit|Add12~42_combout\);

-- Location: LCFF_X43_Y20_N1
\M1_unit|UPrimeOdd[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[14]~feeder_combout\,
	sdata => \M1_unit|Add12~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(14));

-- Location: LCCOMB_X43_Y20_N22
\M1_unit|Add26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~14_combout\ = (\M1_unit|UPrimeOdd\(14) & (\M1_unit|Add26~13\ & VCC)) # (!\M1_unit|UPrimeOdd\(14) & (!\M1_unit|Add26~13\))
-- \M1_unit|Add26~15\ = CARRY((!\M1_unit|UPrimeOdd\(14) & !\M1_unit|Add26~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(14),
	datad => VCC,
	cin => \M1_unit|Add26~13\,
	combout => \M1_unit|Add26~14_combout\,
	cout => \M1_unit|Add26~15\);

-- Location: LCCOMB_X35_Y20_N0
\M1_unit|Selector287~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector287~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~14_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~14_combout\,
	combout => \M1_unit|Selector287~0_combout\);

-- Location: LCCOMB_X43_Y17_N10
\M1_unit|Selector287~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector287~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(14))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & ((\M1_unit|Selector287~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr40~0_combout\,
	datab => \M1_unit|UPrimeOdd\(14),
	datac => \M1_unit|Selector287~0_combout\,
	datad => \M1_unit|WideOr47~3_combout\,
	combout => \M1_unit|Selector287~1_combout\);

-- Location: LCCOMB_X43_Y20_N24
\M1_unit|Add26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~16_combout\ = (\M1_unit|UPrimeOdd\(15) & ((GND) # (!\M1_unit|Add26~15\))) # (!\M1_unit|UPrimeOdd\(15) & (\M1_unit|Add26~15\ $ (GND)))
-- \M1_unit|Add26~17\ = CARRY((\M1_unit|UPrimeOdd\(15)) # (!\M1_unit|Add26~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(15),
	datad => VCC,
	cin => \M1_unit|Add26~15\,
	combout => \M1_unit|Add26~16_combout\,
	cout => \M1_unit|Add26~17\);

-- Location: LCCOMB_X43_Y17_N4
\M1_unit|Selector286~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector286~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~16_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~16_combout\,
	combout => \M1_unit|Selector286~0_combout\);

-- Location: LCCOMB_X43_Y17_N0
\M1_unit|UPrimeOdd[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[15]~feeder_combout\ = \M1_unit|UPrimeOdd[15]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd[15]~62_combout\,
	combout => \M1_unit|UPrimeOdd[15]~feeder_combout\);

-- Location: LCCOMB_X43_Y16_N24
\M1_unit|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~16_combout\ = (\M1_unit|Add7~30_combout\ & (\M1_unit|Add8~15\ $ (GND))) # (!\M1_unit|Add7~30_combout\ & (!\M1_unit|Add8~15\ & VCC))
-- \M1_unit|Add8~17\ = CARRY((\M1_unit|Add7~30_combout\ & !\M1_unit|Add8~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~30_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~15\,
	combout => \M1_unit|Add8~16_combout\,
	cout => \M1_unit|Add8~17\);

-- Location: LCCOMB_X43_Y17_N18
\M1_unit|Add12~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~41_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~16_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~30_combout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~16_combout\,
	combout => \M1_unit|Add12~41_combout\);

-- Location: LCFF_X43_Y17_N1
\M1_unit|UPrimeOdd[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[15]~feeder_combout\,
	sdata => \M1_unit|Add12~41_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(15));

-- Location: LCCOMB_X43_Y17_N6
\M1_unit|Selector286~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector286~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(15))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & (\M1_unit|Selector286~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr40~0_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Selector286~0_combout\,
	datad => \M1_unit|UPrimeOdd\(15),
	combout => \M1_unit|Selector286~1_combout\);

-- Location: LCCOMB_X42_Y19_N0
\M1_unit|UPrimeOdd[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[16]~64_combout\ = ((\M1_unit|Add15~32_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(16) $ (!\M1_unit|UPrimeOdd[15]~63\)))) # (GND)
-- \M1_unit|UPrimeOdd[16]~65\ = CARRY((\M1_unit|Add15~32_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(16)) # (!\M1_unit|UPrimeOdd[15]~63\))) # (!\M1_unit|Add15~32_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(16) & !\M1_unit|UPrimeOdd[15]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~32_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(16),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[15]~63\,
	combout => \M1_unit|UPrimeOdd[16]~64_combout\,
	cout => \M1_unit|UPrimeOdd[16]~65\);

-- Location: LCCOMB_X36_Y18_N16
\M1_unit|UPrimeOdd[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[16]~feeder_combout\ = \M1_unit|UPrimeOdd[16]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[16]~64_combout\,
	combout => \M1_unit|UPrimeOdd[16]~feeder_combout\);

-- Location: LCCOMB_X43_Y16_N26
\M1_unit|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~18_combout\ = (\M1_unit|Add7~32_combout\ & (!\M1_unit|Add8~17\)) # (!\M1_unit|Add7~32_combout\ & ((\M1_unit|Add8~17\) # (GND)))
-- \M1_unit|Add8~19\ = CARRY((!\M1_unit|Add8~17\) # (!\M1_unit|Add7~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~32_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~17\,
	combout => \M1_unit|Add8~18_combout\,
	cout => \M1_unit|Add8~19\);

-- Location: LCCOMB_X42_Y17_N0
\M1_unit|Add12~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~32_combout\ = ((\M1_unit|Add11~32_combout\ $ (\M1_unit|Mult1|auto_generated|w314w\(16) $ (!\M1_unit|Add12~31\)))) # (GND)
-- \M1_unit|Add12~33\ = CARRY((\M1_unit|Add11~32_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(16)) # (!\M1_unit|Add12~31\))) # (!\M1_unit|Add11~32_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(16) & !\M1_unit|Add12~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~32_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(16),
	datad => VCC,
	cin => \M1_unit|Add12~31\,
	combout => \M1_unit|Add12~32_combout\,
	cout => \M1_unit|Add12~33\);

-- Location: LCCOMB_X36_Y18_N20
\M1_unit|Add12~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~40_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~18_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add8~18_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add12~32_combout\,
	combout => \M1_unit|Add12~40_combout\);

-- Location: LCFF_X36_Y18_N17
\M1_unit|UPrimeOdd[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[16]~feeder_combout\,
	sdata => \M1_unit|Add12~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(16));

-- Location: LCCOMB_X43_Y20_N26
\M1_unit|Add26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~18_combout\ = (\M1_unit|UPrimeOdd\(16) & (\M1_unit|Add26~17\ & VCC)) # (!\M1_unit|UPrimeOdd\(16) & (!\M1_unit|Add26~17\))
-- \M1_unit|Add26~19\ = CARRY((!\M1_unit|UPrimeOdd\(16) & !\M1_unit|Add26~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(16),
	datad => VCC,
	cin => \M1_unit|Add26~17\,
	combout => \M1_unit|Add26~18_combout\,
	cout => \M1_unit|Add26~19\);

-- Location: LCCOMB_X36_Y18_N24
\M1_unit|Selector285~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector285~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~18_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~18_combout\,
	combout => \M1_unit|Selector285~0_combout\);

-- Location: LCCOMB_X36_Y18_N18
\M1_unit|Selector285~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector285~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (\M1_unit|UPrimeOdd\(16))) # (!\M1_unit|WideOr47~3_combout\ & (((!\M1_unit|WideOr40~0_combout\ & \M1_unit|Selector285~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(16),
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|Selector285~0_combout\,
	datad => \M1_unit|WideOr47~3_combout\,
	combout => \M1_unit|Selector285~1_combout\);

-- Location: LCCOMB_X43_Y20_N28
\M1_unit|Add26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~20_combout\ = (\M1_unit|UPrimeOdd\(17) & ((GND) # (!\M1_unit|Add26~19\))) # (!\M1_unit|UPrimeOdd\(17) & (\M1_unit|Add26~19\ $ (GND)))
-- \M1_unit|Add26~21\ = CARRY((\M1_unit|UPrimeOdd\(17)) # (!\M1_unit|Add26~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(17),
	datad => VCC,
	cin => \M1_unit|Add26~19\,
	combout => \M1_unit|Add26~20_combout\,
	cout => \M1_unit|Add26~21\);

-- Location: LCCOMB_X35_Y20_N10
\M1_unit|Selector284~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector284~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~20_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~20_combout\,
	combout => \M1_unit|Selector284~0_combout\);

-- Location: LCCOMB_X43_Y17_N16
\M1_unit|Selector284~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector284~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (\M1_unit|UPrimeOdd\(17))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Selector284~0_combout\ & !\M1_unit|WideOr40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(17),
	datab => \M1_unit|Selector284~0_combout\,
	datac => \M1_unit|WideOr40~0_combout\,
	datad => \M1_unit|WideOr47~3_combout\,
	combout => \M1_unit|Selector284~1_combout\);

-- Location: DSPMULT_X39_Y15_N0
\M1_unit|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr46~3_combout\,
	dataa => \M1_unit|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X33_Y21_N2
\M1_unit|Selector192~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector192~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[1][1]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[1][1]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \M1_unit|VReg[1][1]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector192~0_combout\);

-- Location: LCFF_X33_Y21_N3
\M1_unit|VReg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector192~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][1]~regout\);

-- Location: LCCOMB_X33_Y21_N6
\M1_unit|Selector258~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector258~0_combout\ = (\M1_unit|Multi_Op[7][0]~3_combout\ & (((!\M1_unit|WideOr46~4_combout\)))) # (!\M1_unit|Multi_Op[7][0]~3_combout\ & ((\M1_unit|WideOr46~4_combout\ & ((\M1_unit|VReg[4][1]~regout\))) # (!\M1_unit|WideOr46~4_combout\ & 
-- (\M1_unit|VReg[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op[7][0]~3_combout\,
	datab => \M1_unit|VReg[0][1]~regout\,
	datac => \M1_unit|VReg[4][1]~regout\,
	datad => \M1_unit|WideOr46~4_combout\,
	combout => \M1_unit|Selector258~0_combout\);

-- Location: LCCOMB_X36_Y18_N0
\M1_unit|VPrimeOdd[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[1]~feeder_combout\ = \M1_unit|VPrimeOdd[1]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd[1]~34_combout\,
	combout => \M1_unit|VPrimeOdd[1]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N0
\M1_unit|Add17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~0_combout\ = (\M1_unit|VPrimeOdd\(0) & ((GND) # (!\M1_unit|Mult2|auto_generated|w493w\(0)))) # (!\M1_unit|VPrimeOdd\(0) & (\M1_unit|Mult2|auto_generated|w493w\(0) $ (GND)))
-- \M1_unit|Add17~1\ = CARRY((\M1_unit|VPrimeOdd\(0)) # (!\M1_unit|Mult2|auto_generated|w493w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(0),
	datab => \M1_unit|Mult2|auto_generated|w493w\(0),
	datad => VCC,
	combout => \M1_unit|Add17~0_combout\,
	cout => \M1_unit|Add17~1\);

-- Location: LCCOMB_X36_Y15_N6
\M1_unit|Add17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~6_combout\ = (\M1_unit|VPrimeOdd\(3) & ((\M1_unit|Mult2|auto_generated|w493w\(3) & (!\M1_unit|Add17~5\)) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & (\M1_unit|Add17~5\ & VCC)))) # (!\M1_unit|VPrimeOdd\(3) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(3) & ((\M1_unit|Add17~5\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & (!\M1_unit|Add17~5\))))
-- \M1_unit|Add17~7\ = CARRY((\M1_unit|VPrimeOdd\(3) & (\M1_unit|Mult2|auto_generated|w493w\(3) & !\M1_unit|Add17~5\)) # (!\M1_unit|VPrimeOdd\(3) & ((\M1_unit|Mult2|auto_generated|w493w\(3)) # (!\M1_unit|Add17~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(3),
	datab => \M1_unit|Mult2|auto_generated|w493w\(3),
	datad => VCC,
	cin => \M1_unit|Add17~5\,
	combout => \M1_unit|Add17~6_combout\,
	cout => \M1_unit|Add17~7\);

-- Location: LCCOMB_X35_Y15_N0
\M1_unit|VPrimeOdd[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[0]~32_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(0) & (\M1_unit|Add17~0_combout\ $ (VCC))) # (!\M1_unit|Mult3|auto_generated|w308w\(0) & (\M1_unit|Add17~0_combout\ & VCC))
-- \M1_unit|VPrimeOdd[0]~33\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(0) & \M1_unit|Add17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(0),
	datab => \M1_unit|Add17~0_combout\,
	datad => VCC,
	combout => \M1_unit|VPrimeOdd[0]~32_combout\,
	cout => \M1_unit|VPrimeOdd[0]~33\);

-- Location: LCCOMB_X35_Y15_N4
\M1_unit|VPrimeOdd[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[2]~36_combout\ = ((\M1_unit|Add17~4_combout\ $ (\M1_unit|Mult3|auto_generated|w308w\(2) $ (!\M1_unit|VPrimeOdd[1]~35\)))) # (GND)
-- \M1_unit|VPrimeOdd[2]~37\ = CARRY((\M1_unit|Add17~4_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(2)) # (!\M1_unit|VPrimeOdd[1]~35\))) # (!\M1_unit|Add17~4_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(2) & !\M1_unit|VPrimeOdd[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~4_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(2),
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[1]~35\,
	combout => \M1_unit|VPrimeOdd[2]~36_combout\,
	cout => \M1_unit|VPrimeOdd[2]~37\);

-- Location: LCCOMB_X35_Y15_N6
\M1_unit|VPrimeOdd[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[3]~38_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(3) & ((\M1_unit|Add17~6_combout\ & (\M1_unit|VPrimeOdd[2]~37\ & VCC)) # (!\M1_unit|Add17~6_combout\ & (!\M1_unit|VPrimeOdd[2]~37\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(3) & 
-- ((\M1_unit|Add17~6_combout\ & (!\M1_unit|VPrimeOdd[2]~37\)) # (!\M1_unit|Add17~6_combout\ & ((\M1_unit|VPrimeOdd[2]~37\) # (GND)))))
-- \M1_unit|VPrimeOdd[3]~39\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(3) & (!\M1_unit|Add17~6_combout\ & !\M1_unit|VPrimeOdd[2]~37\)) # (!\M1_unit|Mult3|auto_generated|w308w\(3) & ((!\M1_unit|VPrimeOdd[2]~37\) # (!\M1_unit|Add17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(3),
	datab => \M1_unit|Add17~6_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[2]~37\,
	combout => \M1_unit|VPrimeOdd[3]~38_combout\,
	cout => \M1_unit|VPrimeOdd[3]~39\);

-- Location: LCCOMB_X33_Y18_N10
\M1_unit|VPrimeOdd[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[3]~feeder_combout\ = \M1_unit|VPrimeOdd[3]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd[3]~38_combout\,
	combout => \M1_unit|VPrimeOdd[3]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N8
\M1_unit|Add17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~8_combout\ = ((\M1_unit|VPrimeOdd\(4) $ (\M1_unit|Mult2|auto_generated|w493w\(4) $ (\M1_unit|Add17~7\)))) # (GND)
-- \M1_unit|Add17~9\ = CARRY((\M1_unit|VPrimeOdd\(4) & ((!\M1_unit|Add17~7\) # (!\M1_unit|Mult2|auto_generated|w493w\(4)))) # (!\M1_unit|VPrimeOdd\(4) & (!\M1_unit|Mult2|auto_generated|w493w\(4) & !\M1_unit|Add17~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(4),
	datab => \M1_unit|Mult2|auto_generated|w493w\(4),
	datad => VCC,
	cin => \M1_unit|Add17~7\,
	combout => \M1_unit|Add17~8_combout\,
	cout => \M1_unit|Add17~9\);

-- Location: LCCOMB_X35_Y15_N8
\M1_unit|VPrimeOdd[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[4]~40_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(4) $ (\M1_unit|Add17~8_combout\ $ (!\M1_unit|VPrimeOdd[3]~39\)))) # (GND)
-- \M1_unit|VPrimeOdd[4]~41\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(4) & ((\M1_unit|Add17~8_combout\) # (!\M1_unit|VPrimeOdd[3]~39\))) # (!\M1_unit|Mult3|auto_generated|w308w\(4) & (\M1_unit|Add17~8_combout\ & !\M1_unit|VPrimeOdd[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(4),
	datab => \M1_unit|Add17~8_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[3]~39\,
	combout => \M1_unit|VPrimeOdd[4]~40_combout\,
	cout => \M1_unit|VPrimeOdd[4]~41\);

-- Location: LCCOMB_X36_Y18_N28
\M1_unit|VPrimeOdd[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[4]~feeder_combout\ = \M1_unit|VPrimeOdd[4]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[4]~40_combout\,
	combout => \M1_unit|VPrimeOdd[4]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N0
\M1_unit|Add13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~0_combout\ = (\M1_unit|VPrimeOdd\(0) & (\M1_unit|Mult2|auto_generated|w493w\(0) $ (VCC))) # (!\M1_unit|VPrimeOdd\(0) & (\M1_unit|Mult2|auto_generated|w493w\(0) & VCC))
-- \M1_unit|Add13~1\ = CARRY((\M1_unit|VPrimeOdd\(0) & \M1_unit|Mult2|auto_generated|w493w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(0),
	datab => \M1_unit|Mult2|auto_generated|w493w\(0),
	datad => VCC,
	combout => \M1_unit|Add13~0_combout\,
	cout => \M1_unit|Add13~1\);

-- Location: LCCOMB_X38_Y18_N6
\M1_unit|Add13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~6_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(3) & ((\M1_unit|VPrimeOdd\(3) & (\M1_unit|Add13~5\ & VCC)) # (!\M1_unit|VPrimeOdd\(3) & (!\M1_unit|Add13~5\)))) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & ((\M1_unit|VPrimeOdd\(3) & 
-- (!\M1_unit|Add13~5\)) # (!\M1_unit|VPrimeOdd\(3) & ((\M1_unit|Add13~5\) # (GND)))))
-- \M1_unit|Add13~7\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(3) & (!\M1_unit|VPrimeOdd\(3) & !\M1_unit|Add13~5\)) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & ((!\M1_unit|Add13~5\) # (!\M1_unit|VPrimeOdd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(3),
	datab => \M1_unit|VPrimeOdd\(3),
	datad => VCC,
	cin => \M1_unit|Add13~5\,
	combout => \M1_unit|Add13~6_combout\,
	cout => \M1_unit|Add13~7\);

-- Location: LCCOMB_X38_Y18_N8
\M1_unit|Add13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~8_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(4) $ (\M1_unit|VPrimeOdd\(4) $ (!\M1_unit|Add13~7\)))) # (GND)
-- \M1_unit|Add13~9\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(4) & ((\M1_unit|VPrimeOdd\(4)) # (!\M1_unit|Add13~7\))) # (!\M1_unit|Mult2|auto_generated|w493w\(4) & (\M1_unit|VPrimeOdd\(4) & !\M1_unit|Add13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(4),
	datab => \M1_unit|VPrimeOdd\(4),
	datad => VCC,
	cin => \M1_unit|Add13~7\,
	combout => \M1_unit|Add13~8_combout\,
	cout => \M1_unit|Add13~9\);

-- Location: LCCOMB_X37_Y18_N0
\M1_unit|Add14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~0_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(0) & (\M1_unit|Add13~0_combout\ $ (VCC))) # (!\M1_unit|Mult3|auto_generated|w308w\(0) & (\M1_unit|Add13~0_combout\ & VCC))
-- \M1_unit|Add14~1\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(0) & \M1_unit|Add13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(0),
	datab => \M1_unit|Add13~0_combout\,
	datad => VCC,
	combout => \M1_unit|Add14~0_combout\,
	cout => \M1_unit|Add14~1\);

-- Location: LCCOMB_X37_Y18_N2
\M1_unit|Add14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~2_combout\ = (\M1_unit|Add13~2_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(1) & (\M1_unit|Add14~1\ & VCC)) # (!\M1_unit|Mult3|auto_generated|w308w\(1) & (!\M1_unit|Add14~1\)))) # (!\M1_unit|Add13~2_combout\ & 
-- ((\M1_unit|Mult3|auto_generated|w308w\(1) & (!\M1_unit|Add14~1\)) # (!\M1_unit|Mult3|auto_generated|w308w\(1) & ((\M1_unit|Add14~1\) # (GND)))))
-- \M1_unit|Add14~3\ = CARRY((\M1_unit|Add13~2_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(1) & !\M1_unit|Add14~1\)) # (!\M1_unit|Add13~2_combout\ & ((!\M1_unit|Add14~1\) # (!\M1_unit|Mult3|auto_generated|w308w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~2_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(1),
	datad => VCC,
	cin => \M1_unit|Add14~1\,
	combout => \M1_unit|Add14~2_combout\,
	cout => \M1_unit|Add14~3\);

-- Location: LCCOMB_X37_Y18_N4
\M1_unit|Add14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~4_combout\ = ((\M1_unit|Add13~4_combout\ $ (\M1_unit|Mult3|auto_generated|w308w\(2) $ (!\M1_unit|Add14~3\)))) # (GND)
-- \M1_unit|Add14~5\ = CARRY((\M1_unit|Add13~4_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(2)) # (!\M1_unit|Add14~3\))) # (!\M1_unit|Add13~4_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(2) & !\M1_unit|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~4_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(2),
	datad => VCC,
	cin => \M1_unit|Add14~3\,
	combout => \M1_unit|Add14~4_combout\,
	cout => \M1_unit|Add14~5\);

-- Location: LCCOMB_X37_Y18_N6
\M1_unit|Add14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~6_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(3) & ((\M1_unit|Add13~6_combout\ & (\M1_unit|Add14~5\ & VCC)) # (!\M1_unit|Add13~6_combout\ & (!\M1_unit|Add14~5\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(3) & 
-- ((\M1_unit|Add13~6_combout\ & (!\M1_unit|Add14~5\)) # (!\M1_unit|Add13~6_combout\ & ((\M1_unit|Add14~5\) # (GND)))))
-- \M1_unit|Add14~7\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(3) & (!\M1_unit|Add13~6_combout\ & !\M1_unit|Add14~5\)) # (!\M1_unit|Mult3|auto_generated|w308w\(3) & ((!\M1_unit|Add14~5\) # (!\M1_unit|Add13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(3),
	datab => \M1_unit|Add13~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~5\,
	combout => \M1_unit|Add14~6_combout\,
	cout => \M1_unit|Add14~7\);

-- Location: LCCOMB_X37_Y18_N8
\M1_unit|Add14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~8_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(4) $ (\M1_unit|Add13~8_combout\ $ (!\M1_unit|Add14~7\)))) # (GND)
-- \M1_unit|Add14~9\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(4) & ((\M1_unit|Add13~8_combout\) # (!\M1_unit|Add14~7\))) # (!\M1_unit|Mult3|auto_generated|w308w\(4) & (\M1_unit|Add13~8_combout\ & !\M1_unit|Add14~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(4),
	datab => \M1_unit|Add13~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~7\,
	combout => \M1_unit|Add14~8_combout\,
	cout => \M1_unit|Add14~9\);

-- Location: LCCOMB_X33_Y20_N14
\M1_unit|Multi_Op[7][0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Multi_Op[7][0]~3_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # ((!\M1_unit|WideOr37~0_combout\ & \M1_unit|Multi_Op~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Multi_Op[7][0]~3_combout\);

-- Location: LCCOMB_X32_Y19_N30
\M1_unit|Selector180~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector180~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[2][5]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[2][5]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(13),
	datab => \M1_unit|VReg[2][5]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector180~0_combout\);

-- Location: LCFF_X32_Y19_N31
\M1_unit|VReg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector180~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][5]~regout\);

-- Location: LCCOMB_X32_Y19_N6
\M1_unit|Selector188~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector188~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[1][5]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[1][5]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(13),
	datab => \M1_unit|VReg[1][5]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector188~0_combout\);

-- Location: LCFF_X32_Y19_N7
\M1_unit|VReg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector188~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][5]~regout\);

-- Location: LCCOMB_X32_Y19_N18
\M1_unit|Selector254~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector254~0_combout\ = (\M1_unit|WideOr46~4_combout\ & (\M1_unit|VReg[4][5]~regout\ & (!\M1_unit|Multi_Op[7][0]~3_combout\))) # (!\M1_unit|WideOr46~4_combout\ & (((\M1_unit|Multi_Op[7][0]~3_combout\) # (\M1_unit|VReg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[4][5]~regout\,
	datab => \M1_unit|WideOr46~4_combout\,
	datac => \M1_unit|Multi_Op[7][0]~3_combout\,
	datad => \M1_unit|VReg[0][5]~regout\,
	combout => \M1_unit|Selector254~0_combout\);

-- Location: LCCOMB_X36_Y15_N10
\M1_unit|Add17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~10_combout\ = (\M1_unit|VPrimeOdd\(5) & ((\M1_unit|Mult2|auto_generated|w493w\(5) & (!\M1_unit|Add17~9\)) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & (\M1_unit|Add17~9\ & VCC)))) # (!\M1_unit|VPrimeOdd\(5) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(5) & ((\M1_unit|Add17~9\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & (!\M1_unit|Add17~9\))))
-- \M1_unit|Add17~11\ = CARRY((\M1_unit|VPrimeOdd\(5) & (\M1_unit|Mult2|auto_generated|w493w\(5) & !\M1_unit|Add17~9\)) # (!\M1_unit|VPrimeOdd\(5) & ((\M1_unit|Mult2|auto_generated|w493w\(5)) # (!\M1_unit|Add17~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(5),
	datab => \M1_unit|Mult2|auto_generated|w493w\(5),
	datad => VCC,
	cin => \M1_unit|Add17~9\,
	combout => \M1_unit|Add17~10_combout\,
	cout => \M1_unit|Add17~11\);

-- Location: LCCOMB_X35_Y15_N10
\M1_unit|VPrimeOdd[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[5]~42_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(5) & ((\M1_unit|Add17~10_combout\ & (\M1_unit|VPrimeOdd[4]~41\ & VCC)) # (!\M1_unit|Add17~10_combout\ & (!\M1_unit|VPrimeOdd[4]~41\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(5) & 
-- ((\M1_unit|Add17~10_combout\ & (!\M1_unit|VPrimeOdd[4]~41\)) # (!\M1_unit|Add17~10_combout\ & ((\M1_unit|VPrimeOdd[4]~41\) # (GND)))))
-- \M1_unit|VPrimeOdd[5]~43\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(5) & (!\M1_unit|Add17~10_combout\ & !\M1_unit|VPrimeOdd[4]~41\)) # (!\M1_unit|Mult3|auto_generated|w308w\(5) & ((!\M1_unit|VPrimeOdd[4]~41\) # (!\M1_unit|Add17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(5),
	datab => \M1_unit|Add17~10_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[4]~41\,
	combout => \M1_unit|VPrimeOdd[5]~42_combout\,
	cout => \M1_unit|VPrimeOdd[5]~43\);

-- Location: LCCOMB_X36_Y18_N6
\M1_unit|VPrimeOdd[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[5]~feeder_combout\ = \M1_unit|VPrimeOdd[5]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[5]~42_combout\,
	combout => \M1_unit|VPrimeOdd[5]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N10
\M1_unit|Add13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~10_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(5) & ((\M1_unit|VPrimeOdd\(5) & (\M1_unit|Add13~9\ & VCC)) # (!\M1_unit|VPrimeOdd\(5) & (!\M1_unit|Add13~9\)))) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & ((\M1_unit|VPrimeOdd\(5) & 
-- (!\M1_unit|Add13~9\)) # (!\M1_unit|VPrimeOdd\(5) & ((\M1_unit|Add13~9\) # (GND)))))
-- \M1_unit|Add13~11\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(5) & (!\M1_unit|VPrimeOdd\(5) & !\M1_unit|Add13~9\)) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & ((!\M1_unit|Add13~9\) # (!\M1_unit|VPrimeOdd\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(5),
	datab => \M1_unit|VPrimeOdd\(5),
	datad => VCC,
	cin => \M1_unit|Add13~9\,
	combout => \M1_unit|Add13~10_combout\,
	cout => \M1_unit|Add13~11\);

-- Location: LCCOMB_X37_Y18_N10
\M1_unit|Add14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~10_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(5) & ((\M1_unit|Add13~10_combout\ & (\M1_unit|Add14~9\ & VCC)) # (!\M1_unit|Add13~10_combout\ & (!\M1_unit|Add14~9\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(5) & 
-- ((\M1_unit|Add13~10_combout\ & (!\M1_unit|Add14~9\)) # (!\M1_unit|Add13~10_combout\ & ((\M1_unit|Add14~9\) # (GND)))))
-- \M1_unit|Add14~11\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(5) & (!\M1_unit|Add13~10_combout\ & !\M1_unit|Add14~9\)) # (!\M1_unit|Mult3|auto_generated|w308w\(5) & ((!\M1_unit|Add14~9\) # (!\M1_unit|Add13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(5),
	datab => \M1_unit|Add13~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~9\,
	combout => \M1_unit|Add14~10_combout\,
	cout => \M1_unit|Add14~11\);

-- Location: LCCOMB_X34_Y19_N6
\M1_unit|Selector187~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector187~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[1][6]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[1][6]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datad => \M1_unit|VReg[1][6]~regout\,
	combout => \M1_unit|Selector187~0_combout\);

-- Location: LCFF_X34_Y19_N7
\M1_unit|VReg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector187~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][6]~regout\);

-- Location: LCCOMB_X36_Y15_N12
\M1_unit|Add17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~12_combout\ = ((\M1_unit|VPrimeOdd\(6) $ (\M1_unit|Mult2|auto_generated|w493w\(6) $ (\M1_unit|Add17~11\)))) # (GND)
-- \M1_unit|Add17~13\ = CARRY((\M1_unit|VPrimeOdd\(6) & ((!\M1_unit|Add17~11\) # (!\M1_unit|Mult2|auto_generated|w493w\(6)))) # (!\M1_unit|VPrimeOdd\(6) & (!\M1_unit|Mult2|auto_generated|w493w\(6) & !\M1_unit|Add17~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(6),
	datab => \M1_unit|Mult2|auto_generated|w493w\(6),
	datad => VCC,
	cin => \M1_unit|Add17~11\,
	combout => \M1_unit|Add17~12_combout\,
	cout => \M1_unit|Add17~13\);

-- Location: LCCOMB_X35_Y15_N12
\M1_unit|VPrimeOdd[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[6]~44_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(6) $ (\M1_unit|Add17~12_combout\ $ (!\M1_unit|VPrimeOdd[5]~43\)))) # (GND)
-- \M1_unit|VPrimeOdd[6]~45\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(6) & ((\M1_unit|Add17~12_combout\) # (!\M1_unit|VPrimeOdd[5]~43\))) # (!\M1_unit|Mult3|auto_generated|w308w\(6) & (\M1_unit|Add17~12_combout\ & !\M1_unit|VPrimeOdd[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(6),
	datab => \M1_unit|Add17~12_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[5]~43\,
	combout => \M1_unit|VPrimeOdd[6]~44_combout\,
	cout => \M1_unit|VPrimeOdd[6]~45\);

-- Location: LCCOMB_X34_Y19_N18
\M1_unit|VPrimeOdd[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[6]~feeder_combout\ = \M1_unit|VPrimeOdd[6]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd[6]~44_combout\,
	combout => \M1_unit|VPrimeOdd[6]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N6
\M1_unit|Selector186~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector186~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (((\M1_unit|VReg[1][7]~regout\)))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[1][7]~regout\))) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|VReg[1][7]~regout\,
	combout => \M1_unit|Selector186~0_combout\);

-- Location: LCFF_X35_Y19_N7
\M1_unit|VReg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector186~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][7]~regout\);

-- Location: LCCOMB_X35_Y19_N24
\M1_unit|Selector252~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector252~0_combout\ = (\M1_unit|WideOr46~4_combout\ & (!\M1_unit|Multi_Op[7][0]~3_combout\ & (\M1_unit|VReg[4][7]~regout\))) # (!\M1_unit|WideOr46~4_combout\ & ((\M1_unit|Multi_Op[7][0]~3_combout\) # ((\M1_unit|VReg[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~4_combout\,
	datab => \M1_unit|Multi_Op[7][0]~3_combout\,
	datac => \M1_unit|VReg[4][7]~regout\,
	datad => \M1_unit|VReg[0][7]~regout\,
	combout => \M1_unit|Selector252~0_combout\);

-- Location: LCCOMB_X35_Y15_N14
\M1_unit|VPrimeOdd[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[7]~46_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(7) & ((\M1_unit|Add17~14_combout\ & (\M1_unit|VPrimeOdd[6]~45\ & VCC)) # (!\M1_unit|Add17~14_combout\ & (!\M1_unit|VPrimeOdd[6]~45\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(7) & 
-- ((\M1_unit|Add17~14_combout\ & (!\M1_unit|VPrimeOdd[6]~45\)) # (!\M1_unit|Add17~14_combout\ & ((\M1_unit|VPrimeOdd[6]~45\) # (GND)))))
-- \M1_unit|VPrimeOdd[7]~47\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(7) & (!\M1_unit|Add17~14_combout\ & !\M1_unit|VPrimeOdd[6]~45\)) # (!\M1_unit|Mult3|auto_generated|w308w\(7) & ((!\M1_unit|VPrimeOdd[6]~45\) # (!\M1_unit|Add17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(7),
	datab => \M1_unit|Add17~14_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[6]~45\,
	combout => \M1_unit|VPrimeOdd[7]~46_combout\,
	cout => \M1_unit|VPrimeOdd[7]~47\);

-- Location: LCCOMB_X35_Y19_N16
\M1_unit|VPrimeOdd[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[7]~feeder_combout\ = \M1_unit|VPrimeOdd[7]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd[7]~46_combout\,
	combout => \M1_unit|VPrimeOdd[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N10
\M1_unit|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~10_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(5) & ((\M1_unit|Mult2|auto_generated|w493w\(5) & (!\M1_unit|Add9~9\)) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & ((\M1_unit|Add9~9\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(5) & ((\M1_unit|Mult2|auto_generated|w493w\(5) & (\M1_unit|Add9~9\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & (!\M1_unit|Add9~9\))))
-- \M1_unit|Add9~11\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(5) & ((!\M1_unit|Add9~9\) # (!\M1_unit|Mult2|auto_generated|w493w\(5)))) # (!\M1_unit|Mult3|auto_generated|w308w\(5) & (!\M1_unit|Mult2|auto_generated|w493w\(5) & !\M1_unit|Add9~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(5),
	datab => \M1_unit|Mult2|auto_generated|w493w\(5),
	datad => VCC,
	cin => \M1_unit|Add9~9\,
	combout => \M1_unit|Add9~10_combout\,
	cout => \M1_unit|Add9~11\);

-- Location: LCCOMB_X36_Y17_N14
\M1_unit|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~14_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(7) & ((\M1_unit|Mult2|auto_generated|w493w\(7) & (!\M1_unit|Add9~13\)) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & ((\M1_unit|Add9~13\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(7) & ((\M1_unit|Mult2|auto_generated|w493w\(7) & (\M1_unit|Add9~13\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & (!\M1_unit|Add9~13\))))
-- \M1_unit|Add9~15\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(7) & ((!\M1_unit|Add9~13\) # (!\M1_unit|Mult2|auto_generated|w493w\(7)))) # (!\M1_unit|Mult3|auto_generated|w308w\(7) & (!\M1_unit|Mult2|auto_generated|w493w\(7) & !\M1_unit|Add9~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(7),
	datab => \M1_unit|Mult2|auto_generated|w493w\(7),
	datad => VCC,
	cin => \M1_unit|Add9~13\,
	combout => \M1_unit|Add9~14_combout\,
	cout => \M1_unit|Add9~15\);

-- Location: LCCOMB_X35_Y17_N8
\M1_unit|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~0_combout\ = \M1_unit|Add9~14_combout\ $ (VCC)
-- \M1_unit|Add10~1\ = CARRY(\M1_unit|Add9~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~14_combout\,
	datad => VCC,
	combout => \M1_unit|Add10~0_combout\,
	cout => \M1_unit|Add10~1\);

-- Location: LCCOMB_X38_Y18_N14
\M1_unit|Add13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~14_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(7) & ((\M1_unit|VPrimeOdd\(7) & (\M1_unit|Add13~13\ & VCC)) # (!\M1_unit|VPrimeOdd\(7) & (!\M1_unit|Add13~13\)))) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & ((\M1_unit|VPrimeOdd\(7) & 
-- (!\M1_unit|Add13~13\)) # (!\M1_unit|VPrimeOdd\(7) & ((\M1_unit|Add13~13\) # (GND)))))
-- \M1_unit|Add13~15\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(7) & (!\M1_unit|VPrimeOdd\(7) & !\M1_unit|Add13~13\)) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & ((!\M1_unit|Add13~13\) # (!\M1_unit|VPrimeOdd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(7),
	datab => \M1_unit|VPrimeOdd\(7),
	datad => VCC,
	cin => \M1_unit|Add13~13\,
	combout => \M1_unit|Add13~14_combout\,
	cout => \M1_unit|Add13~15\);

-- Location: LCCOMB_X37_Y18_N12
\M1_unit|Add14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~12_combout\ = ((\M1_unit|Add13~12_combout\ $ (\M1_unit|Mult3|auto_generated|w308w\(6) $ (!\M1_unit|Add14~11\)))) # (GND)
-- \M1_unit|Add14~13\ = CARRY((\M1_unit|Add13~12_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(6)) # (!\M1_unit|Add14~11\))) # (!\M1_unit|Add13~12_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(6) & !\M1_unit|Add14~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~12_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(6),
	datad => VCC,
	cin => \M1_unit|Add14~11\,
	combout => \M1_unit|Add14~12_combout\,
	cout => \M1_unit|Add14~13\);

-- Location: LCCOMB_X37_Y18_N14
\M1_unit|Add14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~14_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(7) & ((\M1_unit|Add13~14_combout\ & (\M1_unit|Add14~13\ & VCC)) # (!\M1_unit|Add13~14_combout\ & (!\M1_unit|Add14~13\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(7) & 
-- ((\M1_unit|Add13~14_combout\ & (!\M1_unit|Add14~13\)) # (!\M1_unit|Add13~14_combout\ & ((\M1_unit|Add14~13\) # (GND)))))
-- \M1_unit|Add14~15\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(7) & (!\M1_unit|Add13~14_combout\ & !\M1_unit|Add14~13\)) # (!\M1_unit|Mult3|auto_generated|w308w\(7) & ((!\M1_unit|Add14~13\) # (!\M1_unit|Add13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(7),
	datab => \M1_unit|Add13~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~13\,
	combout => \M1_unit|Add14~14_combout\,
	cout => \M1_unit|Add14~15\);

-- Location: LCCOMB_X35_Y19_N18
\M1_unit|Add14~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~49_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~0_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~0_combout\,
	datad => \M1_unit|Add14~14_combout\,
	combout => \M1_unit|Add14~49_combout\);

-- Location: LCFF_X35_Y19_N17
\M1_unit|VPrimeOdd[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[7]~feeder_combout\,
	sdata => \M1_unit|Add14~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(7));

-- Location: LCCOMB_X38_Y19_N2
\M1_unit|Selector252~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector252~1_combout\ = (\M1_unit|Selector252~0_combout\ & (((\M1_unit|VPrimeOdd\(7)) # (!\M1_unit|Multi_Op[7][0]~3_combout\)))) # (!\M1_unit|Selector252~0_combout\ & (\M1_unit|VReg[2][7]~regout\ & (\M1_unit|Multi_Op[7][0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|Selector252~0_combout\,
	datac => \M1_unit|Multi_Op[7][0]~3_combout\,
	datad => \M1_unit|VPrimeOdd\(7),
	combout => \M1_unit|Selector252~1_combout\);

-- Location: LCFF_X38_Y19_N3
\M1_unit|Multi_Op[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector252~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][7]~regout\);

-- Location: LCCOMB_X41_Y21_N10
\M1_unit|Selector251~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector251~0_combout\ = (\M1_unit|WideOr41~combout\ & (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(8))))) # (!\M1_unit|WideOr41~combout\ & ((\M1_unit|Multi_Op[7][8]~regout\) # ((\M1_unit|WideOr47~3_combout\ & \M1_unit|VPrimeOdd\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr41~combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][8]~regout\,
	datad => \M1_unit|VPrimeOdd\(8),
	combout => \M1_unit|Selector251~0_combout\);

-- Location: LCFF_X41_Y21_N11
\M1_unit|Multi_Op[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector251~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][8]~regout\);

-- Location: LCCOMB_X38_Y19_N28
\M1_unit|Selector250~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector250~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(9)) # ((!\M1_unit|WideOr41~combout\ & \M1_unit|Multi_Op[7][9]~regout\)))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr41~combout\ & 
-- (\M1_unit|Multi_Op[7][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|Multi_Op[7][9]~regout\,
	datad => \M1_unit|VPrimeOdd\(9),
	combout => \M1_unit|Selector250~0_combout\);

-- Location: LCFF_X38_Y19_N29
\M1_unit|Multi_Op[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector250~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][9]~regout\);

-- Location: LCCOMB_X38_Y19_N6
\M1_unit|Selector249~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector249~0_combout\ = (\M1_unit|VPrimeOdd\(10) & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[7][10]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|VPrimeOdd\(10) & (((\M1_unit|Multi_Op[7][10]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(10),
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][10]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector249~0_combout\);

-- Location: LCFF_X38_Y19_N7
\M1_unit|Multi_Op[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector249~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][10]~regout\);

-- Location: LCCOMB_X36_Y15_N22
\M1_unit|Add17~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~22_combout\ = (\M1_unit|VPrimeOdd\(11) & ((\M1_unit|Mult2|auto_generated|w493w\(11) & (!\M1_unit|Add17~21\)) # (!\M1_unit|Mult2|auto_generated|w493w\(11) & (\M1_unit|Add17~21\ & VCC)))) # (!\M1_unit|VPrimeOdd\(11) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(11) & ((\M1_unit|Add17~21\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(11) & (!\M1_unit|Add17~21\))))
-- \M1_unit|Add17~23\ = CARRY((\M1_unit|VPrimeOdd\(11) & (\M1_unit|Mult2|auto_generated|w493w\(11) & !\M1_unit|Add17~21\)) # (!\M1_unit|VPrimeOdd\(11) & ((\M1_unit|Mult2|auto_generated|w493w\(11)) # (!\M1_unit|Add17~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(11),
	datab => \M1_unit|Mult2|auto_generated|w493w\(11),
	datad => VCC,
	cin => \M1_unit|Add17~21\,
	combout => \M1_unit|Add17~22_combout\,
	cout => \M1_unit|Add17~23\);

-- Location: LCCOMB_X35_Y15_N18
\M1_unit|VPrimeOdd[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[9]~50_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(9) & ((\M1_unit|Add17~18_combout\ & (\M1_unit|VPrimeOdd[8]~49\ & VCC)) # (!\M1_unit|Add17~18_combout\ & (!\M1_unit|VPrimeOdd[8]~49\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(9) & 
-- ((\M1_unit|Add17~18_combout\ & (!\M1_unit|VPrimeOdd[8]~49\)) # (!\M1_unit|Add17~18_combout\ & ((\M1_unit|VPrimeOdd[8]~49\) # (GND)))))
-- \M1_unit|VPrimeOdd[9]~51\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(9) & (!\M1_unit|Add17~18_combout\ & !\M1_unit|VPrimeOdd[8]~49\)) # (!\M1_unit|Mult3|auto_generated|w308w\(9) & ((!\M1_unit|VPrimeOdd[8]~49\) # (!\M1_unit|Add17~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(9),
	datab => \M1_unit|Add17~18_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[8]~49\,
	combout => \M1_unit|VPrimeOdd[9]~50_combout\,
	cout => \M1_unit|VPrimeOdd[9]~51\);

-- Location: LCCOMB_X35_Y15_N20
\M1_unit|VPrimeOdd[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[10]~52_combout\ = ((\M1_unit|Add17~20_combout\ $ (\M1_unit|Mult3|auto_generated|w308w\(10) $ (!\M1_unit|VPrimeOdd[9]~51\)))) # (GND)
-- \M1_unit|VPrimeOdd[10]~53\ = CARRY((\M1_unit|Add17~20_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(10)) # (!\M1_unit|VPrimeOdd[9]~51\))) # (!\M1_unit|Add17~20_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(10) & !\M1_unit|VPrimeOdd[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~20_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(10),
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[9]~51\,
	combout => \M1_unit|VPrimeOdd[10]~52_combout\,
	cout => \M1_unit|VPrimeOdd[10]~53\);

-- Location: LCCOMB_X35_Y15_N22
\M1_unit|VPrimeOdd[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[11]~54_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(11) & ((\M1_unit|Add17~22_combout\ & (\M1_unit|VPrimeOdd[10]~53\ & VCC)) # (!\M1_unit|Add17~22_combout\ & (!\M1_unit|VPrimeOdd[10]~53\)))) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(11) & ((\M1_unit|Add17~22_combout\ & (!\M1_unit|VPrimeOdd[10]~53\)) # (!\M1_unit|Add17~22_combout\ & ((\M1_unit|VPrimeOdd[10]~53\) # (GND)))))
-- \M1_unit|VPrimeOdd[11]~55\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(11) & (!\M1_unit|Add17~22_combout\ & !\M1_unit|VPrimeOdd[10]~53\)) # (!\M1_unit|Mult3|auto_generated|w308w\(11) & ((!\M1_unit|VPrimeOdd[10]~53\) # (!\M1_unit|Add17~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(11),
	datab => \M1_unit|Add17~22_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[10]~53\,
	combout => \M1_unit|VPrimeOdd[11]~54_combout\,
	cout => \M1_unit|VPrimeOdd[11]~55\);

-- Location: LCCOMB_X34_Y17_N28
\M1_unit|VPrimeOdd[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[11]~feeder_combout\ = \M1_unit|VPrimeOdd[11]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[11]~54_combout\,
	combout => \M1_unit|VPrimeOdd[11]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N18
\M1_unit|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~18_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(9) & ((\M1_unit|Mult2|auto_generated|w493w\(9) & (!\M1_unit|Add9~17\)) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & ((\M1_unit|Add9~17\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(9) & ((\M1_unit|Mult2|auto_generated|w493w\(9) & (\M1_unit|Add9~17\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & (!\M1_unit|Add9~17\))))
-- \M1_unit|Add9~19\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(9) & ((!\M1_unit|Add9~17\) # (!\M1_unit|Mult2|auto_generated|w493w\(9)))) # (!\M1_unit|Mult3|auto_generated|w308w\(9) & (!\M1_unit|Mult2|auto_generated|w493w\(9) & !\M1_unit|Add9~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(9),
	datab => \M1_unit|Mult2|auto_generated|w493w\(9),
	datad => VCC,
	cin => \M1_unit|Add9~17\,
	combout => \M1_unit|Add9~18_combout\,
	cout => \M1_unit|Add9~19\);

-- Location: LCCOMB_X36_Y17_N20
\M1_unit|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~20_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(10) $ (\M1_unit|Mult2|auto_generated|w493w\(10) $ (\M1_unit|Add9~19\)))) # (GND)
-- \M1_unit|Add9~21\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(10) & (\M1_unit|Mult2|auto_generated|w493w\(10) & !\M1_unit|Add9~19\)) # (!\M1_unit|Mult3|auto_generated|w308w\(10) & ((\M1_unit|Mult2|auto_generated|w493w\(10)) # (!\M1_unit|Add9~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(10),
	datab => \M1_unit|Mult2|auto_generated|w493w\(10),
	datad => VCC,
	cin => \M1_unit|Add9~19\,
	combout => \M1_unit|Add9~20_combout\,
	cout => \M1_unit|Add9~21\);

-- Location: LCCOMB_X35_Y17_N10
\M1_unit|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~2_combout\ = (\M1_unit|Add9~16_combout\ & (!\M1_unit|Add10~1\)) # (!\M1_unit|Add9~16_combout\ & ((\M1_unit|Add10~1\) # (GND)))
-- \M1_unit|Add10~3\ = CARRY((!\M1_unit|Add10~1\) # (!\M1_unit|Add9~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~1\,
	combout => \M1_unit|Add10~2_combout\,
	cout => \M1_unit|Add10~3\);

-- Location: LCCOMB_X35_Y17_N12
\M1_unit|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~4_combout\ = (\M1_unit|Add9~18_combout\ & (\M1_unit|Add10~3\ $ (GND))) # (!\M1_unit|Add9~18_combout\ & (!\M1_unit|Add10~3\ & VCC))
-- \M1_unit|Add10~5\ = CARRY((\M1_unit|Add9~18_combout\ & !\M1_unit|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~3\,
	combout => \M1_unit|Add10~4_combout\,
	cout => \M1_unit|Add10~5\);

-- Location: LCCOMB_X35_Y17_N14
\M1_unit|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~6_combout\ = (\M1_unit|Add9~20_combout\ & (!\M1_unit|Add10~5\)) # (!\M1_unit|Add9~20_combout\ & ((\M1_unit|Add10~5\) # (GND)))
-- \M1_unit|Add10~7\ = CARRY((!\M1_unit|Add10~5\) # (!\M1_unit|Add9~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~5\,
	combout => \M1_unit|Add10~6_combout\,
	cout => \M1_unit|Add10~7\);

-- Location: LCCOMB_X35_Y17_N16
\M1_unit|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~8_combout\ = (\M1_unit|Add9~22_combout\ & (\M1_unit|Add10~7\ $ (GND))) # (!\M1_unit|Add9~22_combout\ & (!\M1_unit|Add10~7\ & VCC))
-- \M1_unit|Add10~9\ = CARRY((\M1_unit|Add9~22_combout\ & !\M1_unit|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~7\,
	combout => \M1_unit|Add10~8_combout\,
	cout => \M1_unit|Add10~9\);

-- Location: LCCOMB_X38_Y18_N18
\M1_unit|Add13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~18_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(9) & ((\M1_unit|VPrimeOdd\(9) & (\M1_unit|Add13~17\ & VCC)) # (!\M1_unit|VPrimeOdd\(9) & (!\M1_unit|Add13~17\)))) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & ((\M1_unit|VPrimeOdd\(9) & 
-- (!\M1_unit|Add13~17\)) # (!\M1_unit|VPrimeOdd\(9) & ((\M1_unit|Add13~17\) # (GND)))))
-- \M1_unit|Add13~19\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(9) & (!\M1_unit|VPrimeOdd\(9) & !\M1_unit|Add13~17\)) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & ((!\M1_unit|Add13~17\) # (!\M1_unit|VPrimeOdd\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(9),
	datab => \M1_unit|VPrimeOdd\(9),
	datad => VCC,
	cin => \M1_unit|Add13~17\,
	combout => \M1_unit|Add13~18_combout\,
	cout => \M1_unit|Add13~19\);

-- Location: LCCOMB_X38_Y18_N22
\M1_unit|Add13~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~22_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(11) & ((\M1_unit|VPrimeOdd\(11) & (\M1_unit|Add13~21\ & VCC)) # (!\M1_unit|VPrimeOdd\(11) & (!\M1_unit|Add13~21\)))) # (!\M1_unit|Mult2|auto_generated|w493w\(11) & 
-- ((\M1_unit|VPrimeOdd\(11) & (!\M1_unit|Add13~21\)) # (!\M1_unit|VPrimeOdd\(11) & ((\M1_unit|Add13~21\) # (GND)))))
-- \M1_unit|Add13~23\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(11) & (!\M1_unit|VPrimeOdd\(11) & !\M1_unit|Add13~21\)) # (!\M1_unit|Mult2|auto_generated|w493w\(11) & ((!\M1_unit|Add13~21\) # (!\M1_unit|VPrimeOdd\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(11),
	datab => \M1_unit|VPrimeOdd\(11),
	datad => VCC,
	cin => \M1_unit|Add13~21\,
	combout => \M1_unit|Add13~22_combout\,
	cout => \M1_unit|Add13~23\);

-- Location: LCCOMB_X38_Y19_N26
\M1_unit|Selector247~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector247~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(12)) # ((\M1_unit|Multi_Op[7][12]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Multi_Op[7][12]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(12),
	datac => \M1_unit|Multi_Op[7][12]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector247~0_combout\);

-- Location: LCFF_X38_Y19_N27
\M1_unit|Multi_Op[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector247~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][12]~regout\);

-- Location: LCCOMB_X38_Y19_N20
\M1_unit|Selector246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector246~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(13)) # ((\M1_unit|Multi_Op[7][13]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Multi_Op[7][13]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(13),
	datac => \M1_unit|Multi_Op[7][13]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector246~0_combout\);

-- Location: LCFF_X38_Y19_N21
\M1_unit|Multi_Op[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector246~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][13]~regout\);

-- Location: LCCOMB_X38_Y19_N22
\M1_unit|Selector245~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector245~0_combout\ = (\M1_unit|VPrimeOdd\(14) & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[7][14]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|VPrimeOdd\(14) & (((\M1_unit|Multi_Op[7][14]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(14),
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][14]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector245~0_combout\);

-- Location: LCFF_X38_Y19_N23
\M1_unit|Multi_Op[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector245~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][14]~regout\);

-- Location: LCCOMB_X36_Y15_N28
\M1_unit|Add17~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~28_combout\ = ((\M1_unit|VPrimeOdd\(14) $ (\M1_unit|Mult2|auto_generated|w493w\(14) $ (\M1_unit|Add17~27\)))) # (GND)
-- \M1_unit|Add17~29\ = CARRY((\M1_unit|VPrimeOdd\(14) & ((!\M1_unit|Add17~27\) # (!\M1_unit|Mult2|auto_generated|w493w\(14)))) # (!\M1_unit|VPrimeOdd\(14) & (!\M1_unit|Mult2|auto_generated|w493w\(14) & !\M1_unit|Add17~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(14),
	datab => \M1_unit|Mult2|auto_generated|w493w\(14),
	datad => VCC,
	cin => \M1_unit|Add17~27\,
	combout => \M1_unit|Add17~28_combout\,
	cout => \M1_unit|Add17~29\);

-- Location: LCCOMB_X36_Y14_N0
\M1_unit|Add17~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~32_combout\ = ((\M1_unit|VPrimeOdd\(16) $ (\M1_unit|Mult2|auto_generated|w493w\(16) $ (\M1_unit|Add17~31\)))) # (GND)
-- \M1_unit|Add17~33\ = CARRY((\M1_unit|VPrimeOdd\(16) & ((!\M1_unit|Add17~31\) # (!\M1_unit|Mult2|auto_generated|w493w\(16)))) # (!\M1_unit|VPrimeOdd\(16) & (!\M1_unit|Mult2|auto_generated|w493w\(16) & !\M1_unit|Add17~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(16),
	datab => \M1_unit|Mult2|auto_generated|w493w\(16),
	datad => VCC,
	cin => \M1_unit|Add17~31\,
	combout => \M1_unit|Add17~32_combout\,
	cout => \M1_unit|Add17~33\);

-- Location: LCCOMB_X35_Y15_N24
\M1_unit|VPrimeOdd[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[12]~56_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(12) $ (\M1_unit|Add17~24_combout\ $ (!\M1_unit|VPrimeOdd[11]~55\)))) # (GND)
-- \M1_unit|VPrimeOdd[12]~57\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(12) & ((\M1_unit|Add17~24_combout\) # (!\M1_unit|VPrimeOdd[11]~55\))) # (!\M1_unit|Mult3|auto_generated|w308w\(12) & (\M1_unit|Add17~24_combout\ & !\M1_unit|VPrimeOdd[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(12),
	datab => \M1_unit|Add17~24_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[11]~55\,
	combout => \M1_unit|VPrimeOdd[12]~56_combout\,
	cout => \M1_unit|VPrimeOdd[12]~57\);

-- Location: LCCOMB_X35_Y15_N26
\M1_unit|VPrimeOdd[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[13]~58_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(13) & ((\M1_unit|Add17~26_combout\ & (\M1_unit|VPrimeOdd[12]~57\ & VCC)) # (!\M1_unit|Add17~26_combout\ & (!\M1_unit|VPrimeOdd[12]~57\)))) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(13) & ((\M1_unit|Add17~26_combout\ & (!\M1_unit|VPrimeOdd[12]~57\)) # (!\M1_unit|Add17~26_combout\ & ((\M1_unit|VPrimeOdd[12]~57\) # (GND)))))
-- \M1_unit|VPrimeOdd[13]~59\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(13) & (!\M1_unit|Add17~26_combout\ & !\M1_unit|VPrimeOdd[12]~57\)) # (!\M1_unit|Mult3|auto_generated|w308w\(13) & ((!\M1_unit|VPrimeOdd[12]~57\) # (!\M1_unit|Add17~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(13),
	datab => \M1_unit|Add17~26_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[12]~57\,
	combout => \M1_unit|VPrimeOdd[13]~58_combout\,
	cout => \M1_unit|VPrimeOdd[13]~59\);

-- Location: LCCOMB_X35_Y15_N28
\M1_unit|VPrimeOdd[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[14]~60_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(14) $ (\M1_unit|Add17~28_combout\ $ (!\M1_unit|VPrimeOdd[13]~59\)))) # (GND)
-- \M1_unit|VPrimeOdd[14]~61\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(14) & ((\M1_unit|Add17~28_combout\) # (!\M1_unit|VPrimeOdd[13]~59\))) # (!\M1_unit|Mult3|auto_generated|w308w\(14) & (\M1_unit|Add17~28_combout\ & !\M1_unit|VPrimeOdd[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(14),
	datab => \M1_unit|Add17~28_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[13]~59\,
	combout => \M1_unit|VPrimeOdd[14]~60_combout\,
	cout => \M1_unit|VPrimeOdd[14]~61\);

-- Location: LCCOMB_X35_Y15_N30
\M1_unit|VPrimeOdd[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[15]~62_combout\ = (\M1_unit|Add17~30_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(15) & (\M1_unit|VPrimeOdd[14]~61\ & VCC)) # (!\M1_unit|Mult3|auto_generated|w308w\(15) & (!\M1_unit|VPrimeOdd[14]~61\)))) # 
-- (!\M1_unit|Add17~30_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(15) & (!\M1_unit|VPrimeOdd[14]~61\)) # (!\M1_unit|Mult3|auto_generated|w308w\(15) & ((\M1_unit|VPrimeOdd[14]~61\) # (GND)))))
-- \M1_unit|VPrimeOdd[15]~63\ = CARRY((\M1_unit|Add17~30_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(15) & !\M1_unit|VPrimeOdd[14]~61\)) # (!\M1_unit|Add17~30_combout\ & ((!\M1_unit|VPrimeOdd[14]~61\) # (!\M1_unit|Mult3|auto_generated|w308w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~30_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(15),
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[14]~61\,
	combout => \M1_unit|VPrimeOdd[15]~62_combout\,
	cout => \M1_unit|VPrimeOdd[15]~63\);

-- Location: LCCOMB_X35_Y14_N0
\M1_unit|VPrimeOdd[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[16]~64_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(16) $ (\M1_unit|Add17~32_combout\ $ (!\M1_unit|VPrimeOdd[15]~63\)))) # (GND)
-- \M1_unit|VPrimeOdd[16]~65\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(16) & ((\M1_unit|Add17~32_combout\) # (!\M1_unit|VPrimeOdd[15]~63\))) # (!\M1_unit|Mult3|auto_generated|w308w\(16) & (\M1_unit|Add17~32_combout\ & !\M1_unit|VPrimeOdd[15]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(16),
	datab => \M1_unit|Add17~32_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[15]~63\,
	combout => \M1_unit|VPrimeOdd[16]~64_combout\,
	cout => \M1_unit|VPrimeOdd[16]~65\);

-- Location: LCCOMB_X34_Y17_N10
\M1_unit|VPrimeOdd[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[16]~feeder_combout\ = \M1_unit|VPrimeOdd[16]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[16]~64_combout\,
	combout => \M1_unit|VPrimeOdd[16]~feeder_combout\);

-- Location: LCFF_X41_Y21_N29
\M1_unit|Multi_Op[6][0]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector269~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[6][0]~_Duplicate_2_regout\);

-- Location: LCCOMB_X41_Y21_N28
\M1_unit|Selector269~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector269~0_combout\ = (((\M1_unit|Multi_Op[6][0]~_Duplicate_2_regout\ & !\M1_unit|WideOr41~combout\)) # (!\M1_unit|WideOr37~0_combout\)) # (!\M1_unit|WideOr46~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr46~4_combout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Multi_Op[6][0]~_Duplicate_2_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector269~0_combout\);

-- Location: LCFF_X41_Y21_N23
\M1_unit|Multi_Op[6][1]~_Duplicate_6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector268~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[6][1]~_Duplicate_6_regout\);

-- Location: LCCOMB_X41_Y21_N22
\M1_unit|Selector268~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector268~0_combout\ = ((\M1_unit|Multi_Op[6][1]~_Duplicate_6_regout\ & !\M1_unit|WideOr41~combout\)) # (!\M1_unit|WideOr37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Multi_Op[6][1]~_Duplicate_6_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector268~0_combout\);

-- Location: LCFF_X41_Y21_N17
\M1_unit|Multi_Op[6][2]~_Duplicate_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector267~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[6][2]~_Duplicate_4_regout\);

-- Location: LCCOMB_X41_Y21_N16
\M1_unit|Selector267~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector267~0_combout\ = (\M1_unit|WideOr40~0_combout\) # ((\M1_unit|Multi_Op[6][2]~_Duplicate_4_regout\ & !\M1_unit|WideOr41~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|Multi_Op[6][2]~_Duplicate_4_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector267~0_combout\);

-- Location: LCFF_X41_Y21_N27
\M1_unit|Multi_Op[6][5]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector264~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[6][5]~_Duplicate_2_regout\);

-- Location: LCCOMB_X41_Y21_N26
\M1_unit|Selector264~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector264~0_combout\ = ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[6][5]~_Duplicate_2_regout\ & !\M1_unit|WideOr41~combout\))) # (!\M1_unit|WideOr38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[6][5]~_Duplicate_2_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector264~0_combout\);

-- Location: LCFF_X41_Y21_N21
\M1_unit|Multi_Op[6][12]~_Duplicate_6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector262~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[6][12]~_Duplicate_6_regout\);

-- Location: LCCOMB_X41_Y21_N20
\M1_unit|Selector262~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector262~2_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # ((\M1_unit|Multi_Op[6][12]~_Duplicate_6_regout\ & !\M1_unit|WideOr41~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|Multi_Op[6][12]~_Duplicate_6_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector262~2_combout\);

-- Location: LCCOMB_X33_Y21_N14
\M1_unit|Selector185~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector185~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[2][0]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VReg[2][0]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|VReg[2][0]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \M1_unit|Selector185~0_combout\);

-- Location: LCFF_X33_Y21_N15
\M1_unit|VReg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector185~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[1][0]~regout\);

-- Location: LCCOMB_X33_Y21_N30
\M1_unit|Selector193~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector193~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\M1_unit|VReg[1][0]~regout\)) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VReg[1][0]~regout\)) # 
-- (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|VReg[1][0]~regout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \M1_unit|Selector193~0_combout\);

-- Location: LCFF_X33_Y21_N31
\M1_unit|VReg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector193~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[0][0]~regout\);

-- Location: LCCOMB_X33_Y17_N28
\M1_unit|Selector259~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector259~1_combout\ = (\M1_unit|Selector259~0_combout\ & ((\M1_unit|VPrimeOdd\(0)) # ((\M1_unit|WideOr46~4_combout\)))) # (!\M1_unit|Selector259~0_combout\ & (((\M1_unit|VReg[0][0]~regout\ & !\M1_unit|WideOr46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector259~0_combout\,
	datab => \M1_unit|VPrimeOdd\(0),
	datac => \M1_unit|VReg[0][0]~regout\,
	datad => \M1_unit|WideOr46~4_combout\,
	combout => \M1_unit|Selector259~1_combout\);

-- Location: LCFF_X33_Y17_N29
\M1_unit|Multi_Op[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector259~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][0]~regout\);

-- Location: DSPMULT_X39_Y17_N0
\M1_unit|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => VCC,
	dataa => \M1_unit|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y14_N2
\M1_unit|VPrimeOdd[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[17]~66_combout\ = (\M1_unit|Add17~34_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(17) & (\M1_unit|VPrimeOdd[16]~65\ & VCC)) # (!\M1_unit|Mult3|auto_generated|w308w\(17) & (!\M1_unit|VPrimeOdd[16]~65\)))) # 
-- (!\M1_unit|Add17~34_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(17) & (!\M1_unit|VPrimeOdd[16]~65\)) # (!\M1_unit|Mult3|auto_generated|w308w\(17) & ((\M1_unit|VPrimeOdd[16]~65\) # (GND)))))
-- \M1_unit|VPrimeOdd[17]~67\ = CARRY((\M1_unit|Add17~34_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(17) & !\M1_unit|VPrimeOdd[16]~65\)) # (!\M1_unit|Add17~34_combout\ & ((!\M1_unit|VPrimeOdd[16]~65\) # (!\M1_unit|Mult3|auto_generated|w308w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~34_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(17),
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[16]~65\,
	combout => \M1_unit|VPrimeOdd[17]~66_combout\,
	cout => \M1_unit|VPrimeOdd[17]~67\);

-- Location: LCCOMB_X34_Y17_N24
\M1_unit|VPrimeOdd[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[17]~feeder_combout\ = \M1_unit|VPrimeOdd[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd[17]~66_combout\,
	combout => \M1_unit|VPrimeOdd[17]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N24
\M1_unit|Add9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~24_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(12) $ (\M1_unit|Mult2|auto_generated|w493w\(12) $ (\M1_unit|Add9~23\)))) # (GND)
-- \M1_unit|Add9~25\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(12) & (\M1_unit|Mult2|auto_generated|w493w\(12) & !\M1_unit|Add9~23\)) # (!\M1_unit|Mult3|auto_generated|w308w\(12) & ((\M1_unit|Mult2|auto_generated|w493w\(12)) # (!\M1_unit|Add9~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(12),
	datab => \M1_unit|Mult2|auto_generated|w493w\(12),
	datad => VCC,
	cin => \M1_unit|Add9~23\,
	combout => \M1_unit|Add9~24_combout\,
	cout => \M1_unit|Add9~25\);

-- Location: LCCOMB_X36_Y17_N28
\M1_unit|Add9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~28_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(14) $ (\M1_unit|Mult3|auto_generated|w308w\(14) $ (\M1_unit|Add9~27\)))) # (GND)
-- \M1_unit|Add9~29\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(14) & ((!\M1_unit|Add9~27\) # (!\M1_unit|Mult3|auto_generated|w308w\(14)))) # (!\M1_unit|Mult2|auto_generated|w493w\(14) & (!\M1_unit|Mult3|auto_generated|w308w\(14) & !\M1_unit|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(14),
	datab => \M1_unit|Mult3|auto_generated|w308w\(14),
	datad => VCC,
	cin => \M1_unit|Add9~27\,
	combout => \M1_unit|Add9~28_combout\,
	cout => \M1_unit|Add9~29\);

-- Location: LCCOMB_X36_Y17_N30
\M1_unit|Add9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~30_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(15) & ((\M1_unit|Mult3|auto_generated|w308w\(15) & (!\M1_unit|Add9~29\)) # (!\M1_unit|Mult3|auto_generated|w308w\(15) & (\M1_unit|Add9~29\ & VCC)))) # 
-- (!\M1_unit|Mult2|auto_generated|w493w\(15) & ((\M1_unit|Mult3|auto_generated|w308w\(15) & ((\M1_unit|Add9~29\) # (GND))) # (!\M1_unit|Mult3|auto_generated|w308w\(15) & (!\M1_unit|Add9~29\))))
-- \M1_unit|Add9~31\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(15) & (\M1_unit|Mult3|auto_generated|w308w\(15) & !\M1_unit|Add9~29\)) # (!\M1_unit|Mult2|auto_generated|w493w\(15) & ((\M1_unit|Mult3|auto_generated|w308w\(15)) # (!\M1_unit|Add9~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(15),
	datab => \M1_unit|Mult3|auto_generated|w308w\(15),
	datad => VCC,
	cin => \M1_unit|Add9~29\,
	combout => \M1_unit|Add9~30_combout\,
	cout => \M1_unit|Add9~31\);

-- Location: LCCOMB_X36_Y16_N2
\M1_unit|Add9~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~34_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(17) & ((\M1_unit|Mult2|auto_generated|w493w\(17) & (!\M1_unit|Add9~33\)) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & ((\M1_unit|Add9~33\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(17) & ((\M1_unit|Mult2|auto_generated|w493w\(17) & (\M1_unit|Add9~33\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w493w\(17) & (!\M1_unit|Add9~33\))))
-- \M1_unit|Add9~35\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(17) & ((!\M1_unit|Add9~33\) # (!\M1_unit|Mult2|auto_generated|w493w\(17)))) # (!\M1_unit|Mult3|auto_generated|w308w\(17) & (!\M1_unit|Mult2|auto_generated|w493w\(17) & !\M1_unit|Add9~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(17),
	datab => \M1_unit|Mult2|auto_generated|w493w\(17),
	datad => VCC,
	cin => \M1_unit|Add9~33\,
	combout => \M1_unit|Add9~34_combout\,
	cout => \M1_unit|Add9~35\);

-- Location: LCCOMB_X35_Y17_N18
\M1_unit|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~10_combout\ = (\M1_unit|Add9~24_combout\ & (!\M1_unit|Add10~9\)) # (!\M1_unit|Add9~24_combout\ & ((\M1_unit|Add10~9\) # (GND)))
-- \M1_unit|Add10~11\ = CARRY((!\M1_unit|Add10~9\) # (!\M1_unit|Add9~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~9\,
	combout => \M1_unit|Add10~10_combout\,
	cout => \M1_unit|Add10~11\);

-- Location: LCCOMB_X35_Y17_N20
\M1_unit|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~12_combout\ = (\M1_unit|Add9~26_combout\ & (\M1_unit|Add10~11\ $ (GND))) # (!\M1_unit|Add9~26_combout\ & (!\M1_unit|Add10~11\ & VCC))
-- \M1_unit|Add10~13\ = CARRY((\M1_unit|Add9~26_combout\ & !\M1_unit|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~26_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~11\,
	combout => \M1_unit|Add10~12_combout\,
	cout => \M1_unit|Add10~13\);

-- Location: LCCOMB_X35_Y17_N22
\M1_unit|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~14_combout\ = (\M1_unit|Add9~28_combout\ & (!\M1_unit|Add10~13\)) # (!\M1_unit|Add9~28_combout\ & ((\M1_unit|Add10~13\) # (GND)))
-- \M1_unit|Add10~15\ = CARRY((!\M1_unit|Add10~13\) # (!\M1_unit|Add9~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~13\,
	combout => \M1_unit|Add10~14_combout\,
	cout => \M1_unit|Add10~15\);

-- Location: LCCOMB_X35_Y17_N24
\M1_unit|Add10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~16_combout\ = (\M1_unit|Add9~30_combout\ & (\M1_unit|Add10~15\ $ (GND))) # (!\M1_unit|Add9~30_combout\ & (!\M1_unit|Add10~15\ & VCC))
-- \M1_unit|Add10~17\ = CARRY((\M1_unit|Add9~30_combout\ & !\M1_unit|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~30_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~15\,
	combout => \M1_unit|Add10~16_combout\,
	cout => \M1_unit|Add10~17\);

-- Location: LCCOMB_X35_Y17_N28
\M1_unit|Add10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~20_combout\ = (\M1_unit|Add9~34_combout\ & (\M1_unit|Add10~19\ $ (GND))) # (!\M1_unit|Add9~34_combout\ & (!\M1_unit|Add10~19\ & VCC))
-- \M1_unit|Add10~21\ = CARRY((\M1_unit|Add9~34_combout\ & !\M1_unit|Add10~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~34_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~19\,
	combout => \M1_unit|Add10~20_combout\,
	cout => \M1_unit|Add10~21\);

-- Location: LCCOMB_X38_Y18_N24
\M1_unit|Add13~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~24_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(12) $ (\M1_unit|VPrimeOdd\(12) $ (!\M1_unit|Add13~23\)))) # (GND)
-- \M1_unit|Add13~25\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(12) & ((\M1_unit|VPrimeOdd\(12)) # (!\M1_unit|Add13~23\))) # (!\M1_unit|Mult2|auto_generated|w493w\(12) & (\M1_unit|VPrimeOdd\(12) & !\M1_unit|Add13~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(12),
	datab => \M1_unit|VPrimeOdd\(12),
	datad => VCC,
	cin => \M1_unit|Add13~23\,
	combout => \M1_unit|Add13~24_combout\,
	cout => \M1_unit|Add13~25\);

-- Location: LCCOMB_X38_Y18_N28
\M1_unit|Add13~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~28_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(14) $ (\M1_unit|VPrimeOdd\(14) $ (!\M1_unit|Add13~27\)))) # (GND)
-- \M1_unit|Add13~29\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(14) & ((\M1_unit|VPrimeOdd\(14)) # (!\M1_unit|Add13~27\))) # (!\M1_unit|Mult2|auto_generated|w493w\(14) & (\M1_unit|VPrimeOdd\(14) & !\M1_unit|Add13~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(14),
	datab => \M1_unit|VPrimeOdd\(14),
	datad => VCC,
	cin => \M1_unit|Add13~27\,
	combout => \M1_unit|Add13~28_combout\,
	cout => \M1_unit|Add13~29\);

-- Location: LCCOMB_X38_Y18_N30
\M1_unit|Add13~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~30_combout\ = (\M1_unit|VPrimeOdd\(15) & ((\M1_unit|Mult2|auto_generated|w493w\(15) & (\M1_unit|Add13~29\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w493w\(15) & (!\M1_unit|Add13~29\)))) # (!\M1_unit|VPrimeOdd\(15) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(15) & (!\M1_unit|Add13~29\)) # (!\M1_unit|Mult2|auto_generated|w493w\(15) & ((\M1_unit|Add13~29\) # (GND)))))
-- \M1_unit|Add13~31\ = CARRY((\M1_unit|VPrimeOdd\(15) & (!\M1_unit|Mult2|auto_generated|w493w\(15) & !\M1_unit|Add13~29\)) # (!\M1_unit|VPrimeOdd\(15) & ((!\M1_unit|Add13~29\) # (!\M1_unit|Mult2|auto_generated|w493w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(15),
	datab => \M1_unit|Mult2|auto_generated|w493w\(15),
	datad => VCC,
	cin => \M1_unit|Add13~29\,
	combout => \M1_unit|Add13~30_combout\,
	cout => \M1_unit|Add13~31\);

-- Location: LCCOMB_X37_Y18_N22
\M1_unit|Add14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~22_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(11) & ((\M1_unit|Add13~22_combout\ & (\M1_unit|Add14~21\ & VCC)) # (!\M1_unit|Add13~22_combout\ & (!\M1_unit|Add14~21\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(11) & 
-- ((\M1_unit|Add13~22_combout\ & (!\M1_unit|Add14~21\)) # (!\M1_unit|Add13~22_combout\ & ((\M1_unit|Add14~21\) # (GND)))))
-- \M1_unit|Add14~23\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(11) & (!\M1_unit|Add13~22_combout\ & !\M1_unit|Add14~21\)) # (!\M1_unit|Mult3|auto_generated|w308w\(11) & ((!\M1_unit|Add14~21\) # (!\M1_unit|Add13~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(11),
	datab => \M1_unit|Add13~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~21\,
	combout => \M1_unit|Add14~22_combout\,
	cout => \M1_unit|Add14~23\);

-- Location: LCCOMB_X37_Y18_N26
\M1_unit|Add14~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~26_combout\ = (\M1_unit|Add13~26_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(13) & (\M1_unit|Add14~25\ & VCC)) # (!\M1_unit|Mult3|auto_generated|w308w\(13) & (!\M1_unit|Add14~25\)))) # (!\M1_unit|Add13~26_combout\ & 
-- ((\M1_unit|Mult3|auto_generated|w308w\(13) & (!\M1_unit|Add14~25\)) # (!\M1_unit|Mult3|auto_generated|w308w\(13) & ((\M1_unit|Add14~25\) # (GND)))))
-- \M1_unit|Add14~27\ = CARRY((\M1_unit|Add13~26_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(13) & !\M1_unit|Add14~25\)) # (!\M1_unit|Add13~26_combout\ & ((!\M1_unit|Add14~25\) # (!\M1_unit|Mult3|auto_generated|w308w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~26_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(13),
	datad => VCC,
	cin => \M1_unit|Add14~25\,
	combout => \M1_unit|Add14~26_combout\,
	cout => \M1_unit|Add14~27\);

-- Location: LCCOMB_X37_Y18_N28
\M1_unit|Add14~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~28_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(14) $ (\M1_unit|Add13~28_combout\ $ (!\M1_unit|Add14~27\)))) # (GND)
-- \M1_unit|Add14~29\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(14) & ((\M1_unit|Add13~28_combout\) # (!\M1_unit|Add14~27\))) # (!\M1_unit|Mult3|auto_generated|w308w\(14) & (\M1_unit|Add13~28_combout\ & !\M1_unit|Add14~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(14),
	datab => \M1_unit|Add13~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~27\,
	combout => \M1_unit|Add14~28_combout\,
	cout => \M1_unit|Add14~29\);

-- Location: LCCOMB_X37_Y18_N30
\M1_unit|Add14~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~30_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(15) & ((\M1_unit|Add13~30_combout\ & (\M1_unit|Add14~29\ & VCC)) # (!\M1_unit|Add13~30_combout\ & (!\M1_unit|Add14~29\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(15) & 
-- ((\M1_unit|Add13~30_combout\ & (!\M1_unit|Add14~29\)) # (!\M1_unit|Add13~30_combout\ & ((\M1_unit|Add14~29\) # (GND)))))
-- \M1_unit|Add14~31\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(15) & (!\M1_unit|Add13~30_combout\ & !\M1_unit|Add14~29\)) # (!\M1_unit|Mult3|auto_generated|w308w\(15) & ((!\M1_unit|Add14~29\) # (!\M1_unit|Add13~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(15),
	datab => \M1_unit|Add13~30_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~29\,
	combout => \M1_unit|Add14~30_combout\,
	cout => \M1_unit|Add14~31\);

-- Location: LCCOMB_X37_Y17_N0
\M1_unit|Add14~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~32_combout\ = ((\M1_unit|Add13~32_combout\ $ (\M1_unit|Mult3|auto_generated|w308w\(16) $ (!\M1_unit|Add14~31\)))) # (GND)
-- \M1_unit|Add14~33\ = CARRY((\M1_unit|Add13~32_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(16)) # (!\M1_unit|Add14~31\))) # (!\M1_unit|Add13~32_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(16) & !\M1_unit|Add14~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~32_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(16),
	datad => VCC,
	cin => \M1_unit|Add14~31\,
	combout => \M1_unit|Add14~32_combout\,
	cout => \M1_unit|Add14~33\);

-- Location: LCCOMB_X37_Y17_N2
\M1_unit|Add14~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~34_combout\ = (\M1_unit|Add13~34_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(17) & (\M1_unit|Add14~33\ & VCC)) # (!\M1_unit|Mult3|auto_generated|w308w\(17) & (!\M1_unit|Add14~33\)))) # (!\M1_unit|Add13~34_combout\ & 
-- ((\M1_unit|Mult3|auto_generated|w308w\(17) & (!\M1_unit|Add14~33\)) # (!\M1_unit|Mult3|auto_generated|w308w\(17) & ((\M1_unit|Add14~33\) # (GND)))))
-- \M1_unit|Add14~35\ = CARRY((\M1_unit|Add13~34_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(17) & !\M1_unit|Add14~33\)) # (!\M1_unit|Add13~34_combout\ & ((!\M1_unit|Add14~33\) # (!\M1_unit|Mult3|auto_generated|w308w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~34_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(17),
	datad => VCC,
	cin => \M1_unit|Add14~33\,
	combout => \M1_unit|Add14~34_combout\,
	cout => \M1_unit|Add14~35\);

-- Location: LCCOMB_X34_Y17_N2
\M1_unit|Add14~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~39_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~20_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add10~20_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~34_combout\,
	combout => \M1_unit|Add14~39_combout\);

-- Location: LCFF_X34_Y17_N25
\M1_unit|VPrimeOdd[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[17]~feeder_combout\,
	sdata => \M1_unit|Add14~39_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(17));

-- Location: LCCOMB_X32_Y17_N20
\M1_unit|Selector242~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector242~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(17)) # ((\M1_unit|Multi_Op[7][17]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Multi_Op[7][17]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(17),
	datac => \M1_unit|Multi_Op[7][17]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector242~0_combout\);

-- Location: LCFF_X32_Y17_N21
\M1_unit|Multi_Op[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector242~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][17]~regout\);

-- Location: LCCOMB_X34_Y17_N12
\M1_unit|Add14~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~40_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~18_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add10~18_combout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add14~32_combout\,
	combout => \M1_unit|Add14~40_combout\);

-- Location: LCFF_X34_Y17_N11
\M1_unit|VPrimeOdd[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[16]~feeder_combout\,
	sdata => \M1_unit|Add14~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(16));

-- Location: LCCOMB_X32_Y17_N18
\M1_unit|Selector243~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector243~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(16)) # ((\M1_unit|Multi_Op[7][16]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Multi_Op[7][16]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(16),
	datac => \M1_unit|Multi_Op[7][16]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector243~0_combout\);

-- Location: LCFF_X32_Y17_N19
\M1_unit|Multi_Op[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector243~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][16]~regout\);

-- Location: LCCOMB_X34_Y17_N20
\M1_unit|VPrimeOdd[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[15]~feeder_combout\ = \M1_unit|VPrimeOdd[15]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[15]~62_combout\,
	combout => \M1_unit|VPrimeOdd[15]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N14
\M1_unit|Add14~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~41_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~16_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add10~16_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~30_combout\,
	combout => \M1_unit|Add14~41_combout\);

-- Location: LCFF_X34_Y17_N21
\M1_unit|VPrimeOdd[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[15]~feeder_combout\,
	sdata => \M1_unit|Add14~41_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(15));

-- Location: LCCOMB_X32_Y17_N24
\M1_unit|Selector244~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector244~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(15)) # ((\M1_unit|Multi_Op[7][15]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Multi_Op[7][15]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(15),
	datac => \M1_unit|Multi_Op[7][15]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector244~0_combout\);

-- Location: LCFF_X32_Y17_N25
\M1_unit|Multi_Op[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector244~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][15]~regout\);

-- Location: LCCOMB_X37_Y18_N16
\M1_unit|Add14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~16_combout\ = ((\M1_unit|Add13~16_combout\ $ (\M1_unit|Mult3|auto_generated|w308w\(8) $ (!\M1_unit|Add14~15\)))) # (GND)
-- \M1_unit|Add14~17\ = CARRY((\M1_unit|Add13~16_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(8)) # (!\M1_unit|Add14~15\))) # (!\M1_unit|Add13~16_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(8) & !\M1_unit|Add14~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~16_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(8),
	datad => VCC,
	cin => \M1_unit|Add14~15\,
	combout => \M1_unit|Add14~16_combout\,
	cout => \M1_unit|Add14~17\);

-- Location: LCCOMB_X37_Y18_N18
\M1_unit|Add14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~18_combout\ = (\M1_unit|Mult3|auto_generated|w308w\(9) & ((\M1_unit|Add13~18_combout\ & (\M1_unit|Add14~17\ & VCC)) # (!\M1_unit|Add13~18_combout\ & (!\M1_unit|Add14~17\)))) # (!\M1_unit|Mult3|auto_generated|w308w\(9) & 
-- ((\M1_unit|Add13~18_combout\ & (!\M1_unit|Add14~17\)) # (!\M1_unit|Add13~18_combout\ & ((\M1_unit|Add14~17\) # (GND)))))
-- \M1_unit|Add14~19\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(9) & (!\M1_unit|Add13~18_combout\ & !\M1_unit|Add14~17\)) # (!\M1_unit|Mult3|auto_generated|w308w\(9) & ((!\M1_unit|Add14~17\) # (!\M1_unit|Add13~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(9),
	datab => \M1_unit|Add13~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~17\,
	combout => \M1_unit|Add14~18_combout\,
	cout => \M1_unit|Add14~19\);

-- Location: LCCOMB_X37_Y18_N20
\M1_unit|Add14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~20_combout\ = ((\M1_unit|Add13~20_combout\ $ (\M1_unit|Mult3|auto_generated|w308w\(10) $ (!\M1_unit|Add14~19\)))) # (GND)
-- \M1_unit|Add14~21\ = CARRY((\M1_unit|Add13~20_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(10)) # (!\M1_unit|Add14~19\))) # (!\M1_unit|Add13~20_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(10) & !\M1_unit|Add14~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~20_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(10),
	datad => VCC,
	cin => \M1_unit|Add14~19\,
	combout => \M1_unit|Add14~20_combout\,
	cout => \M1_unit|Add14~21\);

-- Location: LCCOMB_X34_Y17_N6
\M1_unit|Add14~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~45_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~8_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~8_combout\,
	datad => \M1_unit|Add14~22_combout\,
	combout => \M1_unit|Add14~45_combout\);

-- Location: LCFF_X34_Y17_N29
\M1_unit|VPrimeOdd[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[11]~feeder_combout\,
	sdata => \M1_unit|Add14~45_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(11));

-- Location: LCCOMB_X38_Y19_N24
\M1_unit|Selector248~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector248~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(11)) # ((\M1_unit|Multi_Op[7][11]~regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & (((\M1_unit|Multi_Op[7][11]~regout\ & 
-- !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(11),
	datac => \M1_unit|Multi_Op[7][11]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector248~0_combout\);

-- Location: LCFF_X38_Y19_N25
\M1_unit|Multi_Op[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector248~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][11]~regout\);

-- Location: LCCOMB_X33_Y15_N22
\M1_unit|Add14~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~95_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add9~12_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~12_combout\,
	datab => \M1_unit|Add14~12_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Add14~95_combout\);

-- Location: LCFF_X34_Y19_N19
\M1_unit|VPrimeOdd[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[6]~feeder_combout\,
	sdata => \M1_unit|Add14~95_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(6));

-- Location: LCCOMB_X38_Y19_N8
\M1_unit|Selector253~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector253~1_combout\ = (\M1_unit|Selector253~0_combout\ & (((\M1_unit|WideOr46~4_combout\) # (\M1_unit|VPrimeOdd\(6))))) # (!\M1_unit|Selector253~0_combout\ & (\M1_unit|VReg[0][6]~regout\ & (!\M1_unit|WideOr46~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector253~0_combout\,
	datab => \M1_unit|VReg[0][6]~regout\,
	datac => \M1_unit|WideOr46~4_combout\,
	datad => \M1_unit|VPrimeOdd\(6),
	combout => \M1_unit|Selector253~1_combout\);

-- Location: LCFF_X38_Y19_N9
\M1_unit|Multi_Op[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector253~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][6]~regout\);

-- Location: LCCOMB_X36_Y17_N0
\M1_unit|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~0_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(0) & ((GND) # (!\M1_unit|Mult3|auto_generated|w308w\(0)))) # (!\M1_unit|Mult2|auto_generated|w493w\(0) & (\M1_unit|Mult3|auto_generated|w308w\(0) $ (GND)))
-- \M1_unit|Add9~1\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(0)) # (!\M1_unit|Mult3|auto_generated|w308w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(0),
	datab => \M1_unit|Mult3|auto_generated|w308w\(0),
	datad => VCC,
	combout => \M1_unit|Add9~0_combout\,
	cout => \M1_unit|Add9~1\);

-- Location: LCCOMB_X36_Y17_N2
\M1_unit|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~2_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(1) & ((\M1_unit|Mult3|auto_generated|w308w\(1) & (!\M1_unit|Add9~1\)) # (!\M1_unit|Mult3|auto_generated|w308w\(1) & (\M1_unit|Add9~1\ & VCC)))) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & 
-- ((\M1_unit|Mult3|auto_generated|w308w\(1) & ((\M1_unit|Add9~1\) # (GND))) # (!\M1_unit|Mult3|auto_generated|w308w\(1) & (!\M1_unit|Add9~1\))))
-- \M1_unit|Add9~3\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(1) & (\M1_unit|Mult3|auto_generated|w308w\(1) & !\M1_unit|Add9~1\)) # (!\M1_unit|Mult2|auto_generated|w493w\(1) & ((\M1_unit|Mult3|auto_generated|w308w\(1)) # (!\M1_unit|Add9~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(1),
	datab => \M1_unit|Mult3|auto_generated|w308w\(1),
	datad => VCC,
	cin => \M1_unit|Add9~1\,
	combout => \M1_unit|Add9~2_combout\,
	cout => \M1_unit|Add9~3\);

-- Location: LCCOMB_X36_Y17_N4
\M1_unit|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~4_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(2) $ (\M1_unit|Mult3|auto_generated|w308w\(2) $ (\M1_unit|Add9~3\)))) # (GND)
-- \M1_unit|Add9~5\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(2) & ((!\M1_unit|Add9~3\) # (!\M1_unit|Mult3|auto_generated|w308w\(2)))) # (!\M1_unit|Mult2|auto_generated|w493w\(2) & (!\M1_unit|Mult3|auto_generated|w308w\(2) & !\M1_unit|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(2),
	datab => \M1_unit|Mult3|auto_generated|w308w\(2),
	datad => VCC,
	cin => \M1_unit|Add9~3\,
	combout => \M1_unit|Add9~4_combout\,
	cout => \M1_unit|Add9~5\);

-- Location: LCCOMB_X36_Y17_N6
\M1_unit|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~6_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(3) & ((\M1_unit|Mult3|auto_generated|w308w\(3) & (!\M1_unit|Add9~5\)) # (!\M1_unit|Mult3|auto_generated|w308w\(3) & (\M1_unit|Add9~5\ & VCC)))) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & 
-- ((\M1_unit|Mult3|auto_generated|w308w\(3) & ((\M1_unit|Add9~5\) # (GND))) # (!\M1_unit|Mult3|auto_generated|w308w\(3) & (!\M1_unit|Add9~5\))))
-- \M1_unit|Add9~7\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(3) & (\M1_unit|Mult3|auto_generated|w308w\(3) & !\M1_unit|Add9~5\)) # (!\M1_unit|Mult2|auto_generated|w493w\(3) & ((\M1_unit|Mult3|auto_generated|w308w\(3)) # (!\M1_unit|Add9~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(3),
	datab => \M1_unit|Mult3|auto_generated|w308w\(3),
	datad => VCC,
	cin => \M1_unit|Add9~5\,
	combout => \M1_unit|Add9~6_combout\,
	cout => \M1_unit|Add9~7\);

-- Location: LCCOMB_X36_Y17_N8
\M1_unit|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~8_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(4) $ (\M1_unit|Mult3|auto_generated|w308w\(4) $ (\M1_unit|Add9~7\)))) # (GND)
-- \M1_unit|Add9~9\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(4) & ((!\M1_unit|Add9~7\) # (!\M1_unit|Mult3|auto_generated|w308w\(4)))) # (!\M1_unit|Mult2|auto_generated|w493w\(4) & (!\M1_unit|Mult3|auto_generated|w308w\(4) & !\M1_unit|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(4),
	datab => \M1_unit|Mult3|auto_generated|w308w\(4),
	datad => VCC,
	cin => \M1_unit|Add9~7\,
	combout => \M1_unit|Add9~8_combout\,
	cout => \M1_unit|Add9~9\);

-- Location: LCCOMB_X36_Y18_N26
\M1_unit|Add14~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~94_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add9~10_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add14~10_combout\,
	datad => \M1_unit|Add9~10_combout\,
	combout => \M1_unit|Add14~94_combout\);

-- Location: LCFF_X36_Y18_N7
\M1_unit|VPrimeOdd[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[5]~feeder_combout\,
	sdata => \M1_unit|Add14~94_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(5));

-- Location: LCCOMB_X33_Y17_N14
\M1_unit|Selector254~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector254~1_combout\ = (\M1_unit|Multi_Op[7][0]~3_combout\ & ((\M1_unit|Selector254~0_combout\ & ((\M1_unit|VPrimeOdd\(5)))) # (!\M1_unit|Selector254~0_combout\ & (\M1_unit|VReg[2][5]~regout\)))) # (!\M1_unit|Multi_Op[7][0]~3_combout\ & 
-- (\M1_unit|Selector254~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op[7][0]~3_combout\,
	datab => \M1_unit|Selector254~0_combout\,
	datac => \M1_unit|VReg[2][5]~regout\,
	datad => \M1_unit|VPrimeOdd\(5),
	combout => \M1_unit|Selector254~1_combout\);

-- Location: LCFF_X33_Y17_N15
\M1_unit|Multi_Op[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector254~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][5]~regout\);

-- Location: LCCOMB_X36_Y18_N8
\M1_unit|Add14~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~93_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add9~8_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add14~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add14~8_combout\,
	datad => \M1_unit|Add9~8_combout\,
	combout => \M1_unit|Add14~93_combout\);

-- Location: LCFF_X36_Y18_N29
\M1_unit|VPrimeOdd[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[4]~feeder_combout\,
	sdata => \M1_unit|Add14~93_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(4));

-- Location: LCCOMB_X31_Y19_N0
\M1_unit|Selector149~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector149~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VEvenBuf\(4))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VEvenBuf\(4),
	datab => \SRAM_unit|SRAM_read_data\(4),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector149~0_combout\);

-- Location: LCCOMB_X31_Y19_N24
\M1_unit|VOddBuf[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VOddBuf[4]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \M1_unit|VOddBuf[4]~feeder_combout\);

-- Location: LCFF_X31_Y19_N25
\M1_unit|VOddBuf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VOddBuf[4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(4));

-- Location: LCFF_X31_Y19_N1
\M1_unit|VReg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector149~0_combout\,
	sdata => \M1_unit|VOddBuf\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][4]~regout\);

-- Location: LCCOMB_X32_Y19_N10
\M1_unit|Selector157~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector157~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & ((\M1_unit|VReg[5][4]~regout\))) # (!\M1_unit|state_m1.S_COMMONCASE_11~0_combout\ & (\SRAM_unit|SRAM_read_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datac => \M1_unit|VReg[5][4]~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	combout => \M1_unit|Selector157~0_combout\);

-- Location: LCFF_X32_Y19_N11
\M1_unit|VReg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector157~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[4][4]~regout\);

-- Location: LCCOMB_X32_Y19_N12
\M1_unit|Selector255~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector255~0_combout\ = (\M1_unit|WideOr46~4_combout\ & ((\M1_unit|Multi_Op[7][0]~3_combout\ & (\M1_unit|VReg[2][4]~regout\)) # (!\M1_unit|Multi_Op[7][0]~3_combout\ & ((\M1_unit|VReg[4][4]~regout\))))) # (!\M1_unit|WideOr46~4_combout\ & 
-- (((\M1_unit|Multi_Op[7][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][4]~regout\,
	datab => \M1_unit|WideOr46~4_combout\,
	datac => \M1_unit|Multi_Op[7][0]~3_combout\,
	datad => \M1_unit|VReg[4][4]~regout\,
	combout => \M1_unit|Selector255~0_combout\);

-- Location: LCCOMB_X33_Y17_N20
\M1_unit|Selector255~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector255~1_combout\ = (\M1_unit|Selector255~0_combout\ & (((\M1_unit|VPrimeOdd\(4)) # (\M1_unit|WideOr46~4_combout\)))) # (!\M1_unit|Selector255~0_combout\ & (\M1_unit|VReg[0][4]~regout\ & ((!\M1_unit|WideOr46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[0][4]~regout\,
	datab => \M1_unit|VPrimeOdd\(4),
	datac => \M1_unit|Selector255~0_combout\,
	datad => \M1_unit|WideOr46~4_combout\,
	combout => \M1_unit|Selector255~1_combout\);

-- Location: LCFF_X33_Y17_N21
\M1_unit|Multi_Op[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector255~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][4]~regout\);

-- Location: LCCOMB_X33_Y18_N20
\M1_unit|Add14~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~92_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add9~6_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|Add9~6_combout\,
	datad => \M1_unit|Add14~6_combout\,
	combout => \M1_unit|Add14~92_combout\);

-- Location: LCFF_X33_Y18_N11
\M1_unit|VPrimeOdd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[3]~feeder_combout\,
	sdata => \M1_unit|Add14~92_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(3));

-- Location: LCCOMB_X32_Y19_N8
\M1_unit|Selector256~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector256~0_combout\ = (\M1_unit|WideOr46~4_combout\ & (((!\M1_unit|Multi_Op[7][0]~3_combout\ & \M1_unit|VReg[4][3]~regout\)))) # (!\M1_unit|WideOr46~4_combout\ & ((\M1_unit|VReg[0][3]~regout\) # ((\M1_unit|Multi_Op[7][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[0][3]~regout\,
	datab => \M1_unit|WideOr46~4_combout\,
	datac => \M1_unit|Multi_Op[7][0]~3_combout\,
	datad => \M1_unit|VReg[4][3]~regout\,
	combout => \M1_unit|Selector256~0_combout\);

-- Location: LCCOMB_X33_Y17_N26
\M1_unit|Selector256~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector256~1_combout\ = (\M1_unit|Selector256~0_combout\ & (((\M1_unit|VPrimeOdd\(3)) # (!\M1_unit|Multi_Op[7][0]~3_combout\)))) # (!\M1_unit|Selector256~0_combout\ & (\M1_unit|VReg[2][3]~regout\ & ((\M1_unit|Multi_Op[7][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][3]~regout\,
	datab => \M1_unit|VPrimeOdd\(3),
	datac => \M1_unit|Selector256~0_combout\,
	datad => \M1_unit|Multi_Op[7][0]~3_combout\,
	combout => \M1_unit|Selector256~1_combout\);

-- Location: LCFF_X33_Y17_N27
\M1_unit|Multi_Op[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector256~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][3]~regout\);

-- Location: LCCOMB_X36_Y18_N10
\M1_unit|VPrimeOdd[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[2]~feeder_combout\ = \M1_unit|VPrimeOdd[2]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[2]~36_combout\,
	combout => \M1_unit|VPrimeOdd[2]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N14
\M1_unit|Add14~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~91_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add9~4_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add9~4_combout\,
	datad => \M1_unit|Add14~4_combout\,
	combout => \M1_unit|Add14~91_combout\);

-- Location: LCFF_X36_Y18_N11
\M1_unit|VPrimeOdd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[2]~feeder_combout\,
	sdata => \M1_unit|Add14~91_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(2));

-- Location: LCCOMB_X33_Y21_N10
\M1_unit|Selector257~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector257~0_combout\ = (\M1_unit|Multi_Op[7][0]~3_combout\ & (((\M1_unit|VReg[2][2]~regout\)) # (!\M1_unit|WideOr46~4_combout\))) # (!\M1_unit|Multi_Op[7][0]~3_combout\ & (\M1_unit|WideOr46~4_combout\ & ((\M1_unit|VReg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op[7][0]~3_combout\,
	datab => \M1_unit|WideOr46~4_combout\,
	datac => \M1_unit|VReg[2][2]~regout\,
	datad => \M1_unit|VReg[4][2]~regout\,
	combout => \M1_unit|Selector257~0_combout\);

-- Location: LCCOMB_X33_Y17_N16
\M1_unit|Selector257~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector257~1_combout\ = (\M1_unit|Selector257~0_combout\ & (((\M1_unit|VPrimeOdd\(2)) # (\M1_unit|WideOr46~4_combout\)))) # (!\M1_unit|Selector257~0_combout\ & (\M1_unit|VReg[0][2]~regout\ & ((!\M1_unit|WideOr46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[0][2]~regout\,
	datab => \M1_unit|VPrimeOdd\(2),
	datac => \M1_unit|Selector257~0_combout\,
	datad => \M1_unit|WideOr46~4_combout\,
	combout => \M1_unit|Selector257~1_combout\);

-- Location: LCFF_X33_Y17_N17
\M1_unit|Multi_Op[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector257~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][2]~regout\);

-- Location: LCCOMB_X36_Y18_N4
\M1_unit|Add14~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~90_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add9~2_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~2_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~2_combout\,
	combout => \M1_unit|Add14~90_combout\);

-- Location: LCFF_X36_Y18_N1
\M1_unit|VPrimeOdd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[1]~feeder_combout\,
	sdata => \M1_unit|Add14~90_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(1));

-- Location: LCCOMB_X33_Y17_N22
\M1_unit|Selector258~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector258~1_combout\ = (\M1_unit|Multi_Op[7][0]~3_combout\ & ((\M1_unit|Selector258~0_combout\ & ((\M1_unit|VPrimeOdd\(1)))) # (!\M1_unit|Selector258~0_combout\ & (\M1_unit|VReg[2][1]~regout\)))) # (!\M1_unit|Multi_Op[7][0]~3_combout\ & 
-- (((\M1_unit|Selector258~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Multi_Op[7][0]~3_combout\,
	datab => \M1_unit|VReg[2][1]~regout\,
	datac => \M1_unit|Selector258~0_combout\,
	datad => \M1_unit|VPrimeOdd\(1),
	combout => \M1_unit|Selector258~1_combout\);

-- Location: LCFF_X33_Y17_N23
\M1_unit|Multi_Op[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector258~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr41~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][1]~regout\);

-- Location: LCCOMB_X34_Y17_N30
\M1_unit|VPrimeOdd[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[10]~feeder_combout\ = \M1_unit|VPrimeOdd[10]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[10]~52_combout\,
	combout => \M1_unit|VPrimeOdd[10]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N16
\M1_unit|Add14~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~46_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~6_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~6_combout\,
	datad => \M1_unit|Add14~20_combout\,
	combout => \M1_unit|Add14~46_combout\);

-- Location: LCFF_X34_Y17_N31
\M1_unit|VPrimeOdd[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[10]~feeder_combout\,
	sdata => \M1_unit|Add14~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(10));

-- Location: LCCOMB_X36_Y15_N24
\M1_unit|Add17~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~24_combout\ = ((\M1_unit|VPrimeOdd\(12) $ (\M1_unit|Mult2|auto_generated|w493w\(12) $ (\M1_unit|Add17~23\)))) # (GND)
-- \M1_unit|Add17~25\ = CARRY((\M1_unit|VPrimeOdd\(12) & ((!\M1_unit|Add17~23\) # (!\M1_unit|Mult2|auto_generated|w493w\(12)))) # (!\M1_unit|VPrimeOdd\(12) & (!\M1_unit|Mult2|auto_generated|w493w\(12) & !\M1_unit|Add17~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(12),
	datab => \M1_unit|Mult2|auto_generated|w493w\(12),
	datad => VCC,
	cin => \M1_unit|Add17~23\,
	combout => \M1_unit|Add17~24_combout\,
	cout => \M1_unit|Add17~25\);

-- Location: LCCOMB_X36_Y15_N26
\M1_unit|Add17~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~26_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(13) & ((\M1_unit|VPrimeOdd\(13) & (!\M1_unit|Add17~25\)) # (!\M1_unit|VPrimeOdd\(13) & ((\M1_unit|Add17~25\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(13) & 
-- ((\M1_unit|VPrimeOdd\(13) & (\M1_unit|Add17~25\ & VCC)) # (!\M1_unit|VPrimeOdd\(13) & (!\M1_unit|Add17~25\))))
-- \M1_unit|Add17~27\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(13) & ((!\M1_unit|Add17~25\) # (!\M1_unit|VPrimeOdd\(13)))) # (!\M1_unit|Mult2|auto_generated|w493w\(13) & (!\M1_unit|VPrimeOdd\(13) & !\M1_unit|Add17~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(13),
	datab => \M1_unit|VPrimeOdd\(13),
	datad => VCC,
	cin => \M1_unit|Add17~25\,
	combout => \M1_unit|Add17~26_combout\,
	cout => \M1_unit|Add17~27\);

-- Location: LCCOMB_X34_Y17_N8
\M1_unit|VPrimeOdd[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[13]~feeder_combout\ = \M1_unit|VPrimeOdd[13]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[13]~58_combout\,
	combout => \M1_unit|VPrimeOdd[13]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N18
\M1_unit|Add14~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~43_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~12_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add10~12_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~26_combout\,
	combout => \M1_unit|Add14~43_combout\);

-- Location: LCFF_X34_Y17_N9
\M1_unit|VPrimeOdd[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[13]~feeder_combout\,
	sdata => \M1_unit|Add14~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(13));

-- Location: LCCOMB_X34_Y17_N22
\M1_unit|VPrimeOdd[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[14]~feeder_combout\ = \M1_unit|VPrimeOdd[14]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[14]~60_combout\,
	combout => \M1_unit|VPrimeOdd[14]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N16
\M1_unit|Add14~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~42_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~14_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add10~14_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~28_combout\,
	combout => \M1_unit|Add14~42_combout\);

-- Location: LCFF_X34_Y17_N23
\M1_unit|VPrimeOdd[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[14]~feeder_combout\,
	sdata => \M1_unit|Add14~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(14));

-- Location: LCCOMB_X38_Y20_N6
\M1_unit|Selector329~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector329~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~14_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~14_combout\,
	combout => \M1_unit|Selector329~0_combout\);

-- Location: LCCOMB_X32_Y18_N2
\M1_unit|UPrimeOdd[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[5]~feeder_combout\ = \M1_unit|UPrimeOdd[5]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[5]~42_combout\,
	combout => \M1_unit|UPrimeOdd[5]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N14
\M1_unit|Add12~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~94_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add7~10_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~10_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add12~10_combout\,
	combout => \M1_unit|Add12~94_combout\);

-- Location: LCFF_X32_Y18_N3
\M1_unit|UPrimeOdd[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[5]~feeder_combout\,
	sdata => \M1_unit|Add12~94_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(5));

-- Location: LCCOMB_X32_Y18_N18
\M1_unit|Selector296~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector296~2_combout\ = (\M1_unit|Selector296~0_combout\) # ((\M1_unit|Selector296~1_combout\) # ((\M1_unit|WideOr47~combout\ & \M1_unit|UPrimeOdd\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~combout\,
	datab => \M1_unit|Selector296~0_combout\,
	datac => \M1_unit|Selector296~1_combout\,
	datad => \M1_unit|UPrimeOdd\(5),
	combout => \M1_unit|Selector296~2_combout\);

-- Location: LCCOMB_X34_Y17_N26
\M1_unit|VPrimeOdd[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[12]~feeder_combout\ = \M1_unit|VPrimeOdd[12]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[12]~56_combout\,
	combout => \M1_unit|VPrimeOdd[12]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N4
\M1_unit|Add14~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~44_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add10~10_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add14~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add14~24_combout\,
	datab => \M1_unit|Add10~10_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Add14~44_combout\);

-- Location: LCFF_X34_Y17_N27
\M1_unit|VPrimeOdd[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[12]~feeder_combout\,
	sdata => \M1_unit|Add14~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(12));

-- Location: LCCOMB_X38_Y20_N26
\M1_unit|Selector331~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector331~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~10_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~10_combout\,
	combout => \M1_unit|Selector331~0_combout\);

-- Location: LCCOMB_X34_Y20_N18
\M1_unit|UPrimeOdd[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[4]~feeder_combout\ = \M1_unit|UPrimeOdd[4]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[4]~40_combout\,
	combout => \M1_unit|UPrimeOdd[4]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N22
\M1_unit|Add12~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~93_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add7~8_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~8_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add12~8_combout\,
	combout => \M1_unit|Add12~93_combout\);

-- Location: LCFF_X34_Y20_N19
\M1_unit|UPrimeOdd[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[4]~feeder_combout\,
	sdata => \M1_unit|Add12~93_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(4));

-- Location: LCCOMB_X34_Y20_N8
\M1_unit|Selector297~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector297~0_combout\ = (\M1_unit|VReg[1][4]~regout\ & (((!\M1_unit|WideOr37~0_combout\ & \M1_unit|VReg[3][4]~regout\)) # (!\M1_unit|Multi_Op~2_combout\))) # (!\M1_unit|VReg[1][4]~regout\ & (!\M1_unit|WideOr37~0_combout\ & 
-- ((\M1_unit|VReg[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[1][4]~regout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|VReg[3][4]~regout\,
	combout => \M1_unit|Selector297~0_combout\);

-- Location: LCCOMB_X34_Y20_N10
\M1_unit|Selector297~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector297~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (((\M1_unit|UReg[2][4]~regout\ & \M1_unit|WideOr58~2_combout\)))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|VReg[5][4]~regout\) # ((\M1_unit|UReg[2][4]~regout\ & 
-- \M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|VReg[5][4]~regout\,
	datac => \M1_unit|UReg[2][4]~regout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector297~1_combout\);

-- Location: LCCOMB_X34_Y20_N12
\M1_unit|Selector297~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector297~2_combout\ = (\M1_unit|Selector297~0_combout\) # ((\M1_unit|Selector297~1_combout\) # ((\M1_unit|WideOr47~combout\ & \M1_unit|UPrimeOdd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~combout\,
	datab => \M1_unit|UPrimeOdd\(4),
	datac => \M1_unit|Selector297~0_combout\,
	datad => \M1_unit|Selector297~1_combout\,
	combout => \M1_unit|Selector297~2_combout\);

-- Location: LCCOMB_X36_Y15_N14
\M1_unit|Add17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~14_combout\ = (\M1_unit|VPrimeOdd\(7) & ((\M1_unit|Mult2|auto_generated|w493w\(7) & (!\M1_unit|Add17~13\)) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & (\M1_unit|Add17~13\ & VCC)))) # (!\M1_unit|VPrimeOdd\(7) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(7) & ((\M1_unit|Add17~13\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & (!\M1_unit|Add17~13\))))
-- \M1_unit|Add17~15\ = CARRY((\M1_unit|VPrimeOdd\(7) & (\M1_unit|Mult2|auto_generated|w493w\(7) & !\M1_unit|Add17~13\)) # (!\M1_unit|VPrimeOdd\(7) & ((\M1_unit|Mult2|auto_generated|w493w\(7)) # (!\M1_unit|Add17~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(7),
	datab => \M1_unit|Mult2|auto_generated|w493w\(7),
	datad => VCC,
	cin => \M1_unit|Add17~13\,
	combout => \M1_unit|Add17~14_combout\,
	cout => \M1_unit|Add17~15\);

-- Location: LCCOMB_X35_Y15_N16
\M1_unit|VPrimeOdd[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[8]~48_combout\ = ((\M1_unit|Mult3|auto_generated|w308w\(8) $ (\M1_unit|Add17~16_combout\ $ (!\M1_unit|VPrimeOdd[7]~47\)))) # (GND)
-- \M1_unit|VPrimeOdd[8]~49\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(8) & ((\M1_unit|Add17~16_combout\) # (!\M1_unit|VPrimeOdd[7]~47\))) # (!\M1_unit|Mult3|auto_generated|w308w\(8) & (\M1_unit|Add17~16_combout\ & !\M1_unit|VPrimeOdd[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(8),
	datab => \M1_unit|Add17~16_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[7]~47\,
	combout => \M1_unit|VPrimeOdd[8]~48_combout\,
	cout => \M1_unit|VPrimeOdd[8]~49\);

-- Location: LCCOMB_X37_Y20_N0
\M1_unit|VPrimeOdd[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[9]~feeder_combout\ = \M1_unit|VPrimeOdd[9]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[9]~50_combout\,
	combout => \M1_unit|VPrimeOdd[9]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N4
\M1_unit|Add14~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~47_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add10~4_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add14~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add14~18_combout\,
	datad => \M1_unit|Add10~4_combout\,
	combout => \M1_unit|Add14~47_combout\);

-- Location: LCFF_X37_Y20_N1
\M1_unit|VPrimeOdd[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[9]~feeder_combout\,
	sdata => \M1_unit|Add14~47_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(9));

-- Location: LCCOMB_X38_Y20_N4
\M1_unit|Selector334~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector334~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~4_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~4_combout\,
	combout => \M1_unit|Selector334~0_combout\);

-- Location: LCCOMB_X40_Y21_N14
\M1_unit|Add12~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~91_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add7~4_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~4_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add12~4_combout\,
	combout => \M1_unit|Add12~91_combout\);

-- Location: LCFF_X40_Y21_N25
\M1_unit|UPrimeOdd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[2]~feeder_combout\,
	sdata => \M1_unit|Add12~91_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(2));

-- Location: LCCOMB_X33_Y20_N2
\M1_unit|Selector299~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector299~1_combout\ = (\M1_unit|WideOr58~2_combout\ & ((\M1_unit|UReg[2][2]~regout\) # ((!\M1_unit|WideOr38~0_combout\ & \M1_unit|VReg[5][2]~regout\)))) # (!\M1_unit|WideOr58~2_combout\ & (((!\M1_unit|WideOr38~0_combout\ & 
-- \M1_unit|VReg[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr58~2_combout\,
	datab => \M1_unit|UReg[2][2]~regout\,
	datac => \M1_unit|WideOr38~0_combout\,
	datad => \M1_unit|VReg[5][2]~regout\,
	combout => \M1_unit|Selector299~1_combout\);

-- Location: LCCOMB_X34_Y18_N24
\M1_unit|Selector299~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector299~2_combout\ = (\M1_unit|Selector299~0_combout\) # ((\M1_unit|Selector299~1_combout\) # ((\M1_unit|WideOr47~combout\ & \M1_unit|UPrimeOdd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector299~0_combout\,
	datab => \M1_unit|WideOr47~combout\,
	datac => \M1_unit|UPrimeOdd\(2),
	datad => \M1_unit|Selector299~1_combout\,
	combout => \M1_unit|Selector299~2_combout\);

-- Location: LCCOMB_X41_Y21_N0
\M1_unit|VPrimeOdd[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[8]~feeder_combout\ = \M1_unit|VPrimeOdd[8]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd[8]~48_combout\,
	combout => \M1_unit|VPrimeOdd[8]~feeder_combout\);

-- Location: LCCOMB_X41_Y21_N4
\M1_unit|Add14~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~48_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~2_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~2_combout\,
	datad => \M1_unit|Add14~16_combout\,
	combout => \M1_unit|Add14~48_combout\);

-- Location: LCFF_X41_Y21_N1
\M1_unit|VPrimeOdd[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[8]~feeder_combout\,
	sdata => \M1_unit|Add14~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(8));

-- Location: LCCOMB_X38_Y20_N18
\M1_unit|Selector335~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector335~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~2_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add25~2_combout\,
	combout => \M1_unit|Selector335~0_combout\);

-- Location: LCCOMB_X35_Y18_N18
\M1_unit|UPrimeOdd[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[0]~feeder_combout\ = \M1_unit|UPrimeOdd[0]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[0]~32_combout\,
	combout => \M1_unit|UPrimeOdd[0]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N14
\M1_unit|Add12~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~89_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add7~0_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add7~0_combout\,
	datad => \M1_unit|Add12~0_combout\,
	combout => \M1_unit|Add12~89_combout\);

-- Location: LCFF_X35_Y18_N19
\M1_unit|UPrimeOdd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[0]~feeder_combout\,
	sdata => \M1_unit|Add12~89_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(0));

-- Location: LCCOMB_X33_Y14_N8
\M1_unit|Selector153~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector153~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & (\M1_unit|VEvenBuf\(0))) # (!\M1_unit|state_m1.S_COMMONCASE_5~0_combout\ & ((\SRAM_unit|SRAM_read_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VEvenBuf\(0),
	datab => \SRAM_unit|SRAM_read_data\(0),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector153~0_combout\);

-- Location: LCFF_X33_Y19_N19
\M1_unit|VOddBuf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VOddBuf\(0));

-- Location: LCFF_X33_Y14_N9
\M1_unit|VReg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector153~0_combout\,
	sdata => \M1_unit|VOddBuf\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	ena => \M1_unit|WideOr34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VReg[5][0]~regout\);

-- Location: LCCOMB_X35_Y18_N24
\M1_unit|Selector301~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector301~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (((\M1_unit|UReg[2][0]~regout\ & \M1_unit|WideOr58~2_combout\)))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|VReg[5][0]~regout\) # ((\M1_unit|UReg[2][0]~regout\ & 
-- \M1_unit|WideOr58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|VReg[5][0]~regout\,
	datac => \M1_unit|UReg[2][0]~regout\,
	datad => \M1_unit|WideOr58~2_combout\,
	combout => \M1_unit|Selector301~1_combout\);

-- Location: LCCOMB_X35_Y18_N10
\M1_unit|Selector301~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector301~2_combout\ = (\M1_unit|Selector301~0_combout\) # ((\M1_unit|Selector301~1_combout\) # ((\M1_unit|UPrimeOdd\(0) & \M1_unit|WideOr47~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector301~0_combout\,
	datab => \M1_unit|UPrimeOdd\(0),
	datac => \M1_unit|Selector301~1_combout\,
	datad => \M1_unit|WideOr47~combout\,
	combout => \M1_unit|Selector301~2_combout\);

-- Location: LCCOMB_X33_Y17_N10
\M1_unit|VPrimeOdd[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[0]~feeder_combout\ = \M1_unit|VPrimeOdd[0]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[0]~32_combout\,
	combout => \M1_unit|VPrimeOdd[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y17_N4
\M1_unit|Add14~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~89_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add9~0_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add9~0_combout\,
	datad => \M1_unit|Add14~0_combout\,
	combout => \M1_unit|Add14~89_combout\);

-- Location: LCFF_X33_Y17_N11
\M1_unit|VPrimeOdd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[0]~feeder_combout\,
	sdata => \M1_unit|Add14~89_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(0));

-- Location: LCCOMB_X35_Y18_N2
\M1_unit|Selector343~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector343~1_combout\ = (\M1_unit|WideOr38~0_combout\ & (\M1_unit|WideOr47~2_combout\ & (\M1_unit|VPrimeOdd\(0)))) # (!\M1_unit|WideOr38~0_combout\ & ((\M1_unit|UReg[4][0]~regout\) # ((\M1_unit|WideOr47~2_combout\ & \M1_unit|VPrimeOdd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr38~0_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VPrimeOdd\(0),
	datad => \M1_unit|UReg[4][0]~regout\,
	combout => \M1_unit|Selector343~1_combout\);

-- Location: LCCOMB_X35_Y18_N12
\M1_unit|Selector343~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector343~2_combout\ = (\M1_unit|Selector343~0_combout\) # ((\M1_unit|Selector343~1_combout\) # ((\M1_unit|WideOr58~combout\ & \M1_unit|VReg[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr58~combout\,
	datab => \M1_unit|VReg[2][0]~regout\,
	datac => \M1_unit|Selector343~0_combout\,
	datad => \M1_unit|Selector343~1_combout\,
	combout => \M1_unit|Selector343~2_combout\);

-- Location: LCCOMB_X37_Y20_N30
\M1_unit|Add25~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~22_combout\ = (\M1_unit|VPrimeOdd\(18) & (\M1_unit|Add25~21\ & VCC)) # (!\M1_unit|VPrimeOdd\(18) & (!\M1_unit|Add25~21\))
-- \M1_unit|Add25~23\ = CARRY((!\M1_unit|VPrimeOdd\(18) & !\M1_unit|Add25~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(18),
	datad => VCC,
	cin => \M1_unit|Add25~21\,
	combout => \M1_unit|Add25~22_combout\,
	cout => \M1_unit|Add25~23\);

-- Location: LCCOMB_X38_Y21_N2
\M1_unit|Selector325~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector325~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~22_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr41~combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|Add25~22_combout\,
	combout => \M1_unit|Selector325~0_combout\);

-- Location: LCFF_X41_Y21_N31
\M1_unit|Multi_Op[7][18]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector241~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][18]~_Duplicate_1_regout\);

-- Location: LCCOMB_X41_Y21_N30
\M1_unit|Selector241~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector241~0_combout\ = (\M1_unit|VPrimeOdd\(18) & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[7][18]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|VPrimeOdd\(18) & (((\M1_unit|Multi_Op[7][18]~_Duplicate_1_regout\ 
-- & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(18),
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][18]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector241~0_combout\);

-- Location: LCFF_X41_Y21_N25
\M1_unit|Multi_Op[7][19]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector240~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][19]~_Duplicate_1_regout\);

-- Location: LCCOMB_X41_Y21_N24
\M1_unit|Selector240~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector240~0_combout\ = (\M1_unit|VPrimeOdd\(19) & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[7][19]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|VPrimeOdd\(19) & (((\M1_unit|Multi_Op[7][19]~_Duplicate_1_regout\ 
-- & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(19),
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][19]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector240~0_combout\);

-- Location: LCFF_X41_Y21_N19
\M1_unit|Multi_Op[7][20]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector239~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][20]~_Duplicate_1_regout\);

-- Location: DSPMULT_X39_Y14_N0
\M1_unit|Mult2|auto_generated|mac_mult5\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr46~3_combout\,
	dataa => \M1_unit|Mult2|auto_generated|mac_mult5_DATAA_bus\,
	datab => \M1_unit|Mult2|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y16_N4
\M1_unit|Mult2|auto_generated|op_3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~2_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\ & (\M1_unit|Mult2|auto_generated|op_3~1\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\M1_unit|Mult2|auto_generated|op_3~1\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\ & (!\M1_unit|Mult2|auto_generated|op_3~1\)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\ & 
-- ((\M1_unit|Mult2|auto_generated|op_3~1\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_3~3\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\ & !\M1_unit|Mult2|auto_generated|op_3~1\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_3~1\) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datab => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~1\,
	combout => \M1_unit|Mult2|auto_generated|op_3~2_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~3\);

-- Location: LCCOMB_X37_Y16_N4
\M1_unit|Mult2|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~0_combout\ = (\M1_unit|Mult2|auto_generated|op_3~0_combout\ & (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M1_unit|Mult2|auto_generated|op_3~0_combout\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M1_unit|Mult2|auto_generated|op_1~1\ = CARRY((\M1_unit|Mult2|auto_generated|op_3~0_combout\ & \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_3~0_combout\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~1\);

-- Location: LCCOMB_X37_Y16_N6
\M1_unit|Mult2|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~2_combout\ = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult2|auto_generated|op_3~2_combout\ & (\M1_unit|Mult2|auto_generated|op_1~1\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_3~2_combout\ & 
-- (!\M1_unit|Mult2|auto_generated|op_1~1\)))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult2|auto_generated|op_3~2_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~1\)) # (!\M1_unit|Mult2|auto_generated|op_3~2_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~3\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Mult2|auto_generated|op_3~2_combout\ & !\M1_unit|Mult2|auto_generated|op_1~1\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~1\) # (!\M1_unit|Mult2|auto_generated|op_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datab => \M1_unit|Mult2|auto_generated|op_3~2_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~1\,
	combout => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~3\);

-- Location: LCCOMB_X40_Y17_N2
\M1_unit|Mult3|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~0_combout\ = (\M1_unit|Mult3|auto_generated|mac_out4~dataout\ & (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M1_unit|Mult3|auto_generated|mac_out4~dataout\ & 
-- (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M1_unit|Mult3|auto_generated|op_1~1\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out4~dataout\ & \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4~dataout\,
	datab => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M1_unit|Mult3|auto_generated|op_1~0_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~1\);

-- Location: LCCOMB_X35_Y14_N4
\M1_unit|VPrimeOdd[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[18]~68_combout\ = ((\M1_unit|Add17~36_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~0_combout\ $ (!\M1_unit|VPrimeOdd[17]~67\)))) # (GND)
-- \M1_unit|VPrimeOdd[18]~69\ = CARRY((\M1_unit|Add17~36_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~0_combout\) # (!\M1_unit|VPrimeOdd[17]~67\))) # (!\M1_unit|Add17~36_combout\ & (\M1_unit|Mult3|auto_generated|op_1~0_combout\ & 
-- !\M1_unit|VPrimeOdd[17]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~36_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[17]~67\,
	combout => \M1_unit|VPrimeOdd[18]~68_combout\,
	cout => \M1_unit|VPrimeOdd[18]~69\);

-- Location: LCCOMB_X35_Y17_N0
\M1_unit|VPrimeOdd[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[18]~feeder_combout\ = \M1_unit|VPrimeOdd[18]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[18]~68_combout\,
	combout => \M1_unit|VPrimeOdd[18]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N4
\M1_unit|Add9~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~36_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~0_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~0_combout\ $ (\M1_unit|Add9~35\)))) # (GND)
-- \M1_unit|Add9~37\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~0_combout\ & ((!\M1_unit|Add9~35\) # (!\M1_unit|Mult3|auto_generated|op_1~0_combout\))) # (!\M1_unit|Mult2|auto_generated|op_1~0_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~0_combout\ & 
-- !\M1_unit|Add9~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~35\,
	combout => \M1_unit|Add9~36_combout\,
	cout => \M1_unit|Add9~37\);

-- Location: LCCOMB_X35_Y17_N30
\M1_unit|Add10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~22_combout\ = (\M1_unit|Add9~36_combout\ & (!\M1_unit|Add10~21\)) # (!\M1_unit|Add9~36_combout\ & ((\M1_unit|Add10~21\) # (GND)))
-- \M1_unit|Add10~23\ = CARRY((!\M1_unit|Add10~21\) # (!\M1_unit|Add9~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~36_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~21\,
	combout => \M1_unit|Add10~22_combout\,
	cout => \M1_unit|Add10~23\);

-- Location: LCCOMB_X37_Y17_N4
\M1_unit|Add14~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~36_combout\ = ((\M1_unit|Add13~36_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~0_combout\ $ (!\M1_unit|Add14~35\)))) # (GND)
-- \M1_unit|Add14~37\ = CARRY((\M1_unit|Add13~36_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~0_combout\) # (!\M1_unit|Add14~35\))) # (!\M1_unit|Add13~36_combout\ & (\M1_unit|Mult3|auto_generated|op_1~0_combout\ & !\M1_unit|Add14~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~36_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~35\,
	combout => \M1_unit|Add14~36_combout\,
	cout => \M1_unit|Add14~37\);

-- Location: LCCOMB_X35_Y17_N6
\M1_unit|Add14~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~38_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~22_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add10~22_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~36_combout\,
	combout => \M1_unit|Add14~38_combout\);

-- Location: LCFF_X35_Y17_N1
\M1_unit|VPrimeOdd[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[18]~feeder_combout\,
	sdata => \M1_unit|Add14~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(18));

-- Location: LCCOMB_X36_Y14_N8
\M1_unit|Add17~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~40_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~4_combout\ $ (\M1_unit|VPrimeOdd\(20) $ (\M1_unit|Add17~39\)))) # (GND)
-- \M1_unit|Add17~41\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout\ & (\M1_unit|VPrimeOdd\(20) & !\M1_unit|Add17~39\)) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout\ & ((\M1_unit|VPrimeOdd\(20)) # (!\M1_unit|Add17~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	datab => \M1_unit|VPrimeOdd\(20),
	datad => VCC,
	cin => \M1_unit|Add17~39\,
	combout => \M1_unit|Add17~40_combout\,
	cout => \M1_unit|Add17~41\);

-- Location: LCCOMB_X35_Y14_N6
\M1_unit|VPrimeOdd[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[19]~70_combout\ = (\M1_unit|Add17~38_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~2_combout\ & (\M1_unit|VPrimeOdd[18]~69\ & VCC)) # (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & (!\M1_unit|VPrimeOdd[18]~69\)))) # 
-- (!\M1_unit|Add17~38_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~2_combout\ & (!\M1_unit|VPrimeOdd[18]~69\)) # (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & ((\M1_unit|VPrimeOdd[18]~69\) # (GND)))))
-- \M1_unit|VPrimeOdd[19]~71\ = CARRY((\M1_unit|Add17~38_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & !\M1_unit|VPrimeOdd[18]~69\)) # (!\M1_unit|Add17~38_combout\ & ((!\M1_unit|VPrimeOdd[18]~69\) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~38_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[18]~69\,
	combout => \M1_unit|VPrimeOdd[19]~70_combout\,
	cout => \M1_unit|VPrimeOdd[19]~71\);

-- Location: LCCOMB_X35_Y14_N8
\M1_unit|VPrimeOdd[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[20]~72_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~4_combout\ $ (\M1_unit|Add17~40_combout\ $ (!\M1_unit|VPrimeOdd[19]~71\)))) # (GND)
-- \M1_unit|VPrimeOdd[20]~73\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~4_combout\ & ((\M1_unit|Add17~40_combout\) # (!\M1_unit|VPrimeOdd[19]~71\))) # (!\M1_unit|Mult3|auto_generated|op_1~4_combout\ & (\M1_unit|Add17~40_combout\ & 
-- !\M1_unit|VPrimeOdd[19]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Add17~40_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[19]~71\,
	combout => \M1_unit|VPrimeOdd[20]~72_combout\,
	cout => \M1_unit|VPrimeOdd[20]~73\);

-- Location: LCCOMB_X36_Y20_N16
\M1_unit|VPrimeOdd[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[20]~feeder_combout\ = \M1_unit|VPrimeOdd[20]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd[20]~72_combout\,
	combout => \M1_unit|VPrimeOdd[20]~feeder_combout\);

-- Location: LCFF_X41_Y21_N13
\M1_unit|Multi_Op[7][21]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector238~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][21]~_Duplicate_1_regout\);

-- Location: LCCOMB_X36_Y14_N10
\M1_unit|Add17~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~42_combout\ = (\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|VPrimeOdd\(21) & (!\M1_unit|Add17~41\)) # (!\M1_unit|VPrimeOdd\(21) & ((\M1_unit|Add17~41\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|VPrimeOdd\(21) & (\M1_unit|Add17~41\ & VCC)) # (!\M1_unit|VPrimeOdd\(21) & (!\M1_unit|Add17~41\))))
-- \M1_unit|Add17~43\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add17~41\) # (!\M1_unit|VPrimeOdd\(21)))) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|VPrimeOdd\(21) & !\M1_unit|Add17~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	datab => \M1_unit|VPrimeOdd\(21),
	datad => VCC,
	cin => \M1_unit|Add17~41\,
	combout => \M1_unit|Add17~42_combout\,
	cout => \M1_unit|Add17~43\);

-- Location: LCCOMB_X35_Y14_N10
\M1_unit|VPrimeOdd[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[21]~74_combout\ = (\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((\M1_unit|Add17~42_combout\ & (\M1_unit|VPrimeOdd[20]~73\ & VCC)) # (!\M1_unit|Add17~42_combout\ & (!\M1_unit|VPrimeOdd[20]~73\)))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((\M1_unit|Add17~42_combout\ & (!\M1_unit|VPrimeOdd[20]~73\)) # (!\M1_unit|Add17~42_combout\ & ((\M1_unit|VPrimeOdd[20]~73\) # (GND)))))
-- \M1_unit|VPrimeOdd[21]~75\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~6_combout\ & (!\M1_unit|Add17~42_combout\ & !\M1_unit|VPrimeOdd[20]~73\)) # (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((!\M1_unit|VPrimeOdd[20]~73\) # 
-- (!\M1_unit|Add17~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Add17~42_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[20]~73\,
	combout => \M1_unit|VPrimeOdd[21]~74_combout\,
	cout => \M1_unit|VPrimeOdd[21]~75\);

-- Location: LCCOMB_X38_Y20_N16
\M1_unit|VPrimeOdd[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[21]~feeder_combout\ = \M1_unit|VPrimeOdd[21]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd[21]~74_combout\,
	combout => \M1_unit|VPrimeOdd[21]~feeder_combout\);

-- Location: LCCOMB_X38_Y17_N6
\M1_unit|Add13~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~38_combout\ = (\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|VPrimeOdd\(19) & (\M1_unit|Add13~37\ & VCC)) # (!\M1_unit|VPrimeOdd\(19) & (!\M1_unit|Add13~37\)))) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & 
-- ((\M1_unit|VPrimeOdd\(19) & (!\M1_unit|Add13~37\)) # (!\M1_unit|VPrimeOdd\(19) & ((\M1_unit|Add13~37\) # (GND)))))
-- \M1_unit|Add13~39\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|VPrimeOdd\(19) & !\M1_unit|Add13~37\)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add13~37\) # (!\M1_unit|VPrimeOdd\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	datab => \M1_unit|VPrimeOdd\(19),
	datad => VCC,
	cin => \M1_unit|Add13~37\,
	combout => \M1_unit|Add13~38_combout\,
	cout => \M1_unit|Add13~39\);

-- Location: LCCOMB_X38_Y17_N8
\M1_unit|Add13~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~40_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~4_combout\ $ (\M1_unit|VPrimeOdd\(20) $ (!\M1_unit|Add13~39\)))) # (GND)
-- \M1_unit|Add13~41\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout\ & ((\M1_unit|VPrimeOdd\(20)) # (!\M1_unit|Add13~39\))) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout\ & (\M1_unit|VPrimeOdd\(20) & !\M1_unit|Add13~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	datab => \M1_unit|VPrimeOdd\(20),
	datad => VCC,
	cin => \M1_unit|Add13~39\,
	combout => \M1_unit|Add13~40_combout\,
	cout => \M1_unit|Add13~41\);

-- Location: LCCOMB_X38_Y17_N10
\M1_unit|Add13~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~42_combout\ = (\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|VPrimeOdd\(21) & (\M1_unit|Add13~41\ & VCC)) # (!\M1_unit|VPrimeOdd\(21) & (!\M1_unit|Add13~41\)))) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|VPrimeOdd\(21) & (!\M1_unit|Add13~41\)) # (!\M1_unit|VPrimeOdd\(21) & ((\M1_unit|Add13~41\) # (GND)))))
-- \M1_unit|Add13~43\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|VPrimeOdd\(21) & !\M1_unit|Add13~41\)) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add13~41\) # (!\M1_unit|VPrimeOdd\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	datab => \M1_unit|VPrimeOdd\(21),
	datad => VCC,
	cin => \M1_unit|Add13~41\,
	combout => \M1_unit|Add13~42_combout\,
	cout => \M1_unit|Add13~43\);

-- Location: LCCOMB_X37_Y17_N6
\M1_unit|Add14~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~50_combout\ = (\M1_unit|Mult3|auto_generated|op_1~2_combout\ & ((\M1_unit|Add13~38_combout\ & (\M1_unit|Add14~37\ & VCC)) # (!\M1_unit|Add13~38_combout\ & (!\M1_unit|Add14~37\)))) # (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & 
-- ((\M1_unit|Add13~38_combout\ & (!\M1_unit|Add14~37\)) # (!\M1_unit|Add13~38_combout\ & ((\M1_unit|Add14~37\) # (GND)))))
-- \M1_unit|Add14~51\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~2_combout\ & (!\M1_unit|Add13~38_combout\ & !\M1_unit|Add14~37\)) # (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add14~37\) # (!\M1_unit|Add13~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Add13~38_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~37\,
	combout => \M1_unit|Add14~50_combout\,
	cout => \M1_unit|Add14~51\);

-- Location: LCCOMB_X37_Y17_N8
\M1_unit|Add14~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~53_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~4_combout\ $ (\M1_unit|Add13~40_combout\ $ (!\M1_unit|Add14~51\)))) # (GND)
-- \M1_unit|Add14~54\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~4_combout\ & ((\M1_unit|Add13~40_combout\) # (!\M1_unit|Add14~51\))) # (!\M1_unit|Mult3|auto_generated|op_1~4_combout\ & (\M1_unit|Add13~40_combout\ & !\M1_unit|Add14~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Add13~40_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~51\,
	combout => \M1_unit|Add14~53_combout\,
	cout => \M1_unit|Add14~54\);

-- Location: LCCOMB_X37_Y17_N10
\M1_unit|Add14~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~56_combout\ = (\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((\M1_unit|Add13~42_combout\ & (\M1_unit|Add14~54\ & VCC)) # (!\M1_unit|Add13~42_combout\ & (!\M1_unit|Add14~54\)))) # (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|Add13~42_combout\ & (!\M1_unit|Add14~54\)) # (!\M1_unit|Add13~42_combout\ & ((\M1_unit|Add14~54\) # (GND)))))
-- \M1_unit|Add14~57\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~6_combout\ & (!\M1_unit|Add13~42_combout\ & !\M1_unit|Add14~54\)) # (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add14~54\) # (!\M1_unit|Add13~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Add13~42_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~54\,
	combout => \M1_unit|Add14~56_combout\,
	cout => \M1_unit|Add14~57\);

-- Location: LCCOMB_X40_Y17_N4
\M1_unit|Mult3|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~2_combout\ = (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\ & (\M1_unit|Mult3|auto_generated|op_1~1\ & VCC)) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M1_unit|Mult3|auto_generated|op_1~1\)))) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|Mult3|auto_generated|op_1~1\)) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\ & 
-- ((\M1_unit|Mult3|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|Mult3|auto_generated|op_1~3\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\ & !\M1_unit|Mult3|auto_generated|op_1~1\)) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\M1_unit|Mult3|auto_generated|op_1~1\) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT19\,
	datab => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~1\,
	combout => \M1_unit|Mult3|auto_generated|op_1~2_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~3\);

-- Location: LCCOMB_X40_Y17_N6
\M1_unit|Mult3|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~4_combout\ = ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT20\ $ (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT2\ $ (!\M1_unit|Mult3|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|Mult3|auto_generated|op_1~5\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT20\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT2\) # (!\M1_unit|Mult3|auto_generated|op_1~3\))) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT20\ & 
-- (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT2\ & !\M1_unit|Mult3|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~3\,
	combout => \M1_unit|Mult3|auto_generated|op_1~4_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~5\);

-- Location: LCCOMB_X40_Y17_N8
\M1_unit|Mult3|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~6_combout\ = (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\ & (\M1_unit|Mult3|auto_generated|op_1~5\ & VCC)) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\ 
-- & (!\M1_unit|Mult3|auto_generated|op_1~5\)))) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Mult3|auto_generated|op_1~5\)) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\M1_unit|Mult3|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|Mult3|auto_generated|op_1~7\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|Mult3|auto_generated|op_1~5\)) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\M1_unit|Mult3|auto_generated|op_1~5\) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT3\,
	datab => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~5\,
	combout => \M1_unit|Mult3|auto_generated|op_1~6_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~7\);

-- Location: LCCOMB_X36_Y16_N8
\M1_unit|Add9~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~40_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~4_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~4_combout\ $ (\M1_unit|Add9~39\)))) # (GND)
-- \M1_unit|Add9~41\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout\ & ((!\M1_unit|Add9~39\) # (!\M1_unit|Mult3|auto_generated|op_1~4_combout\))) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~4_combout\ & 
-- !\M1_unit|Add9~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~39\,
	combout => \M1_unit|Add9~40_combout\,
	cout => \M1_unit|Add9~41\);

-- Location: LCCOMB_X36_Y16_N10
\M1_unit|Add9~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~42_combout\ = (\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~6_combout\ & (!\M1_unit|Add9~41\)) # (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & (\M1_unit|Add9~41\ & VCC)))) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((\M1_unit|Add9~41\) # (GND))) # (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & (!\M1_unit|Add9~41\))))
-- \M1_unit|Add9~43\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (\M1_unit|Mult3|auto_generated|op_1~6_combout\ & !\M1_unit|Add9~41\)) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~6_combout\) # 
-- (!\M1_unit|Add9~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~41\,
	combout => \M1_unit|Add9~42_combout\,
	cout => \M1_unit|Add9~43\);

-- Location: LCCOMB_X35_Y16_N0
\M1_unit|Add10~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~24_combout\ = (\M1_unit|Add9~38_combout\ & (\M1_unit|Add10~23\ $ (GND))) # (!\M1_unit|Add9~38_combout\ & (!\M1_unit|Add10~23\ & VCC))
-- \M1_unit|Add10~25\ = CARRY((\M1_unit|Add9~38_combout\ & !\M1_unit|Add10~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~38_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~23\,
	combout => \M1_unit|Add10~24_combout\,
	cout => \M1_unit|Add10~25\);

-- Location: LCCOMB_X35_Y16_N2
\M1_unit|Add10~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~26_combout\ = (\M1_unit|Add9~40_combout\ & (!\M1_unit|Add10~25\)) # (!\M1_unit|Add9~40_combout\ & ((\M1_unit|Add10~25\) # (GND)))
-- \M1_unit|Add10~27\ = CARRY((!\M1_unit|Add10~25\) # (!\M1_unit|Add9~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~40_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~25\,
	combout => \M1_unit|Add10~26_combout\,
	cout => \M1_unit|Add10~27\);

-- Location: LCCOMB_X35_Y16_N4
\M1_unit|Add10~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~28_combout\ = (\M1_unit|Add9~42_combout\ & (\M1_unit|Add10~27\ $ (GND))) # (!\M1_unit|Add9~42_combout\ & (!\M1_unit|Add10~27\ & VCC))
-- \M1_unit|Add10~29\ = CARRY((\M1_unit|Add9~42_combout\ & !\M1_unit|Add10~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~42_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~27\,
	combout => \M1_unit|Add10~28_combout\,
	cout => \M1_unit|Add10~29\);

-- Location: LCCOMB_X38_Y20_N14
\M1_unit|Add14~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~58_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add10~28_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add14~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datab => \M1_unit|Add14~56_combout\,
	datad => \M1_unit|Add10~28_combout\,
	combout => \M1_unit|Add14~58_combout\);

-- Location: LCFF_X38_Y20_N17
\M1_unit|VPrimeOdd[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[21]~feeder_combout\,
	sdata => \M1_unit|Add14~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(21));

-- Location: LCCOMB_X41_Y21_N12
\M1_unit|Selector238~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector238~0_combout\ = (\M1_unit|WideOr41~combout\ & (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(21))))) # (!\M1_unit|WideOr41~combout\ & ((\M1_unit|Multi_Op[7][21]~_Duplicate_1_regout\) # ((\M1_unit|WideOr47~3_combout\ & 
-- \M1_unit|VPrimeOdd\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr41~combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][21]~_Duplicate_1_regout\,
	datad => \M1_unit|VPrimeOdd\(21),
	combout => \M1_unit|Selector238~0_combout\);

-- Location: LCFF_X41_Y21_N7
\M1_unit|Multi_Op[7][22]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector237~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][22]~_Duplicate_1_regout\);

-- Location: LCCOMB_X41_Y21_N6
\M1_unit|Selector237~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector237~0_combout\ = (\M1_unit|VPrimeOdd\(22) & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[7][22]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|VPrimeOdd\(22) & (((\M1_unit|Multi_Op[7][22]~_Duplicate_1_regout\ 
-- & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(22),
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][22]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector237~0_combout\);

-- Location: LCFF_X41_Y21_N9
\M1_unit|Multi_Op[7][23]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector236~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][23]~_Duplicate_1_regout\);

-- Location: LCCOMB_X41_Y21_N8
\M1_unit|Selector236~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector236~0_combout\ = (\M1_unit|VPrimeOdd\(23) & ((\M1_unit|WideOr47~3_combout\) # ((\M1_unit|Multi_Op[7][23]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|VPrimeOdd\(23) & (((\M1_unit|Multi_Op[7][23]~_Duplicate_1_regout\ 
-- & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(23),
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][23]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector236~0_combout\);

-- Location: LCFF_X38_Y19_N19
\M1_unit|Multi_Op[7][25]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector234~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][25]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y17_N16
\M1_unit|Mult3|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~14_combout\ = (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Mult3|auto_generated|op_1~13\ & VCC)) # 
-- (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult3|auto_generated|op_1~13\)))) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult3|auto_generated|op_1~13\)) # 
-- (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult3|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|Mult3|auto_generated|op_1~15\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Mult3|auto_generated|op_1~13\)) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\M1_unit|Mult3|auto_generated|op_1~13\) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT7\,
	datab => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~13\,
	combout => \M1_unit|Mult3|auto_generated|op_1~14_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~15\);

-- Location: LCCOMB_X40_Y17_N18
\M1_unit|Mult3|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~16_combout\ = ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT8\ $ (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT26\ $ (!\M1_unit|Mult3|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|Mult3|auto_generated|op_1~17\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT8\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Mult3|auto_generated|op_1~15\))) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT8\ & 
-- (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Mult3|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT8\,
	datab => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~15\,
	combout => \M1_unit|Mult3|auto_generated|op_1~16_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~17\);

-- Location: LCCOMB_X42_Y19_N2
\M1_unit|UPrimeOdd[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[17]~66_combout\ = (\M1_unit|Add15~34_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(17) & (\M1_unit|UPrimeOdd[16]~65\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(17) & (!\M1_unit|UPrimeOdd[16]~65\)))) # 
-- (!\M1_unit|Add15~34_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(17) & (!\M1_unit|UPrimeOdd[16]~65\)) # (!\M1_unit|Mult1|auto_generated|w314w\(17) & ((\M1_unit|UPrimeOdd[16]~65\) # (GND)))))
-- \M1_unit|UPrimeOdd[17]~67\ = CARRY((\M1_unit|Add15~34_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(17) & !\M1_unit|UPrimeOdd[16]~65\)) # (!\M1_unit|Add15~34_combout\ & ((!\M1_unit|UPrimeOdd[16]~65\) # (!\M1_unit|Mult1|auto_generated|w314w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~34_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(17),
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[16]~65\,
	combout => \M1_unit|UPrimeOdd[17]~66_combout\,
	cout => \M1_unit|UPrimeOdd[17]~67\);

-- Location: LCCOMB_X43_Y16_N2
\M1_unit|UPrimeOdd[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[17]~feeder_combout\ = \M1_unit|UPrimeOdd[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[17]~66_combout\,
	combout => \M1_unit|UPrimeOdd[17]~feeder_combout\);

-- Location: LCCOMB_X42_Y17_N2
\M1_unit|Add12~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~34_combout\ = (\M1_unit|Add11~34_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(17) & (\M1_unit|Add12~33\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w314w\(17) & (!\M1_unit|Add12~33\)))) # (!\M1_unit|Add11~34_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w314w\(17) & (!\M1_unit|Add12~33\)) # (!\M1_unit|Mult1|auto_generated|w314w\(17) & ((\M1_unit|Add12~33\) # (GND)))))
-- \M1_unit|Add12~35\ = CARRY((\M1_unit|Add11~34_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(17) & !\M1_unit|Add12~33\)) # (!\M1_unit|Add11~34_combout\ & ((!\M1_unit|Add12~33\) # (!\M1_unit|Mult1|auto_generated|w314w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~34_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(17),
	datad => VCC,
	cin => \M1_unit|Add12~33\,
	combout => \M1_unit|Add12~34_combout\,
	cout => \M1_unit|Add12~35\);

-- Location: LCCOMB_X43_Y16_N28
\M1_unit|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~20_combout\ = (\M1_unit|Add7~34_combout\ & (\M1_unit|Add8~19\ $ (GND))) # (!\M1_unit|Add7~34_combout\ & (!\M1_unit|Add8~19\ & VCC))
-- \M1_unit|Add8~21\ = CARRY((\M1_unit|Add7~34_combout\ & !\M1_unit|Add8~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~34_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~19\,
	combout => \M1_unit|Add8~20_combout\,
	cout => \M1_unit|Add8~21\);

-- Location: LCCOMB_X43_Y16_N6
\M1_unit|Add12~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~39_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~20_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~34_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~20_combout\,
	combout => \M1_unit|Add12~39_combout\);

-- Location: LCFF_X43_Y16_N3
\M1_unit|UPrimeOdd[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[17]~feeder_combout\,
	sdata => \M1_unit|Add12~39_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(17));

-- Location: LCCOMB_X41_Y19_N4
\M1_unit|Add15~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~36_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (\M1_unit|UPrimeOdd\(18) $ (\M1_unit|Add15~35\)))) # (GND)
-- \M1_unit|Add15~37\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\M1_unit|UPrimeOdd\(18) & !\M1_unit|Add15~35\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\M1_unit|UPrimeOdd\(18)) # (!\M1_unit|Add15~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \M1_unit|UPrimeOdd\(18),
	datad => VCC,
	cin => \M1_unit|Add15~35\,
	combout => \M1_unit|Add15~36_combout\,
	cout => \M1_unit|Add15~37\);

-- Location: LCCOMB_X42_Y19_N4
\M1_unit|UPrimeOdd[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[18]~68_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~0_combout\ $ (\M1_unit|Add15~36_combout\ $ (!\M1_unit|UPrimeOdd[17]~67\)))) # (GND)
-- \M1_unit|UPrimeOdd[18]~69\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout\ & ((\M1_unit|Add15~36_combout\) # (!\M1_unit|UPrimeOdd[17]~67\))) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & (\M1_unit|Add15~36_combout\ & 
-- !\M1_unit|UPrimeOdd[17]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Add15~36_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[17]~67\,
	combout => \M1_unit|UPrimeOdd[18]~68_combout\,
	cout => \M1_unit|UPrimeOdd[18]~69\);

-- Location: LCCOMB_X43_Y16_N0
\M1_unit|UPrimeOdd[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[18]~feeder_combout\ = \M1_unit|UPrimeOdd[18]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[18]~68_combout\,
	combout => \M1_unit|UPrimeOdd[18]~feeder_combout\);

-- Location: LCCOMB_X41_Y17_N4
\M1_unit|Add11~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~36_combout\ = ((\M1_unit|UPrimeOdd\(18) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (!\M1_unit|Add11~35\)))) # (GND)
-- \M1_unit|Add11~37\ = CARRY((\M1_unit|UPrimeOdd\(18) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\) # (!\M1_unit|Add11~35\))) # (!\M1_unit|UPrimeOdd\(18) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\M1_unit|Add11~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(18),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \M1_unit|Add11~35\,
	combout => \M1_unit|Add11~36_combout\,
	cout => \M1_unit|Add11~37\);

-- Location: LCCOMB_X42_Y17_N4
\M1_unit|Add12~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~36_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~0_combout\ $ (\M1_unit|Add11~36_combout\ $ (!\M1_unit|Add12~35\)))) # (GND)
-- \M1_unit|Add12~37\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout\ & ((\M1_unit|Add11~36_combout\) # (!\M1_unit|Add12~35\))) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & (\M1_unit|Add11~36_combout\ & !\M1_unit|Add12~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Add11~36_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~35\,
	combout => \M1_unit|Add12~36_combout\,
	cout => \M1_unit|Add12~37\);

-- Location: LCCOMB_X42_Y15_N4
\M1_unit|Add7~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~36_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~0_combout\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (\M1_unit|Add7~35\)))) # (GND)
-- \M1_unit|Add7~37\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout\ & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\M1_unit|Add7~35\)) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\) # 
-- (!\M1_unit|Add7~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \M1_unit|Add7~35\,
	combout => \M1_unit|Add7~36_combout\,
	cout => \M1_unit|Add7~37\);

-- Location: LCCOMB_X43_Y16_N30
\M1_unit|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~22_combout\ = (\M1_unit|Add7~36_combout\ & (!\M1_unit|Add8~21\)) # (!\M1_unit|Add7~36_combout\ & ((\M1_unit|Add8~21\) # (GND)))
-- \M1_unit|Add8~23\ = CARRY((!\M1_unit|Add8~21\) # (!\M1_unit|Add7~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~36_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~21\,
	combout => \M1_unit|Add8~22_combout\,
	cout => \M1_unit|Add8~23\);

-- Location: LCCOMB_X43_Y16_N4
\M1_unit|Add12~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~38_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~22_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~36_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~22_combout\,
	combout => \M1_unit|Add12~38_combout\);

-- Location: LCFF_X43_Y16_N1
\M1_unit|UPrimeOdd[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[18]~feeder_combout\,
	sdata => \M1_unit|Add12~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(18));

-- Location: LCCOMB_X43_Y20_N30
\M1_unit|Add26~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~22_combout\ = (\M1_unit|UPrimeOdd\(18) & (\M1_unit|Add26~21\ & VCC)) # (!\M1_unit|UPrimeOdd\(18) & (!\M1_unit|Add26~21\))
-- \M1_unit|Add26~23\ = CARRY((!\M1_unit|UPrimeOdd\(18) & !\M1_unit|Add26~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(18),
	datad => VCC,
	cin => \M1_unit|Add26~21\,
	combout => \M1_unit|Add26~22_combout\,
	cout => \M1_unit|Add26~23\);

-- Location: LCCOMB_X44_Y19_N28
\M1_unit|Selector283~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector283~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~22_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|UReg[2][7]~regout\,
	datad => \M1_unit|Add26~22_combout\,
	combout => \M1_unit|Selector283~0_combout\);

-- Location: LCCOMB_X44_Y19_N6
\M1_unit|Selector283~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector283~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(18))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & ((\M1_unit|Selector283~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|UPrimeOdd\(18),
	datad => \M1_unit|Selector283~0_combout\,
	combout => \M1_unit|Selector283~1_combout\);

-- Location: LCCOMB_X41_Y19_N6
\M1_unit|Add15~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~38_combout\ = (\M1_unit|UPrimeOdd\(19) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Add15~37\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\M1_unit|Add15~37\ & VCC)))) # (!\M1_unit|UPrimeOdd\(19) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Add15~37\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Add15~37\))))
-- \M1_unit|Add15~39\ = CARRY((\M1_unit|UPrimeOdd\(19) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\M1_unit|Add15~37\)) # (!\M1_unit|UPrimeOdd\(19) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\) # (!\M1_unit|Add15~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(19),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M1_unit|Add15~37\,
	combout => \M1_unit|Add15~38_combout\,
	cout => \M1_unit|Add15~39\);

-- Location: LCCOMB_X42_Y19_N6
\M1_unit|UPrimeOdd[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[19]~70_combout\ = (\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add15~38_combout\ & (\M1_unit|UPrimeOdd[18]~69\ & VCC)) # (!\M1_unit|Add15~38_combout\ & (!\M1_unit|UPrimeOdd[18]~69\)))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add15~38_combout\ & (!\M1_unit|UPrimeOdd[18]~69\)) # (!\M1_unit|Add15~38_combout\ & ((\M1_unit|UPrimeOdd[18]~69\) # (GND)))))
-- \M1_unit|UPrimeOdd[19]~71\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add15~38_combout\ & !\M1_unit|UPrimeOdd[18]~69\)) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((!\M1_unit|UPrimeOdd[18]~69\) # 
-- (!\M1_unit|Add15~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Add15~38_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[18]~69\,
	combout => \M1_unit|UPrimeOdd[19]~70_combout\,
	cout => \M1_unit|UPrimeOdd[19]~71\);

-- Location: LCCOMB_X44_Y19_N0
\M1_unit|UPrimeOdd[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[19]~feeder_combout\ = \M1_unit|UPrimeOdd[19]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[19]~70_combout\,
	combout => \M1_unit|UPrimeOdd[19]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N4
\M1_unit|Mult1|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~0_combout\ = (\M1_unit|Mult1|auto_generated|mac_out4~dataout\ & (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M1_unit|Mult1|auto_generated|mac_out4~dataout\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M1_unit|Mult1|auto_generated|op_1~1\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~dataout\ & \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~dataout\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X40_Y20_N6
\M1_unit|Mult1|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~2_combout\ = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\M1_unit|Mult1|auto_generated|op_1~1\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ 
-- & (!\M1_unit|Mult1|auto_generated|op_1~1\)))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Mult1|auto_generated|op_1~1\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~3\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\M1_unit|Mult1|auto_generated|op_1~1\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~1\) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~1\,
	combout => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X42_Y15_N6
\M1_unit|Add7~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~38_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add7~37\)) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (\M1_unit|Add7~37\ & VCC)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add7~37\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add7~37\))))
-- \M1_unit|Add7~39\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\M1_unit|Mult1|auto_generated|op_1~2_combout\ & !\M1_unit|Add7~37\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\) # 
-- (!\M1_unit|Add7~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~37\,
	combout => \M1_unit|Add7~38_combout\,
	cout => \M1_unit|Add7~39\);

-- Location: LCCOMB_X43_Y15_N0
\M1_unit|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~24_combout\ = (\M1_unit|Add7~38_combout\ & (\M1_unit|Add8~23\ $ (GND))) # (!\M1_unit|Add7~38_combout\ & (!\M1_unit|Add8~23\ & VCC))
-- \M1_unit|Add8~25\ = CARRY((\M1_unit|Add7~38_combout\ & !\M1_unit|Add8~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~38_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~23\,
	combout => \M1_unit|Add8~24_combout\,
	cout => \M1_unit|Add8~25\);

-- Location: LCCOMB_X41_Y17_N6
\M1_unit|Add11~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~38_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|UPrimeOdd\(19) & (\M1_unit|Add11~37\ & VCC)) # (!\M1_unit|UPrimeOdd\(19) & (!\M1_unit|Add11~37\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\M1_unit|UPrimeOdd\(19) & (!\M1_unit|Add11~37\)) # (!\M1_unit|UPrimeOdd\(19) & ((\M1_unit|Add11~37\) # (GND)))))
-- \M1_unit|Add11~39\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|UPrimeOdd\(19) & !\M1_unit|Add11~37\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\M1_unit|Add11~37\) # (!\M1_unit|UPrimeOdd\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \M1_unit|UPrimeOdd\(19),
	datad => VCC,
	cin => \M1_unit|Add11~37\,
	combout => \M1_unit|Add11~38_combout\,
	cout => \M1_unit|Add11~39\);

-- Location: LCCOMB_X42_Y17_N6
\M1_unit|Add12~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~50_combout\ = (\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add11~38_combout\ & (\M1_unit|Add12~37\ & VCC)) # (!\M1_unit|Add11~38_combout\ & (!\M1_unit|Add12~37\)))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & 
-- ((\M1_unit|Add11~38_combout\ & (!\M1_unit|Add12~37\)) # (!\M1_unit|Add11~38_combout\ & ((\M1_unit|Add12~37\) # (GND)))))
-- \M1_unit|Add12~51\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add11~38_combout\ & !\M1_unit|Add12~37\)) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add12~37\) # (!\M1_unit|Add11~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Add11~38_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~37\,
	combout => \M1_unit|Add12~50_combout\,
	cout => \M1_unit|Add12~51\);

-- Location: LCCOMB_X44_Y19_N4
\M1_unit|Add12~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~52_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~24_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~24_combout\,
	datad => \M1_unit|Add12~50_combout\,
	combout => \M1_unit|Add12~52_combout\);

-- Location: LCFF_X44_Y19_N1
\M1_unit|UPrimeOdd[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[19]~feeder_combout\,
	sdata => \M1_unit|Add12~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(19));

-- Location: LCCOMB_X43_Y19_N0
\M1_unit|Add26~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~24_combout\ = (\M1_unit|UPrimeOdd\(19) & ((GND) # (!\M1_unit|Add26~23\))) # (!\M1_unit|UPrimeOdd\(19) & (\M1_unit|Add26~23\ $ (GND)))
-- \M1_unit|Add26~25\ = CARRY((\M1_unit|UPrimeOdd\(19)) # (!\M1_unit|Add26~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(19),
	datad => VCC,
	cin => \M1_unit|Add26~23\,
	combout => \M1_unit|Add26~24_combout\,
	cout => \M1_unit|Add26~25\);

-- Location: LCCOMB_X44_Y19_N8
\M1_unit|Selector282~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector282~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~24_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|Add26~24_combout\,
	datad => \M1_unit|WideOr47~2_combout\,
	combout => \M1_unit|Selector282~0_combout\);

-- Location: LCCOMB_X44_Y19_N2
\M1_unit|Selector282~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector282~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(19))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & (\M1_unit|Selector282~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|Selector282~0_combout\,
	datad => \M1_unit|UPrimeOdd\(19),
	combout => \M1_unit|Selector282~1_combout\);

-- Location: LCCOMB_X43_Y18_N20
\M1_unit|UPrimeOdd[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[20]~feeder_combout\ = \M1_unit|UPrimeOdd[20]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd[20]~72_combout\,
	combout => \M1_unit|UPrimeOdd[20]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N6
\M1_unit|Selector323~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector323~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~26_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add25~26_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector323~0_combout\);

-- Location: LCCOMB_X38_Y21_N0
\M1_unit|Selector322~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector322~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~28_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add25~28_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector322~0_combout\);

-- Location: LCCOMB_X38_Y21_N18
\M1_unit|Selector321~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector321~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~30_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add25~30_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector321~0_combout\);

-- Location: LCCOMB_X38_Y21_N28
\M1_unit|Selector320~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector320~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~32_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add25~32_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector320~0_combout\);

-- Location: LCCOMB_X38_Y21_N14
\M1_unit|Selector319~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector319~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~34_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add25~34_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector319~0_combout\);

-- Location: LCCOMB_X38_Y21_N16
\M1_unit|Selector318~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector318~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~36_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add25~36_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector318~0_combout\);

-- Location: LCCOMB_X38_Y21_N26
\M1_unit|Selector317~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector317~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add25~38_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|VReg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add25~38_combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector317~0_combout\);

-- Location: LCCOMB_X35_Y18_N16
\M1_unit|VPrimeOdd[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[28]~feeder_combout\ = \M1_unit|VPrimeOdd[28]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd[28]~88_combout\,
	combout => \M1_unit|VPrimeOdd[28]~feeder_combout\);

-- Location: LCCOMB_X40_Y17_N20
\M1_unit|Mult3|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~18_combout\ = (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\ & (\M1_unit|Mult3|auto_generated|op_1~17\ & VCC)) # 
-- (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult3|auto_generated|op_1~17\)))) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult3|auto_generated|op_1~17\)) # 
-- (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult3|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|Mult3|auto_generated|op_1~19\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\ & !\M1_unit|Mult3|auto_generated|op_1~17\)) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\M1_unit|Mult3|auto_generated|op_1~17\) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT9\,
	datab => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~17\,
	combout => \M1_unit|Mult3|auto_generated|op_1~18_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y17_N22
\M1_unit|Mult3|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~20_combout\ = ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT10\ $ (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT28\ $ (!\M1_unit|Mult3|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|Mult3|auto_generated|op_1~21\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT10\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT28\) # (!\M1_unit|Mult3|auto_generated|op_1~19\))) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT10\ & 
-- (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT28\ & !\M1_unit|Mult3|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT10\,
	datab => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~19\,
	combout => \M1_unit|Mult3|auto_generated|op_1~20_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~21\);

-- Location: LCFF_X38_Y19_N31
\M1_unit|Multi_Op[7][27]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector232~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][27]~_Duplicate_1_regout\);

-- Location: LCCOMB_X40_Y20_N8
\M1_unit|Mult1|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~4_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (!\M1_unit|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~5\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\) # (!\M1_unit|Mult1|auto_generated|op_1~3\))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ & !\M1_unit|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~3\,
	combout => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X40_Y20_N10
\M1_unit|Mult1|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~6_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\M1_unit|Mult1|auto_generated|op_1~5\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M1_unit|Mult1|auto_generated|op_1~5\)))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|Mult1|auto_generated|op_1~5\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~7\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\M1_unit|Mult1|auto_generated|op_1~5\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~5\) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~5\,
	combout => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X40_Y20_N12
\M1_unit|Mult1|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~8_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (!\M1_unit|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~9\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\) # (!\M1_unit|Mult1|auto_generated|op_1~7\))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ & !\M1_unit|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~7\,
	combout => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X40_Y20_N14
\M1_unit|Mult1|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~10_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & (\M1_unit|Mult1|auto_generated|op_1~9\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ 
-- & (!\M1_unit|Mult1|auto_generated|op_1~9\)))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|Mult1|auto_generated|op_1~9\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~11\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & !\M1_unit|Mult1|auto_generated|op_1~9\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~9\) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~9\,
	combout => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X42_Y19_N10
\M1_unit|UPrimeOdd[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[21]~74_combout\ = (\M1_unit|Add15~42_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (\M1_unit|UPrimeOdd[20]~73\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|UPrimeOdd[20]~73\)))) # 
-- (!\M1_unit|Add15~42_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|UPrimeOdd[20]~73\)) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|UPrimeOdd[20]~73\) # (GND)))))
-- \M1_unit|UPrimeOdd[21]~75\ = CARRY((\M1_unit|Add15~42_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & !\M1_unit|UPrimeOdd[20]~73\)) # (!\M1_unit|Add15~42_combout\ & ((!\M1_unit|UPrimeOdd[20]~73\) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~42_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[20]~73\,
	combout => \M1_unit|UPrimeOdd[21]~74_combout\,
	cout => \M1_unit|UPrimeOdd[21]~75\);

-- Location: LCCOMB_X42_Y19_N12
\M1_unit|UPrimeOdd[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[22]~76_combout\ = ((\M1_unit|Add15~44_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~8_combout\ $ (!\M1_unit|UPrimeOdd[21]~75\)))) # (GND)
-- \M1_unit|UPrimeOdd[22]~77\ = CARRY((\M1_unit|Add15~44_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~8_combout\) # (!\M1_unit|UPrimeOdd[21]~75\))) # (!\M1_unit|Add15~44_combout\ & (\M1_unit|Mult1|auto_generated|op_1~8_combout\ & 
-- !\M1_unit|UPrimeOdd[21]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~44_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[21]~75\,
	combout => \M1_unit|UPrimeOdd[22]~76_combout\,
	cout => \M1_unit|UPrimeOdd[22]~77\);

-- Location: LCCOMB_X42_Y19_N14
\M1_unit|UPrimeOdd[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[23]~78_combout\ = (\M1_unit|Add15~46_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (\M1_unit|UPrimeOdd[22]~77\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|UPrimeOdd[22]~77\)))) # 
-- (!\M1_unit|Add15~46_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|UPrimeOdd[22]~77\)) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|UPrimeOdd[22]~77\) # (GND)))))
-- \M1_unit|UPrimeOdd[23]~79\ = CARRY((\M1_unit|Add15~46_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & !\M1_unit|UPrimeOdd[22]~77\)) # (!\M1_unit|Add15~46_combout\ & ((!\M1_unit|UPrimeOdd[22]~77\) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~46_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[22]~77\,
	combout => \M1_unit|UPrimeOdd[23]~78_combout\,
	cout => \M1_unit|UPrimeOdd[23]~79\);

-- Location: LCCOMB_X44_Y19_N26
\M1_unit|UPrimeOdd[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[23]~feeder_combout\ = \M1_unit|UPrimeOdd[23]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[23]~78_combout\,
	combout => \M1_unit|UPrimeOdd[23]~feeder_combout\);

-- Location: LCCOMB_X42_Y17_N8
\M1_unit|Add12~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~53_combout\ = ((\M1_unit|Add11~40_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~4_combout\ $ (!\M1_unit|Add12~51\)))) # (GND)
-- \M1_unit|Add12~54\ = CARRY((\M1_unit|Add11~40_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~4_combout\) # (!\M1_unit|Add12~51\))) # (!\M1_unit|Add11~40_combout\ & (\M1_unit|Mult1|auto_generated|op_1~4_combout\ & !\M1_unit|Add12~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~40_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~51\,
	combout => \M1_unit|Add12~53_combout\,
	cout => \M1_unit|Add12~54\);

-- Location: LCCOMB_X42_Y17_N12
\M1_unit|Add12~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~59_combout\ = ((\M1_unit|Add11~44_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~8_combout\ $ (!\M1_unit|Add12~57\)))) # (GND)
-- \M1_unit|Add12~60\ = CARRY((\M1_unit|Add11~44_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~8_combout\) # (!\M1_unit|Add12~57\))) # (!\M1_unit|Add11~44_combout\ & (\M1_unit|Mult1|auto_generated|op_1~8_combout\ & !\M1_unit|Add12~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~44_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~57\,
	combout => \M1_unit|Add12~59_combout\,
	cout => \M1_unit|Add12~60\);

-- Location: LCCOMB_X42_Y17_N14
\M1_unit|Add12~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~62_combout\ = (\M1_unit|Add11~46_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (\M1_unit|Add12~60\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|Add12~60\)))) # (!\M1_unit|Add11~46_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|Add12~60\)) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|Add12~60\) # (GND)))))
-- \M1_unit|Add12~63\ = CARRY((\M1_unit|Add11~46_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & !\M1_unit|Add12~60\)) # (!\M1_unit|Add11~46_combout\ & ((!\M1_unit|Add12~60\) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~46_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~60\,
	combout => \M1_unit|Add12~62_combout\,
	cout => \M1_unit|Add12~63\);

-- Location: LCCOMB_X43_Y15_N2
\M1_unit|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~26_combout\ = (\M1_unit|Add7~40_combout\ & (!\M1_unit|Add8~25\)) # (!\M1_unit|Add7~40_combout\ & ((\M1_unit|Add8~25\) # (GND)))
-- \M1_unit|Add8~27\ = CARRY((!\M1_unit|Add8~25\) # (!\M1_unit|Add7~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~40_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~25\,
	combout => \M1_unit|Add8~26_combout\,
	cout => \M1_unit|Add8~27\);

-- Location: LCCOMB_X43_Y15_N4
\M1_unit|Add8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~28_combout\ = (\M1_unit|Add7~42_combout\ & (\M1_unit|Add8~27\ $ (GND))) # (!\M1_unit|Add7~42_combout\ & (!\M1_unit|Add8~27\ & VCC))
-- \M1_unit|Add8~29\ = CARRY((\M1_unit|Add7~42_combout\ & !\M1_unit|Add8~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~42_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~27\,
	combout => \M1_unit|Add8~28_combout\,
	cout => \M1_unit|Add8~29\);

-- Location: LCCOMB_X43_Y15_N6
\M1_unit|Add8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~30_combout\ = (\M1_unit|Add7~44_combout\ & (!\M1_unit|Add8~29\)) # (!\M1_unit|Add7~44_combout\ & ((\M1_unit|Add8~29\) # (GND)))
-- \M1_unit|Add8~31\ = CARRY((!\M1_unit|Add8~29\) # (!\M1_unit|Add7~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~44_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~29\,
	combout => \M1_unit|Add8~30_combout\,
	cout => \M1_unit|Add8~31\);

-- Location: LCCOMB_X43_Y15_N8
\M1_unit|Add8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~32_combout\ = (\M1_unit|Add7~46_combout\ & (\M1_unit|Add8~31\ $ (GND))) # (!\M1_unit|Add7~46_combout\ & (!\M1_unit|Add8~31\ & VCC))
-- \M1_unit|Add8~33\ = CARRY((\M1_unit|Add7~46_combout\ & !\M1_unit|Add8~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~46_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~31\,
	combout => \M1_unit|Add8~32_combout\,
	cout => \M1_unit|Add8~33\);

-- Location: LCCOMB_X44_Y19_N14
\M1_unit|Add12~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~64_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~32_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~62_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~32_combout\,
	combout => \M1_unit|Add12~64_combout\);

-- Location: LCFF_X44_Y19_N27
\M1_unit|UPrimeOdd[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[23]~feeder_combout\,
	sdata => \M1_unit|Add12~64_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(23));

-- Location: LCCOMB_X44_Y19_N10
\M1_unit|Selector278~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector278~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(23))))) # (!\M1_unit|WideOr47~3_combout\ & (\M1_unit|Selector278~0_combout\ & (!\M1_unit|WideOr40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector278~0_combout\,
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|WideOr47~3_combout\,
	datad => \M1_unit|UPrimeOdd\(23),
	combout => \M1_unit|Selector278~1_combout\);

-- Location: LCCOMB_X41_Y19_N16
\M1_unit|Add15~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~48_combout\ = ((\M1_unit|UPrimeOdd\(24) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Add15~47\)))) # (GND)
-- \M1_unit|Add15~49\ = CARRY((\M1_unit|UPrimeOdd\(24) & ((!\M1_unit|Add15~47\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\M1_unit|UPrimeOdd\(24) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\M1_unit|Add15~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(24),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M1_unit|Add15~47\,
	combout => \M1_unit|Add15~48_combout\,
	cout => \M1_unit|Add15~49\);

-- Location: LCCOMB_X42_Y19_N16
\M1_unit|UPrimeOdd[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[24]~80_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|Add15~48_combout\ $ (!\M1_unit|UPrimeOdd[23]~79\)))) # (GND)
-- \M1_unit|UPrimeOdd[24]~81\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~12_combout\ & ((\M1_unit|Add15~48_combout\) # (!\M1_unit|UPrimeOdd[23]~79\))) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & (\M1_unit|Add15~48_combout\ & 
-- !\M1_unit|UPrimeOdd[23]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Add15~48_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[23]~79\,
	combout => \M1_unit|UPrimeOdd[24]~80_combout\,
	cout => \M1_unit|UPrimeOdd[24]~81\);

-- Location: LCCOMB_X43_Y17_N12
\M1_unit|UPrimeOdd[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[24]~feeder_combout\ = \M1_unit|UPrimeOdd[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[24]~80_combout\,
	combout => \M1_unit|UPrimeOdd[24]~feeder_combout\);

-- Location: LCCOMB_X41_Y17_N16
\M1_unit|Add11~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~48_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|UPrimeOdd\(24) $ (!\M1_unit|Add11~47\)))) # (GND)
-- \M1_unit|Add11~49\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|UPrimeOdd\(24)) # (!\M1_unit|Add11~47\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\M1_unit|UPrimeOdd\(24) & !\M1_unit|Add11~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|UPrimeOdd\(24),
	datad => VCC,
	cin => \M1_unit|Add11~47\,
	combout => \M1_unit|Add11~48_combout\,
	cout => \M1_unit|Add11~49\);

-- Location: LCCOMB_X42_Y17_N16
\M1_unit|Add12~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~65_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|Add11~48_combout\ $ (!\M1_unit|Add12~63\)))) # (GND)
-- \M1_unit|Add12~66\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~12_combout\ & ((\M1_unit|Add11~48_combout\) # (!\M1_unit|Add12~63\))) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & (\M1_unit|Add11~48_combout\ & !\M1_unit|Add12~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Add11~48_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~63\,
	combout => \M1_unit|Add12~65_combout\,
	cout => \M1_unit|Add12~66\);

-- Location: LCCOMB_X42_Y15_N16
\M1_unit|Add7~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~48_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|Add7~47\)))) # (GND)
-- \M1_unit|Add7~49\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((!\M1_unit|Add7~47\) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & !\M1_unit|Add7~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~47\,
	combout => \M1_unit|Add7~48_combout\,
	cout => \M1_unit|Add7~49\);

-- Location: LCCOMB_X43_Y15_N10
\M1_unit|Add8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~34_combout\ = (\M1_unit|Add7~48_combout\ & (!\M1_unit|Add8~33\)) # (!\M1_unit|Add7~48_combout\ & ((\M1_unit|Add8~33\) # (GND)))
-- \M1_unit|Add8~35\ = CARRY((!\M1_unit|Add8~33\) # (!\M1_unit|Add7~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~48_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~33\,
	combout => \M1_unit|Add8~34_combout\,
	cout => \M1_unit|Add8~35\);

-- Location: LCCOMB_X43_Y17_N14
\M1_unit|Add12~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~67_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~34_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~65_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~34_combout\,
	combout => \M1_unit|Add12~67_combout\);

-- Location: LCFF_X43_Y17_N13
\M1_unit|UPrimeOdd[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[24]~feeder_combout\,
	sdata => \M1_unit|Add12~67_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(24));

-- Location: LCCOMB_X35_Y19_N22
\M1_unit|Selector277~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector277~4_combout\ = (\M1_unit|Selector277~3_combout\) # ((\M1_unit|UPrimeOdd\(24) & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector277~3_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UPrimeOdd\(24),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector277~4_combout\);

-- Location: LCCOMB_X41_Y19_N18
\M1_unit|Add15~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~50_combout\ = (\M1_unit|UPrimeOdd\(25) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Add15~49\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Add15~49\ & VCC)))) # (!\M1_unit|UPrimeOdd\(25) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Add15~49\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Add15~49\))))
-- \M1_unit|Add15~51\ = CARRY((\M1_unit|UPrimeOdd\(25) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Add15~49\)) # (!\M1_unit|UPrimeOdd\(25) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\) # (!\M1_unit|Add15~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(25),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Add15~49\,
	combout => \M1_unit|Add15~50_combout\,
	cout => \M1_unit|Add15~51\);

-- Location: LCCOMB_X42_Y19_N18
\M1_unit|UPrimeOdd[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[25]~82_combout\ = (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add15~50_combout\ & (\M1_unit|UPrimeOdd[24]~81\ & VCC)) # (!\M1_unit|Add15~50_combout\ & (!\M1_unit|UPrimeOdd[24]~81\)))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add15~50_combout\ & (!\M1_unit|UPrimeOdd[24]~81\)) # (!\M1_unit|Add15~50_combout\ & ((\M1_unit|UPrimeOdd[24]~81\) # (GND)))))
-- \M1_unit|UPrimeOdd[25]~83\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Add15~50_combout\ & !\M1_unit|UPrimeOdd[24]~81\)) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((!\M1_unit|UPrimeOdd[24]~81\) # 
-- (!\M1_unit|Add15~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add15~50_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[24]~81\,
	combout => \M1_unit|UPrimeOdd[25]~82_combout\,
	cout => \M1_unit|UPrimeOdd[25]~83\);

-- Location: LCCOMB_X36_Y18_N2
\M1_unit|UPrimeOdd[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[25]~feeder_combout\ = \M1_unit|UPrimeOdd[25]~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[25]~82_combout\,
	combout => \M1_unit|UPrimeOdd[25]~feeder_combout\);

-- Location: LCCOMB_X41_Y17_N18
\M1_unit|Add11~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~50_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|UPrimeOdd\(25) & (\M1_unit|Add11~49\ & VCC)) # (!\M1_unit|UPrimeOdd\(25) & (!\M1_unit|Add11~49\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((\M1_unit|UPrimeOdd\(25) & (!\M1_unit|Add11~49\)) # (!\M1_unit|UPrimeOdd\(25) & ((\M1_unit|Add11~49\) # (GND)))))
-- \M1_unit|Add11~51\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|UPrimeOdd\(25) & !\M1_unit|Add11~49\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\M1_unit|Add11~49\) # (!\M1_unit|UPrimeOdd\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \M1_unit|UPrimeOdd\(25),
	datad => VCC,
	cin => \M1_unit|Add11~49\,
	combout => \M1_unit|Add11~50_combout\,
	cout => \M1_unit|Add11~51\);

-- Location: LCCOMB_X42_Y17_N18
\M1_unit|Add12~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~68_combout\ = (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add11~50_combout\ & (\M1_unit|Add12~66\ & VCC)) # (!\M1_unit|Add11~50_combout\ & (!\M1_unit|Add12~66\)))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & 
-- ((\M1_unit|Add11~50_combout\ & (!\M1_unit|Add12~66\)) # (!\M1_unit|Add11~50_combout\ & ((\M1_unit|Add12~66\) # (GND)))))
-- \M1_unit|Add12~69\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Add11~50_combout\ & !\M1_unit|Add12~66\)) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add12~66\) # (!\M1_unit|Add11~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add11~50_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~66\,
	combout => \M1_unit|Add12~68_combout\,
	cout => \M1_unit|Add12~69\);

-- Location: LCCOMB_X42_Y15_N18
\M1_unit|Add7~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~50_combout\ = (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Add7~49\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Add7~49\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Add7~49\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Add7~49\))))
-- \M1_unit|Add7~51\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add7~49\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Add7~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Add7~49\,
	combout => \M1_unit|Add7~50_combout\,
	cout => \M1_unit|Add7~51\);

-- Location: LCCOMB_X43_Y15_N12
\M1_unit|Add8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~36_combout\ = (\M1_unit|Add7~50_combout\ & (\M1_unit|Add8~35\ $ (GND))) # (!\M1_unit|Add7~50_combout\ & (!\M1_unit|Add8~35\ & VCC))
-- \M1_unit|Add8~37\ = CARRY((\M1_unit|Add7~50_combout\ & !\M1_unit|Add8~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~50_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~35\,
	combout => \M1_unit|Add8~36_combout\,
	cout => \M1_unit|Add8~37\);

-- Location: LCCOMB_X36_Y18_N30
\M1_unit|Add12~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~70_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~36_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~68_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~36_combout\,
	combout => \M1_unit|Add12~70_combout\);

-- Location: LCFF_X36_Y18_N3
\M1_unit|UPrimeOdd[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[25]~feeder_combout\,
	sdata => \M1_unit|Add12~70_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(25));

-- Location: LCCOMB_X43_Y19_N2
\M1_unit|Add26~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~26_combout\ = (\M1_unit|UPrimeOdd\(20) & (\M1_unit|Add26~25\ & VCC)) # (!\M1_unit|UPrimeOdd\(20) & (!\M1_unit|Add26~25\))
-- \M1_unit|Add26~27\ = CARRY((!\M1_unit|UPrimeOdd\(20) & !\M1_unit|Add26~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(20),
	datad => VCC,
	cin => \M1_unit|Add26~25\,
	combout => \M1_unit|Add26~26_combout\,
	cout => \M1_unit|Add26~27\);

-- Location: LCCOMB_X43_Y19_N6
\M1_unit|Add26~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~30_combout\ = (\M1_unit|UPrimeOdd\(22) & (\M1_unit|Add26~29\ & VCC)) # (!\M1_unit|UPrimeOdd\(22) & (!\M1_unit|Add26~29\))
-- \M1_unit|Add26~31\ = CARRY((!\M1_unit|UPrimeOdd\(22) & !\M1_unit|Add26~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(22),
	datad => VCC,
	cin => \M1_unit|Add26~29\,
	combout => \M1_unit|Add26~30_combout\,
	cout => \M1_unit|Add26~31\);

-- Location: LCCOMB_X43_Y19_N12
\M1_unit|Add26~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~36_combout\ = (\M1_unit|UPrimeOdd\(25) & ((GND) # (!\M1_unit|Add26~35\))) # (!\M1_unit|UPrimeOdd\(25) & (\M1_unit|Add26~35\ $ (GND)))
-- \M1_unit|Add26~37\ = CARRY((\M1_unit|UPrimeOdd\(25)) # (!\M1_unit|Add26~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(25),
	datad => VCC,
	cin => \M1_unit|Add26~35\,
	combout => \M1_unit|Add26~36_combout\,
	cout => \M1_unit|Add26~37\);

-- Location: LCCOMB_X36_Y19_N30
\M1_unit|Selector276~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector276~2_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~36_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector277~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~36_combout\,
	combout => \M1_unit|Selector276~2_combout\);

-- Location: LCCOMB_X35_Y19_N8
\M1_unit|Selector276~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector276~3_combout\ = (\M1_unit|Selector276~2_combout\) # ((\M1_unit|UPrimeOdd\(25) & ((\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UPrimeOdd\(25),
	datad => \M1_unit|Selector276~2_combout\,
	combout => \M1_unit|Selector276~3_combout\);

-- Location: LCCOMB_X41_Y19_N20
\M1_unit|Add15~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~52_combout\ = ((\M1_unit|UPrimeOdd\(26) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add15~51\)))) # (GND)
-- \M1_unit|Add15~53\ = CARRY((\M1_unit|UPrimeOdd\(26) & ((!\M1_unit|Add15~51\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\))) # (!\M1_unit|UPrimeOdd\(26) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add15~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(26),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add15~51\,
	combout => \M1_unit|Add15~52_combout\,
	cout => \M1_unit|Add15~53\);

-- Location: LCCOMB_X42_Y19_N20
\M1_unit|UPrimeOdd[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[26]~84_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|Add15~52_combout\ $ (!\M1_unit|UPrimeOdd[25]~83\)))) # (GND)
-- \M1_unit|UPrimeOdd[26]~85\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~16_combout\ & ((\M1_unit|Add15~52_combout\) # (!\M1_unit|UPrimeOdd[25]~83\))) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout\ & (\M1_unit|Add15~52_combout\ & 
-- !\M1_unit|UPrimeOdd[25]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add15~52_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[25]~83\,
	combout => \M1_unit|UPrimeOdd[26]~84_combout\,
	cout => \M1_unit|UPrimeOdd[26]~85\);

-- Location: LCCOMB_X41_Y21_N2
\M1_unit|UPrimeOdd[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[26]~feeder_combout\ = \M1_unit|UPrimeOdd[26]~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[26]~84_combout\,
	combout => \M1_unit|UPrimeOdd[26]~feeder_combout\);

-- Location: LCCOMB_X43_Y15_N14
\M1_unit|Add8~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~38_combout\ = (\M1_unit|Add7~52_combout\ & (!\M1_unit|Add8~37\)) # (!\M1_unit|Add7~52_combout\ & ((\M1_unit|Add8~37\) # (GND)))
-- \M1_unit|Add8~39\ = CARRY((!\M1_unit|Add8~37\) # (!\M1_unit|Add7~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~52_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~37\,
	combout => \M1_unit|Add8~38_combout\,
	cout => \M1_unit|Add8~39\);

-- Location: LCCOMB_X41_Y21_N14
\M1_unit|Add12~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~73_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~38_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~71_combout\,
	datab => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~38_combout\,
	combout => \M1_unit|Add12~73_combout\);

-- Location: LCFF_X41_Y21_N3
\M1_unit|UPrimeOdd[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[26]~feeder_combout\,
	sdata => \M1_unit|Add12~73_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(26));

-- Location: LCCOMB_X35_Y19_N2
\M1_unit|Selector275~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector275~3_combout\ = (\M1_unit|Selector275~2_combout\) # ((\M1_unit|UPrimeOdd\(26) & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector275~2_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UPrimeOdd\(26),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector275~3_combout\);

-- Location: LCCOMB_X41_Y19_N22
\M1_unit|Add15~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~54_combout\ = (\M1_unit|UPrimeOdd\(27) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Add15~53\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|Add15~53\ & VCC)))) # (!\M1_unit|UPrimeOdd\(27) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Add15~53\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Add15~53\))))
-- \M1_unit|Add15~55\ = CARRY((\M1_unit|UPrimeOdd\(27) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add15~53\)) # (!\M1_unit|UPrimeOdd\(27) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Add15~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(27),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add15~53\,
	combout => \M1_unit|Add15~54_combout\,
	cout => \M1_unit|Add15~55\);

-- Location: LCCOMB_X42_Y19_N22
\M1_unit|UPrimeOdd[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[27]~86_combout\ = (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add15~54_combout\ & (\M1_unit|UPrimeOdd[26]~85\ & VCC)) # (!\M1_unit|Add15~54_combout\ & (!\M1_unit|UPrimeOdd[26]~85\)))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add15~54_combout\ & (!\M1_unit|UPrimeOdd[26]~85\)) # (!\M1_unit|Add15~54_combout\ & ((\M1_unit|UPrimeOdd[26]~85\) # (GND)))))
-- \M1_unit|UPrimeOdd[27]~87\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add15~54_combout\ & !\M1_unit|UPrimeOdd[26]~85\)) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((!\M1_unit|UPrimeOdd[26]~85\) # 
-- (!\M1_unit|Add15~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add15~54_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[26]~85\,
	combout => \M1_unit|UPrimeOdd[27]~86_combout\,
	cout => \M1_unit|UPrimeOdd[27]~87\);

-- Location: LCCOMB_X37_Y20_N2
\M1_unit|UPrimeOdd[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[27]~feeder_combout\ = \M1_unit|UPrimeOdd[27]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[27]~86_combout\,
	combout => \M1_unit|UPrimeOdd[27]~feeder_combout\);

-- Location: LCCOMB_X41_Y17_N22
\M1_unit|Add11~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~54_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|UPrimeOdd\(27) & (\M1_unit|Add11~53\ & VCC)) # (!\M1_unit|UPrimeOdd\(27) & (!\M1_unit|Add11~53\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- ((\M1_unit|UPrimeOdd\(27) & (!\M1_unit|Add11~53\)) # (!\M1_unit|UPrimeOdd\(27) & ((\M1_unit|Add11~53\) # (GND)))))
-- \M1_unit|Add11~55\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|UPrimeOdd\(27) & !\M1_unit|Add11~53\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\M1_unit|Add11~53\) # (!\M1_unit|UPrimeOdd\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|UPrimeOdd\(27),
	datad => VCC,
	cin => \M1_unit|Add11~53\,
	combout => \M1_unit|Add11~54_combout\,
	cout => \M1_unit|Add11~55\);

-- Location: LCCOMB_X37_Y19_N16
\M1_unit|Add25~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~40_combout\ = (\M1_unit|VPrimeOdd\(27) & ((GND) # (!\M1_unit|Add25~39\))) # (!\M1_unit|VPrimeOdd\(27) & (\M1_unit|Add25~39\ $ (GND)))
-- \M1_unit|Add25~41\ = CARRY((\M1_unit|VPrimeOdd\(27)) # (!\M1_unit|Add25~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(27),
	datad => VCC,
	cin => \M1_unit|Add25~39\,
	combout => \M1_unit|Add25~40_combout\,
	cout => \M1_unit|Add25~41\);

-- Location: LCCOMB_X37_Y19_N18
\M1_unit|Add25~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~42_combout\ = (\M1_unit|VPrimeOdd\(28) & (\M1_unit|Add25~41\ & VCC)) # (!\M1_unit|VPrimeOdd\(28) & (!\M1_unit|Add25~41\))
-- \M1_unit|Add25~43\ = CARRY((!\M1_unit|VPrimeOdd\(28) & !\M1_unit|Add25~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(28),
	datad => VCC,
	cin => \M1_unit|Add25~41\,
	combout => \M1_unit|Add25~42_combout\,
	cout => \M1_unit|Add25~43\);

-- Location: LCCOMB_X37_Y19_N20
\M1_unit|Add25~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~44_combout\ = (\M1_unit|VPrimeOdd\(29) & ((GND) # (!\M1_unit|Add25~43\))) # (!\M1_unit|VPrimeOdd\(29) & (\M1_unit|Add25~43\ $ (GND)))
-- \M1_unit|Add25~45\ = CARRY((\M1_unit|VPrimeOdd\(29)) # (!\M1_unit|Add25~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(29),
	datad => VCC,
	cin => \M1_unit|Add25~43\,
	combout => \M1_unit|Add25~44_combout\,
	cout => \M1_unit|Add25~45\);

-- Location: LCCOMB_X37_Y19_N22
\M1_unit|Add25~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~46_combout\ = (\M1_unit|VPrimeOdd\(30) & (\M1_unit|Add25~45\ & VCC)) # (!\M1_unit|VPrimeOdd\(30) & (!\M1_unit|Add25~45\))
-- \M1_unit|Add25~47\ = CARRY((!\M1_unit|VPrimeOdd\(30) & !\M1_unit|Add25~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(30),
	datad => VCC,
	cin => \M1_unit|Add25~45\,
	combout => \M1_unit|Add25~46_combout\,
	cout => \M1_unit|Add25~47\);

-- Location: LCCOMB_X40_Y21_N26
\M1_unit|Selector313~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector313~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~46_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|Add25~46_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector313~0_combout\);

-- Location: LCFF_X38_Y19_N17
\M1_unit|Multi_Op[7][28]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector231~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][28]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y19_N16
\M1_unit|Selector231~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector231~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(28)) # ((\M1_unit|Multi_Op[7][28]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & 
-- (((\M1_unit|Multi_Op[7][28]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(28),
	datac => \M1_unit|Multi_Op[7][28]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector231~0_combout\);

-- Location: LCFF_X38_Y19_N11
\M1_unit|Multi_Op[7][29]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector230~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][29]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y19_N10
\M1_unit|Selector230~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector230~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(29)) # ((\M1_unit|Multi_Op[7][29]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & 
-- (((\M1_unit|Multi_Op[7][29]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(29),
	datac => \M1_unit|Multi_Op[7][29]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector230~0_combout\);

-- Location: LCFF_X38_Y19_N13
\M1_unit|Multi_Op[7][30]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector229~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][30]~_Duplicate_1_regout\);

-- Location: LCCOMB_X41_Y19_N24
\M1_unit|Add15~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~56_combout\ = ((\M1_unit|UPrimeOdd\(28) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add15~55\)))) # (GND)
-- \M1_unit|Add15~57\ = CARRY((\M1_unit|UPrimeOdd\(28) & ((!\M1_unit|Add15~55\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\))) # (!\M1_unit|UPrimeOdd\(28) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add15~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(28),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add15~55\,
	combout => \M1_unit|Add15~56_combout\,
	cout => \M1_unit|Add15~57\);

-- Location: LCCOMB_X42_Y19_N24
\M1_unit|UPrimeOdd[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[28]~88_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|Add15~56_combout\ $ (!\M1_unit|UPrimeOdd[27]~87\)))) # (GND)
-- \M1_unit|UPrimeOdd[28]~89\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~20_combout\ & ((\M1_unit|Add15~56_combout\) # (!\M1_unit|UPrimeOdd[27]~87\))) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout\ & (\M1_unit|Add15~56_combout\ & 
-- !\M1_unit|UPrimeOdd[27]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add15~56_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[27]~87\,
	combout => \M1_unit|UPrimeOdd[28]~88_combout\,
	cout => \M1_unit|UPrimeOdd[28]~89\);

-- Location: LCCOMB_X43_Y19_N26
\M1_unit|UPrimeOdd[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[28]~feeder_combout\ = \M1_unit|UPrimeOdd[28]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[28]~88_combout\,
	combout => \M1_unit|UPrimeOdd[28]~feeder_combout\);

-- Location: DSPMULT_X39_Y21_N0
\M1_unit|Mult1|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr46~3_combout\,
	dataa => \M1_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y20_N20
\M1_unit|Mult1|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~16_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\M1_unit|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~17\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Mult1|auto_generated|op_1~15\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~15\,
	combout => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X40_Y20_N22
\M1_unit|Mult1|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~18_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & (\M1_unit|Mult1|auto_generated|op_1~17\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ 
-- & (!\M1_unit|Mult1|auto_generated|op_1~17\)))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|Mult1|auto_generated|op_1~17\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~19\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & !\M1_unit|Mult1|auto_generated|op_1~17\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~17\) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~17\,
	combout => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y20_N24
\M1_unit|Mult1|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~20_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (!\M1_unit|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~21\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\) # (!\M1_unit|Mult1|auto_generated|op_1~19\))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\M1_unit|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~19\,
	combout => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X42_Y15_N22
\M1_unit|Add7~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~54_combout\ = (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Add7~53\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Add7~53\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|Add7~53\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Add7~53\))))
-- \M1_unit|Add7~55\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((!\M1_unit|Add7~53\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add7~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add7~53\,
	combout => \M1_unit|Add7~54_combout\,
	cout => \M1_unit|Add7~55\);

-- Location: LCCOMB_X42_Y15_N24
\M1_unit|Add7~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~56_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|Add7~55\)))) # (GND)
-- \M1_unit|Add7~57\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\M1_unit|Add7~55\) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (!\M1_unit|Mult1|auto_generated|op_1~20_combout\ & !\M1_unit|Add7~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~55\,
	combout => \M1_unit|Add7~56_combout\,
	cout => \M1_unit|Add7~57\);

-- Location: LCCOMB_X43_Y15_N16
\M1_unit|Add8~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~40_combout\ = (\M1_unit|Add7~54_combout\ & (\M1_unit|Add8~39\ $ (GND))) # (!\M1_unit|Add7~54_combout\ & (!\M1_unit|Add8~39\ & VCC))
-- \M1_unit|Add8~41\ = CARRY((\M1_unit|Add7~54_combout\ & !\M1_unit|Add8~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~54_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~39\,
	combout => \M1_unit|Add8~40_combout\,
	cout => \M1_unit|Add8~41\);

-- Location: LCCOMB_X43_Y15_N18
\M1_unit|Add8~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~42_combout\ = (\M1_unit|Add7~56_combout\ & (!\M1_unit|Add8~41\)) # (!\M1_unit|Add7~56_combout\ & ((\M1_unit|Add8~41\) # (GND)))
-- \M1_unit|Add8~43\ = CARRY((!\M1_unit|Add8~41\) # (!\M1_unit|Add7~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~56_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~41\,
	combout => \M1_unit|Add8~42_combout\,
	cout => \M1_unit|Add8~43\);

-- Location: LCCOMB_X41_Y17_N24
\M1_unit|Add11~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~56_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|UPrimeOdd\(28) $ (!\M1_unit|Add11~55\)))) # (GND)
-- \M1_unit|Add11~57\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|UPrimeOdd\(28)) # (!\M1_unit|Add11~55\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|UPrimeOdd\(28) & !\M1_unit|Add11~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|UPrimeOdd\(28),
	datad => VCC,
	cin => \M1_unit|Add11~55\,
	combout => \M1_unit|Add11~56_combout\,
	cout => \M1_unit|Add11~57\);

-- Location: LCCOMB_X42_Y17_N22
\M1_unit|Add12~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~74_combout\ = (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add11~54_combout\ & (\M1_unit|Add12~72\ & VCC)) # (!\M1_unit|Add11~54_combout\ & (!\M1_unit|Add12~72\)))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & 
-- ((\M1_unit|Add11~54_combout\ & (!\M1_unit|Add12~72\)) # (!\M1_unit|Add11~54_combout\ & ((\M1_unit|Add12~72\) # (GND)))))
-- \M1_unit|Add12~75\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add11~54_combout\ & !\M1_unit|Add12~72\)) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((!\M1_unit|Add12~72\) # (!\M1_unit|Add11~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add11~54_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~72\,
	combout => \M1_unit|Add12~74_combout\,
	cout => \M1_unit|Add12~75\);

-- Location: LCCOMB_X42_Y17_N24
\M1_unit|Add12~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~77_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|Add11~56_combout\ $ (!\M1_unit|Add12~75\)))) # (GND)
-- \M1_unit|Add12~78\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~20_combout\ & ((\M1_unit|Add11~56_combout\) # (!\M1_unit|Add12~75\))) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout\ & (\M1_unit|Add11~56_combout\ & !\M1_unit|Add12~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add11~56_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~75\,
	combout => \M1_unit|Add12~77_combout\,
	cout => \M1_unit|Add12~78\);

-- Location: LCCOMB_X43_Y19_N30
\M1_unit|Add12~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~79_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~42_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~42_combout\,
	datad => \M1_unit|Add12~77_combout\,
	combout => \M1_unit|Add12~79_combout\);

-- Location: LCFF_X43_Y19_N27
\M1_unit|UPrimeOdd[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[28]~feeder_combout\,
	sdata => \M1_unit|Add12~79_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(28));

-- Location: LCCOMB_X43_Y19_N18
\M1_unit|Add26~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~42_combout\ = (\M1_unit|UPrimeOdd\(28) & (\M1_unit|Add26~41\ & VCC)) # (!\M1_unit|UPrimeOdd\(28) & (!\M1_unit|Add26~41\))
-- \M1_unit|Add26~43\ = CARRY((!\M1_unit|UPrimeOdd\(28) & !\M1_unit|Add26~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(28),
	datad => VCC,
	cin => \M1_unit|Add26~41\,
	combout => \M1_unit|Add26~42_combout\,
	cout => \M1_unit|Add26~43\);

-- Location: LCCOMB_X43_Y19_N28
\M1_unit|Selector273~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector273~2_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~42_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector277~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~42_combout\,
	combout => \M1_unit|Selector273~2_combout\);

-- Location: LCCOMB_X36_Y19_N26
\M1_unit|Selector273~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector273~3_combout\ = (\M1_unit|Selector273~2_combout\) # ((\M1_unit|UPrimeOdd\(28) & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|UPrimeOdd\(28),
	datac => \M1_unit|Selector273~2_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector273~3_combout\);

-- Location: LCCOMB_X36_Y20_N12
\M1_unit|Selector277~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector277~2_combout\ = (!\M1_unit|WideOr47~3_combout\ & (\M1_unit|WideOr38~0_combout\ & (\M1_unit|Multi_Op~2_combout\ & \M1_unit|WideOr37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr38~0_combout\,
	datac => \M1_unit|Multi_Op~2_combout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Selector277~2_combout\);

-- Location: LCCOMB_X43_Y19_N20
\M1_unit|Add26~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~44_combout\ = (\M1_unit|UPrimeOdd\(29) & ((GND) # (!\M1_unit|Add26~43\))) # (!\M1_unit|UPrimeOdd\(29) & (\M1_unit|Add26~43\ $ (GND)))
-- \M1_unit|Add26~45\ = CARRY((\M1_unit|UPrimeOdd\(29)) # (!\M1_unit|Add26~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(29),
	datad => VCC,
	cin => \M1_unit|Add26~43\,
	combout => \M1_unit|Add26~44_combout\,
	cout => \M1_unit|Add26~45\);

-- Location: LCCOMB_X35_Y19_N26
\M1_unit|Selector272~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector272~2_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~44_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|Selector277~2_combout\,
	datad => \M1_unit|Add26~44_combout\,
	combout => \M1_unit|Selector272~2_combout\);

-- Location: LCCOMB_X35_Y19_N14
\M1_unit|Selector272~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector272~3_combout\ = (\M1_unit|Selector272~2_combout\) # ((\M1_unit|UPrimeOdd\(29) & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(29),
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|Selector272~2_combout\,
	combout => \M1_unit|Selector272~3_combout\);

-- Location: LCCOMB_X41_Y19_N26
\M1_unit|Add15~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~58_combout\ = (\M1_unit|UPrimeOdd\(29) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Add15~57\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|Add15~57\ & VCC)))) # (!\M1_unit|UPrimeOdd\(29) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Add15~57\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Add15~57\))))
-- \M1_unit|Add15~59\ = CARRY((\M1_unit|UPrimeOdd\(29) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add15~57\)) # (!\M1_unit|UPrimeOdd\(29) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Add15~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(29),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add15~57\,
	combout => \M1_unit|Add15~58_combout\,
	cout => \M1_unit|Add15~59\);

-- Location: LCCOMB_X42_Y19_N26
\M1_unit|UPrimeOdd[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[29]~90_combout\ = (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add15~58_combout\ & (\M1_unit|UPrimeOdd[28]~89\ & VCC)) # (!\M1_unit|Add15~58_combout\ & (!\M1_unit|UPrimeOdd[28]~89\)))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add15~58_combout\ & (!\M1_unit|UPrimeOdd[28]~89\)) # (!\M1_unit|Add15~58_combout\ & ((\M1_unit|UPrimeOdd[28]~89\) # (GND)))))
-- \M1_unit|UPrimeOdd[29]~91\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add15~58_combout\ & !\M1_unit|UPrimeOdd[28]~89\)) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((!\M1_unit|UPrimeOdd[28]~89\) # 
-- (!\M1_unit|Add15~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Add15~58_combout\,
	datad => VCC,
	cin => \M1_unit|UPrimeOdd[28]~89\,
	combout => \M1_unit|UPrimeOdd[29]~90_combout\,
	cout => \M1_unit|UPrimeOdd[29]~91\);

-- Location: LCCOMB_X34_Y17_N0
\M1_unit|UPrimeOdd[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[30]~feeder_combout\ = \M1_unit|UPrimeOdd[30]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[30]~92_combout\,
	combout => \M1_unit|UPrimeOdd[30]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N10
\M1_unit|UPrimeOdd[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[29]~feeder_combout\ = \M1_unit|UPrimeOdd[29]~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[29]~90_combout\,
	combout => \M1_unit|UPrimeOdd[29]~feeder_combout\);

-- Location: LCCOMB_X41_Y17_N26
\M1_unit|Add11~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~58_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|UPrimeOdd\(29) & (\M1_unit|Add11~57\ & VCC)) # (!\M1_unit|UPrimeOdd\(29) & (!\M1_unit|Add11~57\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- ((\M1_unit|UPrimeOdd\(29) & (!\M1_unit|Add11~57\)) # (!\M1_unit|UPrimeOdd\(29) & ((\M1_unit|Add11~57\) # (GND)))))
-- \M1_unit|Add11~59\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|UPrimeOdd\(29) & !\M1_unit|Add11~57\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\M1_unit|Add11~57\) # (!\M1_unit|UPrimeOdd\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|UPrimeOdd\(29),
	datad => VCC,
	cin => \M1_unit|Add11~57\,
	combout => \M1_unit|Add11~58_combout\,
	cout => \M1_unit|Add11~59\);

-- Location: LCCOMB_X42_Y17_N26
\M1_unit|Add12~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~80_combout\ = (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add11~58_combout\ & (\M1_unit|Add12~78\ & VCC)) # (!\M1_unit|Add11~58_combout\ & (!\M1_unit|Add12~78\)))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & 
-- ((\M1_unit|Add11~58_combout\ & (!\M1_unit|Add12~78\)) # (!\M1_unit|Add11~58_combout\ & ((\M1_unit|Add12~78\) # (GND)))))
-- \M1_unit|Add12~81\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add11~58_combout\ & !\M1_unit|Add12~78\)) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((!\M1_unit|Add12~78\) # (!\M1_unit|Add11~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Add11~58_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~78\,
	combout => \M1_unit|Add12~80_combout\,
	cout => \M1_unit|Add12~81\);

-- Location: LCCOMB_X40_Y20_N26
\M1_unit|Mult1|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~22_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (\M1_unit|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult1|auto_generated|op_1~21\)))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult1|auto_generated|op_1~21\)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~23\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & !\M1_unit|Mult1|auto_generated|op_1~21\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~21\) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~21\,
	combout => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X42_Y15_N26
\M1_unit|Add7~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~58_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add7~57\)) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (\M1_unit|Add7~57\ & VCC)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add7~57\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add7~57\))))
-- \M1_unit|Add7~59\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & !\M1_unit|Add7~57\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~22_combout\) 
-- # (!\M1_unit|Add7~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~57\,
	combout => \M1_unit|Add7~58_combout\,
	cout => \M1_unit|Add7~59\);

-- Location: LCCOMB_X43_Y15_N20
\M1_unit|Add8~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~44_combout\ = (\M1_unit|Add7~58_combout\ & (\M1_unit|Add8~43\ $ (GND))) # (!\M1_unit|Add7~58_combout\ & (!\M1_unit|Add8~43\ & VCC))
-- \M1_unit|Add8~45\ = CARRY((\M1_unit|Add7~58_combout\ & !\M1_unit|Add8~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~58_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~43\,
	combout => \M1_unit|Add8~44_combout\,
	cout => \M1_unit|Add8~45\);

-- Location: LCCOMB_X35_Y19_N4
\M1_unit|Add12~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~82_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~44_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add12~80_combout\,
	datad => \M1_unit|Add8~44_combout\,
	combout => \M1_unit|Add12~82_combout\);

-- Location: LCFF_X35_Y19_N11
\M1_unit|UPrimeOdd[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[29]~feeder_combout\,
	sdata => \M1_unit|Add12~82_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(29));

-- Location: LCCOMB_X42_Y17_N28
\M1_unit|Add12~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~83_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Add11~60_combout\ $ (!\M1_unit|Add12~81\)))) # (GND)
-- \M1_unit|Add12~84\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~24_combout\ & ((\M1_unit|Add11~60_combout\) # (!\M1_unit|Add12~81\))) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & (\M1_unit|Add11~60_combout\ & !\M1_unit|Add12~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add11~60_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~81\,
	combout => \M1_unit|Add12~83_combout\,
	cout => \M1_unit|Add12~84\);

-- Location: LCCOMB_X43_Y15_N22
\M1_unit|Add8~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~46_combout\ = (\M1_unit|Add7~60_combout\ & (!\M1_unit|Add8~45\)) # (!\M1_unit|Add7~60_combout\ & ((\M1_unit|Add8~45\) # (GND)))
-- \M1_unit|Add8~47\ = CARRY((!\M1_unit|Add8~45\) # (!\M1_unit|Add7~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add7~60_combout\,
	datad => VCC,
	cin => \M1_unit|Add8~45\,
	combout => \M1_unit|Add8~46_combout\,
	cout => \M1_unit|Add8~47\);

-- Location: LCCOMB_X43_Y15_N28
\M1_unit|Add12~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~85_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~46_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add12~83_combout\,
	datad => \M1_unit|Add8~46_combout\,
	combout => \M1_unit|Add12~85_combout\);

-- Location: LCFF_X34_Y17_N1
\M1_unit|UPrimeOdd[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[30]~feeder_combout\,
	sdata => \M1_unit|Add12~85_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(30));

-- Location: LCCOMB_X43_Y19_N22
\M1_unit|Add26~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~46_combout\ = (\M1_unit|UPrimeOdd\(30) & (\M1_unit|Add26~45\ & VCC)) # (!\M1_unit|UPrimeOdd\(30) & (!\M1_unit|Add26~45\))
-- \M1_unit|Add26~47\ = CARRY((!\M1_unit|UPrimeOdd\(30) & !\M1_unit|Add26~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd\(30),
	datad => VCC,
	cin => \M1_unit|Add26~45\,
	combout => \M1_unit|Add26~46_combout\,
	cout => \M1_unit|Add26~47\);

-- Location: LCCOMB_X36_Y19_N4
\M1_unit|Selector271~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector271~2_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~46_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector277~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~46_combout\,
	combout => \M1_unit|Selector271~2_combout\);

-- Location: LCCOMB_X36_Y19_N28
\M1_unit|Selector271~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector271~3_combout\ = (\M1_unit|Selector271~2_combout\) # ((\M1_unit|UPrimeOdd\(30) & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|UPrimeOdd\(30),
	datac => \M1_unit|Selector271~2_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector271~3_combout\);

-- Location: LCCOMB_X43_Y15_N26
\M1_unit|UPrimeOdd[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[31]~feeder_combout\ = \M1_unit|UPrimeOdd[31]~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd[31]~94_combout\,
	combout => \M1_unit|UPrimeOdd[31]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N30
\M1_unit|Mult1|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~26_combout\ = \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ $ (\M1_unit|Mult1|auto_generated|op_1~25\ $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\,
	cin => \M1_unit|Mult1|auto_generated|op_1~25\,
	combout => \M1_unit|Mult1|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X42_Y17_N30
\M1_unit|Add12~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~86_combout\ = \M1_unit|Add11~62_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~26_combout\ $ (\M1_unit|Add12~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~62_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add12~84\,
	combout => \M1_unit|Add12~86_combout\);

-- Location: LCCOMB_X43_Y15_N24
\M1_unit|Add8~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add8~48_combout\ = \M1_unit|Add7~62_combout\ $ (!\M1_unit|Add8~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~62_combout\,
	cin => \M1_unit|Add8~47\,
	combout => \M1_unit|Add8~48_combout\);

-- Location: LCCOMB_X43_Y15_N30
\M1_unit|Add12~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~88_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~48_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~86_combout\,
	datac => \M1_unit|Add8~48_combout\,
	datad => \M1_unit|WideOr37~0_combout\,
	combout => \M1_unit|Add12~88_combout\);

-- Location: LCFF_X43_Y15_N27
\M1_unit|UPrimeOdd[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[31]~feeder_combout\,
	sdata => \M1_unit|Add12~88_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(31));

-- Location: LCCOMB_X43_Y19_N24
\M1_unit|Add26~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~48_combout\ = \M1_unit|Add26~47\ $ (\M1_unit|UPrimeOdd\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd\(31),
	cin => \M1_unit|Add26~47\,
	combout => \M1_unit|Add26~48_combout\);

-- Location: LCCOMB_X36_Y19_N14
\M1_unit|Selector270~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector270~2_combout\ = (\M1_unit|Selector277~2_combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~48_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector277~2_combout\,
	datab => \M1_unit|UReg[2][7]~regout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|Add26~48_combout\,
	combout => \M1_unit|Selector270~2_combout\);

-- Location: LCCOMB_X36_Y19_N22
\M1_unit|Selector270~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector270~3_combout\ = (\M1_unit|Selector270~2_combout\) # ((\M1_unit|UPrimeOdd\(31) & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datab => \M1_unit|Selector270~2_combout\,
	datac => \M1_unit|UPrimeOdd\(31),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector270~3_combout\);

-- Location: DSPMULT_X39_Y16_N0
\M1_unit|Mult2|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr46~3_combout\,
	dataa => \M1_unit|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y16_N10
\M1_unit|Mult2|auto_generated|op_3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~8_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT4\ $ (!\M1_unit|Mult2|auto_generated|op_3~7\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_3~9\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT4\) # (!\M1_unit|Mult2|auto_generated|op_3~7\))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT4\ & !\M1_unit|Mult2|auto_generated|op_3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datab => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~7\,
	combout => \M1_unit|Mult2|auto_generated|op_3~8_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~9\);

-- Location: LCCOMB_X38_Y16_N12
\M1_unit|Mult2|auto_generated|op_3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~10_combout\ = (\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT5\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & (\M1_unit|Mult2|auto_generated|op_3~9\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M1_unit|Mult2|auto_generated|op_3~9\)))) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT5\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|Mult2|auto_generated|op_3~9\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\M1_unit|Mult2|auto_generated|op_3~9\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_3~11\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT5\ & (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & !\M1_unit|Mult2|auto_generated|op_3~9\)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT5\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_3~9\) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT5\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~9\,
	combout => \M1_unit|Mult2|auto_generated|op_3~10_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~11\);

-- Location: LCCOMB_X38_Y16_N14
\M1_unit|Mult2|auto_generated|op_3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~12_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT6\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ $ (!\M1_unit|Mult2|auto_generated|op_3~11\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_3~13\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT6\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\) # (!\M1_unit|Mult2|auto_generated|op_3~11\))) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT6\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ & !\M1_unit|Mult2|auto_generated|op_3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT6\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~11\,
	combout => \M1_unit|Mult2|auto_generated|op_3~12_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~13\);

-- Location: LCCOMB_X38_Y16_N20
\M1_unit|Mult2|auto_generated|op_3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~18_combout\ = (\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT9\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & (\M1_unit|Mult2|auto_generated|op_3~17\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ 
-- & (!\M1_unit|Mult2|auto_generated|op_3~17\)))) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT9\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|Mult2|auto_generated|op_3~17\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\M1_unit|Mult2|auto_generated|op_3~17\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_3~19\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT9\ & (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & !\M1_unit|Mult2|auto_generated|op_3~17\)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT9\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_3~17\) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT9\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~17\,
	combout => \M1_unit|Mult2|auto_generated|op_3~18_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~19\);

-- Location: LCCOMB_X38_Y16_N22
\M1_unit|Mult2|auto_generated|op_3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~20_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ $ (\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT10\ $ (!\M1_unit|Mult2|auto_generated|op_3~19\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_3~21\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT10\) # (!\M1_unit|Mult2|auto_generated|op_3~19\))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT10\ & !\M1_unit|Mult2|auto_generated|op_3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datab => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~19\,
	combout => \M1_unit|Mult2|auto_generated|op_3~20_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~21\);

-- Location: LCCOMB_X38_Y16_N24
\M1_unit|Mult2|auto_generated|op_3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~22_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\ & (\M1_unit|Mult2|auto_generated|op_3~21\ & VCC)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\ & (!\M1_unit|Mult2|auto_generated|op_3~21\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\ & (!\M1_unit|Mult2|auto_generated|op_3~21\)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\ & ((\M1_unit|Mult2|auto_generated|op_3~21\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_3~23\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\ & !\M1_unit|Mult2|auto_generated|op_3~21\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_3~21\) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datab => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~21\,
	combout => \M1_unit|Mult2|auto_generated|op_3~22_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~23\);

-- Location: LCCOMB_X37_Y16_N20
\M1_unit|Mult2|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~16_combout\ = ((\M1_unit|Mult2|auto_generated|op_3~16_combout\ $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ $ (!\M1_unit|Mult2|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~17\ = CARRY((\M1_unit|Mult2|auto_generated|op_3~16_combout\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Mult2|auto_generated|op_1~15\))) # (!\M1_unit|Mult2|auto_generated|op_3~16_combout\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Mult2|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_3~16_combout\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~15\,
	combout => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~17\);

-- Location: LCCOMB_X37_Y16_N22
\M1_unit|Mult2|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~18_combout\ = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult2|auto_generated|op_3~18_combout\ & (\M1_unit|Mult2|auto_generated|op_1~17\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_3~18_combout\ & 
-- (!\M1_unit|Mult2|auto_generated|op_1~17\)))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult2|auto_generated|op_3~18_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~17\)) # (!\M1_unit|Mult2|auto_generated|op_3~18_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~19\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult2|auto_generated|op_3~18_combout\ & !\M1_unit|Mult2|auto_generated|op_1~17\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~17\) # (!\M1_unit|Mult2|auto_generated|op_3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\,
	datab => \M1_unit|Mult2|auto_generated|op_3~18_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~17\,
	combout => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~19\);

-- Location: LCCOMB_X37_Y16_N24
\M1_unit|Mult2|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~20_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ $ (\M1_unit|Mult2|auto_generated|op_3~20_combout\ $ (!\M1_unit|Mult2|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~21\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ & ((\M1_unit|Mult2|auto_generated|op_3~20_combout\) # (!\M1_unit|Mult2|auto_generated|op_1~19\))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ & 
-- (\M1_unit|Mult2|auto_generated|op_3~20_combout\ & !\M1_unit|Mult2|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\,
	datab => \M1_unit|Mult2|auto_generated|op_3~20_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~19\,
	combout => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~21\);

-- Location: LCCOMB_X37_Y16_N26
\M1_unit|Mult2|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~22_combout\ = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult2|auto_generated|op_3~22_combout\ & (\M1_unit|Mult2|auto_generated|op_1~21\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_3~22_combout\ & 
-- (!\M1_unit|Mult2|auto_generated|op_1~21\)))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult2|auto_generated|op_3~22_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~21\)) # (!\M1_unit|Mult2|auto_generated|op_3~22_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~23\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|Mult2|auto_generated|op_3~22_combout\ & !\M1_unit|Mult2|auto_generated|op_1~21\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~21\) # (!\M1_unit|Mult2|auto_generated|op_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\,
	datab => \M1_unit|Mult2|auto_generated|op_3~22_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~21\,
	combout => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~23\);

-- Location: LCCOMB_X37_Y16_N28
\M1_unit|Mult2|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~24_combout\ = ((\M1_unit|Mult2|auto_generated|op_3~24_combout\ $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ $ (!\M1_unit|Mult2|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~25\ = CARRY((\M1_unit|Mult2|auto_generated|op_3~24_combout\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\) # (!\M1_unit|Mult2|auto_generated|op_1~23\))) # (!\M1_unit|Mult2|auto_generated|op_3~24_combout\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ & !\M1_unit|Mult2|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_3~24_combout\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~23\,
	combout => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~25\);

-- Location: LCCOMB_X37_Y16_N18
\M1_unit|Mult2|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~14_combout\ = (\M1_unit|Mult2|auto_generated|op_3~14_combout\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Mult2|auto_generated|op_1~13\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ 
-- & (!\M1_unit|Mult2|auto_generated|op_1~13\)))) # (!\M1_unit|Mult2|auto_generated|op_3~14_combout\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult2|auto_generated|op_1~13\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~15\ = CARRY((\M1_unit|Mult2|auto_generated|op_3~14_combout\ & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Mult2|auto_generated|op_1~13\)) # (!\M1_unit|Mult2|auto_generated|op_3~14_combout\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~13\) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_3~14_combout\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~13\,
	combout => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~15\);

-- Location: LCCOMB_X38_Y16_N8
\M1_unit|Mult2|auto_generated|op_3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~6_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\ & (\M1_unit|Mult2|auto_generated|op_3~5\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\M1_unit|Mult2|auto_generated|op_3~5\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\ & (!\M1_unit|Mult2|auto_generated|op_3~5\)) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\ & 
-- ((\M1_unit|Mult2|auto_generated|op_3~5\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_3~7\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\ & !\M1_unit|Mult2|auto_generated|op_3~5\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_3~5\) # (!\M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datab => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_3~5\,
	combout => \M1_unit|Mult2|auto_generated|op_3~6_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_3~7\);

-- Location: LCCOMB_X37_Y16_N12
\M1_unit|Mult2|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~8_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Mult2|auto_generated|op_3~8_combout\ $ (!\M1_unit|Mult2|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~9\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ & ((\M1_unit|Mult2|auto_generated|op_3~8_combout\) # (!\M1_unit|Mult2|auto_generated|op_1~7\))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ & 
-- (\M1_unit|Mult2|auto_generated|op_3~8_combout\ & !\M1_unit|Mult2|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datab => \M1_unit|Mult2|auto_generated|op_3~8_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~7\,
	combout => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~9\);

-- Location: LCCOMB_X37_Y16_N14
\M1_unit|Mult2|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~10_combout\ = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult2|auto_generated|op_3~10_combout\ & (\M1_unit|Mult2|auto_generated|op_1~9\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_3~10_combout\ & 
-- (!\M1_unit|Mult2|auto_generated|op_1~9\)))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult2|auto_generated|op_3~10_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~9\)) # (!\M1_unit|Mult2|auto_generated|op_3~10_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~11\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult2|auto_generated|op_3~10_combout\ & !\M1_unit|Mult2|auto_generated|op_1~9\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~9\) # (!\M1_unit|Mult2|auto_generated|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\,
	datab => \M1_unit|Mult2|auto_generated|op_3~10_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~9\,
	combout => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~11\);

-- Location: LCCOMB_X37_Y16_N16
\M1_unit|Mult2|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~12_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Mult2|auto_generated|op_3~12_combout\ $ (!\M1_unit|Mult2|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~13\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|Mult2|auto_generated|op_3~12_combout\) # (!\M1_unit|Mult2|auto_generated|op_1~11\))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ & 
-- (\M1_unit|Mult2|auto_generated|op_3~12_combout\ & !\M1_unit|Mult2|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|Mult2|auto_generated|op_3~12_combout\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~11\,
	combout => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~13\);

-- Location: LCCOMB_X36_Y14_N12
\M1_unit|Add17~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~44_combout\ = ((\M1_unit|VPrimeOdd\(22) $ (\M1_unit|Mult2|auto_generated|op_1~8_combout\ $ (\M1_unit|Add17~43\)))) # (GND)
-- \M1_unit|Add17~45\ = CARRY((\M1_unit|VPrimeOdd\(22) & ((!\M1_unit|Add17~43\) # (!\M1_unit|Mult2|auto_generated|op_1~8_combout\))) # (!\M1_unit|VPrimeOdd\(22) & (!\M1_unit|Mult2|auto_generated|op_1~8_combout\ & !\M1_unit|Add17~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(22),
	datab => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add17~43\,
	combout => \M1_unit|Add17~44_combout\,
	cout => \M1_unit|Add17~45\);

-- Location: LCCOMB_X36_Y14_N14
\M1_unit|Add17~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~46_combout\ = (\M1_unit|VPrimeOdd\(23) & ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add17~45\)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (\M1_unit|Add17~45\ & VCC)))) # (!\M1_unit|VPrimeOdd\(23) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Add17~45\) # (GND))) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add17~45\))))
-- \M1_unit|Add17~47\ = CARRY((\M1_unit|VPrimeOdd\(23) & (\M1_unit|Mult2|auto_generated|op_1~10_combout\ & !\M1_unit|Add17~45\)) # (!\M1_unit|VPrimeOdd\(23) & ((\M1_unit|Mult2|auto_generated|op_1~10_combout\) # (!\M1_unit|Add17~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(23),
	datab => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add17~45\,
	combout => \M1_unit|Add17~46_combout\,
	cout => \M1_unit|Add17~47\);

-- Location: LCCOMB_X36_Y14_N22
\M1_unit|Add17~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~54_combout\ = (\M1_unit|VPrimeOdd\(27) & ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add17~53\)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (\M1_unit|Add17~53\ & VCC)))) # (!\M1_unit|VPrimeOdd\(27) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Add17~53\) # (GND))) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add17~53\))))
-- \M1_unit|Add17~55\ = CARRY((\M1_unit|VPrimeOdd\(27) & (\M1_unit|Mult2|auto_generated|op_1~18_combout\ & !\M1_unit|Add17~53\)) # (!\M1_unit|VPrimeOdd\(27) & ((\M1_unit|Mult2|auto_generated|op_1~18_combout\) # (!\M1_unit|Add17~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(27),
	datab => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add17~53\,
	combout => \M1_unit|Add17~54_combout\,
	cout => \M1_unit|Add17~55\);

-- Location: LCCOMB_X36_Y14_N24
\M1_unit|Add17~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~56_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~20_combout\ $ (\M1_unit|VPrimeOdd\(28) $ (\M1_unit|Add17~55\)))) # (GND)
-- \M1_unit|Add17~57\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~20_combout\ & (\M1_unit|VPrimeOdd\(28) & !\M1_unit|Add17~55\)) # (!\M1_unit|Mult2|auto_generated|op_1~20_combout\ & ((\M1_unit|VPrimeOdd\(28)) # (!\M1_unit|Add17~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	datab => \M1_unit|VPrimeOdd\(28),
	datad => VCC,
	cin => \M1_unit|Add17~55\,
	combout => \M1_unit|Add17~56_combout\,
	cout => \M1_unit|Add17~57\);

-- Location: LCCOMB_X36_Y14_N28
\M1_unit|Add17~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~60_combout\ = ((\M1_unit|VPrimeOdd\(30) $ (\M1_unit|Mult2|auto_generated|op_1~24_combout\ $ (\M1_unit|Add17~59\)))) # (GND)
-- \M1_unit|Add17~61\ = CARRY((\M1_unit|VPrimeOdd\(30) & ((!\M1_unit|Add17~59\) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout\))) # (!\M1_unit|VPrimeOdd\(30) & (!\M1_unit|Mult2|auto_generated|op_1~24_combout\ & !\M1_unit|Add17~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(30),
	datab => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add17~59\,
	combout => \M1_unit|Add17~60_combout\,
	cout => \M1_unit|Add17~61\);

-- Location: LCCOMB_X35_Y14_N20
\M1_unit|VPrimeOdd[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[26]~84_combout\ = ((\M1_unit|Add17~52_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~16_combout\ $ (!\M1_unit|VPrimeOdd[25]~83\)))) # (GND)
-- \M1_unit|VPrimeOdd[26]~85\ = CARRY((\M1_unit|Add17~52_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~16_combout\) # (!\M1_unit|VPrimeOdd[25]~83\))) # (!\M1_unit|Add17~52_combout\ & (\M1_unit|Mult3|auto_generated|op_1~16_combout\ & 
-- !\M1_unit|VPrimeOdd[25]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~52_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[25]~83\,
	combout => \M1_unit|VPrimeOdd[26]~84_combout\,
	cout => \M1_unit|VPrimeOdd[26]~85\);

-- Location: LCCOMB_X35_Y14_N22
\M1_unit|VPrimeOdd[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[27]~86_combout\ = (\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((\M1_unit|Add17~54_combout\ & (\M1_unit|VPrimeOdd[26]~85\ & VCC)) # (!\M1_unit|Add17~54_combout\ & (!\M1_unit|VPrimeOdd[26]~85\)))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((\M1_unit|Add17~54_combout\ & (!\M1_unit|VPrimeOdd[26]~85\)) # (!\M1_unit|Add17~54_combout\ & ((\M1_unit|VPrimeOdd[26]~85\) # (GND)))))
-- \M1_unit|VPrimeOdd[27]~87\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add17~54_combout\ & !\M1_unit|VPrimeOdd[26]~85\)) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((!\M1_unit|VPrimeOdd[26]~85\) # 
-- (!\M1_unit|Add17~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add17~54_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[26]~85\,
	combout => \M1_unit|VPrimeOdd[27]~86_combout\,
	cout => \M1_unit|VPrimeOdd[27]~87\);

-- Location: LCCOMB_X35_Y14_N26
\M1_unit|VPrimeOdd[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[29]~90_combout\ = (\M1_unit|Add17~58_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (\M1_unit|VPrimeOdd[28]~89\ & VCC)) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|VPrimeOdd[28]~89\)))) # 
-- (!\M1_unit|Add17~58_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|VPrimeOdd[28]~89\)) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & ((\M1_unit|VPrimeOdd[28]~89\) # (GND)))))
-- \M1_unit|VPrimeOdd[29]~91\ = CARRY((\M1_unit|Add17~58_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & !\M1_unit|VPrimeOdd[28]~89\)) # (!\M1_unit|Add17~58_combout\ & ((!\M1_unit|VPrimeOdd[28]~89\) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~58_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[28]~89\,
	combout => \M1_unit|VPrimeOdd[29]~90_combout\,
	cout => \M1_unit|VPrimeOdd[29]~91\);

-- Location: LCCOMB_X35_Y14_N28
\M1_unit|VPrimeOdd[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[30]~92_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~24_combout\ $ (\M1_unit|Add17~60_combout\ $ (!\M1_unit|VPrimeOdd[29]~91\)))) # (GND)
-- \M1_unit|VPrimeOdd[30]~93\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~24_combout\ & ((\M1_unit|Add17~60_combout\) # (!\M1_unit|VPrimeOdd[29]~91\))) # (!\M1_unit|Mult3|auto_generated|op_1~24_combout\ & (\M1_unit|Add17~60_combout\ & 
-- !\M1_unit|VPrimeOdd[29]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add17~60_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[29]~91\,
	combout => \M1_unit|VPrimeOdd[30]~92_combout\,
	cout => \M1_unit|VPrimeOdd[30]~93\);

-- Location: LCCOMB_X35_Y17_N2
\M1_unit|VPrimeOdd[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[30]~feeder_combout\ = \M1_unit|VPrimeOdd[30]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[30]~92_combout\,
	combout => \M1_unit|VPrimeOdd[30]~feeder_combout\);

-- Location: LCFF_X38_Y19_N15
\M1_unit|Multi_Op[7][31]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector228~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][31]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y19_N14
\M1_unit|Selector228~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector228~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(31)) # ((\M1_unit|Multi_Op[7][31]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & 
-- (((\M1_unit|Multi_Op[7][31]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(31),
	datac => \M1_unit|Multi_Op[7][31]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector228~0_combout\);

-- Location: DSPMULT_X39_Y19_N0
\M1_unit|Mult3|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \CLOCK_50_I~clkctrl_outclk\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => VCC,
	dataa => \M1_unit|Mult3|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|Mult3|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult3|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y17_N24
\M1_unit|Mult3|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~22_combout\ = (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\ & (\M1_unit|Mult3|auto_generated|op_1~21\ & VCC)) # 
-- (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult3|auto_generated|op_1~21\)))) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult3|auto_generated|op_1~21\)) # 
-- (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult3|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|Mult3|auto_generated|op_1~23\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\ & !\M1_unit|Mult3|auto_generated|op_1~21\)) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\M1_unit|Mult3|auto_generated|op_1~21\) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT29\,
	datab => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~21\,
	combout => \M1_unit|Mult3|auto_generated|op_1~22_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~23\);

-- Location: LCCOMB_X40_Y17_N26
\M1_unit|Mult3|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~24_combout\ = ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT30\ $ (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT12\ $ (!\M1_unit|Mult3|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|Mult3|auto_generated|op_1~25\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT30\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT12\) # (!\M1_unit|Mult3|auto_generated|op_1~23\))) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT30\ & 
-- (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT12\ & !\M1_unit|Mult3|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT30\,
	datab => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~23\,
	combout => \M1_unit|Mult3|auto_generated|op_1~24_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~25\);

-- Location: LCCOMB_X36_Y16_N24
\M1_unit|Add9~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~56_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~20_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~20_combout\ $ (\M1_unit|Add9~55\)))) # (GND)
-- \M1_unit|Add9~57\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~20_combout\ & ((!\M1_unit|Add9~55\) # (!\M1_unit|Mult3|auto_generated|op_1~20_combout\))) # (!\M1_unit|Mult2|auto_generated|op_1~20_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~20_combout\ & 
-- !\M1_unit|Add9~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~55\,
	combout => \M1_unit|Add9~56_combout\,
	cout => \M1_unit|Add9~57\);

-- Location: LCCOMB_X36_Y16_N28
\M1_unit|Add9~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~60_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~24_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~24_combout\ $ (\M1_unit|Add9~59\)))) # (GND)
-- \M1_unit|Add9~61\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~24_combout\ & ((!\M1_unit|Add9~59\) # (!\M1_unit|Mult3|auto_generated|op_1~24_combout\))) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~24_combout\ & 
-- !\M1_unit|Add9~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~59\,
	combout => \M1_unit|Add9~60_combout\,
	cout => \M1_unit|Add9~61\);

-- Location: LCCOMB_X36_Y16_N22
\M1_unit|Add9~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~54_combout\ = (\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add9~53\)) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (\M1_unit|Add9~53\ & VCC)))) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((\M1_unit|Add9~53\) # (GND))) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add9~53\))))
-- \M1_unit|Add9~55\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (\M1_unit|Mult3|auto_generated|op_1~18_combout\ & !\M1_unit|Add9~53\)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~18_combout\) # 
-- (!\M1_unit|Add9~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~53\,
	combout => \M1_unit|Add9~54_combout\,
	cout => \M1_unit|Add9~55\);

-- Location: LCCOMB_X40_Y17_N10
\M1_unit|Mult3|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~8_combout\ = ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT4\ $ (!\M1_unit|Mult3|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|Mult3|auto_generated|op_1~9\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT22\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT4\) # (!\M1_unit|Mult3|auto_generated|op_1~7\))) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT22\ & 
-- (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT4\ & !\M1_unit|Mult3|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT22\,
	datab => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~7\,
	combout => \M1_unit|Mult3|auto_generated|op_1~8_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~9\);

-- Location: LCCOMB_X36_Y16_N12
\M1_unit|Add9~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~44_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~8_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~8_combout\ $ (\M1_unit|Add9~43\)))) # (GND)
-- \M1_unit|Add9~45\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~8_combout\ & ((!\M1_unit|Add9~43\) # (!\M1_unit|Mult3|auto_generated|op_1~8_combout\))) # (!\M1_unit|Mult2|auto_generated|op_1~8_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~8_combout\ & 
-- !\M1_unit|Add9~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~43\,
	combout => \M1_unit|Add9~44_combout\,
	cout => \M1_unit|Add9~45\);

-- Location: LCCOMB_X36_Y16_N14
\M1_unit|Add9~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~46_combout\ = (\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add9~45\)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Add9~45\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (\M1_unit|Add9~45\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add9~45\))))
-- \M1_unit|Add9~47\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((!\M1_unit|Add9~45\) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\))) # (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & 
-- !\M1_unit|Add9~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~45\,
	combout => \M1_unit|Add9~46_combout\,
	cout => \M1_unit|Add9~47\);

-- Location: LCCOMB_X36_Y16_N18
\M1_unit|Add9~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~50_combout\ = (\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Add9~49\)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|Add9~49\) # (GND))))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (\M1_unit|Add9~49\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Add9~49\))))
-- \M1_unit|Add9~51\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add9~49\) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\))) # (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & 
-- !\M1_unit|Add9~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~49\,
	combout => \M1_unit|Add9~50_combout\,
	cout => \M1_unit|Add9~51\);

-- Location: LCCOMB_X36_Y16_N20
\M1_unit|Add9~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~52_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~16_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~16_combout\ $ (\M1_unit|Add9~51\)))) # (GND)
-- \M1_unit|Add9~53\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~16_combout\ & (\M1_unit|Mult2|auto_generated|op_1~16_combout\ & !\M1_unit|Add9~51\)) # (!\M1_unit|Mult3|auto_generated|op_1~16_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~16_combout\) # 
-- (!\M1_unit|Add9~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add9~51\,
	combout => \M1_unit|Add9~52_combout\,
	cout => \M1_unit|Add9~53\);

-- Location: LCCOMB_X35_Y16_N6
\M1_unit|Add10~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~30_combout\ = (\M1_unit|Add9~44_combout\ & (!\M1_unit|Add10~29\)) # (!\M1_unit|Add9~44_combout\ & ((\M1_unit|Add10~29\) # (GND)))
-- \M1_unit|Add10~31\ = CARRY((!\M1_unit|Add10~29\) # (!\M1_unit|Add9~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~44_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~29\,
	combout => \M1_unit|Add10~30_combout\,
	cout => \M1_unit|Add10~31\);

-- Location: LCCOMB_X35_Y16_N10
\M1_unit|Add10~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~34_combout\ = (\M1_unit|Add9~48_combout\ & (!\M1_unit|Add10~33\)) # (!\M1_unit|Add9~48_combout\ & ((\M1_unit|Add10~33\) # (GND)))
-- \M1_unit|Add10~35\ = CARRY((!\M1_unit|Add10~33\) # (!\M1_unit|Add9~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~48_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~33\,
	combout => \M1_unit|Add10~34_combout\,
	cout => \M1_unit|Add10~35\);

-- Location: LCCOMB_X35_Y16_N12
\M1_unit|Add10~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~36_combout\ = (\M1_unit|Add9~50_combout\ & (\M1_unit|Add10~35\ $ (GND))) # (!\M1_unit|Add9~50_combout\ & (!\M1_unit|Add10~35\ & VCC))
-- \M1_unit|Add10~37\ = CARRY((\M1_unit|Add9~50_combout\ & !\M1_unit|Add10~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~50_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~35\,
	combout => \M1_unit|Add10~36_combout\,
	cout => \M1_unit|Add10~37\);

-- Location: LCCOMB_X35_Y16_N14
\M1_unit|Add10~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~38_combout\ = (\M1_unit|Add9~52_combout\ & (!\M1_unit|Add10~37\)) # (!\M1_unit|Add9~52_combout\ & ((\M1_unit|Add10~37\) # (GND)))
-- \M1_unit|Add10~39\ = CARRY((!\M1_unit|Add10~37\) # (!\M1_unit|Add9~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~52_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~37\,
	combout => \M1_unit|Add10~38_combout\,
	cout => \M1_unit|Add10~39\);

-- Location: LCCOMB_X35_Y16_N16
\M1_unit|Add10~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~40_combout\ = (\M1_unit|Add9~54_combout\ & (\M1_unit|Add10~39\ $ (GND))) # (!\M1_unit|Add9~54_combout\ & (!\M1_unit|Add10~39\ & VCC))
-- \M1_unit|Add10~41\ = CARRY((\M1_unit|Add9~54_combout\ & !\M1_unit|Add10~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~54_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~39\,
	combout => \M1_unit|Add10~40_combout\,
	cout => \M1_unit|Add10~41\);

-- Location: LCCOMB_X35_Y16_N18
\M1_unit|Add10~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~42_combout\ = (\M1_unit|Add9~56_combout\ & (!\M1_unit|Add10~41\)) # (!\M1_unit|Add9~56_combout\ & ((\M1_unit|Add10~41\) # (GND)))
-- \M1_unit|Add10~43\ = CARRY((!\M1_unit|Add10~41\) # (!\M1_unit|Add9~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~56_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~41\,
	combout => \M1_unit|Add10~42_combout\,
	cout => \M1_unit|Add10~43\);

-- Location: LCCOMB_X35_Y16_N20
\M1_unit|Add10~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~44_combout\ = (\M1_unit|Add9~58_combout\ & (\M1_unit|Add10~43\ $ (GND))) # (!\M1_unit|Add9~58_combout\ & (!\M1_unit|Add10~43\ & VCC))
-- \M1_unit|Add10~45\ = CARRY((\M1_unit|Add9~58_combout\ & !\M1_unit|Add10~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add9~58_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~43\,
	combout => \M1_unit|Add10~44_combout\,
	cout => \M1_unit|Add10~45\);

-- Location: LCCOMB_X35_Y16_N22
\M1_unit|Add10~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~46_combout\ = (\M1_unit|Add9~60_combout\ & (!\M1_unit|Add10~45\)) # (!\M1_unit|Add9~60_combout\ & ((\M1_unit|Add10~45\) # (GND)))
-- \M1_unit|Add10~47\ = CARRY((!\M1_unit|Add10~45\) # (!\M1_unit|Add9~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add9~60_combout\,
	datad => VCC,
	cin => \M1_unit|Add10~45\,
	combout => \M1_unit|Add10~46_combout\,
	cout => \M1_unit|Add10~47\);

-- Location: LCCOMB_X38_Y17_N12
\M1_unit|Add13~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~44_combout\ = ((\M1_unit|VPrimeOdd\(22) $ (\M1_unit|Mult2|auto_generated|op_1~8_combout\ $ (!\M1_unit|Add13~43\)))) # (GND)
-- \M1_unit|Add13~45\ = CARRY((\M1_unit|VPrimeOdd\(22) & ((\M1_unit|Mult2|auto_generated|op_1~8_combout\) # (!\M1_unit|Add13~43\))) # (!\M1_unit|VPrimeOdd\(22) & (\M1_unit|Mult2|auto_generated|op_1~8_combout\ & !\M1_unit|Add13~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(22),
	datab => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add13~43\,
	combout => \M1_unit|Add13~44_combout\,
	cout => \M1_unit|Add13~45\);

-- Location: LCCOMB_X38_Y17_N14
\M1_unit|Add13~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~46_combout\ = (\M1_unit|VPrimeOdd\(23) & ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (\M1_unit|Add13~45\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add13~45\)))) # (!\M1_unit|VPrimeOdd\(23) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add13~45\)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Add13~45\) # (GND)))))
-- \M1_unit|Add13~47\ = CARRY((\M1_unit|VPrimeOdd\(23) & (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & !\M1_unit|Add13~45\)) # (!\M1_unit|VPrimeOdd\(23) & ((!\M1_unit|Add13~45\) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(23),
	datab => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add13~45\,
	combout => \M1_unit|Add13~46_combout\,
	cout => \M1_unit|Add13~47\);

-- Location: LCCOMB_X38_Y17_N18
\M1_unit|Add13~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~50_combout\ = (\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|VPrimeOdd\(25) & (\M1_unit|Add13~49\ & VCC)) # (!\M1_unit|VPrimeOdd\(25) & (!\M1_unit|Add13~49\)))) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & 
-- ((\M1_unit|VPrimeOdd\(25) & (!\M1_unit|Add13~49\)) # (!\M1_unit|VPrimeOdd\(25) & ((\M1_unit|Add13~49\) # (GND)))))
-- \M1_unit|Add13~51\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|VPrimeOdd\(25) & !\M1_unit|Add13~49\)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add13~49\) # (!\M1_unit|VPrimeOdd\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	datab => \M1_unit|VPrimeOdd\(25),
	datad => VCC,
	cin => \M1_unit|Add13~49\,
	combout => \M1_unit|Add13~50_combout\,
	cout => \M1_unit|Add13~51\);

-- Location: LCCOMB_X38_Y17_N20
\M1_unit|Add13~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~52_combout\ = ((\M1_unit|VPrimeOdd\(26) $ (\M1_unit|Mult2|auto_generated|op_1~16_combout\ $ (!\M1_unit|Add13~51\)))) # (GND)
-- \M1_unit|Add13~53\ = CARRY((\M1_unit|VPrimeOdd\(26) & ((\M1_unit|Mult2|auto_generated|op_1~16_combout\) # (!\M1_unit|Add13~51\))) # (!\M1_unit|VPrimeOdd\(26) & (\M1_unit|Mult2|auto_generated|op_1~16_combout\ & !\M1_unit|Add13~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(26),
	datab => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add13~51\,
	combout => \M1_unit|Add13~52_combout\,
	cout => \M1_unit|Add13~53\);

-- Location: LCCOMB_X38_Y17_N24
\M1_unit|Add13~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~56_combout\ = ((\M1_unit|VPrimeOdd\(28) $ (\M1_unit|Mult2|auto_generated|op_1~20_combout\ $ (!\M1_unit|Add13~55\)))) # (GND)
-- \M1_unit|Add13~57\ = CARRY((\M1_unit|VPrimeOdd\(28) & ((\M1_unit|Mult2|auto_generated|op_1~20_combout\) # (!\M1_unit|Add13~55\))) # (!\M1_unit|VPrimeOdd\(28) & (\M1_unit|Mult2|auto_generated|op_1~20_combout\ & !\M1_unit|Add13~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(28),
	datab => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add13~55\,
	combout => \M1_unit|Add13~56_combout\,
	cout => \M1_unit|Add13~57\);

-- Location: LCCOMB_X38_Y17_N26
\M1_unit|Add13~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~58_combout\ = (\M1_unit|VPrimeOdd\(29) & ((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (\M1_unit|Add13~57\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Add13~57\)))) # (!\M1_unit|VPrimeOdd\(29) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Add13~57\)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Add13~57\) # (GND)))))
-- \M1_unit|Add13~59\ = CARRY((\M1_unit|VPrimeOdd\(29) & (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & !\M1_unit|Add13~57\)) # (!\M1_unit|VPrimeOdd\(29) & ((!\M1_unit|Add13~57\) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(29),
	datab => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add13~57\,
	combout => \M1_unit|Add13~58_combout\,
	cout => \M1_unit|Add13~59\);

-- Location: LCCOMB_X37_Y17_N12
\M1_unit|Add14~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~59_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~8_combout\ $ (\M1_unit|Add13~44_combout\ $ (!\M1_unit|Add14~57\)))) # (GND)
-- \M1_unit|Add14~60\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~8_combout\ & ((\M1_unit|Add13~44_combout\) # (!\M1_unit|Add14~57\))) # (!\M1_unit|Mult3|auto_generated|op_1~8_combout\ & (\M1_unit|Add13~44_combout\ & !\M1_unit|Add14~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Add13~44_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~57\,
	combout => \M1_unit|Add14~59_combout\,
	cout => \M1_unit|Add14~60\);

-- Location: LCCOMB_X37_Y17_N16
\M1_unit|Add14~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~65_combout\ = ((\M1_unit|Add13~48_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~12_combout\ $ (!\M1_unit|Add14~63\)))) # (GND)
-- \M1_unit|Add14~66\ = CARRY((\M1_unit|Add13~48_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~12_combout\) # (!\M1_unit|Add14~63\))) # (!\M1_unit|Add13~48_combout\ & (\M1_unit|Mult3|auto_generated|op_1~12_combout\ & !\M1_unit|Add14~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~48_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~63\,
	combout => \M1_unit|Add14~65_combout\,
	cout => \M1_unit|Add14~66\);

-- Location: LCCOMB_X37_Y17_N18
\M1_unit|Add14~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~68_combout\ = (\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|Add13~50_combout\ & (\M1_unit|Add14~66\ & VCC)) # (!\M1_unit|Add13~50_combout\ & (!\M1_unit|Add14~66\)))) # (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & 
-- ((\M1_unit|Add13~50_combout\ & (!\M1_unit|Add14~66\)) # (!\M1_unit|Add13~50_combout\ & ((\M1_unit|Add14~66\) # (GND)))))
-- \M1_unit|Add14~69\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~14_combout\ & (!\M1_unit|Add13~50_combout\ & !\M1_unit|Add14~66\)) # (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add14~66\) # (!\M1_unit|Add13~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add13~50_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~66\,
	combout => \M1_unit|Add14~68_combout\,
	cout => \M1_unit|Add14~69\);

-- Location: LCCOMB_X37_Y17_N20
\M1_unit|Add14~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~71_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~16_combout\ $ (\M1_unit|Add13~52_combout\ $ (!\M1_unit|Add14~69\)))) # (GND)
-- \M1_unit|Add14~72\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~16_combout\ & ((\M1_unit|Add13~52_combout\) # (!\M1_unit|Add14~69\))) # (!\M1_unit|Mult3|auto_generated|op_1~16_combout\ & (\M1_unit|Add13~52_combout\ & !\M1_unit|Add14~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add13~52_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~69\,
	combout => \M1_unit|Add14~71_combout\,
	cout => \M1_unit|Add14~72\);

-- Location: LCCOMB_X37_Y17_N22
\M1_unit|Add14~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~74_combout\ = (\M1_unit|Add13~54_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (\M1_unit|Add14~72\ & VCC)) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add14~72\)))) # (!\M1_unit|Add13~54_combout\ & 
-- ((\M1_unit|Mult3|auto_generated|op_1~18_combout\ & (!\M1_unit|Add14~72\)) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & ((\M1_unit|Add14~72\) # (GND)))))
-- \M1_unit|Add14~75\ = CARRY((\M1_unit|Add13~54_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~18_combout\ & !\M1_unit|Add14~72\)) # (!\M1_unit|Add13~54_combout\ & ((!\M1_unit|Add14~72\) # (!\M1_unit|Mult3|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~54_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~72\,
	combout => \M1_unit|Add14~74_combout\,
	cout => \M1_unit|Add14~75\);

-- Location: LCCOMB_X37_Y17_N24
\M1_unit|Add14~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~77_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~20_combout\ $ (\M1_unit|Add13~56_combout\ $ (!\M1_unit|Add14~75\)))) # (GND)
-- \M1_unit|Add14~78\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~20_combout\ & ((\M1_unit|Add13~56_combout\) # (!\M1_unit|Add14~75\))) # (!\M1_unit|Mult3|auto_generated|op_1~20_combout\ & (\M1_unit|Add13~56_combout\ & !\M1_unit|Add14~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add13~56_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~75\,
	combout => \M1_unit|Add14~77_combout\,
	cout => \M1_unit|Add14~78\);

-- Location: LCCOMB_X37_Y17_N26
\M1_unit|Add14~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~80_combout\ = (\M1_unit|Mult3|auto_generated|op_1~22_combout\ & ((\M1_unit|Add13~58_combout\ & (\M1_unit|Add14~78\ & VCC)) # (!\M1_unit|Add13~58_combout\ & (!\M1_unit|Add14~78\)))) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & 
-- ((\M1_unit|Add13~58_combout\ & (!\M1_unit|Add14~78\)) # (!\M1_unit|Add13~58_combout\ & ((\M1_unit|Add14~78\) # (GND)))))
-- \M1_unit|Add14~81\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|Add13~58_combout\ & !\M1_unit|Add14~78\)) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & ((!\M1_unit|Add14~78\) # (!\M1_unit|Add13~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Add13~58_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~78\,
	combout => \M1_unit|Add14~80_combout\,
	cout => \M1_unit|Add14~81\);

-- Location: LCCOMB_X37_Y17_N28
\M1_unit|Add14~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~83_combout\ = ((\M1_unit|Add13~60_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~24_combout\ $ (!\M1_unit|Add14~81\)))) # (GND)
-- \M1_unit|Add14~84\ = CARRY((\M1_unit|Add13~60_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~24_combout\) # (!\M1_unit|Add14~81\))) # (!\M1_unit|Add13~60_combout\ & (\M1_unit|Mult3|auto_generated|op_1~24_combout\ & !\M1_unit|Add14~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add13~60_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add14~81\,
	combout => \M1_unit|Add14~83_combout\,
	cout => \M1_unit|Add14~84\);

-- Location: LCCOMB_X35_Y16_N28
\M1_unit|Add14~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~85_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~46_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add10~46_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~83_combout\,
	combout => \M1_unit|Add14~85_combout\);

-- Location: LCFF_X35_Y17_N3
\M1_unit|VPrimeOdd[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[30]~feeder_combout\,
	sdata => \M1_unit|Add14~85_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(30));

-- Location: LCCOMB_X38_Y19_N12
\M1_unit|Selector229~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector229~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(30)) # ((!\M1_unit|WideOr41~combout\ & \M1_unit|Multi_Op[7][30]~_Duplicate_1_regout\)))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr41~combout\ & 
-- (\M1_unit|Multi_Op[7][30]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|Multi_Op[7][30]~_Duplicate_1_regout\,
	datad => \M1_unit|VPrimeOdd\(30),
	combout => \M1_unit|Selector229~0_combout\);

-- Location: LCCOMB_X40_Y17_N28
\M1_unit|Mult3|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~26_combout\ = \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT13\ $ (\M1_unit|Mult3|auto_generated|op_1~25\ $ (\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT13\,
	datad => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT31\,
	cin => \M1_unit|Mult3|auto_generated|op_1~25\,
	combout => \M1_unit|Mult3|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X38_Y16_N28
\M1_unit|Mult2|auto_generated|op_3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_3~26_combout\ = \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT13\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\ $ (\M1_unit|Mult2|auto_generated|op_3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out6~DATAOUT13\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\,
	cin => \M1_unit|Mult2|auto_generated|op_3~25\,
	combout => \M1_unit|Mult2|auto_generated|op_3~26_combout\);

-- Location: LCCOMB_X37_Y16_N30
\M1_unit|Mult2|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~26_combout\ = \M1_unit|Mult2|auto_generated|op_3~26_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~25\ $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult2|auto_generated|op_3~26_combout\,
	datad => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\,
	cin => \M1_unit|Mult2|auto_generated|op_1~25\,
	combout => \M1_unit|Mult2|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X36_Y14_N30
\M1_unit|Add17~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~62_combout\ = \M1_unit|VPrimeOdd\(31) $ (\M1_unit|Add17~61\ $ (!\M1_unit|Mult2|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(31),
	datad => \M1_unit|Mult2|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add17~61\,
	combout => \M1_unit|Add17~62_combout\);

-- Location: LCCOMB_X35_Y14_N30
\M1_unit|VPrimeOdd[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[31]~94_combout\ = \M1_unit|Mult3|auto_generated|op_1~26_combout\ $ (\M1_unit|VPrimeOdd[30]~93\ $ (\M1_unit|Add17~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult3|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Add17~62_combout\,
	cin => \M1_unit|VPrimeOdd[30]~93\,
	combout => \M1_unit|VPrimeOdd[31]~94_combout\);

-- Location: LCCOMB_X35_Y16_N26
\M1_unit|VPrimeOdd[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[31]~feeder_combout\ = \M1_unit|VPrimeOdd[31]~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[31]~94_combout\,
	combout => \M1_unit|VPrimeOdd[31]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N30
\M1_unit|Add9~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add9~62_combout\ = \M1_unit|Mult2|auto_generated|op_1~26_combout\ $ (\M1_unit|Add9~61\ $ (!\M1_unit|Mult3|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult2|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Mult3|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add9~61\,
	combout => \M1_unit|Add9~62_combout\);

-- Location: LCCOMB_X35_Y16_N24
\M1_unit|Add10~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add10~48_combout\ = \M1_unit|Add10~47\ $ (!\M1_unit|Add9~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add9~62_combout\,
	cin => \M1_unit|Add10~47\,
	combout => \M1_unit|Add10~48_combout\);

-- Location: LCCOMB_X38_Y17_N30
\M1_unit|Add13~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add13~62_combout\ = \M1_unit|VPrimeOdd\(31) $ (\M1_unit|Add13~61\ $ (\M1_unit|Mult2|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VPrimeOdd\(31),
	datad => \M1_unit|Mult2|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add13~61\,
	combout => \M1_unit|Add13~62_combout\);

-- Location: LCCOMB_X37_Y17_N30
\M1_unit|Add14~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~86_combout\ = \M1_unit|Mult3|auto_generated|op_1~26_combout\ $ (\M1_unit|Add14~84\ $ (\M1_unit|Add13~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult3|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Add13~62_combout\,
	cin => \M1_unit|Add14~84\,
	combout => \M1_unit|Add14~86_combout\);

-- Location: LCCOMB_X35_Y16_N30
\M1_unit|Add14~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~88_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~48_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~48_combout\,
	datad => \M1_unit|Add14~86_combout\,
	combout => \M1_unit|Add14~88_combout\);

-- Location: LCFF_X35_Y16_N27
\M1_unit|VPrimeOdd[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[31]~feeder_combout\,
	sdata => \M1_unit|Add14~88_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(31));

-- Location: LCCOMB_X37_Y19_N24
\M1_unit|Add25~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~48_combout\ = \M1_unit|Add25~47\ $ (\M1_unit|VPrimeOdd\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd\(31),
	cin => \M1_unit|Add25~47\,
	combout => \M1_unit|Add25~48_combout\);

-- Location: LCCOMB_X40_Y21_N20
\M1_unit|Selector312~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector312~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~48_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|Add25~48_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector312~0_combout\);

-- Location: LCCOMB_X40_Y20_N16
\M1_unit|Mult1|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~12_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\M1_unit|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~13\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\M1_unit|Mult1|auto_generated|op_1~11\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\M1_unit|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~11\,
	combout => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X40_Y20_N18
\M1_unit|Mult1|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~14_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & (\M1_unit|Mult1|auto_generated|op_1~13\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ 
-- & (!\M1_unit|Mult1|auto_generated|op_1~13\)))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|Mult1|auto_generated|op_1~13\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~15\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & !\M1_unit|Mult1|auto_generated|op_1~13\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~13\) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~13\,
	combout => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X37_Y20_N6
\M1_unit|Add12~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~76_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~40_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~74_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~40_combout\,
	combout => \M1_unit|Add12~76_combout\);

-- Location: LCFF_X37_Y20_N3
\M1_unit|UPrimeOdd[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[27]~feeder_combout\,
	sdata => \M1_unit|Add12~76_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(27));

-- Location: LCCOMB_X35_Y19_N20
\M1_unit|Selector274~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector274~3_combout\ = (\M1_unit|Selector274~2_combout\) # ((\M1_unit|UPrimeOdd\(27) & ((\M1_unit|state_m1.S_COMMONCASE_11~0_combout\) # (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector274~2_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_11~0_combout\,
	datac => \M1_unit|UPrimeOdd\(27),
	datad => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	combout => \M1_unit|Selector274~3_combout\);

-- Location: LCCOMB_X34_Y18_N16
\M1_unit|VPrimeOdd[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[27]~feeder_combout\ = \M1_unit|VPrimeOdd[27]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[27]~86_combout\,
	combout => \M1_unit|VPrimeOdd[27]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N4
\M1_unit|Add14~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~76_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~40_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~40_combout\,
	datad => \M1_unit|Add14~74_combout\,
	combout => \M1_unit|Add14~76_combout\);

-- Location: LCFF_X34_Y18_N17
\M1_unit|VPrimeOdd[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[27]~feeder_combout\,
	sdata => \M1_unit|Add14~76_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(27));

-- Location: LCCOMB_X38_Y19_N30
\M1_unit|Selector232~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector232~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(27)) # ((!\M1_unit|WideOr41~combout\ & \M1_unit|Multi_Op[7][27]~_Duplicate_1_regout\)))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr41~combout\ & 
-- (\M1_unit|Multi_Op[7][27]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|Multi_Op[7][27]~_Duplicate_1_regout\,
	datad => \M1_unit|VPrimeOdd\(27),
	combout => \M1_unit|Selector232~0_combout\);

-- Location: LCCOMB_X37_Y19_N26
\M1_unit|VPrimeOdd[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[29]~feeder_combout\ = \M1_unit|VPrimeOdd[29]~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[29]~90_combout\,
	combout => \M1_unit|VPrimeOdd[29]~feeder_combout\);

-- Location: LCCOMB_X37_Y19_N30
\M1_unit|Add14~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~82_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~44_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add10~44_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add14~80_combout\,
	combout => \M1_unit|Add14~82_combout\);

-- Location: LCFF_X37_Y19_N27
\M1_unit|VPrimeOdd[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[29]~feeder_combout\,
	sdata => \M1_unit|Add14~82_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(29));

-- Location: LCCOMB_X40_Y21_N8
\M1_unit|Selector314~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector314~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~44_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|Add25~44_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector314~0_combout\);

-- Location: LCCOMB_X43_Y20_N2
\M1_unit|UPrimeOdd[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[22]~feeder_combout\ = \M1_unit|UPrimeOdd[22]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|UPrimeOdd[22]~76_combout\,
	combout => \M1_unit|UPrimeOdd[22]~feeder_combout\);

-- Location: LCCOMB_X43_Y20_N6
\M1_unit|Add12~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~61_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add8~30_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add12~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add8~30_combout\,
	datad => \M1_unit|Add12~59_combout\,
	combout => \M1_unit|Add12~61_combout\);

-- Location: LCFF_X43_Y20_N3
\M1_unit|UPrimeOdd[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[22]~feeder_combout\,
	sdata => \M1_unit|Add12~61_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(22));

-- Location: LCCOMB_X44_Y19_N12
\M1_unit|Selector279~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector279~0_combout\ = (\M1_unit|WideOr47~2_combout\ & (\M1_unit|Add26~30_combout\)) # (!\M1_unit|WideOr47~2_combout\ & ((!\M1_unit|UReg[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|Add26~30_combout\,
	datac => \M1_unit|UReg[2][7]~regout\,
	combout => \M1_unit|Selector279~0_combout\);

-- Location: LCCOMB_X44_Y19_N22
\M1_unit|Selector279~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector279~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (\M1_unit|UPrimeOdd\(22))) # (!\M1_unit|WideOr47~3_combout\ & (((!\M1_unit|WideOr40~0_combout\ & \M1_unit|Selector279~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|UPrimeOdd\(22),
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|WideOr47~3_combout\,
	datad => \M1_unit|Selector279~0_combout\,
	combout => \M1_unit|Selector279~1_combout\);

-- Location: LCCOMB_X35_Y18_N20
\M1_unit|Add14~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~79_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~42_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~42_combout\,
	datad => \M1_unit|Add14~77_combout\,
	combout => \M1_unit|Add14~79_combout\);

-- Location: LCFF_X35_Y18_N17
\M1_unit|VPrimeOdd[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[28]~feeder_combout\,
	sdata => \M1_unit|Add14~79_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(28));

-- Location: LCCOMB_X40_Y21_N30
\M1_unit|Selector315~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector315~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~42_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|VReg[2][7]~regout\,
	datab => \M1_unit|Add25~42_combout\,
	datac => \M1_unit|WideOr47~2_combout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector315~0_combout\);

-- Location: LCCOMB_X43_Y18_N22
\M1_unit|UPrimeOdd[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|UPrimeOdd[21]~feeder_combout\ = \M1_unit|UPrimeOdd[21]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|UPrimeOdd[21]~74_combout\,
	combout => \M1_unit|UPrimeOdd[21]~feeder_combout\);

-- Location: LCCOMB_X43_Y18_N30
\M1_unit|Add12~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~58_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~28_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~56_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~28_combout\,
	combout => \M1_unit|Add12~58_combout\);

-- Location: LCFF_X43_Y18_N23
\M1_unit|UPrimeOdd[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[21]~feeder_combout\,
	sdata => \M1_unit|Add12~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(21));

-- Location: LCCOMB_X44_Y19_N18
\M1_unit|Selector280~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector280~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(21))))) # (!\M1_unit|WideOr47~3_combout\ & (\M1_unit|Selector280~0_combout\ & (!\M1_unit|WideOr40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector280~0_combout\,
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|WideOr47~3_combout\,
	datad => \M1_unit|UPrimeOdd\(21),
	combout => \M1_unit|Selector280~1_combout\);

-- Location: LCCOMB_X35_Y14_N12
\M1_unit|VPrimeOdd[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[22]~76_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~8_combout\ $ (\M1_unit|Add17~44_combout\ $ (!\M1_unit|VPrimeOdd[21]~75\)))) # (GND)
-- \M1_unit|VPrimeOdd[22]~77\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~8_combout\ & ((\M1_unit|Add17~44_combout\) # (!\M1_unit|VPrimeOdd[21]~75\))) # (!\M1_unit|Mult3|auto_generated|op_1~8_combout\ & (\M1_unit|Add17~44_combout\ & 
-- !\M1_unit|VPrimeOdd[21]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Add17~44_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[21]~75\,
	combout => \M1_unit|VPrimeOdd[22]~76_combout\,
	cout => \M1_unit|VPrimeOdd[22]~77\);

-- Location: LCCOMB_X34_Y19_N8
\M1_unit|VPrimeOdd[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[22]~feeder_combout\ = \M1_unit|VPrimeOdd[22]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[22]~76_combout\,
	combout => \M1_unit|VPrimeOdd[22]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N20
\M1_unit|Add14~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~61_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~30_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~30_combout\,
	datad => \M1_unit|Add14~59_combout\,
	combout => \M1_unit|Add14~61_combout\);

-- Location: LCFF_X34_Y19_N9
\M1_unit|VPrimeOdd[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[22]~feeder_combout\,
	sdata => \M1_unit|Add14~61_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(22));

-- Location: LCCOMB_X37_Y19_N0
\M1_unit|Add25~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~24_combout\ = (\M1_unit|VPrimeOdd\(19) & ((GND) # (!\M1_unit|Add25~23\))) # (!\M1_unit|VPrimeOdd\(19) & (\M1_unit|Add25~23\ $ (GND)))
-- \M1_unit|Add25~25\ = CARRY((\M1_unit|VPrimeOdd\(19)) # (!\M1_unit|Add25~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|VPrimeOdd\(19),
	datad => VCC,
	cin => \M1_unit|Add25~23\,
	combout => \M1_unit|Add25~24_combout\,
	cout => \M1_unit|Add25~25\);

-- Location: LCCOMB_X38_Y21_N20
\M1_unit|Selector316~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector316~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~40_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datab => \M1_unit|VReg[2][7]~regout\,
	datac => \M1_unit|Add25~40_combout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector316~0_combout\);

-- Location: LCCOMB_X43_Y18_N28
\M1_unit|Add12~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~55_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add8~26_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add12~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add12~53_combout\,
	datac => \M1_unit|WideOr37~0_combout\,
	datad => \M1_unit|Add8~26_combout\,
	combout => \M1_unit|Add12~55_combout\);

-- Location: LCFF_X43_Y18_N21
\M1_unit|UPrimeOdd[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|UPrimeOdd[20]~feeder_combout\,
	sdata => \M1_unit|Add12~55_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|UPrimeOdd\(20));

-- Location: LCCOMB_X44_Y19_N20
\M1_unit|Selector281~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector281~0_combout\ = (\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add26~26_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|UReg[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|UReg[2][7]~regout\,
	datad => \M1_unit|Add26~26_combout\,
	combout => \M1_unit|Selector281~0_combout\);

-- Location: LCCOMB_X44_Y19_N30
\M1_unit|Selector281~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector281~1_combout\ = (\M1_unit|WideOr47~3_combout\ & (((\M1_unit|UPrimeOdd\(20))))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr40~0_combout\ & (\M1_unit|Selector281~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr40~0_combout\,
	datac => \M1_unit|Selector281~0_combout\,
	datad => \M1_unit|UPrimeOdd\(20),
	combout => \M1_unit|Selector281~1_combout\);

-- Location: LCCOMB_X35_Y14_N16
\M1_unit|VPrimeOdd[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[24]~80_combout\ = ((\M1_unit|Add17~48_combout\ $ (\M1_unit|Mult3|auto_generated|op_1~12_combout\ $ (!\M1_unit|VPrimeOdd[23]~79\)))) # (GND)
-- \M1_unit|VPrimeOdd[24]~81\ = CARRY((\M1_unit|Add17~48_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~12_combout\) # (!\M1_unit|VPrimeOdd[23]~79\))) # (!\M1_unit|Add17~48_combout\ & (\M1_unit|Mult3|auto_generated|op_1~12_combout\ & 
-- !\M1_unit|VPrimeOdd[23]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~48_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[23]~79\,
	combout => \M1_unit|VPrimeOdd[24]~80_combout\,
	cout => \M1_unit|VPrimeOdd[24]~81\);

-- Location: LCCOMB_X35_Y14_N18
\M1_unit|VPrimeOdd[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[25]~82_combout\ = (\M1_unit|Add17~50_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~14_combout\ & (\M1_unit|VPrimeOdd[24]~81\ & VCC)) # (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & (!\M1_unit|VPrimeOdd[24]~81\)))) # 
-- (!\M1_unit|Add17~50_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~14_combout\ & (!\M1_unit|VPrimeOdd[24]~81\)) # (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|VPrimeOdd[24]~81\) # (GND)))))
-- \M1_unit|VPrimeOdd[25]~83\ = CARRY((\M1_unit|Add17~50_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & !\M1_unit|VPrimeOdd[24]~81\)) # (!\M1_unit|Add17~50_combout\ & ((!\M1_unit|VPrimeOdd[24]~81\) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~50_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|VPrimeOdd[24]~81\,
	combout => \M1_unit|VPrimeOdd[25]~82_combout\,
	cout => \M1_unit|VPrimeOdd[25]~83\);

-- Location: LCCOMB_X33_Y20_N16
\M1_unit|VPrimeOdd[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[26]~feeder_combout\ = \M1_unit|VPrimeOdd[26]~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[26]~84_combout\,
	combout => \M1_unit|VPrimeOdd[26]~feeder_combout\);

-- Location: LCCOMB_X33_Y20_N4
\M1_unit|Add14~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~73_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~38_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~38_combout\,
	datad => \M1_unit|Add14~71_combout\,
	combout => \M1_unit|Add14~73_combout\);

-- Location: LCFF_X33_Y20_N17
\M1_unit|VPrimeOdd[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[26]~feeder_combout\,
	sdata => \M1_unit|Add14~73_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(26));

-- Location: LCFF_X38_Y19_N5
\M1_unit|Multi_Op[7][26]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector233~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][26]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y19_N4
\M1_unit|Selector233~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector233~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(26)) # ((\M1_unit|Multi_Op[7][26]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & 
-- (((\M1_unit|Multi_Op[7][26]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(26),
	datac => \M1_unit|Multi_Op[7][26]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector233~0_combout\);

-- Location: LCCOMB_X40_Y17_N12
\M1_unit|Mult3|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~10_combout\ = (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|Mult3|auto_generated|op_1~9\ & VCC)) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\ 
-- & (!\M1_unit|Mult3|auto_generated|op_1~9\)))) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult3|auto_generated|op_1~9\)) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\M1_unit|Mult3|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|Mult3|auto_generated|op_1~11\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\ & !\M1_unit|Mult3|auto_generated|op_1~9\)) # (!\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\M1_unit|Mult3|auto_generated|op_1~9\) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT5\,
	datab => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~9\,
	combout => \M1_unit|Mult3|auto_generated|op_1~10_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~11\);

-- Location: LCCOMB_X40_Y17_N14
\M1_unit|Mult3|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult3|auto_generated|op_1~12_combout\ = ((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT6\ $ (!\M1_unit|Mult3|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|Mult3|auto_generated|op_1~13\ = CARRY((\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT6\) # (!\M1_unit|Mult3|auto_generated|op_1~11\))) # (!\M1_unit|Mult3|auto_generated|mac_out2~DATAOUT24\ & 
-- (\M1_unit|Mult3|auto_generated|mac_out4~DATAOUT6\ & !\M1_unit|Mult3|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|Mult3|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M1_unit|Mult3|auto_generated|op_1~11\,
	combout => \M1_unit|Mult3|auto_generated|op_1~12_combout\,
	cout => \M1_unit|Mult3|auto_generated|op_1~13\);

-- Location: LCCOMB_X33_Y18_N16
\M1_unit|VPrimeOdd[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[25]~feeder_combout\ = \M1_unit|VPrimeOdd[25]~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[25]~82_combout\,
	combout => \M1_unit|VPrimeOdd[25]~feeder_combout\);

-- Location: LCCOMB_X33_Y18_N2
\M1_unit|Add14~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~70_combout\ = (\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add10~36_combout\))) # (!\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add14~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add14~68_combout\,
	datad => \M1_unit|Add10~36_combout\,
	combout => \M1_unit|Add14~70_combout\);

-- Location: LCFF_X33_Y18_N17
\M1_unit|VPrimeOdd[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[25]~feeder_combout\,
	sdata => \M1_unit|Add14~70_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(25));

-- Location: LCCOMB_X38_Y19_N18
\M1_unit|Selector234~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector234~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(25)) # ((!\M1_unit|WideOr41~combout\ & \M1_unit|Multi_Op[7][25]~_Duplicate_1_regout\)))) # (!\M1_unit|WideOr47~3_combout\ & (!\M1_unit|WideOr41~combout\ & 
-- (\M1_unit|Multi_Op[7][25]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|WideOr41~combout\,
	datac => \M1_unit|Multi_Op[7][25]~_Duplicate_1_regout\,
	datad => \M1_unit|VPrimeOdd\(25),
	combout => \M1_unit|Selector234~0_combout\);

-- Location: LCCOMB_X34_Y20_N24
\M1_unit|VPrimeOdd[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[24]~feeder_combout\ = \M1_unit|VPrimeOdd[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[24]~80_combout\,
	combout => \M1_unit|VPrimeOdd[24]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N14
\M1_unit|Add14~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~67_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~34_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~34_combout\,
	datad => \M1_unit|Add14~65_combout\,
	combout => \M1_unit|Add14~67_combout\);

-- Location: LCFF_X34_Y20_N25
\M1_unit|VPrimeOdd[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[24]~feeder_combout\,
	sdata => \M1_unit|Add14~67_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(24));

-- Location: LCFF_X38_Y19_N1
\M1_unit|Multi_Op[7][24]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector235~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Multi_Op[7][24]~_Duplicate_1_regout\);

-- Location: LCCOMB_X38_Y19_N0
\M1_unit|Selector235~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector235~0_combout\ = (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(24)) # ((\M1_unit|Multi_Op[7][24]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\)))) # (!\M1_unit|WideOr47~3_combout\ & 
-- (((\M1_unit|Multi_Op[7][24]~_Duplicate_1_regout\ & !\M1_unit|WideOr41~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr47~3_combout\,
	datab => \M1_unit|VPrimeOdd\(24),
	datac => \M1_unit|Multi_Op[7][24]~_Duplicate_1_regout\,
	datad => \M1_unit|WideOr41~combout\,
	combout => \M1_unit|Selector235~0_combout\);

-- Location: LCCOMB_X36_Y20_N14
\M1_unit|Add14~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~55_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~26_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~26_combout\,
	datad => \M1_unit|Add14~53_combout\,
	combout => \M1_unit|Add14~55_combout\);

-- Location: LCFF_X36_Y20_N17
\M1_unit|VPrimeOdd[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[20]~feeder_combout\,
	sdata => \M1_unit|Add14~55_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(20));

-- Location: LCCOMB_X41_Y21_N18
\M1_unit|Selector239~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector239~0_combout\ = (\M1_unit|WideOr41~combout\ & (\M1_unit|WideOr47~3_combout\ & ((\M1_unit|VPrimeOdd\(20))))) # (!\M1_unit|WideOr41~combout\ & ((\M1_unit|Multi_Op[7][20]~_Duplicate_1_regout\) # ((\M1_unit|WideOr47~3_combout\ & 
-- \M1_unit|VPrimeOdd\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr41~combout\,
	datab => \M1_unit|WideOr47~3_combout\,
	datac => \M1_unit|Multi_Op[7][20]~_Duplicate_1_regout\,
	datad => \M1_unit|VPrimeOdd\(20),
	combout => \M1_unit|Selector239~0_combout\);

-- Location: LCCOMB_X33_Y17_N8
\M1_unit|VPrimeOdd[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|VPrimeOdd[19]~feeder_combout\ = \M1_unit|VPrimeOdd[19]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|VPrimeOdd[19]~70_combout\,
	combout => \M1_unit|VPrimeOdd[19]~feeder_combout\);

-- Location: LCCOMB_X33_Y17_N2
\M1_unit|Add14~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~52_combout\ = (\M1_unit|WideOr37~0_combout\ & (\M1_unit|Add10~24_combout\)) # (!\M1_unit|WideOr37~0_combout\ & ((\M1_unit|Add14~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~0_combout\,
	datac => \M1_unit|Add10~24_combout\,
	datad => \M1_unit|Add14~50_combout\,
	combout => \M1_unit|Add14~52_combout\);

-- Location: LCFF_X33_Y17_N9
\M1_unit|VPrimeOdd[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|VPrimeOdd[19]~feeder_combout\,
	sdata => \M1_unit|Add14~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|Multi_Op~2_combout\,
	ena => \M1_unit|WideOr40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|VPrimeOdd\(19));

-- Location: LCCOMB_X38_Y21_N4
\M1_unit|Selector324~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector324~0_combout\ = (!\M1_unit|WideOr41~combout\ & ((\M1_unit|WideOr47~2_combout\ & ((\M1_unit|Add25~24_combout\))) # (!\M1_unit|WideOr47~2_combout\ & (!\M1_unit|VReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr41~combout\,
	datab => \M1_unit|WideOr47~2_combout\,
	datac => \M1_unit|VReg[2][7]~regout\,
	datad => \M1_unit|Add25~24_combout\,
	combout => \M1_unit|Selector324~0_combout\);

-- Location: LCCOMB_X40_Y19_N0
\M1_unit|Add22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~1_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(0) & \M1_unit|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(0),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	cout => \M1_unit|Add22~1_cout\);

-- Location: LCCOMB_X40_Y19_N2
\M1_unit|Add22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~3_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Mult1|auto_generated|w314w\(1) & !\M1_unit|Add22~1_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((!\M1_unit|Add22~1_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(1),
	datad => VCC,
	cin => \M1_unit|Add22~1_cout\,
	cout => \M1_unit|Add22~3_cout\);

-- Location: LCCOMB_X40_Y19_N4
\M1_unit|Add22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~5_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(2) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\) # (!\M1_unit|Add22~3_cout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(2) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- !\M1_unit|Add22~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(2),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Add22~3_cout\,
	cout => \M1_unit|Add22~5_cout\);

-- Location: LCCOMB_X40_Y19_N6
\M1_unit|Add22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~7_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(3) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\M1_unit|Add22~5_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(3) & ((!\M1_unit|Add22~5_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(3),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|Add22~5_cout\,
	cout => \M1_unit|Add22~7_cout\);

-- Location: LCCOMB_X40_Y19_N8
\M1_unit|Add22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~9_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\M1_unit|Mult1|auto_generated|w314w\(4)) # (!\M1_unit|Add22~7_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & (\M1_unit|Mult1|auto_generated|w314w\(4) & 
-- !\M1_unit|Add22~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(4),
	datad => VCC,
	cin => \M1_unit|Add22~7_cout\,
	cout => \M1_unit|Add22~9_cout\);

-- Location: LCCOMB_X40_Y19_N10
\M1_unit|Add22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~11_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Mult1|auto_generated|w314w\(5) & !\M1_unit|Add22~9_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((!\M1_unit|Add22~9_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(5),
	datad => VCC,
	cin => \M1_unit|Add22~9_cout\,
	cout => \M1_unit|Add22~11_cout\);

-- Location: LCCOMB_X40_Y19_N12
\M1_unit|Add22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~13_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\M1_unit|Mult1|auto_generated|w314w\(6)) # (!\M1_unit|Add22~11_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & (\M1_unit|Mult1|auto_generated|w314w\(6) & 
-- !\M1_unit|Add22~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(6),
	datad => VCC,
	cin => \M1_unit|Add22~11_cout\,
	cout => \M1_unit|Add22~13_cout\);

-- Location: LCCOMB_X40_Y19_N14
\M1_unit|Add22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~15_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(7) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\M1_unit|Add22~13_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(7) & ((!\M1_unit|Add22~13_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(7),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \M1_unit|Add22~13_cout\,
	cout => \M1_unit|Add22~15_cout\);

-- Location: LCCOMB_X40_Y19_N16
\M1_unit|Add22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~17_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((\M1_unit|Mult1|auto_generated|w314w\(8)) # (!\M1_unit|Add22~15_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\M1_unit|Mult1|auto_generated|w314w\(8) & 
-- !\M1_unit|Add22~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(8),
	datad => VCC,
	cin => \M1_unit|Add22~15_cout\,
	cout => \M1_unit|Add22~17_cout\);

-- Location: LCCOMB_X40_Y19_N18
\M1_unit|Add22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~19_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Mult1|auto_generated|w314w\(9) & !\M1_unit|Add22~17_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\M1_unit|Add22~17_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(9),
	datad => VCC,
	cin => \M1_unit|Add22~17_cout\,
	cout => \M1_unit|Add22~19_cout\);

-- Location: LCCOMB_X40_Y19_N20
\M1_unit|Add22~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~21_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\M1_unit|Mult1|auto_generated|w314w\(10)) # (!\M1_unit|Add22~19_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\M1_unit|Mult1|auto_generated|w314w\(10) & !\M1_unit|Add22~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(10),
	datad => VCC,
	cin => \M1_unit|Add22~19_cout\,
	cout => \M1_unit|Add22~21_cout\);

-- Location: LCCOMB_X40_Y19_N22
\M1_unit|Add22~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~23_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|Mult1|auto_generated|w314w\(11) & !\M1_unit|Add22~21_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\M1_unit|Add22~21_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(11),
	datad => VCC,
	cin => \M1_unit|Add22~21_cout\,
	cout => \M1_unit|Add22~23_cout\);

-- Location: LCCOMB_X40_Y19_N24
\M1_unit|Add22~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~25_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(12) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\M1_unit|Add22~23_cout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(12) & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\M1_unit|Add22~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(12),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|Add22~23_cout\,
	cout => \M1_unit|Add22~25_cout\);

-- Location: LCCOMB_X40_Y19_N26
\M1_unit|Add22~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~27_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(13) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\M1_unit|Add22~25_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(13) & ((!\M1_unit|Add22~25_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(13),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \M1_unit|Add22~25_cout\,
	cout => \M1_unit|Add22~27_cout\);

-- Location: LCCOMB_X40_Y19_N28
\M1_unit|Add22~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~29_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\M1_unit|Mult1|auto_generated|w314w\(14)) # (!\M1_unit|Add22~27_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (\M1_unit|Mult1|auto_generated|w314w\(14) & !\M1_unit|Add22~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(14),
	datad => VCC,
	cin => \M1_unit|Add22~27_cout\,
	cout => \M1_unit|Add22~29_cout\);

-- Location: LCCOMB_X40_Y19_N30
\M1_unit|Add22~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~31_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\M1_unit|Add22~29_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & ((!\M1_unit|Add22~29_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(15),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \M1_unit|Add22~29_cout\,
	cout => \M1_unit|Add22~31_cout\);

-- Location: LCCOMB_X40_Y18_N0
\M1_unit|Add22~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~33_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(16) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\) # (!\M1_unit|Add22~31_cout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(16) & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\M1_unit|Add22~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(16),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \M1_unit|Add22~31_cout\,
	cout => \M1_unit|Add22~33_cout\);

-- Location: LCCOMB_X40_Y18_N2
\M1_unit|Add22~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~35_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|Mult1|auto_generated|w314w\(17) & !\M1_unit|Add22~33_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\M1_unit|Add22~33_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|w314w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(17),
	datad => VCC,
	cin => \M1_unit|Add22~33_cout\,
	cout => \M1_unit|Add22~35_cout\);

-- Location: LCCOMB_X40_Y18_N4
\M1_unit|Add22~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~37_cout\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\) # (!\M1_unit|Add22~35_cout\))) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\M1_unit|Add22~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \M1_unit|Add22~35_cout\,
	cout => \M1_unit|Add22~37_cout\);

-- Location: LCCOMB_X40_Y18_N6
\M1_unit|Add22~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~39_cout\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\M1_unit|Add22~37_cout\)) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add22~37_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M1_unit|Add22~37_cout\,
	cout => \M1_unit|Add22~39_cout\);

-- Location: LCCOMB_X40_Y18_N8
\M1_unit|Add22~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~41_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\M1_unit|Mult1|auto_generated|op_1~4_combout\) # (!\M1_unit|Add22~39_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~4_combout\ & !\M1_unit|Add22~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~39_cout\,
	cout => \M1_unit|Add22~41_cout\);

-- Location: LCCOMB_X40_Y18_N10
\M1_unit|Add22~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~43_cout\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|Add22~41_cout\)) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add22~41_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|Add22~41_cout\,
	cout => \M1_unit|Add22~43_cout\);

-- Location: LCCOMB_X40_Y18_N12
\M1_unit|Add22~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~45_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\M1_unit|Mult1|auto_generated|op_1~8_combout\) # (!\M1_unit|Add22~43_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~8_combout\ & !\M1_unit|Add22~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~43_cout\,
	cout => \M1_unit|Add22~45_cout\);

-- Location: LCCOMB_X40_Y18_N14
\M1_unit|Add22~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~47_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & !\M1_unit|Add22~45_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\M1_unit|Add22~45_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~45_cout\,
	cout => \M1_unit|Add22~47_cout\);

-- Location: LCCOMB_X40_Y18_N16
\M1_unit|Add22~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~48_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (!\M1_unit|Add22~47_cout\)))) # (GND)
-- \M1_unit|Add22~49\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|Mult1|auto_generated|op_1~12_combout\) # (!\M1_unit|Add22~47_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~12_combout\ & !\M1_unit|Add22~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~47_cout\,
	combout => \M1_unit|Add22~48_combout\,
	cout => \M1_unit|Add22~49\);

-- Location: LCCOMB_X34_Y14_N14
\M1_unit|RBufferOdd[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RBufferOdd[24]~feeder_combout\ = \M1_unit|Add22~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add22~48_combout\,
	combout => \M1_unit|RBufferOdd[24]~feeder_combout\);

-- Location: LCFF_X34_Y14_N15
\M1_unit|RBufferOdd[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RBufferOdd[24]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(24));

-- Location: LCCOMB_X34_Y16_N10
\M1_unit|state_m1.S_COMMONCASE_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_COMMONCASE_1~0_combout\ = (\M1_unit|state_m1~33_regout\ & (!\M1_unit|state_m1~32_regout\ & (!\M1_unit|state_m1~30_regout\ & \M1_unit|state_m1~31_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~33_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\);

-- Location: LCCOMB_X40_Y14_N16
\M1_unit|SRAM_write_data_m1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[0]~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|BBufferOdd\(24))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|RBufferOdd\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|BBufferOdd\(24),
	datab => \M1_unit|RBufferOdd\(24),
	datad => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	combout => \M1_unit|SRAM_write_data_m1[0]~0_combout\);

-- Location: LCFF_X41_Y15_N15
\M1_unit|Yx76284[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(21));

-- Location: LCFF_X41_Y15_N13
\M1_unit|Yx76284[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(20));

-- Location: LCFF_X41_Y15_N3
\M1_unit|Yx76284[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(15));

-- Location: LCFF_X41_Y15_N1
\M1_unit|Yx76284[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(14));

-- Location: LCFF_X41_Y16_N31
\M1_unit|Yx76284[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(13));

-- Location: LCFF_X41_Y16_N27
\M1_unit|Yx76284[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(11));

-- Location: LCFF_X41_Y16_N25
\M1_unit|Yx76284[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(10));

-- Location: LCFF_X41_Y16_N19
\M1_unit|Yx76284[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(7));

-- Location: LCFF_X41_Y16_N11
\M1_unit|Yx76284[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(3));

-- Location: LCFF_X41_Y16_N5
\M1_unit|Yx76284[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~dataout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(0));

-- Location: LCCOMB_X41_Y16_N6
\M1_unit|Add27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~2_combout\ = (\M1_unit|Yx76284\(1) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Add27~1\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (\M1_unit|Add27~1\ & VCC)))) # (!\M1_unit|Yx76284\(1) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|Add27~1\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Add27~1\))))
-- \M1_unit|Add27~3\ = CARRY((\M1_unit|Yx76284\(1) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & !\M1_unit|Add27~1\)) # (!\M1_unit|Yx76284\(1) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\) # (!\M1_unit|Add27~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(1),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|Add27~1\,
	combout => \M1_unit|Add27~2_combout\,
	cout => \M1_unit|Add27~3\);

-- Location: LCCOMB_X41_Y16_N12
\M1_unit|Add27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~8_combout\ = ((\M1_unit|Yx76284\(4) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\M1_unit|Add27~7\)))) # (GND)
-- \M1_unit|Add27~9\ = CARRY((\M1_unit|Yx76284\(4) & ((!\M1_unit|Add27~7\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\))) # (!\M1_unit|Yx76284\(4) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\M1_unit|Add27~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(4),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Add27~7\,
	combout => \M1_unit|Add27~8_combout\,
	cout => \M1_unit|Add27~9\);

-- Location: LCCOMB_X41_Y16_N14
\M1_unit|Add27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~10_combout\ = (\M1_unit|Yx76284\(5) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Add27~9\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\M1_unit|Add27~9\ & VCC)))) # (!\M1_unit|Yx76284\(5) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|Add27~9\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Add27~9\))))
-- \M1_unit|Add27~11\ = CARRY((\M1_unit|Yx76284\(5) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\M1_unit|Add27~9\)) # (!\M1_unit|Yx76284\(5) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\) # (!\M1_unit|Add27~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(5),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \M1_unit|Add27~9\,
	combout => \M1_unit|Add27~10_combout\,
	cout => \M1_unit|Add27~11\);

-- Location: LCCOMB_X41_Y16_N16
\M1_unit|Add27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~12_combout\ = ((\M1_unit|Yx76284\(6) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\M1_unit|Add27~11\)))) # (GND)
-- \M1_unit|Add27~13\ = CARRY((\M1_unit|Yx76284\(6) & ((!\M1_unit|Add27~11\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\))) # (!\M1_unit|Yx76284\(6) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & !\M1_unit|Add27~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(6),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \M1_unit|Add27~11\,
	combout => \M1_unit|Add27~12_combout\,
	cout => \M1_unit|Add27~13\);

-- Location: LCCOMB_X41_Y16_N20
\M1_unit|Add27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~16_combout\ = ((\M1_unit|Yx76284\(8) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\M1_unit|Add27~15\)))) # (GND)
-- \M1_unit|Add27~17\ = CARRY((\M1_unit|Yx76284\(8) & ((!\M1_unit|Add27~15\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\))) # (!\M1_unit|Yx76284\(8) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\M1_unit|Add27~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(8),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|Add27~15\,
	combout => \M1_unit|Add27~16_combout\,
	cout => \M1_unit|Add27~17\);

-- Location: LCCOMB_X41_Y16_N28
\M1_unit|Add27~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~24_combout\ = ((\M1_unit|Yx76284\(12) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\M1_unit|Add27~23\)))) # (GND)
-- \M1_unit|Add27~25\ = CARRY((\M1_unit|Yx76284\(12) & ((!\M1_unit|Add27~23\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!\M1_unit|Yx76284\(12) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\M1_unit|Add27~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(12),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|Add27~23\,
	combout => \M1_unit|Add27~24_combout\,
	cout => \M1_unit|Add27~25\);

-- Location: LCCOMB_X41_Y16_N30
\M1_unit|Add27~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~26_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|Yx76284\(13) & (!\M1_unit|Add27~25\)) # (!\M1_unit|Yx76284\(13) & ((\M1_unit|Add27~25\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\M1_unit|Yx76284\(13) & (\M1_unit|Add27~25\ & VCC)) # (!\M1_unit|Yx76284\(13) & (!\M1_unit|Add27~25\))))
-- \M1_unit|Add27~27\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((!\M1_unit|Add27~25\) # (!\M1_unit|Yx76284\(13)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|Yx76284\(13) & !\M1_unit|Add27~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \M1_unit|Yx76284\(13),
	datad => VCC,
	cin => \M1_unit|Add27~25\,
	combout => \M1_unit|Add27~26_combout\,
	cout => \M1_unit|Add27~27\);

-- Location: LCCOMB_X41_Y15_N0
\M1_unit|Add27~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~28_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\M1_unit|Yx76284\(14) $ (\M1_unit|Add27~27\)))) # (GND)
-- \M1_unit|Add27~29\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\M1_unit|Yx76284\(14) & !\M1_unit|Add27~27\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\M1_unit|Yx76284\(14)) # (!\M1_unit|Add27~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \M1_unit|Yx76284\(14),
	datad => VCC,
	cin => \M1_unit|Add27~27\,
	combout => \M1_unit|Add27~28_combout\,
	cout => \M1_unit|Add27~29\);

-- Location: LCCOMB_X41_Y15_N2
\M1_unit|Add27~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~30_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|Yx76284\(15) & (!\M1_unit|Add27~29\)) # (!\M1_unit|Yx76284\(15) & ((\M1_unit|Add27~29\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\M1_unit|Yx76284\(15) & (\M1_unit|Add27~29\ & VCC)) # (!\M1_unit|Yx76284\(15) & (!\M1_unit|Add27~29\))))
-- \M1_unit|Add27~31\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\M1_unit|Add27~29\) # (!\M1_unit|Yx76284\(15)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|Yx76284\(15) & !\M1_unit|Add27~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \M1_unit|Yx76284\(15),
	datad => VCC,
	cin => \M1_unit|Add27~29\,
	combout => \M1_unit|Add27~30_combout\,
	cout => \M1_unit|Add27~31\);

-- Location: LCCOMB_X41_Y15_N4
\M1_unit|Add27~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~32_combout\ = ((\M1_unit|Yx76284\(16) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\M1_unit|Add27~31\)))) # (GND)
-- \M1_unit|Add27~33\ = CARRY((\M1_unit|Yx76284\(16) & ((!\M1_unit|Add27~31\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\M1_unit|Yx76284\(16) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\M1_unit|Add27~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(16),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \M1_unit|Add27~31\,
	combout => \M1_unit|Add27~32_combout\,
	cout => \M1_unit|Add27~33\);

-- Location: LCCOMB_X41_Y15_N6
\M1_unit|Add27~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~34_combout\ = (\M1_unit|Yx76284\(17) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|Add27~33\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\M1_unit|Add27~33\ & VCC)))) # (!\M1_unit|Yx76284\(17) & 
-- ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\M1_unit|Add27~33\) # (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\M1_unit|Add27~33\))))
-- \M1_unit|Add27~35\ = CARRY((\M1_unit|Yx76284\(17) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\M1_unit|Add27~33\)) # (!\M1_unit|Yx76284\(17) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\) # (!\M1_unit|Add27~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(17),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \M1_unit|Add27~33\,
	combout => \M1_unit|Add27~34_combout\,
	cout => \M1_unit|Add27~35\);

-- Location: LCCOMB_X41_Y15_N12
\M1_unit|Add27~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~40_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\M1_unit|Yx76284\(20) $ (\M1_unit|Add27~39\)))) # (GND)
-- \M1_unit|Add27~41\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\M1_unit|Yx76284\(20) & !\M1_unit|Add27~39\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\M1_unit|Yx76284\(20)) # (!\M1_unit|Add27~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|Yx76284\(20),
	datad => VCC,
	cin => \M1_unit|Add27~39\,
	combout => \M1_unit|Add27~40_combout\,
	cout => \M1_unit|Add27~41\);

-- Location: LCCOMB_X41_Y15_N14
\M1_unit|Add27~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~42_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Yx76284\(21) & (!\M1_unit|Add27~41\)) # (!\M1_unit|Yx76284\(21) & ((\M1_unit|Add27~41\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\M1_unit|Yx76284\(21) & (\M1_unit|Add27~41\ & VCC)) # (!\M1_unit|Yx76284\(21) & (!\M1_unit|Add27~41\))))
-- \M1_unit|Add27~43\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\M1_unit|Add27~41\) # (!\M1_unit|Yx76284\(21)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Yx76284\(21) & !\M1_unit|Add27~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \M1_unit|Yx76284\(21),
	datad => VCC,
	cin => \M1_unit|Add27~41\,
	combout => \M1_unit|Add27~42_combout\,
	cout => \M1_unit|Add27~43\);

-- Location: LCCOMB_X41_Y15_N16
\M1_unit|Add27~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~44_combout\ = ((\M1_unit|Yx76284\(22) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Add27~43\)))) # (GND)
-- \M1_unit|Add27~45\ = CARRY((\M1_unit|Yx76284\(22) & ((!\M1_unit|Add27~43\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\M1_unit|Yx76284\(22) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\M1_unit|Add27~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(22),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M1_unit|Add27~43\,
	combout => \M1_unit|Add27~44_combout\,
	cout => \M1_unit|Add27~45\);

-- Location: LCCOMB_X44_Y16_N0
\M1_unit|GBufferEven[24]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~9_cout\ = CARRY((\M1_unit|Add27~0_combout\) # (!\M1_unit|Mult1|auto_generated|w314w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~0_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(0),
	datad => VCC,
	cout => \M1_unit|GBufferEven[24]~9_cout\);

-- Location: LCCOMB_X44_Y16_N2
\M1_unit|GBufferEven[24]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~11_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(1) & ((!\M1_unit|GBufferEven[24]~9_cout\) # (!\M1_unit|Add27~2_combout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(1) & (!\M1_unit|Add27~2_combout\ & 
-- !\M1_unit|GBufferEven[24]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(1),
	datab => \M1_unit|Add27~2_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~9_cout\,
	cout => \M1_unit|GBufferEven[24]~11_cout\);

-- Location: LCCOMB_X44_Y16_N4
\M1_unit|GBufferEven[24]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~13_cout\ = CARRY((\M1_unit|Add27~4_combout\ & ((!\M1_unit|GBufferEven[24]~11_cout\) # (!\M1_unit|Mult1|auto_generated|w314w\(2)))) # (!\M1_unit|Add27~4_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(2) & 
-- !\M1_unit|GBufferEven[24]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~4_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(2),
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~11_cout\,
	cout => \M1_unit|GBufferEven[24]~13_cout\);

-- Location: LCCOMB_X44_Y16_N6
\M1_unit|GBufferEven[24]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~15_cout\ = CARRY((\M1_unit|Add27~6_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(3) & !\M1_unit|GBufferEven[24]~13_cout\)) # (!\M1_unit|Add27~6_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(3)) # 
-- (!\M1_unit|GBufferEven[24]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~6_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(3),
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~13_cout\,
	cout => \M1_unit|GBufferEven[24]~15_cout\);

-- Location: LCCOMB_X44_Y16_N8
\M1_unit|GBufferEven[24]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~17_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(4) & (\M1_unit|Add27~8_combout\ & !\M1_unit|GBufferEven[24]~15_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(4) & ((\M1_unit|Add27~8_combout\) # 
-- (!\M1_unit|GBufferEven[24]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(4),
	datab => \M1_unit|Add27~8_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~15_cout\,
	cout => \M1_unit|GBufferEven[24]~17_cout\);

-- Location: LCCOMB_X44_Y16_N10
\M1_unit|GBufferEven[24]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~19_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(5) & ((!\M1_unit|GBufferEven[24]~17_cout\) # (!\M1_unit|Add27~10_combout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(5) & (!\M1_unit|Add27~10_combout\ & 
-- !\M1_unit|GBufferEven[24]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(5),
	datab => \M1_unit|Add27~10_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~17_cout\,
	cout => \M1_unit|GBufferEven[24]~19_cout\);

-- Location: LCCOMB_X44_Y16_N12
\M1_unit|GBufferEven[24]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~21_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(6) & (\M1_unit|Add27~12_combout\ & !\M1_unit|GBufferEven[24]~19_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(6) & ((\M1_unit|Add27~12_combout\) # 
-- (!\M1_unit|GBufferEven[24]~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(6),
	datab => \M1_unit|Add27~12_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~19_cout\,
	cout => \M1_unit|GBufferEven[24]~21_cout\);

-- Location: LCCOMB_X44_Y16_N14
\M1_unit|GBufferEven[24]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~23_cout\ = CARRY((\M1_unit|Add27~14_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(7) & !\M1_unit|GBufferEven[24]~21_cout\)) # (!\M1_unit|Add27~14_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(7)) # 
-- (!\M1_unit|GBufferEven[24]~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~14_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(7),
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~21_cout\,
	cout => \M1_unit|GBufferEven[24]~23_cout\);

-- Location: LCCOMB_X44_Y16_N16
\M1_unit|GBufferEven[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~25_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(8) & (\M1_unit|Add27~16_combout\ & !\M1_unit|GBufferEven[24]~23_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(8) & ((\M1_unit|Add27~16_combout\) # 
-- (!\M1_unit|GBufferEven[24]~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(8),
	datab => \M1_unit|Add27~16_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~23_cout\,
	cout => \M1_unit|GBufferEven[24]~25_cout\);

-- Location: LCCOMB_X44_Y16_N18
\M1_unit|GBufferEven[24]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~27_cout\ = CARRY((\M1_unit|Add27~18_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(9) & !\M1_unit|GBufferEven[24]~25_cout\)) # (!\M1_unit|Add27~18_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(9)) # 
-- (!\M1_unit|GBufferEven[24]~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~18_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(9),
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~25_cout\,
	cout => \M1_unit|GBufferEven[24]~27_cout\);

-- Location: LCCOMB_X44_Y16_N20
\M1_unit|GBufferEven[24]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~29_cout\ = CARRY((\M1_unit|Add27~20_combout\ & ((!\M1_unit|GBufferEven[24]~27_cout\) # (!\M1_unit|Mult1|auto_generated|w314w\(10)))) # (!\M1_unit|Add27~20_combout\ & (!\M1_unit|Mult1|auto_generated|w314w\(10) & 
-- !\M1_unit|GBufferEven[24]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~20_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(10),
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~27_cout\,
	cout => \M1_unit|GBufferEven[24]~29_cout\);

-- Location: LCCOMB_X44_Y16_N22
\M1_unit|GBufferEven[24]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~31_cout\ = CARRY((\M1_unit|Add27~22_combout\ & (\M1_unit|Mult1|auto_generated|w314w\(11) & !\M1_unit|GBufferEven[24]~29_cout\)) # (!\M1_unit|Add27~22_combout\ & ((\M1_unit|Mult1|auto_generated|w314w\(11)) # 
-- (!\M1_unit|GBufferEven[24]~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~22_combout\,
	datab => \M1_unit|Mult1|auto_generated|w314w\(11),
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~29_cout\,
	cout => \M1_unit|GBufferEven[24]~31_cout\);

-- Location: LCCOMB_X44_Y16_N24
\M1_unit|GBufferEven[24]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~33_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(12) & (\M1_unit|Add27~24_combout\ & !\M1_unit|GBufferEven[24]~31_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(12) & ((\M1_unit|Add27~24_combout\) # 
-- (!\M1_unit|GBufferEven[24]~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(12),
	datab => \M1_unit|Add27~24_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~31_cout\,
	cout => \M1_unit|GBufferEven[24]~33_cout\);

-- Location: LCCOMB_X44_Y16_N26
\M1_unit|GBufferEven[24]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~35_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(13) & ((!\M1_unit|GBufferEven[24]~33_cout\) # (!\M1_unit|Add27~26_combout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(13) & (!\M1_unit|Add27~26_combout\ & 
-- !\M1_unit|GBufferEven[24]~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(13),
	datab => \M1_unit|Add27~26_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~33_cout\,
	cout => \M1_unit|GBufferEven[24]~35_cout\);

-- Location: LCCOMB_X44_Y16_N28
\M1_unit|GBufferEven[24]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~37_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(14) & (\M1_unit|Add27~28_combout\ & !\M1_unit|GBufferEven[24]~35_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(14) & ((\M1_unit|Add27~28_combout\) # 
-- (!\M1_unit|GBufferEven[24]~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(14),
	datab => \M1_unit|Add27~28_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~35_cout\,
	cout => \M1_unit|GBufferEven[24]~37_cout\);

-- Location: LCCOMB_X44_Y16_N30
\M1_unit|GBufferEven[24]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~39_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(15) & ((!\M1_unit|GBufferEven[24]~37_cout\) # (!\M1_unit|Add27~30_combout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(15) & (!\M1_unit|Add27~30_combout\ & 
-- !\M1_unit|GBufferEven[24]~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(15),
	datab => \M1_unit|Add27~30_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~37_cout\,
	cout => \M1_unit|GBufferEven[24]~39_cout\);

-- Location: LCCOMB_X44_Y15_N0
\M1_unit|GBufferEven[24]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~41_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(16) & (\M1_unit|Add27~32_combout\ & !\M1_unit|GBufferEven[24]~39_cout\)) # (!\M1_unit|Mult1|auto_generated|w314w\(16) & ((\M1_unit|Add27~32_combout\) # 
-- (!\M1_unit|GBufferEven[24]~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(16),
	datab => \M1_unit|Add27~32_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~39_cout\,
	cout => \M1_unit|GBufferEven[24]~41_cout\);

-- Location: LCCOMB_X44_Y15_N2
\M1_unit|GBufferEven[24]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~43_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w314w\(17) & ((!\M1_unit|GBufferEven[24]~41_cout\) # (!\M1_unit|Add27~34_combout\))) # (!\M1_unit|Mult1|auto_generated|w314w\(17) & (!\M1_unit|Add27~34_combout\ & 
-- !\M1_unit|GBufferEven[24]~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w314w\(17),
	datab => \M1_unit|Add27~34_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~41_cout\,
	cout => \M1_unit|GBufferEven[24]~43_cout\);

-- Location: LCCOMB_X44_Y15_N4
\M1_unit|GBufferEven[24]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~45_cout\ = CARRY((\M1_unit|Add27~36_combout\ & ((!\M1_unit|GBufferEven[24]~43_cout\) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\))) # (!\M1_unit|Add27~36_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & 
-- !\M1_unit|GBufferEven[24]~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~36_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~43_cout\,
	cout => \M1_unit|GBufferEven[24]~45_cout\);

-- Location: LCCOMB_X44_Y15_N6
\M1_unit|GBufferEven[24]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~47_cout\ = CARRY((\M1_unit|Add27~38_combout\ & (\M1_unit|Mult1|auto_generated|op_1~2_combout\ & !\M1_unit|GBufferEven[24]~45_cout\)) # (!\M1_unit|Add27~38_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\) # 
-- (!\M1_unit|GBufferEven[24]~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~38_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~45_cout\,
	cout => \M1_unit|GBufferEven[24]~47_cout\);

-- Location: LCCOMB_X44_Y15_N8
\M1_unit|GBufferEven[24]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~49_cout\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~4_combout\ & (\M1_unit|Add27~40_combout\ & !\M1_unit|GBufferEven[24]~47_cout\)) # (!\M1_unit|Mult1|auto_generated|op_1~4_combout\ & ((\M1_unit|Add27~40_combout\) # 
-- (!\M1_unit|GBufferEven[24]~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Add27~40_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~47_cout\,
	cout => \M1_unit|GBufferEven[24]~49_cout\);

-- Location: LCCOMB_X44_Y15_N10
\M1_unit|GBufferEven[24]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~51_cout\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((!\M1_unit|GBufferEven[24]~49_cout\) # (!\M1_unit|Add27~42_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|Add27~42_combout\ & 
-- !\M1_unit|GBufferEven[24]~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Add27~42_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~49_cout\,
	cout => \M1_unit|GBufferEven[24]~51_cout\);

-- Location: LCCOMB_X44_Y15_N12
\M1_unit|GBufferEven[24]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~53_cout\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~8_combout\ & (\M1_unit|Add27~44_combout\ & !\M1_unit|GBufferEven[24]~51_cout\)) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout\ & ((\M1_unit|Add27~44_combout\) # 
-- (!\M1_unit|GBufferEven[24]~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Add27~44_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~51_cout\,
	cout => \M1_unit|GBufferEven[24]~53_cout\);

-- Location: LCCOMB_X44_Y15_N14
\M1_unit|GBufferEven[24]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~55_cout\ = CARRY((\M1_unit|Add27~46_combout\ & (\M1_unit|Mult1|auto_generated|op_1~10_combout\ & !\M1_unit|GBufferEven[24]~53_cout\)) # (!\M1_unit|Add27~46_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\) # 
-- (!\M1_unit|GBufferEven[24]~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~46_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~53_cout\,
	cout => \M1_unit|GBufferEven[24]~55_cout\);

-- Location: LCCOMB_X44_Y15_N16
\M1_unit|GBufferEven[24]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[24]~56_combout\ = ((\M1_unit|Add27~48_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|GBufferEven[24]~55_cout\)))) # (GND)
-- \M1_unit|GBufferEven[24]~57\ = CARRY((\M1_unit|Add27~48_combout\ & ((!\M1_unit|GBufferEven[24]~55_cout\) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\))) # (!\M1_unit|Add27~48_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & 
-- !\M1_unit|GBufferEven[24]~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~48_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~55_cout\,
	combout => \M1_unit|GBufferEven[24]~56_combout\,
	cout => \M1_unit|GBufferEven[24]~57\);

-- Location: LCFF_X44_Y15_N17
\M1_unit|GBufferEven[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[24]~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(24));

-- Location: LCCOMB_X34_Y16_N28
\M1_unit|state_m1.S_LEADOUT_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADOUT_0~0_combout\ = (\M1_unit|state_m1~34_regout\ & (\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~30_regout\ & !\M1_unit|state_m1~31_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~34_regout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|state_m1.S_LEADOUT_0~0_combout\);

-- Location: LCCOMB_X32_Y14_N18
\M1_unit|SRAM_write_data_m1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1~16_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_6~0_combout\ & !\M1_unit|state_m1.S_LEADOUT_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1.S_COMMONCASE_6~0_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|SRAM_write_data_m1~16_combout\);

-- Location: LCCOMB_X40_Y14_N24
\M1_unit|RGB_address[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[16]~28_combout\ = (!\M1_unit|SRAM_ADDRESS_m1[7]~3_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_1~0_combout\) # ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # (!\M1_unit|WideOr38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1[7]~3_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datac => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datad => \M1_unit|WideOr38~0_combout\,
	combout => \M1_unit|RGB_address[16]~28_combout\);

-- Location: LCFF_X40_Y14_N17
\M1_unit|SRAM_write_data_m1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[0]~0_combout\,
	sdata => \M1_unit|GBufferEven\(24),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(0));

-- Location: LCCOMB_X32_Y11_N0
\SRAM_write_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[0]~0_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_write_data_m1\(0)))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(0))))) # (!\state~9_regout\ & (\UART_unit|SRAM_write_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \UART_unit|SRAM_write_data\(0),
	datac => \state~8_regout\,
	datad => \M1_unit|SRAM_write_data_m1\(0),
	combout => \SRAM_write_data[0]~0_combout\);

-- Location: LCFF_X32_Y11_N1
\SRAM_unit|SRAM_write_data_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[0]~0_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(0));

-- Location: LCCOMB_X32_Y14_N30
\M1_unit|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector43~0_combout\ = (!\M1_unit|state_m1.S_LEADIN_0~2_combout\ & (\M1_unit|Multi_Op~2_combout\ & ((\M1_unit|SRAM_we_n_m1~regout\) # (\M1_unit|RGB_address[16]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	datab => \M1_unit|Multi_Op~2_combout\,
	datac => \M1_unit|SRAM_we_n_m1~regout\,
	datad => \M1_unit|RGB_address[16]~28_combout\,
	combout => \M1_unit|Selector43~0_combout\);

-- Location: LCFF_X32_Y14_N31
\M1_unit|SRAM_we_n_m1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector43~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_we_n_m1~regout\);

-- Location: LCCOMB_X40_Y10_N26
\SRAM_we_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_we_n~0_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_we_n_m1~regout\))) # (!\state~8_regout\ & (\UART_unit|SRAM_we_n~regout\)))) # (!\state~9_regout\ & (\UART_unit|SRAM_we_n~regout\ & ((\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_we_n~regout\,
	datab => \state~9_regout\,
	datac => \M1_unit|SRAM_we_n_m1~regout\,
	datad => \state~8_regout\,
	combout => \SRAM_we_n~0_combout\);

-- Location: LCFF_X40_Y10_N27
\SRAM_unit|SRAM_WE_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_we_n~0_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_WE_N_O~regout\);

-- Location: LCCOMB_X36_Y11_N18
\UART_unit|SRAM_write_data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~2_combout\ = (\UART_unit|UART_RX|RX_data\(1) & !\UART_rx_initialize~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data\(1),
	datac => \UART_rx_initialize~regout\,
	combout => \UART_unit|SRAM_write_data~2_combout\);

-- Location: LCFF_X36_Y11_N19
\UART_unit|SRAM_write_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(1));

-- Location: LCCOMB_X40_Y16_N0
\M1_unit|Add23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~1_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(0) & \M1_unit|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(0),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	cout => \M1_unit|Add23~1_cout\);

-- Location: LCCOMB_X40_Y16_N2
\M1_unit|Add23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~3_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|Mult3|auto_generated|w308w\(1) & !\M1_unit|Add23~1_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((!\M1_unit|Add23~1_cout\) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(1),
	datad => VCC,
	cin => \M1_unit|Add23~1_cout\,
	cout => \M1_unit|Add23~3_cout\);

-- Location: LCCOMB_X40_Y16_N4
\M1_unit|Add23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~5_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(2) & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\) # (!\M1_unit|Add23~3_cout\))) # (!\M1_unit|Mult3|auto_generated|w308w\(2) & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- !\M1_unit|Add23~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(2),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \M1_unit|Add23~3_cout\,
	cout => \M1_unit|Add23~5_cout\);

-- Location: LCCOMB_X40_Y16_N6
\M1_unit|Add23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~7_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(3) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\M1_unit|Add23~5_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(3) & ((!\M1_unit|Add23~5_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(3),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|Add23~5_cout\,
	cout => \M1_unit|Add23~7_cout\);

-- Location: LCCOMB_X40_Y16_N8
\M1_unit|Add23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~9_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\M1_unit|Mult3|auto_generated|w308w\(4)) # (!\M1_unit|Add23~7_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & (\M1_unit|Mult3|auto_generated|w308w\(4) & 
-- !\M1_unit|Add23~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(4),
	datad => VCC,
	cin => \M1_unit|Add23~7_cout\,
	cout => \M1_unit|Add23~9_cout\);

-- Location: LCCOMB_X40_Y16_N10
\M1_unit|Add23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~11_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|Mult3|auto_generated|w308w\(5) & !\M1_unit|Add23~9_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((!\M1_unit|Add23~9_cout\) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(5),
	datad => VCC,
	cin => \M1_unit|Add23~9_cout\,
	cout => \M1_unit|Add23~11_cout\);

-- Location: LCCOMB_X40_Y16_N12
\M1_unit|Add23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~13_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\M1_unit|Mult3|auto_generated|w308w\(6)) # (!\M1_unit|Add23~11_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & (\M1_unit|Mult3|auto_generated|w308w\(6) & 
-- !\M1_unit|Add23~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(6),
	datad => VCC,
	cin => \M1_unit|Add23~11_cout\,
	cout => \M1_unit|Add23~13_cout\);

-- Location: LCCOMB_X40_Y16_N14
\M1_unit|Add23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~15_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|Mult3|auto_generated|w308w\(7) & !\M1_unit|Add23~13_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((!\M1_unit|Add23~13_cout\) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(7),
	datad => VCC,
	cin => \M1_unit|Add23~13_cout\,
	cout => \M1_unit|Add23~15_cout\);

-- Location: LCCOMB_X40_Y16_N16
\M1_unit|Add23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~17_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((\M1_unit|Mult3|auto_generated|w308w\(8)) # (!\M1_unit|Add23~15_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\M1_unit|Mult3|auto_generated|w308w\(8) & 
-- !\M1_unit|Add23~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(8),
	datad => VCC,
	cin => \M1_unit|Add23~15_cout\,
	cout => \M1_unit|Add23~17_cout\);

-- Location: LCCOMB_X40_Y16_N18
\M1_unit|Add23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~19_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|Mult3|auto_generated|w308w\(9) & !\M1_unit|Add23~17_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\M1_unit|Add23~17_cout\) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(9),
	datad => VCC,
	cin => \M1_unit|Add23~17_cout\,
	cout => \M1_unit|Add23~19_cout\);

-- Location: LCCOMB_X40_Y16_N20
\M1_unit|Add23~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~21_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\M1_unit|Mult3|auto_generated|w308w\(10)) # (!\M1_unit|Add23~19_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\M1_unit|Mult3|auto_generated|w308w\(10) & !\M1_unit|Add23~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(10),
	datad => VCC,
	cin => \M1_unit|Add23~19_cout\,
	cout => \M1_unit|Add23~21_cout\);

-- Location: LCCOMB_X40_Y16_N22
\M1_unit|Add23~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~23_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(11) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\M1_unit|Add23~21_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(11) & ((!\M1_unit|Add23~21_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(11),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Add23~21_cout\,
	cout => \M1_unit|Add23~23_cout\);

-- Location: LCCOMB_X40_Y16_N24
\M1_unit|Add23~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~25_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\M1_unit|Mult3|auto_generated|w308w\(12)) # (!\M1_unit|Add23~23_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & 
-- (\M1_unit|Mult3|auto_generated|w308w\(12) & !\M1_unit|Add23~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(12),
	datad => VCC,
	cin => \M1_unit|Add23~23_cout\,
	cout => \M1_unit|Add23~25_cout\);

-- Location: LCCOMB_X40_Y16_N26
\M1_unit|Add23~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~27_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|Mult3|auto_generated|w308w\(13) & !\M1_unit|Add23~25_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((!\M1_unit|Add23~25_cout\) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(13),
	datad => VCC,
	cin => \M1_unit|Add23~25_cout\,
	cout => \M1_unit|Add23~27_cout\);

-- Location: LCCOMB_X40_Y16_N28
\M1_unit|Add23~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~29_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\M1_unit|Mult3|auto_generated|w308w\(14)) # (!\M1_unit|Add23~27_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (\M1_unit|Mult3|auto_generated|w308w\(14) & !\M1_unit|Add23~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(14),
	datad => VCC,
	cin => \M1_unit|Add23~27_cout\,
	cout => \M1_unit|Add23~29_cout\);

-- Location: LCCOMB_X40_Y16_N30
\M1_unit|Add23~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~31_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|Mult3|auto_generated|w308w\(15) & !\M1_unit|Add23~29_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\M1_unit|Add23~29_cout\) # 
-- (!\M1_unit|Mult3|auto_generated|w308w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(15),
	datad => VCC,
	cin => \M1_unit|Add23~29_cout\,
	cout => \M1_unit|Add23~31_cout\);

-- Location: LCCOMB_X40_Y15_N0
\M1_unit|Add23~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~33_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\M1_unit|Mult3|auto_generated|w308w\(16)) # (!\M1_unit|Add23~31_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\M1_unit|Mult3|auto_generated|w308w\(16) & !\M1_unit|Add23~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(16),
	datad => VCC,
	cin => \M1_unit|Add23~31_cout\,
	cout => \M1_unit|Add23~33_cout\);

-- Location: LCCOMB_X40_Y15_N2
\M1_unit|Add23~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~35_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(17) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\M1_unit|Add23~33_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(17) & ((!\M1_unit|Add23~33_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(17),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \M1_unit|Add23~33_cout\,
	cout => \M1_unit|Add23~35_cout\);

-- Location: LCCOMB_X40_Y15_N4
\M1_unit|Add23~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~37_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\M1_unit|Mult3|auto_generated|op_1~0_combout\) # (!\M1_unit|Add23~35_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\M1_unit|Mult3|auto_generated|op_1~0_combout\ & !\M1_unit|Add23~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \M1_unit|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~35_cout\,
	cout => \M1_unit|Add23~37_cout\);

-- Location: LCCOMB_X40_Y15_N6
\M1_unit|Add23~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~39_cout\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~2_combout\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\M1_unit|Add23~37_cout\)) # (!\M1_unit|Mult3|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add23~37_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M1_unit|Add23~37_cout\,
	cout => \M1_unit|Add23~39_cout\);

-- Location: LCCOMB_X40_Y15_N8
\M1_unit|Add23~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~41_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\M1_unit|Mult3|auto_generated|op_1~4_combout\) # (!\M1_unit|Add23~39_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (\M1_unit|Mult3|auto_generated|op_1~4_combout\ & !\M1_unit|Add23~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \M1_unit|Mult3|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~39_cout\,
	cout => \M1_unit|Add23~41_cout\);

-- Location: LCCOMB_X40_Y15_N10
\M1_unit|Add23~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~43_cout\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~6_combout\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|Add23~41_cout\)) # (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add23~41_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|Add23~41_cout\,
	cout => \M1_unit|Add23~43_cout\);

-- Location: LCCOMB_X40_Y15_N12
\M1_unit|Add23~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~45_cout\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~8_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\M1_unit|Add23~43_cout\))) # (!\M1_unit|Mult3|auto_generated|op_1~8_combout\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\M1_unit|Add23~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M1_unit|Add23~43_cout\,
	cout => \M1_unit|Add23~45_cout\);

-- Location: LCCOMB_X40_Y15_N14
\M1_unit|Add23~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~47_cout\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & !\M1_unit|Add23~45_cout\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\M1_unit|Add23~45_cout\) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \M1_unit|Mult3|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~45_cout\,
	cout => \M1_unit|Add23~47_cout\);

-- Location: LCCOMB_X40_Y15_N16
\M1_unit|Add23~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~48_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Mult3|auto_generated|op_1~12_combout\ $ (!\M1_unit|Add23~47_cout\)))) # (GND)
-- \M1_unit|Add23~49\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|Mult3|auto_generated|op_1~12_combout\) # (!\M1_unit|Add23~47_cout\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (\M1_unit|Mult3|auto_generated|op_1~12_combout\ & !\M1_unit|Add23~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~47_cout\,
	combout => \M1_unit|Add23~48_combout\,
	cout => \M1_unit|Add23~49\);

-- Location: LCCOMB_X40_Y15_N18
\M1_unit|Add23~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~50_combout\ = (\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Add23~49\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Add23~49\)))) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Add23~49\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Add23~49\) # (GND)))))
-- \M1_unit|Add23~51\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~14_combout\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Add23~49\)) # (!\M1_unit|Mult3|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add23~49\) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Add23~49\,
	combout => \M1_unit|Add23~50_combout\,
	cout => \M1_unit|Add23~51\);

-- Location: LCCOMB_X40_Y14_N18
\M1_unit|BBufferOdd[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferOdd[25]~feeder_combout\ = \M1_unit|Add23~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add23~50_combout\,
	combout => \M1_unit|BBufferOdd[25]~feeder_combout\);

-- Location: LCFF_X40_Y14_N19
\M1_unit|BBufferOdd[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferOdd[25]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(25));

-- Location: LCCOMB_X40_Y14_N26
\M1_unit|SRAM_write_data_m1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[1]~1_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|BBufferOdd\(25)))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|RBufferOdd\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RBufferOdd\(25),
	datab => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datad => \M1_unit|BBufferOdd\(25),
	combout => \M1_unit|SRAM_write_data_m1[1]~1_combout\);

-- Location: LCCOMB_X44_Y15_N18
\M1_unit|GBufferEven[25]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[25]~58_combout\ = (\M1_unit|Add27~50_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|GBufferEven[24]~57\)) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (\M1_unit|GBufferEven[24]~57\ & VCC)))) # 
-- (!\M1_unit|Add27~50_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|GBufferEven[24]~57\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|GBufferEven[24]~57\))))
-- \M1_unit|GBufferEven[25]~59\ = CARRY((\M1_unit|Add27~50_combout\ & (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & !\M1_unit|GBufferEven[24]~57\)) # (!\M1_unit|Add27~50_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~14_combout\) # 
-- (!\M1_unit|GBufferEven[24]~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~50_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[24]~57\,
	combout => \M1_unit|GBufferEven[25]~58_combout\,
	cout => \M1_unit|GBufferEven[25]~59\);

-- Location: LCFF_X44_Y15_N19
\M1_unit|GBufferEven[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[25]~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(25));

-- Location: LCFF_X40_Y14_N27
\M1_unit|SRAM_write_data_m1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[1]~1_combout\,
	sdata => \M1_unit|GBufferEven\(25),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(1));

-- Location: LCCOMB_X32_Y11_N10
\SRAM_write_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[1]~1_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_write_data_m1\(1)))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(1))))) # (!\state~9_regout\ & (\UART_unit|SRAM_write_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \UART_unit|SRAM_write_data\(1),
	datac => \state~8_regout\,
	datad => \M1_unit|SRAM_write_data_m1\(1),
	combout => \SRAM_write_data[1]~1_combout\);

-- Location: LCFF_X32_Y11_N11
\SRAM_unit|SRAM_write_data_buf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[1]~1_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(1));

-- Location: LCCOMB_X40_Y15_N20
\M1_unit|Add23~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~52_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Mult3|auto_generated|op_1~16_combout\ $ (!\M1_unit|Add23~51\)))) # (GND)
-- \M1_unit|Add23~53\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult3|auto_generated|op_1~16_combout\) # (!\M1_unit|Add23~51\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\M1_unit|Mult3|auto_generated|op_1~16_combout\ & !\M1_unit|Add23~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult3|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~51\,
	combout => \M1_unit|Add23~52_combout\,
	cout => \M1_unit|Add23~53\);

-- Location: LCFF_X40_Y15_N21
\M1_unit|BBufferOdd[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(26));

-- Location: LCCOMB_X40_Y14_N28
\M1_unit|SRAM_write_data_m1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[2]~2_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|BBufferOdd\(26)))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|RBufferOdd\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RBufferOdd\(26),
	datab => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datad => \M1_unit|BBufferOdd\(26),
	combout => \M1_unit|SRAM_write_data_m1[2]~2_combout\);

-- Location: LCFF_X41_Y15_N23
\M1_unit|Yx76284[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(25));

-- Location: LCCOMB_X41_Y15_N24
\M1_unit|Add27~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~52_combout\ = ((\M1_unit|Yx76284\(31) $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add27~51\)))) # (GND)
-- \M1_unit|Add27~53\ = CARRY((\M1_unit|Yx76284\(31) & ((!\M1_unit|Add27~51\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\))) # (!\M1_unit|Yx76284\(31) & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add27~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(31),
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add27~51\,
	combout => \M1_unit|Add27~52_combout\,
	cout => \M1_unit|Add27~53\);

-- Location: LCCOMB_X44_Y15_N20
\M1_unit|GBufferEven[26]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[26]~60_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|Add27~52_combout\ $ (\M1_unit|GBufferEven[25]~59\)))) # (GND)
-- \M1_unit|GBufferEven[26]~61\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~16_combout\ & (\M1_unit|Add27~52_combout\ & !\M1_unit|GBufferEven[25]~59\)) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout\ & ((\M1_unit|Add27~52_combout\) # 
-- (!\M1_unit|GBufferEven[25]~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add27~52_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[25]~59\,
	combout => \M1_unit|GBufferEven[26]~60_combout\,
	cout => \M1_unit|GBufferEven[26]~61\);

-- Location: LCFF_X44_Y15_N21
\M1_unit|GBufferEven[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[26]~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(26));

-- Location: LCFF_X40_Y14_N29
\M1_unit|SRAM_write_data_m1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[2]~2_combout\,
	sdata => \M1_unit|GBufferEven\(26),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(2));

-- Location: LCFF_X36_Y11_N1
\UART_unit|UART_RX|RX_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(2));

-- Location: LCCOMB_X36_Y11_N12
\UART_unit|SRAM_write_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~3_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(2),
	combout => \UART_unit|SRAM_write_data~3_combout\);

-- Location: LCFF_X36_Y11_N13
\UART_unit|SRAM_write_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(2));

-- Location: LCCOMB_X32_Y11_N12
\SRAM_write_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[2]~2_combout\ = (\state~9_regout\ & ((\state~8_regout\ & (\M1_unit|SRAM_write_data_m1\(2))) # (!\state~8_regout\ & ((\UART_unit|SRAM_write_data\(2)))))) # (!\state~9_regout\ & (((\UART_unit|SRAM_write_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \M1_unit|SRAM_write_data_m1\(2),
	datac => \state~8_regout\,
	datad => \UART_unit|SRAM_write_data\(2),
	combout => \SRAM_write_data[2]~2_combout\);

-- Location: LCFF_X32_Y11_N13
\SRAM_unit|SRAM_write_data_buf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[2]~2_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(2));

-- Location: LCCOMB_X36_Y11_N26
\UART_unit|UART_RX|RX_data[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[3]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(3),
	combout => \UART_unit|UART_RX|RX_data[3]~feeder_combout\);

-- Location: LCFF_X36_Y11_N27
\UART_unit|UART_RX|RX_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(3));

-- Location: LCCOMB_X36_Y11_N14
\UART_unit|SRAM_write_data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~4_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(3),
	combout => \UART_unit|SRAM_write_data~4_combout\);

-- Location: LCFF_X36_Y11_N15
\UART_unit|SRAM_write_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(3));

-- Location: LCCOMB_X40_Y18_N18
\M1_unit|Add22~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~50_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (\M1_unit|Add22~49\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Add22~49\)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Add22~49\)) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add22~49\) # (GND)))))
-- \M1_unit|Add22~51\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & !\M1_unit|Add22~49\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\M1_unit|Add22~49\) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~49\,
	combout => \M1_unit|Add22~50_combout\,
	cout => \M1_unit|Add22~51\);

-- Location: LCCOMB_X40_Y18_N20
\M1_unit|Add22~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~52_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\M1_unit|Add22~51\)))) # (GND)
-- \M1_unit|Add22~53\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~16_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Add22~51\))) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add22~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add22~51\,
	combout => \M1_unit|Add22~52_combout\,
	cout => \M1_unit|Add22~53\);

-- Location: LCCOMB_X40_Y18_N22
\M1_unit|Add22~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~54_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (\M1_unit|Add22~53\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add22~53\)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add22~53\)) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add22~53\) # (GND)))))
-- \M1_unit|Add22~55\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & !\M1_unit|Add22~53\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\M1_unit|Add22~53\) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~53\,
	combout => \M1_unit|Add22~54_combout\,
	cout => \M1_unit|Add22~55\);

-- Location: LCFF_X40_Y18_N23
\M1_unit|RBufferOdd[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(27));

-- Location: LCCOMB_X40_Y14_N22
\M1_unit|SRAM_write_data_m1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[3]~3_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|BBufferOdd\(27))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|RBufferOdd\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|BBufferOdd\(27),
	datab => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datad => \M1_unit|RBufferOdd\(27),
	combout => \M1_unit|SRAM_write_data_m1[3]~3_combout\);

-- Location: LCFF_X41_Y15_N25
\M1_unit|Yx76284[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(31));

-- Location: LCCOMB_X41_Y15_N26
\M1_unit|Add27~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~54_combout\ = \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add27~53\ $ (!\M1_unit|Yx76284\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \M1_unit|Yx76284\(31),
	cin => \M1_unit|Add27~53\,
	combout => \M1_unit|Add27~54_combout\);

-- Location: LCCOMB_X44_Y15_N22
\M1_unit|GBufferEven[27]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[27]~62_combout\ = (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add27~54_combout\ & (!\M1_unit|GBufferEven[26]~61\)) # (!\M1_unit|Add27~54_combout\ & ((\M1_unit|GBufferEven[26]~61\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add27~54_combout\ & (\M1_unit|GBufferEven[26]~61\ & VCC)) # (!\M1_unit|Add27~54_combout\ & (!\M1_unit|GBufferEven[26]~61\))))
-- \M1_unit|GBufferEven[27]~63\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((!\M1_unit|GBufferEven[26]~61\) # (!\M1_unit|Add27~54_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add27~54_combout\ & 
-- !\M1_unit|GBufferEven[26]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add27~54_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[26]~61\,
	combout => \M1_unit|GBufferEven[27]~62_combout\,
	cout => \M1_unit|GBufferEven[27]~63\);

-- Location: LCFF_X44_Y15_N23
\M1_unit|GBufferEven[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[27]~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(27));

-- Location: LCFF_X40_Y14_N23
\M1_unit|SRAM_write_data_m1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[3]~3_combout\,
	sdata => \M1_unit|GBufferEven\(27),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(3));

-- Location: LCCOMB_X32_Y11_N6
\SRAM_write_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[3]~3_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_write_data_m1\(3)))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(3))))) # (!\state~9_regout\ & (\UART_unit|SRAM_write_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \UART_unit|SRAM_write_data\(3),
	datac => \state~8_regout\,
	datad => \M1_unit|SRAM_write_data_m1\(3),
	combout => \SRAM_write_data[3]~3_combout\);

-- Location: LCFF_X32_Y11_N7
\SRAM_unit|SRAM_write_data_buf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[3]~3_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(3));

-- Location: LCCOMB_X36_Y11_N22
\UART_unit|UART_RX|RX_data[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[4]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(4),
	combout => \UART_unit|UART_RX|RX_data[4]~feeder_combout\);

-- Location: LCFF_X36_Y11_N23
\UART_unit|UART_RX|RX_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(4));

-- Location: LCCOMB_X35_Y11_N10
\UART_unit|SRAM_write_data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~5_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(4),
	combout => \UART_unit|SRAM_write_data~5_combout\);

-- Location: LCCOMB_X36_Y11_N16
\UART_unit|SRAM_write_data[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[4]~feeder_combout\ = \UART_unit|SRAM_write_data~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~5_combout\,
	combout => \UART_unit|SRAM_write_data[4]~feeder_combout\);

-- Location: LCFF_X36_Y11_N17
\UART_unit|SRAM_write_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(4));

-- Location: LCCOMB_X40_Y18_N24
\M1_unit|Add22~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~56_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (!\M1_unit|Add22~55\)))) # (GND)
-- \M1_unit|Add22~57\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult1|auto_generated|op_1~20_combout\) # (!\M1_unit|Add22~55\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~20_combout\ & !\M1_unit|Add22~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add22~55\,
	combout => \M1_unit|Add22~56_combout\,
	cout => \M1_unit|Add22~57\);

-- Location: LCCOMB_X40_Y14_N30
\M1_unit|RBufferOdd[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RBufferOdd[28]~feeder_combout\ = \M1_unit|Add22~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add22~56_combout\,
	combout => \M1_unit|RBufferOdd[28]~feeder_combout\);

-- Location: LCFF_X40_Y14_N31
\M1_unit|RBufferOdd[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RBufferOdd[28]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(28));

-- Location: LCCOMB_X40_Y14_N8
\M1_unit|SRAM_write_data_m1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[4]~4_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|BBufferOdd\(28))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|RBufferOdd\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|BBufferOdd\(28),
	datab => \M1_unit|RBufferOdd\(28),
	datad => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	combout => \M1_unit|SRAM_write_data_m1[4]~4_combout\);

-- Location: LCCOMB_X44_Y15_N24
\M1_unit|GBufferEven[28]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[28]~64_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|Add27~54_combout\ $ (\M1_unit|GBufferEven[27]~63\)))) # (GND)
-- \M1_unit|GBufferEven[28]~65\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~20_combout\ & (\M1_unit|Add27~54_combout\ & !\M1_unit|GBufferEven[27]~63\)) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout\ & ((\M1_unit|Add27~54_combout\) # 
-- (!\M1_unit|GBufferEven[27]~63\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add27~54_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[27]~63\,
	combout => \M1_unit|GBufferEven[28]~64_combout\,
	cout => \M1_unit|GBufferEven[28]~65\);

-- Location: LCFF_X44_Y15_N25
\M1_unit|GBufferEven[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[28]~64_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(28));

-- Location: LCFF_X40_Y14_N9
\M1_unit|SRAM_write_data_m1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[4]~4_combout\,
	sdata => \M1_unit|GBufferEven\(28),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(4));

-- Location: LCCOMB_X32_Y11_N24
\SRAM_write_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[4]~4_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_write_data_m1\(4)))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(4))))) # (!\state~9_regout\ & (\UART_unit|SRAM_write_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \UART_unit|SRAM_write_data\(4),
	datac => \state~8_regout\,
	datad => \M1_unit|SRAM_write_data_m1\(4),
	combout => \SRAM_write_data[4]~4_combout\);

-- Location: LCFF_X32_Y11_N25
\SRAM_unit|SRAM_write_data_buf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[4]~4_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(4));

-- Location: LCCOMB_X40_Y15_N26
\M1_unit|Add23~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~58_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (\M1_unit|Add23~57\ & VCC)) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|Add23~57\)))) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult3|auto_generated|op_1~22_combout\ & (!\M1_unit|Add23~57\)) # (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & ((\M1_unit|Add23~57\) # (GND)))))
-- \M1_unit|Add23~59\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\M1_unit|Mult3|auto_generated|op_1~22_combout\ & !\M1_unit|Add23~57\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\M1_unit|Add23~57\) # 
-- (!\M1_unit|Mult3|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult3|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~57\,
	combout => \M1_unit|Add23~58_combout\,
	cout => \M1_unit|Add23~59\);

-- Location: LCCOMB_X40_Y14_N0
\M1_unit|BBufferOdd[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferOdd[29]~feeder_combout\ = \M1_unit|Add23~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add23~58_combout\,
	combout => \M1_unit|BBufferOdd[29]~feeder_combout\);

-- Location: LCFF_X40_Y14_N1
\M1_unit|BBufferOdd[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferOdd[29]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(29));

-- Location: LCCOMB_X40_Y14_N10
\M1_unit|SRAM_write_data_m1[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[5]~5_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|BBufferOdd\(29)))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|RBufferOdd\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RBufferOdd\(29),
	datab => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datad => \M1_unit|BBufferOdd\(29),
	combout => \M1_unit|SRAM_write_data_m1[5]~5_combout\);

-- Location: LCCOMB_X44_Y15_N26
\M1_unit|GBufferEven[29]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[29]~66_combout\ = (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add27~54_combout\ & (!\M1_unit|GBufferEven[28]~65\)) # (!\M1_unit|Add27~54_combout\ & ((\M1_unit|GBufferEven[28]~65\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add27~54_combout\ & (\M1_unit|GBufferEven[28]~65\ & VCC)) # (!\M1_unit|Add27~54_combout\ & (!\M1_unit|GBufferEven[28]~65\))))
-- \M1_unit|GBufferEven[29]~67\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((!\M1_unit|GBufferEven[28]~65\) # (!\M1_unit|Add27~54_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add27~54_combout\ & 
-- !\M1_unit|GBufferEven[28]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Add27~54_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[28]~65\,
	combout => \M1_unit|GBufferEven[29]~66_combout\,
	cout => \M1_unit|GBufferEven[29]~67\);

-- Location: LCFF_X44_Y15_N27
\M1_unit|GBufferEven[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[29]~66_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(29));

-- Location: LCFF_X40_Y14_N11
\M1_unit|SRAM_write_data_m1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[5]~5_combout\,
	sdata => \M1_unit|GBufferEven\(29),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(5));

-- Location: LCCOMB_X32_Y11_N2
\SRAM_write_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[5]~5_combout\ = (\state~8_regout\ & ((\state~9_regout\ & ((\M1_unit|SRAM_write_data_m1\(5)))) # (!\state~9_regout\ & (\UART_unit|SRAM_write_data\(5))))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_write_data\(5),
	datab => \M1_unit|SRAM_write_data_m1\(5),
	datac => \state~8_regout\,
	datad => \state~9_regout\,
	combout => \SRAM_write_data[5]~5_combout\);

-- Location: LCFF_X32_Y11_N3
\SRAM_unit|SRAM_write_data_buf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[5]~5_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(5));

-- Location: LCCOMB_X35_Y11_N14
\UART_unit|SRAM_write_data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~7_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(6),
	combout => \UART_unit|SRAM_write_data~7_combout\);

-- Location: LCCOMB_X36_Y11_N28
\UART_unit|SRAM_write_data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[6]~feeder_combout\ = \UART_unit|SRAM_write_data~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~7_combout\,
	combout => \UART_unit|SRAM_write_data[6]~feeder_combout\);

-- Location: LCFF_X36_Y11_N29
\UART_unit|SRAM_write_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(6));

-- Location: LCCOMB_X40_Y18_N28
\M1_unit|Add22~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~60_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\M1_unit|Add22~59\)))) # (GND)
-- \M1_unit|Add22~61\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~24_combout\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Add22~59\))) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Add22~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Add22~59\,
	combout => \M1_unit|Add22~60_combout\,
	cout => \M1_unit|Add22~61\);

-- Location: LCCOMB_X40_Y14_N2
\M1_unit|RBufferOdd[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RBufferOdd[30]~feeder_combout\ = \M1_unit|Add22~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add22~60_combout\,
	combout => \M1_unit|RBufferOdd[30]~feeder_combout\);

-- Location: LCFF_X40_Y14_N3
\M1_unit|RBufferOdd[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RBufferOdd[30]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferOdd\(30));

-- Location: LCCOMB_X40_Y14_N4
\M1_unit|SRAM_write_data_m1[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[6]~6_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|BBufferOdd\(30))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|RBufferOdd\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|BBufferOdd\(30),
	datab => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datad => \M1_unit|RBufferOdd\(30),
	combout => \M1_unit|SRAM_write_data_m1[6]~6_combout\);

-- Location: LCCOMB_X44_Y15_N28
\M1_unit|GBufferEven[30]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[30]~68_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Add27~54_combout\ $ (\M1_unit|GBufferEven[29]~67\)))) # (GND)
-- \M1_unit|GBufferEven[30]~69\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~24_combout\ & (\M1_unit|Add27~54_combout\ & !\M1_unit|GBufferEven[29]~67\)) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & ((\M1_unit|Add27~54_combout\) # 
-- (!\M1_unit|GBufferEven[29]~67\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add27~54_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferEven[29]~67\,
	combout => \M1_unit|GBufferEven[30]~68_combout\,
	cout => \M1_unit|GBufferEven[30]~69\);

-- Location: LCFF_X44_Y15_N29
\M1_unit|GBufferEven[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[30]~68_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(30));

-- Location: LCFF_X40_Y14_N5
\M1_unit|SRAM_write_data_m1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[6]~6_combout\,
	sdata => \M1_unit|GBufferEven\(30),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(6));

-- Location: LCCOMB_X32_Y11_N4
\SRAM_write_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[6]~6_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_write_data_m1\(6)))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(6))))) # (!\state~9_regout\ & (\UART_unit|SRAM_write_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \UART_unit|SRAM_write_data\(6),
	datac => \state~8_regout\,
	datad => \M1_unit|SRAM_write_data_m1\(6),
	combout => \SRAM_write_data[6]~6_combout\);

-- Location: LCFF_X32_Y11_N5
\SRAM_unit|SRAM_write_data_buf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[6]~6_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(6));

-- Location: LCCOMB_X35_Y11_N16
\UART_unit|SRAM_write_data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~8_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(7),
	combout => \UART_unit|SRAM_write_data~8_combout\);

-- Location: LCCOMB_X36_Y11_N6
\UART_unit|SRAM_write_data[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[7]~feeder_combout\ = \UART_unit|SRAM_write_data~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~8_combout\,
	combout => \UART_unit|SRAM_write_data[7]~feeder_combout\);

-- Location: LCFF_X36_Y11_N7
\UART_unit|SRAM_write_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(7));

-- Location: LCCOMB_X40_Y15_N28
\M1_unit|Add23~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~60_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Mult3|auto_generated|op_1~24_combout\ $ (!\M1_unit|Add23~59\)))) # (GND)
-- \M1_unit|Add23~61\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult3|auto_generated|op_1~24_combout\) # (!\M1_unit|Add23~59\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\M1_unit|Mult3|auto_generated|op_1~24_combout\ & !\M1_unit|Add23~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult3|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add23~59\,
	combout => \M1_unit|Add23~60_combout\,
	cout => \M1_unit|Add23~61\);

-- Location: LCCOMB_X40_Y15_N30
\M1_unit|Add23~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add23~62_combout\ = \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add23~61\ $ (\M1_unit|Mult3|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \M1_unit|Mult3|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add23~61\,
	combout => \M1_unit|Add23~62_combout\);

-- Location: LCFF_X40_Y15_N31
\M1_unit|BBufferOdd[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferOdd\(31));

-- Location: LCCOMB_X40_Y14_N14
\M1_unit|SRAM_write_data_m1[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[7]~7_combout\ = (\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & ((\M1_unit|BBufferOdd\(31)))) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\ & (\M1_unit|RBufferOdd\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RBufferOdd\(31),
	datab => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datad => \M1_unit|BBufferOdd\(31),
	combout => \M1_unit|SRAM_write_data_m1[7]~7_combout\);

-- Location: LCCOMB_X44_Y15_N30
\M1_unit|GBufferEven[31]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferEven[31]~70_combout\ = \M1_unit|Mult1|auto_generated|op_1~26_combout\ $ (\M1_unit|GBufferEven[30]~69\ $ (!\M1_unit|Add27~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Add27~54_combout\,
	cin => \M1_unit|GBufferEven[30]~69\,
	combout => \M1_unit|GBufferEven[31]~70_combout\);

-- Location: LCFF_X44_Y15_N31
\M1_unit|GBufferEven[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferEven[31]~70_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferEven\(31));

-- Location: LCFF_X40_Y14_N15
\M1_unit|SRAM_write_data_m1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[7]~7_combout\,
	sdata => \M1_unit|GBufferEven\(31),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_SRAM_write_data_m1~16_combout\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(7));

-- Location: LCCOMB_X32_Y11_N22
\SRAM_write_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[7]~7_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_write_data_m1\(7)))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(7))))) # (!\state~9_regout\ & (\UART_unit|SRAM_write_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \UART_unit|SRAM_write_data\(7),
	datac => \state~8_regout\,
	datad => \M1_unit|SRAM_write_data_m1\(7),
	combout => \SRAM_write_data[7]~7_combout\);

-- Location: LCFF_X32_Y11_N23
\SRAM_unit|SRAM_write_data_buf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[7]~7_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(7));

-- Location: LCCOMB_X33_Y11_N22
\UART_unit|SRAM_write_data[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[9]~9_combout\ = (\UART_rx_initialize~regout\) # ((\UART_unit|UART_SRAM_state~12_regout\ & (\UART_unit|UART_RX|Empty~regout\ & \UART_unit|UART_SRAM_state~11_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~12_regout\,
	datab => \UART_rx_initialize~regout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_SRAM_state~11_regout\,
	combout => \UART_unit|SRAM_write_data[9]~9_combout\);

-- Location: LCFF_X35_Y11_N19
\UART_unit|SRAM_write_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(8));

-- Location: LCFF_X40_Y18_N17
\M1_unit|RBufferEven[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(24));

-- Location: LCCOMB_X33_Y15_N2
\M1_unit|SRAM_write_data_m1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[8]~8_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|GBufferOdd\(24))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|RBufferEven\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|GBufferOdd\(24),
	datab => \M1_unit|RBufferEven\(24),
	datad => \M1_unit|SRAM_write_data_m1~16_combout\,
	combout => \M1_unit|SRAM_write_data_m1[8]~8_combout\);

-- Location: LCCOMB_X41_Y15_N28
\M1_unit|BBufferEven[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferEven[24]~feeder_combout\ = \M1_unit|Add23~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add23~48_combout\,
	combout => \M1_unit|BBufferEven[24]~feeder_combout\);

-- Location: LCFF_X41_Y15_N29
\M1_unit|BBufferEven[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferEven[24]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(24));

-- Location: LCCOMB_X33_Y15_N26
\M1_unit|SRAM_write_data_m1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1~17_combout\ = (\M1_unit|state_m1.S_COMMONCASE_7~0_combout\) # ((\M1_unit|state_m1~32_regout\ & (\M1_unit|state_m1~34_regout\ & \M1_unit|state_m1.S_LEADIN_1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_7~0_combout\,
	datab => \M1_unit|state_m1~32_regout\,
	datac => \M1_unit|state_m1~34_regout\,
	datad => \M1_unit|state_m1.S_LEADIN_1~5_combout\,
	combout => \M1_unit|SRAM_write_data_m1~17_combout\);

-- Location: LCCOMB_X34_Y15_N0
\M1_unit|firstrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|firstrun~0_combout\ = (\M1_unit|firstrun~regout\) # (\M1_unit|state_m1.S_COMMONCASE_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|firstrun~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	combout => \M1_unit|firstrun~0_combout\);

-- Location: LCFF_X34_Y15_N1
\M1_unit|firstrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|firstrun~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|firstrun~regout\);

-- Location: LCCOMB_X33_Y15_N12
\M1_unit|SRAM_write_data_m1[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[8]~18_combout\ = (\M1_unit|WideOr37~1_combout\ & (!\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|firstrun~regout\) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\)))) # (!\M1_unit|WideOr37~1_combout\ & 
-- (((\M1_unit|firstrun~regout\) # (!\M1_unit|state_m1.S_COMMONCASE_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr37~1_combout\,
	datab => \M1_unit|SRAM_write_data_m1~16_combout\,
	datac => \M1_unit|firstrun~regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	combout => \M1_unit|SRAM_write_data_m1[8]~18_combout\);

-- Location: LCFF_X33_Y15_N3
\M1_unit|SRAM_write_data_m1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[8]~8_combout\,
	sdata => \M1_unit|BBufferEven\(24),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(8));

-- Location: LCCOMB_X32_Y11_N8
\SRAM_write_data[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[8]~8_combout\ = (\state~9_regout\ & ((\state~8_regout\ & ((\M1_unit|SRAM_write_data_m1\(8)))) # (!\state~8_regout\ & (\UART_unit|SRAM_write_data\(8))))) # (!\state~9_regout\ & (((\UART_unit|SRAM_write_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \state~8_regout\,
	datac => \UART_unit|SRAM_write_data\(8),
	datad => \M1_unit|SRAM_write_data_m1\(8),
	combout => \SRAM_write_data[8]~8_combout\);

-- Location: LCFF_X32_Y11_N9
\SRAM_unit|SRAM_write_data_buf[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[8]~8_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(8));

-- Location: LCFF_X41_Y15_N31
\M1_unit|RBufferEven[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Add22~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(25));

-- Location: LCCOMB_X33_Y15_N30
\M1_unit|SRAM_write_data_m1[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[9]~9_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|GBufferOdd\(25))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|RBufferEven\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|GBufferOdd\(25),
	datab => \M1_unit|SRAM_write_data_m1~16_combout\,
	datad => \M1_unit|RBufferEven\(25),
	combout => \M1_unit|SRAM_write_data_m1[9]~9_combout\);

-- Location: LCFF_X40_Y15_N19
\M1_unit|BBufferEven[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(25));

-- Location: LCFF_X33_Y15_N31
\M1_unit|SRAM_write_data_m1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[9]~9_combout\,
	sdata => \M1_unit|BBufferEven\(25),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(9));

-- Location: LCCOMB_X35_Y11_N28
\UART_unit|SRAM_write_data[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[9]~feeder_combout\ = \UART_unit|SRAM_write_data~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~2_combout\,
	combout => \UART_unit|SRAM_write_data[9]~feeder_combout\);

-- Location: LCFF_X35_Y11_N29
\UART_unit|SRAM_write_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[9]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(9));

-- Location: LCCOMB_X32_Y11_N18
\SRAM_write_data[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[9]~9_combout\ = (\state~9_regout\ & ((\state~8_regout\ & (\M1_unit|SRAM_write_data_m1\(9))) # (!\state~8_regout\ & ((\UART_unit|SRAM_write_data\(9)))))) # (!\state~9_regout\ & (((\UART_unit|SRAM_write_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \M1_unit|SRAM_write_data_m1\(9),
	datac => \state~8_regout\,
	datad => \UART_unit|SRAM_write_data\(9),
	combout => \SRAM_write_data[9]~9_combout\);

-- Location: LCFF_X32_Y11_N19
\SRAM_unit|SRAM_write_data_buf[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[9]~9_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(9));

-- Location: LCFF_X41_Y15_N17
\M1_unit|Yx76284[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(22));

-- Location: LCFF_X41_Y15_N11
\M1_unit|Yx76284[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(19));

-- Location: LCFF_X41_Y15_N7
\M1_unit|Yx76284[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT17\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(17));

-- Location: LCFF_X41_Y16_N29
\M1_unit|Yx76284[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(12));

-- Location: LCFF_X41_Y16_N21
\M1_unit|Yx76284[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(8));

-- Location: LCFF_X41_Y16_N17
\M1_unit|Yx76284[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(6));

-- Location: LCFF_X41_Y16_N15
\M1_unit|Yx76284[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(5));

-- Location: LCFF_X41_Y16_N13
\M1_unit|Yx76284[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(4));

-- Location: LCFF_X41_Y16_N7
\M1_unit|Yx76284[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Yx76284\(1));

-- Location: LCCOMB_X38_Y15_N0
\M1_unit|Add29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~0_combout\ = (\M1_unit|Yx76284\(0) & ((GND) # (!\M1_unit|Mult2|auto_generated|w493w\(0)))) # (!\M1_unit|Yx76284\(0) & (\M1_unit|Mult2|auto_generated|w493w\(0) $ (GND)))
-- \M1_unit|Add29~1\ = CARRY((\M1_unit|Yx76284\(0)) # (!\M1_unit|Mult2|auto_generated|w493w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(0),
	datab => \M1_unit|Mult2|auto_generated|w493w\(0),
	datad => VCC,
	combout => \M1_unit|Add29~0_combout\,
	cout => \M1_unit|Add29~1\);

-- Location: LCCOMB_X38_Y15_N4
\M1_unit|Add29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~4_combout\ = ((\M1_unit|Yx76284\(2) $ (\M1_unit|Mult2|auto_generated|w493w\(2) $ (\M1_unit|Add29~3\)))) # (GND)
-- \M1_unit|Add29~5\ = CARRY((\M1_unit|Yx76284\(2) & ((!\M1_unit|Add29~3\) # (!\M1_unit|Mult2|auto_generated|w493w\(2)))) # (!\M1_unit|Yx76284\(2) & (!\M1_unit|Mult2|auto_generated|w493w\(2) & !\M1_unit|Add29~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(2),
	datab => \M1_unit|Mult2|auto_generated|w493w\(2),
	datad => VCC,
	cin => \M1_unit|Add29~3\,
	combout => \M1_unit|Add29~4_combout\,
	cout => \M1_unit|Add29~5\);

-- Location: LCCOMB_X38_Y15_N8
\M1_unit|Add29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~8_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(4) $ (\M1_unit|Yx76284\(4) $ (\M1_unit|Add29~7\)))) # (GND)
-- \M1_unit|Add29~9\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(4) & (\M1_unit|Yx76284\(4) & !\M1_unit|Add29~7\)) # (!\M1_unit|Mult2|auto_generated|w493w\(4) & ((\M1_unit|Yx76284\(4)) # (!\M1_unit|Add29~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(4),
	datab => \M1_unit|Yx76284\(4),
	datad => VCC,
	cin => \M1_unit|Add29~7\,
	combout => \M1_unit|Add29~8_combout\,
	cout => \M1_unit|Add29~9\);

-- Location: LCCOMB_X38_Y15_N10
\M1_unit|Add29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~10_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(5) & ((\M1_unit|Yx76284\(5) & (!\M1_unit|Add29~9\)) # (!\M1_unit|Yx76284\(5) & ((\M1_unit|Add29~9\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & ((\M1_unit|Yx76284\(5) & 
-- (\M1_unit|Add29~9\ & VCC)) # (!\M1_unit|Yx76284\(5) & (!\M1_unit|Add29~9\))))
-- \M1_unit|Add29~11\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(5) & ((!\M1_unit|Add29~9\) # (!\M1_unit|Yx76284\(5)))) # (!\M1_unit|Mult2|auto_generated|w493w\(5) & (!\M1_unit|Yx76284\(5) & !\M1_unit|Add29~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(5),
	datab => \M1_unit|Yx76284\(5),
	datad => VCC,
	cin => \M1_unit|Add29~9\,
	combout => \M1_unit|Add29~10_combout\,
	cout => \M1_unit|Add29~11\);

-- Location: LCCOMB_X38_Y15_N14
\M1_unit|Add29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~14_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(7) & ((\M1_unit|Yx76284\(7) & (!\M1_unit|Add29~13\)) # (!\M1_unit|Yx76284\(7) & ((\M1_unit|Add29~13\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & ((\M1_unit|Yx76284\(7) & 
-- (\M1_unit|Add29~13\ & VCC)) # (!\M1_unit|Yx76284\(7) & (!\M1_unit|Add29~13\))))
-- \M1_unit|Add29~15\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(7) & ((!\M1_unit|Add29~13\) # (!\M1_unit|Yx76284\(7)))) # (!\M1_unit|Mult2|auto_generated|w493w\(7) & (!\M1_unit|Yx76284\(7) & !\M1_unit|Add29~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(7),
	datab => \M1_unit|Yx76284\(7),
	datad => VCC,
	cin => \M1_unit|Add29~13\,
	combout => \M1_unit|Add29~14_combout\,
	cout => \M1_unit|Add29~15\);

-- Location: LCCOMB_X38_Y15_N18
\M1_unit|Add29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~18_combout\ = (\M1_unit|Yx76284\(9) & ((\M1_unit|Mult2|auto_generated|w493w\(9) & (!\M1_unit|Add29~17\)) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & (\M1_unit|Add29~17\ & VCC)))) # (!\M1_unit|Yx76284\(9) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(9) & ((\M1_unit|Add29~17\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(9) & (!\M1_unit|Add29~17\))))
-- \M1_unit|Add29~19\ = CARRY((\M1_unit|Yx76284\(9) & (\M1_unit|Mult2|auto_generated|w493w\(9) & !\M1_unit|Add29~17\)) # (!\M1_unit|Yx76284\(9) & ((\M1_unit|Mult2|auto_generated|w493w\(9)) # (!\M1_unit|Add29~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(9),
	datab => \M1_unit|Mult2|auto_generated|w493w\(9),
	datad => VCC,
	cin => \M1_unit|Add29~17\,
	combout => \M1_unit|Add29~18_combout\,
	cout => \M1_unit|Add29~19\);

-- Location: LCCOMB_X38_Y15_N20
\M1_unit|Add29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~20_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(10) $ (\M1_unit|Yx76284\(10) $ (\M1_unit|Add29~19\)))) # (GND)
-- \M1_unit|Add29~21\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(10) & (\M1_unit|Yx76284\(10) & !\M1_unit|Add29~19\)) # (!\M1_unit|Mult2|auto_generated|w493w\(10) & ((\M1_unit|Yx76284\(10)) # (!\M1_unit|Add29~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(10),
	datab => \M1_unit|Yx76284\(10),
	datad => VCC,
	cin => \M1_unit|Add29~19\,
	combout => \M1_unit|Add29~20_combout\,
	cout => \M1_unit|Add29~21\);

-- Location: LCCOMB_X38_Y15_N22
\M1_unit|Add29~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~22_combout\ = (\M1_unit|Yx76284\(11) & ((\M1_unit|Mult2|auto_generated|w493w\(11) & (!\M1_unit|Add29~21\)) # (!\M1_unit|Mult2|auto_generated|w493w\(11) & (\M1_unit|Add29~21\ & VCC)))) # (!\M1_unit|Yx76284\(11) & 
-- ((\M1_unit|Mult2|auto_generated|w493w\(11) & ((\M1_unit|Add29~21\) # (GND))) # (!\M1_unit|Mult2|auto_generated|w493w\(11) & (!\M1_unit|Add29~21\))))
-- \M1_unit|Add29~23\ = CARRY((\M1_unit|Yx76284\(11) & (\M1_unit|Mult2|auto_generated|w493w\(11) & !\M1_unit|Add29~21\)) # (!\M1_unit|Yx76284\(11) & ((\M1_unit|Mult2|auto_generated|w493w\(11)) # (!\M1_unit|Add29~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(11),
	datab => \M1_unit|Mult2|auto_generated|w493w\(11),
	datad => VCC,
	cin => \M1_unit|Add29~21\,
	combout => \M1_unit|Add29~22_combout\,
	cout => \M1_unit|Add29~23\);

-- Location: LCCOMB_X38_Y15_N24
\M1_unit|Add29~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~24_combout\ = ((\M1_unit|Mult2|auto_generated|w493w\(12) $ (\M1_unit|Yx76284\(12) $ (\M1_unit|Add29~23\)))) # (GND)
-- \M1_unit|Add29~25\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(12) & (\M1_unit|Yx76284\(12) & !\M1_unit|Add29~23\)) # (!\M1_unit|Mult2|auto_generated|w493w\(12) & ((\M1_unit|Yx76284\(12)) # (!\M1_unit|Add29~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(12),
	datab => \M1_unit|Yx76284\(12),
	datad => VCC,
	cin => \M1_unit|Add29~23\,
	combout => \M1_unit|Add29~24_combout\,
	cout => \M1_unit|Add29~25\);

-- Location: LCCOMB_X38_Y15_N26
\M1_unit|Add29~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~26_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(13) & ((\M1_unit|Yx76284\(13) & (!\M1_unit|Add29~25\)) # (!\M1_unit|Yx76284\(13) & ((\M1_unit|Add29~25\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(13) & ((\M1_unit|Yx76284\(13) 
-- & (\M1_unit|Add29~25\ & VCC)) # (!\M1_unit|Yx76284\(13) & (!\M1_unit|Add29~25\))))
-- \M1_unit|Add29~27\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(13) & ((!\M1_unit|Add29~25\) # (!\M1_unit|Yx76284\(13)))) # (!\M1_unit|Mult2|auto_generated|w493w\(13) & (!\M1_unit|Yx76284\(13) & !\M1_unit|Add29~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(13),
	datab => \M1_unit|Yx76284\(13),
	datad => VCC,
	cin => \M1_unit|Add29~25\,
	combout => \M1_unit|Add29~26_combout\,
	cout => \M1_unit|Add29~27\);

-- Location: LCCOMB_X38_Y15_N28
\M1_unit|Add29~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~28_combout\ = ((\M1_unit|Yx76284\(14) $ (\M1_unit|Mult2|auto_generated|w493w\(14) $ (\M1_unit|Add29~27\)))) # (GND)
-- \M1_unit|Add29~29\ = CARRY((\M1_unit|Yx76284\(14) & ((!\M1_unit|Add29~27\) # (!\M1_unit|Mult2|auto_generated|w493w\(14)))) # (!\M1_unit|Yx76284\(14) & (!\M1_unit|Mult2|auto_generated|w493w\(14) & !\M1_unit|Add29~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(14),
	datab => \M1_unit|Mult2|auto_generated|w493w\(14),
	datad => VCC,
	cin => \M1_unit|Add29~27\,
	combout => \M1_unit|Add29~28_combout\,
	cout => \M1_unit|Add29~29\);

-- Location: LCCOMB_X38_Y15_N30
\M1_unit|Add29~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~30_combout\ = (\M1_unit|Mult2|auto_generated|w493w\(15) & ((\M1_unit|Yx76284\(15) & (!\M1_unit|Add29~29\)) # (!\M1_unit|Yx76284\(15) & ((\M1_unit|Add29~29\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|w493w\(15) & ((\M1_unit|Yx76284\(15) 
-- & (\M1_unit|Add29~29\ & VCC)) # (!\M1_unit|Yx76284\(15) & (!\M1_unit|Add29~29\))))
-- \M1_unit|Add29~31\ = CARRY((\M1_unit|Mult2|auto_generated|w493w\(15) & ((!\M1_unit|Add29~29\) # (!\M1_unit|Yx76284\(15)))) # (!\M1_unit|Mult2|auto_generated|w493w\(15) & (!\M1_unit|Yx76284\(15) & !\M1_unit|Add29~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w493w\(15),
	datab => \M1_unit|Yx76284\(15),
	datad => VCC,
	cin => \M1_unit|Add29~29\,
	combout => \M1_unit|Add29~30_combout\,
	cout => \M1_unit|Add29~31\);

-- Location: LCCOMB_X38_Y14_N0
\M1_unit|Add29~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~32_combout\ = ((\M1_unit|Yx76284\(16) $ (\M1_unit|Mult2|auto_generated|w493w\(16) $ (\M1_unit|Add29~31\)))) # (GND)
-- \M1_unit|Add29~33\ = CARRY((\M1_unit|Yx76284\(16) & ((!\M1_unit|Add29~31\) # (!\M1_unit|Mult2|auto_generated|w493w\(16)))) # (!\M1_unit|Yx76284\(16) & (!\M1_unit|Mult2|auto_generated|w493w\(16) & !\M1_unit|Add29~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(16),
	datab => \M1_unit|Mult2|auto_generated|w493w\(16),
	datad => VCC,
	cin => \M1_unit|Add29~31\,
	combout => \M1_unit|Add29~32_combout\,
	cout => \M1_unit|Add29~33\);

-- Location: LCCOMB_X38_Y14_N8
\M1_unit|Add29~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~40_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~4_combout\ $ (\M1_unit|Yx76284\(20) $ (\M1_unit|Add29~39\)))) # (GND)
-- \M1_unit|Add29~41\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout\ & (\M1_unit|Yx76284\(20) & !\M1_unit|Add29~39\)) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout\ & ((\M1_unit|Yx76284\(20)) # (!\M1_unit|Add29~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Yx76284\(20),
	datad => VCC,
	cin => \M1_unit|Add29~39\,
	combout => \M1_unit|Add29~40_combout\,
	cout => \M1_unit|Add29~41\);

-- Location: LCCOMB_X38_Y14_N10
\M1_unit|Add29~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~42_combout\ = (\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|Yx76284\(21) & (!\M1_unit|Add29~41\)) # (!\M1_unit|Yx76284\(21) & ((\M1_unit|Add29~41\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|Yx76284\(21) & (\M1_unit|Add29~41\ & VCC)) # (!\M1_unit|Yx76284\(21) & (!\M1_unit|Add29~41\))))
-- \M1_unit|Add29~43\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add29~41\) # (!\M1_unit|Yx76284\(21)))) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|Yx76284\(21) & !\M1_unit|Add29~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Yx76284\(21),
	datad => VCC,
	cin => \M1_unit|Add29~41\,
	combout => \M1_unit|Add29~42_combout\,
	cout => \M1_unit|Add29~43\);

-- Location: LCCOMB_X38_Y14_N12
\M1_unit|Add29~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~44_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~8_combout\ $ (\M1_unit|Yx76284\(22) $ (\M1_unit|Add29~43\)))) # (GND)
-- \M1_unit|Add29~45\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~8_combout\ & (\M1_unit|Yx76284\(22) & !\M1_unit|Add29~43\)) # (!\M1_unit|Mult2|auto_generated|op_1~8_combout\ & ((\M1_unit|Yx76284\(22)) # (!\M1_unit|Add29~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Yx76284\(22),
	datad => VCC,
	cin => \M1_unit|Add29~43\,
	combout => \M1_unit|Add29~44_combout\,
	cout => \M1_unit|Add29~45\);

-- Location: LCCOMB_X38_Y14_N14
\M1_unit|Add29~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~46_combout\ = (\M1_unit|Yx76284\(23) & ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add29~45\)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (\M1_unit|Add29~45\ & VCC)))) # (!\M1_unit|Yx76284\(23) & 
-- ((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Add29~45\) # (GND))) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add29~45\))))
-- \M1_unit|Add29~47\ = CARRY((\M1_unit|Yx76284\(23) & (\M1_unit|Mult2|auto_generated|op_1~10_combout\ & !\M1_unit|Add29~45\)) # (!\M1_unit|Yx76284\(23) & ((\M1_unit|Mult2|auto_generated|op_1~10_combout\) # (!\M1_unit|Add29~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(23),
	datab => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add29~45\,
	combout => \M1_unit|Add29~46_combout\,
	cout => \M1_unit|Add29~47\);

-- Location: LCCOMB_X38_Y14_N18
\M1_unit|Add29~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~50_combout\ = (\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|Yx76284\(25) & (!\M1_unit|Add29~49\)) # (!\M1_unit|Yx76284\(25) & ((\M1_unit|Add29~49\) # (GND))))) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & 
-- ((\M1_unit|Yx76284\(25) & (\M1_unit|Add29~49\ & VCC)) # (!\M1_unit|Yx76284\(25) & (!\M1_unit|Add29~49\))))
-- \M1_unit|Add29~51\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add29~49\) # (!\M1_unit|Yx76284\(25)))) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Yx76284\(25) & !\M1_unit|Add29~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Yx76284\(25),
	datad => VCC,
	cin => \M1_unit|Add29~49\,
	combout => \M1_unit|Add29~50_combout\,
	cout => \M1_unit|Add29~51\);

-- Location: LCCOMB_X38_Y14_N20
\M1_unit|Add29~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~52_combout\ = ((\M1_unit|Yx76284\(31) $ (\M1_unit|Mult2|auto_generated|op_1~16_combout\ $ (\M1_unit|Add29~51\)))) # (GND)
-- \M1_unit|Add29~53\ = CARRY((\M1_unit|Yx76284\(31) & ((!\M1_unit|Add29~51\) # (!\M1_unit|Mult2|auto_generated|op_1~16_combout\))) # (!\M1_unit|Yx76284\(31) & (!\M1_unit|Mult2|auto_generated|op_1~16_combout\ & !\M1_unit|Add29~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Yx76284\(31),
	datab => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add29~51\,
	combout => \M1_unit|Add29~52_combout\,
	cout => \M1_unit|Add29~53\);

-- Location: LCCOMB_X37_Y15_N0
\M1_unit|GBufferOdd[24]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~9_cout\ = CARRY((\M1_unit|Add29~0_combout\) # (!\M1_unit|Mult3|auto_generated|w308w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(0),
	datab => \M1_unit|Add29~0_combout\,
	datad => VCC,
	cout => \M1_unit|GBufferOdd[24]~9_cout\);

-- Location: LCCOMB_X37_Y15_N2
\M1_unit|GBufferOdd[24]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~11_cout\ = CARRY((\M1_unit|Add29~2_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(1) & !\M1_unit|GBufferOdd[24]~9_cout\)) # (!\M1_unit|Add29~2_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(1)) # 
-- (!\M1_unit|GBufferOdd[24]~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~2_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(1),
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~9_cout\,
	cout => \M1_unit|GBufferOdd[24]~11_cout\);

-- Location: LCCOMB_X37_Y15_N4
\M1_unit|GBufferOdd[24]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~13_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(2) & (\M1_unit|Add29~4_combout\ & !\M1_unit|GBufferOdd[24]~11_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(2) & ((\M1_unit|Add29~4_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(2),
	datab => \M1_unit|Add29~4_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~11_cout\,
	cout => \M1_unit|GBufferOdd[24]~13_cout\);

-- Location: LCCOMB_X37_Y15_N6
\M1_unit|GBufferOdd[24]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~15_cout\ = CARRY((\M1_unit|Add29~6_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(3) & !\M1_unit|GBufferOdd[24]~13_cout\)) # (!\M1_unit|Add29~6_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(3)) # 
-- (!\M1_unit|GBufferOdd[24]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~6_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(3),
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~13_cout\,
	cout => \M1_unit|GBufferOdd[24]~15_cout\);

-- Location: LCCOMB_X37_Y15_N8
\M1_unit|GBufferOdd[24]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~17_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(4) & (\M1_unit|Add29~8_combout\ & !\M1_unit|GBufferOdd[24]~15_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(4) & ((\M1_unit|Add29~8_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(4),
	datab => \M1_unit|Add29~8_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~15_cout\,
	cout => \M1_unit|GBufferOdd[24]~17_cout\);

-- Location: LCCOMB_X37_Y15_N10
\M1_unit|GBufferOdd[24]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~19_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(5) & ((!\M1_unit|GBufferOdd[24]~17_cout\) # (!\M1_unit|Add29~10_combout\))) # (!\M1_unit|Mult3|auto_generated|w308w\(5) & (!\M1_unit|Add29~10_combout\ & 
-- !\M1_unit|GBufferOdd[24]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(5),
	datab => \M1_unit|Add29~10_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~17_cout\,
	cout => \M1_unit|GBufferOdd[24]~19_cout\);

-- Location: LCCOMB_X37_Y15_N12
\M1_unit|GBufferOdd[24]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~21_cout\ = CARRY((\M1_unit|Add29~12_combout\ & ((!\M1_unit|GBufferOdd[24]~19_cout\) # (!\M1_unit|Mult3|auto_generated|w308w\(6)))) # (!\M1_unit|Add29~12_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(6) & 
-- !\M1_unit|GBufferOdd[24]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~12_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(6),
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~19_cout\,
	cout => \M1_unit|GBufferOdd[24]~21_cout\);

-- Location: LCCOMB_X37_Y15_N14
\M1_unit|GBufferOdd[24]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~23_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(7) & ((!\M1_unit|GBufferOdd[24]~21_cout\) # (!\M1_unit|Add29~14_combout\))) # (!\M1_unit|Mult3|auto_generated|w308w\(7) & (!\M1_unit|Add29~14_combout\ & 
-- !\M1_unit|GBufferOdd[24]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(7),
	datab => \M1_unit|Add29~14_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~21_cout\,
	cout => \M1_unit|GBufferOdd[24]~23_cout\);

-- Location: LCCOMB_X37_Y15_N16
\M1_unit|GBufferOdd[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~25_cout\ = CARRY((\M1_unit|Add29~16_combout\ & ((!\M1_unit|GBufferOdd[24]~23_cout\) # (!\M1_unit|Mult3|auto_generated|w308w\(8)))) # (!\M1_unit|Add29~16_combout\ & (!\M1_unit|Mult3|auto_generated|w308w\(8) & 
-- !\M1_unit|GBufferOdd[24]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~16_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(8),
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~23_cout\,
	cout => \M1_unit|GBufferOdd[24]~25_cout\);

-- Location: LCCOMB_X37_Y15_N18
\M1_unit|GBufferOdd[24]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~27_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(9) & ((!\M1_unit|GBufferOdd[24]~25_cout\) # (!\M1_unit|Add29~18_combout\))) # (!\M1_unit|Mult3|auto_generated|w308w\(9) & (!\M1_unit|Add29~18_combout\ & 
-- !\M1_unit|GBufferOdd[24]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(9),
	datab => \M1_unit|Add29~18_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~25_cout\,
	cout => \M1_unit|GBufferOdd[24]~27_cout\);

-- Location: LCCOMB_X37_Y15_N20
\M1_unit|GBufferOdd[24]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~29_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(10) & (\M1_unit|Add29~20_combout\ & !\M1_unit|GBufferOdd[24]~27_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(10) & ((\M1_unit|Add29~20_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(10),
	datab => \M1_unit|Add29~20_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~27_cout\,
	cout => \M1_unit|GBufferOdd[24]~29_cout\);

-- Location: LCCOMB_X37_Y15_N22
\M1_unit|GBufferOdd[24]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~31_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(11) & ((!\M1_unit|GBufferOdd[24]~29_cout\) # (!\M1_unit|Add29~22_combout\))) # (!\M1_unit|Mult3|auto_generated|w308w\(11) & (!\M1_unit|Add29~22_combout\ & 
-- !\M1_unit|GBufferOdd[24]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(11),
	datab => \M1_unit|Add29~22_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~29_cout\,
	cout => \M1_unit|GBufferOdd[24]~31_cout\);

-- Location: LCCOMB_X37_Y15_N24
\M1_unit|GBufferOdd[24]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~33_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(12) & (\M1_unit|Add29~24_combout\ & !\M1_unit|GBufferOdd[24]~31_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(12) & ((\M1_unit|Add29~24_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(12),
	datab => \M1_unit|Add29~24_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~31_cout\,
	cout => \M1_unit|GBufferOdd[24]~33_cout\);

-- Location: LCCOMB_X37_Y15_N26
\M1_unit|GBufferOdd[24]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~35_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(13) & ((!\M1_unit|GBufferOdd[24]~33_cout\) # (!\M1_unit|Add29~26_combout\))) # (!\M1_unit|Mult3|auto_generated|w308w\(13) & (!\M1_unit|Add29~26_combout\ & 
-- !\M1_unit|GBufferOdd[24]~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(13),
	datab => \M1_unit|Add29~26_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~33_cout\,
	cout => \M1_unit|GBufferOdd[24]~35_cout\);

-- Location: LCCOMB_X37_Y15_N28
\M1_unit|GBufferOdd[24]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~37_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(14) & (\M1_unit|Add29~28_combout\ & !\M1_unit|GBufferOdd[24]~35_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(14) & ((\M1_unit|Add29~28_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(14),
	datab => \M1_unit|Add29~28_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~35_cout\,
	cout => \M1_unit|GBufferOdd[24]~37_cout\);

-- Location: LCCOMB_X37_Y15_N30
\M1_unit|GBufferOdd[24]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~39_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(15) & ((!\M1_unit|GBufferOdd[24]~37_cout\) # (!\M1_unit|Add29~30_combout\))) # (!\M1_unit|Mult3|auto_generated|w308w\(15) & (!\M1_unit|Add29~30_combout\ & 
-- !\M1_unit|GBufferOdd[24]~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(15),
	datab => \M1_unit|Add29~30_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~37_cout\,
	cout => \M1_unit|GBufferOdd[24]~39_cout\);

-- Location: LCCOMB_X37_Y14_N0
\M1_unit|GBufferOdd[24]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~41_cout\ = CARRY((\M1_unit|Mult3|auto_generated|w308w\(16) & (\M1_unit|Add29~32_combout\ & !\M1_unit|GBufferOdd[24]~39_cout\)) # (!\M1_unit|Mult3|auto_generated|w308w\(16) & ((\M1_unit|Add29~32_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|w308w\(16),
	datab => \M1_unit|Add29~32_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~39_cout\,
	cout => \M1_unit|GBufferOdd[24]~41_cout\);

-- Location: LCCOMB_X37_Y14_N2
\M1_unit|GBufferOdd[24]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~43_cout\ = CARRY((\M1_unit|Add29~34_combout\ & (\M1_unit|Mult3|auto_generated|w308w\(17) & !\M1_unit|GBufferOdd[24]~41_cout\)) # (!\M1_unit|Add29~34_combout\ & ((\M1_unit|Mult3|auto_generated|w308w\(17)) # 
-- (!\M1_unit|GBufferOdd[24]~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~34_combout\,
	datab => \M1_unit|Mult3|auto_generated|w308w\(17),
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~41_cout\,
	cout => \M1_unit|GBufferOdd[24]~43_cout\);

-- Location: LCCOMB_X37_Y14_N4
\M1_unit|GBufferOdd[24]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~45_cout\ = CARRY((\M1_unit|Add29~36_combout\ & ((!\M1_unit|GBufferOdd[24]~43_cout\) # (!\M1_unit|Mult3|auto_generated|op_1~0_combout\))) # (!\M1_unit|Add29~36_combout\ & (!\M1_unit|Mult3|auto_generated|op_1~0_combout\ & 
-- !\M1_unit|GBufferOdd[24]~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~36_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~43_cout\,
	cout => \M1_unit|GBufferOdd[24]~45_cout\);

-- Location: LCCOMB_X37_Y14_N6
\M1_unit|GBufferOdd[24]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~47_cout\ = CARRY((\M1_unit|Add29~38_combout\ & (\M1_unit|Mult3|auto_generated|op_1~2_combout\ & !\M1_unit|GBufferOdd[24]~45_cout\)) # (!\M1_unit|Add29~38_combout\ & ((\M1_unit|Mult3|auto_generated|op_1~2_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~38_combout\,
	datab => \M1_unit|Mult3|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~45_cout\,
	cout => \M1_unit|GBufferOdd[24]~47_cout\);

-- Location: LCCOMB_X37_Y14_N8
\M1_unit|GBufferOdd[24]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~49_cout\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~4_combout\ & (\M1_unit|Add29~40_combout\ & !\M1_unit|GBufferOdd[24]~47_cout\)) # (!\M1_unit|Mult3|auto_generated|op_1~4_combout\ & ((\M1_unit|Add29~40_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Add29~40_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~47_cout\,
	cout => \M1_unit|GBufferOdd[24]~49_cout\);

-- Location: LCCOMB_X37_Y14_N10
\M1_unit|GBufferOdd[24]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~51_cout\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~6_combout\ & ((!\M1_unit|GBufferOdd[24]~49_cout\) # (!\M1_unit|Add29~42_combout\))) # (!\M1_unit|Mult3|auto_generated|op_1~6_combout\ & (!\M1_unit|Add29~42_combout\ & 
-- !\M1_unit|GBufferOdd[24]~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Add29~42_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~49_cout\,
	cout => \M1_unit|GBufferOdd[24]~51_cout\);

-- Location: LCCOMB_X37_Y14_N12
\M1_unit|GBufferOdd[24]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~53_cout\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~8_combout\ & (\M1_unit|Add29~44_combout\ & !\M1_unit|GBufferOdd[24]~51_cout\)) # (!\M1_unit|Mult3|auto_generated|op_1~8_combout\ & ((\M1_unit|Add29~44_combout\) # 
-- (!\M1_unit|GBufferOdd[24]~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Add29~44_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~51_cout\,
	cout => \M1_unit|GBufferOdd[24]~53_cout\);

-- Location: LCCOMB_X37_Y14_N14
\M1_unit|GBufferOdd[24]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[24]~55_cout\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~10_combout\ & ((!\M1_unit|GBufferOdd[24]~53_cout\) # (!\M1_unit|Add29~46_combout\))) # (!\M1_unit|Mult3|auto_generated|op_1~10_combout\ & (!\M1_unit|Add29~46_combout\ & 
-- !\M1_unit|GBufferOdd[24]~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Add29~46_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[24]~53_cout\,
	cout => \M1_unit|GBufferOdd[24]~55_cout\);

-- Location: LCCOMB_X37_Y14_N20
\M1_unit|GBufferOdd[26]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|GBufferOdd[26]~60_combout\ = ((\M1_unit|Mult3|auto_generated|op_1~16_combout\ $ (\M1_unit|Add29~52_combout\ $ (\M1_unit|GBufferOdd[25]~59\)))) # (GND)
-- \M1_unit|GBufferOdd[26]~61\ = CARRY((\M1_unit|Mult3|auto_generated|op_1~16_combout\ & (\M1_unit|Add29~52_combout\ & !\M1_unit|GBufferOdd[25]~59\)) # (!\M1_unit|Mult3|auto_generated|op_1~16_combout\ & ((\M1_unit|Add29~52_combout\) # 
-- (!\M1_unit|GBufferOdd[25]~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult3|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add29~52_combout\,
	datad => VCC,
	cin => \M1_unit|GBufferOdd[25]~59\,
	combout => \M1_unit|GBufferOdd[26]~60_combout\,
	cout => \M1_unit|GBufferOdd[26]~61\);

-- Location: LCFF_X37_Y14_N21
\M1_unit|GBufferOdd[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[26]~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(26));

-- Location: LCFF_X40_Y18_N21
\M1_unit|RBufferEven[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(26));

-- Location: LCCOMB_X33_Y15_N14
\M1_unit|SRAM_write_data_m1[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[10]~10_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|GBufferOdd\(26))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|RBufferEven\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data_m1~16_combout\,
	datab => \M1_unit|GBufferOdd\(26),
	datad => \M1_unit|RBufferEven\(26),
	combout => \M1_unit|SRAM_write_data_m1[10]~10_combout\);

-- Location: LCCOMB_X33_Y15_N8
\M1_unit|BBufferEven[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferEven[26]~feeder_combout\ = \M1_unit|Add23~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add23~52_combout\,
	combout => \M1_unit|BBufferEven[26]~feeder_combout\);

-- Location: LCFF_X33_Y15_N9
\M1_unit|BBufferEven[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferEven[26]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(26));

-- Location: LCFF_X33_Y15_N15
\M1_unit|SRAM_write_data_m1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[10]~10_combout\,
	sdata => \M1_unit|BBufferEven\(26),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(10));

-- Location: LCCOMB_X35_Y11_N22
\UART_unit|SRAM_write_data[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[10]~feeder_combout\ = \UART_unit|SRAM_write_data~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|SRAM_write_data~3_combout\,
	combout => \UART_unit|SRAM_write_data[10]~feeder_combout\);

-- Location: LCFF_X35_Y11_N23
\UART_unit|SRAM_write_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[10]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(10));

-- Location: LCCOMB_X32_Y11_N28
\SRAM_write_data[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[10]~10_combout\ = (\state~9_regout\ & ((\state~8_regout\ & (\M1_unit|SRAM_write_data_m1\(10))) # (!\state~8_regout\ & ((\UART_unit|SRAM_write_data\(10)))))) # (!\state~9_regout\ & (((\UART_unit|SRAM_write_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \M1_unit|SRAM_write_data_m1\(10),
	datac => \state~8_regout\,
	datad => \UART_unit|SRAM_write_data\(10),
	combout => \SRAM_write_data[10]~10_combout\);

-- Location: LCFF_X32_Y11_N29
\SRAM_unit|SRAM_write_data_buf[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[10]~10_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(10));

-- Location: LCCOMB_X35_Y11_N0
\UART_unit|SRAM_write_data[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[11]~feeder_combout\ = \UART_unit|SRAM_write_data~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|SRAM_write_data~4_combout\,
	combout => \UART_unit|SRAM_write_data[11]~feeder_combout\);

-- Location: LCFF_X35_Y11_N1
\UART_unit|SRAM_write_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[11]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(11));

-- Location: LCCOMB_X30_Y7_N18
\SRAM_write_data[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[11]~11_combout\ = (\state~9_regout\ & ((\state~8_regout\ & (\M1_unit|SRAM_write_data_m1\(11))) # (!\state~8_regout\ & ((\UART_unit|SRAM_write_data\(11)))))) # (!\state~9_regout\ & (((\UART_unit|SRAM_write_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data_m1\(11),
	datab => \state~9_regout\,
	datac => \UART_unit|SRAM_write_data\(11),
	datad => \state~8_regout\,
	combout => \SRAM_write_data[11]~11_combout\);

-- Location: LCFF_X30_Y7_N19
\SRAM_unit|SRAM_write_data_buf[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[11]~11_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(11));

-- Location: LCFF_X35_Y11_N11
\UART_unit|SRAM_write_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(12));

-- Location: LCCOMB_X30_Y7_N28
\SRAM_write_data[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[12]~12_combout\ = (\state~8_regout\ & ((\state~9_regout\ & (\M1_unit|SRAM_write_data_m1\(12))) # (!\state~9_regout\ & ((\UART_unit|SRAM_write_data\(12)))))) # (!\state~8_regout\ & (((\UART_unit|SRAM_write_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data_m1\(12),
	datab => \state~8_regout\,
	datac => \state~9_regout\,
	datad => \UART_unit|SRAM_write_data\(12),
	combout => \SRAM_write_data[12]~12_combout\);

-- Location: LCFF_X30_Y7_N29
\SRAM_unit|SRAM_write_data_buf[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[12]~12_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(12));

-- Location: LCCOMB_X36_Y11_N10
\UART_unit|SRAM_write_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~6_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(5),
	combout => \UART_unit|SRAM_write_data~6_combout\);

-- Location: LCCOMB_X35_Y11_N4
\UART_unit|SRAM_write_data[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[13]~feeder_combout\ = \UART_unit|SRAM_write_data~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|SRAM_write_data~6_combout\,
	combout => \UART_unit|SRAM_write_data[13]~feeder_combout\);

-- Location: LCFF_X35_Y11_N5
\UART_unit|SRAM_write_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[13]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(13));

-- Location: LCCOMB_X30_Y7_N6
\SRAM_write_data[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[13]~13_combout\ = (\state~9_regout\ & ((\state~8_regout\ & (\M1_unit|SRAM_write_data_m1\(13))) # (!\state~8_regout\ & ((\UART_unit|SRAM_write_data\(13)))))) # (!\state~9_regout\ & (((\UART_unit|SRAM_write_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data_m1\(13),
	datab => \state~9_regout\,
	datac => \UART_unit|SRAM_write_data\(13),
	datad => \state~8_regout\,
	combout => \SRAM_write_data[13]~13_combout\);

-- Location: LCFF_X30_Y7_N7
\SRAM_unit|SRAM_write_data_buf[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[13]~13_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(13));

-- Location: LCFF_X37_Y14_N29
\M1_unit|GBufferOdd[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|GBufferOdd[30]~68_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr47~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|GBufferOdd\(30));

-- Location: LCCOMB_X34_Y10_N0
\M1_unit|SRAM_write_data_m1[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[14]~14_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|GBufferOdd\(30)))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|RBufferEven\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RBufferEven\(30),
	datab => \M1_unit|SRAM_write_data_m1~16_combout\,
	datad => \M1_unit|GBufferOdd\(30),
	combout => \M1_unit|SRAM_write_data_m1[14]~14_combout\);

-- Location: LCFF_X40_Y15_N29
\M1_unit|BBufferEven[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add23~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(30));

-- Location: LCFF_X34_Y10_N1
\M1_unit|SRAM_write_data_m1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[14]~14_combout\,
	sdata => \M1_unit|BBufferEven\(30),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(14));

-- Location: LCFF_X35_Y11_N15
\UART_unit|SRAM_write_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(14));

-- Location: LCCOMB_X34_Y10_N12
\SRAM_write_data[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[14]~14_combout\ = (\state~8_regout\ & ((\state~9_regout\ & (\M1_unit|SRAM_write_data_m1\(14))) # (!\state~9_regout\ & ((\UART_unit|SRAM_write_data\(14)))))) # (!\state~8_regout\ & (((\UART_unit|SRAM_write_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \M1_unit|SRAM_write_data_m1\(14),
	datac => \state~9_regout\,
	datad => \UART_unit|SRAM_write_data\(14),
	combout => \SRAM_write_data[14]~14_combout\);

-- Location: LCFF_X34_Y10_N13
\SRAM_unit|SRAM_write_data_buf[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[14]~14_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(14));

-- Location: LCCOMB_X40_Y18_N30
\M1_unit|Add22~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add22~62_combout\ = \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Add22~61\ $ (\M1_unit|Mult1|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add22~61\,
	combout => \M1_unit|Add22~62_combout\);

-- Location: LCFF_X40_Y18_N31
\M1_unit|RBufferEven[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add22~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RBufferEven\(31));

-- Location: LCCOMB_X34_Y10_N26
\M1_unit|SRAM_write_data_m1[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data_m1[15]~15_combout\ = (\M1_unit|SRAM_write_data_m1~16_combout\ & (\M1_unit|GBufferOdd\(31))) # (!\M1_unit|SRAM_write_data_m1~16_combout\ & ((\M1_unit|RBufferEven\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|GBufferOdd\(31),
	datab => \M1_unit|RBufferEven\(31),
	datad => \M1_unit|SRAM_write_data_m1~16_combout\,
	combout => \M1_unit|SRAM_write_data_m1[15]~15_combout\);

-- Location: LCCOMB_X33_Y15_N6
\M1_unit|BBufferEven[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|BBufferEven[31]~feeder_combout\ = \M1_unit|Add23~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Add23~62_combout\,
	combout => \M1_unit|BBufferEven[31]~feeder_combout\);

-- Location: LCFF_X33_Y15_N7
\M1_unit|BBufferEven[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|BBufferEven[31]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|WideOr58~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|BBufferEven\(31));

-- Location: LCFF_X34_Y10_N27
\M1_unit|SRAM_write_data_m1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data_m1[15]~15_combout\,
	sdata => \M1_unit|BBufferEven\(31),
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|SRAM_write_data_m1~17_combout\,
	ena => \M1_unit|SRAM_write_data_m1[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data_m1\(15));

-- Location: LCFF_X35_Y11_N17
\UART_unit|SRAM_write_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(15));

-- Location: LCCOMB_X34_Y10_N30
\SRAM_write_data[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[15]~15_combout\ = (\state~8_regout\ & ((\state~9_regout\ & (\M1_unit|SRAM_write_data_m1\(15))) # (!\state~9_regout\ & ((\UART_unit|SRAM_write_data\(15)))))) # (!\state~8_regout\ & (((\UART_unit|SRAM_write_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \M1_unit|SRAM_write_data_m1\(15),
	datac => \state~9_regout\,
	datad => \UART_unit|SRAM_write_data\(15),
	combout => \SRAM_write_data[15]~15_combout\);

-- Location: LCFF_X34_Y10_N31
\SRAM_unit|SRAM_write_data_buf[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[15]~15_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(15));

-- Location: LCCOMB_X30_Y7_N24
\SRAM_address[7]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[7]~45_combout\ = (\SRAM_address[7]~31_combout\) # ((\UART_unit|SRAM_address\(7) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~31_combout\,
	datab => \UART_unit|SRAM_address\(7),
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[7]~45_combout\);

-- Location: LCCOMB_X30_Y7_N14
\SRAM_address[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[6]~44_combout\ = (\SRAM_address[6]~30_combout\) # ((\UART_unit|SRAM_address\(6) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[6]~30_combout\,
	datab => \UART_unit|SRAM_address\(6),
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[6]~44_combout\);

-- Location: LCCOMB_X24_Y21_N6
\VGA_unit|VGA_unit|V_Cont[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[0]~10_combout\ = \VGA_unit|VGA_unit|V_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|V_Cont[0]~11\ = CARRY(\VGA_unit|VGA_unit|V_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|V_Cont[0]~10_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[0]~11\);

-- Location: LCCOMB_X24_Y21_N10
\VGA_unit|VGA_unit|V_Cont[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[2]~14_combout\ = (\VGA_unit|VGA_unit|V_Cont\(2) & (\VGA_unit|VGA_unit|V_Cont[1]~13\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(2) & (!\VGA_unit|VGA_unit|V_Cont[1]~13\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[2]~15\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(2) & !\VGA_unit|VGA_unit|V_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[1]~13\,
	combout => \VGA_unit|VGA_unit|V_Cont[2]~14_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[2]~15\);

-- Location: LCCOMB_X24_Y21_N12
\VGA_unit|VGA_unit|V_Cont[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[3]~16_combout\ = (\VGA_unit|VGA_unit|V_Cont\(3) & (!\VGA_unit|VGA_unit|V_Cont[2]~15\)) # (!\VGA_unit|VGA_unit|V_Cont\(3) & ((\VGA_unit|VGA_unit|V_Cont[2]~15\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[3]~17\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15\) # (!\VGA_unit|VGA_unit|V_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[2]~15\,
	combout => \VGA_unit|VGA_unit|V_Cont[3]~16_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[3]~17\);

-- Location: LCCOMB_X24_Y21_N14
\VGA_unit|VGA_unit|V_Cont[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[4]~18_combout\ = (\VGA_unit|VGA_unit|V_Cont\(4) & (\VGA_unit|VGA_unit|V_Cont[3]~17\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(4) & (!\VGA_unit|VGA_unit|V_Cont[3]~17\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[4]~19\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(4) & !\VGA_unit|VGA_unit|V_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[3]~17\,
	combout => \VGA_unit|VGA_unit|V_Cont[4]~18_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[4]~19\);

-- Location: LCCOMB_X24_Y22_N4
\VGA_unit|VGA_unit|H_Cont[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[0]~10_combout\ = \VGA_unit|VGA_unit|H_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|H_Cont[0]~11\ = CARRY(\VGA_unit|VGA_unit|H_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|H_Cont[0]~10_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[0]~11\);

-- Location: LCCOMB_X24_Y22_N18
\VGA_unit|VGA_unit|H_Cont[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[7]~24_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & (!\VGA_unit|VGA_unit|H_Cont[6]~23\)) # (!\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont[6]~23\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[7]~25\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23\) # (!\VGA_unit|VGA_unit|H_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[6]~23\,
	combout => \VGA_unit|VGA_unit|H_Cont[7]~24_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[7]~25\);

-- Location: LCCOMB_X24_Y22_N20
\VGA_unit|VGA_unit|H_Cont[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[8]~26_combout\ = (\VGA_unit|VGA_unit|H_Cont\(8) & (\VGA_unit|VGA_unit|H_Cont[7]~25\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(8) & (!\VGA_unit|VGA_unit|H_Cont[7]~25\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[8]~27\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|H_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[7]~25\,
	combout => \VGA_unit|VGA_unit|H_Cont[8]~26_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[8]~27\);

-- Location: LCCOMB_X24_Y22_N22
\VGA_unit|VGA_unit|H_Cont[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[9]~28_combout\ = \VGA_unit|VGA_unit|H_Cont[8]~27\ $ (\VGA_unit|VGA_unit|H_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	cin => \VGA_unit|VGA_unit|H_Cont[8]~27\,
	combout => \VGA_unit|VGA_unit|H_Cont[9]~28_combout\);

-- Location: LCCOMB_X28_Y28_N16
\VGA_unit|VGA_unit|counter_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|counter_enable~0_combout\ = !\VGA_unit|VGA_unit|counter_enable~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|counter_enable~regout\,
	combout => \VGA_unit|VGA_unit|counter_enable~0_combout\);

-- Location: LCFF_X28_Y28_N17
\VGA_unit|VGA_unit|counter_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|counter_enable~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|counter_enable~regout\);

-- Location: LCFF_X24_Y22_N23
\VGA_unit|VGA_unit|H_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[9]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(9));

-- Location: LCFF_X24_Y22_N21
\VGA_unit|VGA_unit|H_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[8]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(8));

-- Location: LCCOMB_X24_Y22_N16
\VGA_unit|VGA_unit|H_Cont[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[6]~22_combout\ = (\VGA_unit|VGA_unit|H_Cont\(6) & (\VGA_unit|VGA_unit|H_Cont[5]~21\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(6) & (!\VGA_unit|VGA_unit|H_Cont[5]~21\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[6]~23\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|VGA_unit|H_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[5]~21\,
	combout => \VGA_unit|VGA_unit|H_Cont[6]~22_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[6]~23\);

-- Location: LCFF_X24_Y22_N17
\VGA_unit|VGA_unit|H_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[6]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(6));

-- Location: LCCOMB_X24_Y22_N6
\VGA_unit|VGA_unit|H_Cont[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[1]~12_combout\ = (\VGA_unit|VGA_unit|H_Cont\(1) & (!\VGA_unit|VGA_unit|H_Cont[0]~11\)) # (!\VGA_unit|VGA_unit|H_Cont\(1) & ((\VGA_unit|VGA_unit|H_Cont[0]~11\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[1]~13\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11\) # (!\VGA_unit|VGA_unit|H_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[0]~11\,
	combout => \VGA_unit|VGA_unit|H_Cont[1]~12_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[1]~13\);

-- Location: LCFF_X24_Y22_N7
\VGA_unit|VGA_unit|H_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[1]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(1));

-- Location: LCCOMB_X25_Y22_N26
\VGA_unit|VGA_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~1_combout\ = (\VGA_unit|VGA_unit|H_Cont\(6)) # ((\VGA_unit|VGA_unit|H_Cont\(7)) # ((!\VGA_unit|VGA_unit|LessThan0~0_combout\ & \VGA_unit|VGA_unit|H_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|LessThan0~0_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(6),
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|H_Cont\(7),
	combout => \VGA_unit|VGA_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X25_Y21_N10
\VGA_unit|VGA_unit|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~2_combout\ = (\VGA_unit|VGA_unit|H_Cont\(9) & (\VGA_unit|VGA_unit|H_Cont\(8) & ((\VGA_unit|VGA_unit|H_Cont\(5)) # (\VGA_unit|VGA_unit|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|LessThan0~1_combout\,
	combout => \VGA_unit|VGA_unit|LessThan0~2_combout\);

-- Location: LCFF_X24_Y22_N5
\VGA_unit|VGA_unit|H_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[0]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(0));

-- Location: LCCOMB_X24_Y22_N8
\VGA_unit|VGA_unit|H_Cont[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[2]~14_combout\ = (\VGA_unit|VGA_unit|H_Cont\(2) & (\VGA_unit|VGA_unit|H_Cont[1]~13\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont[1]~13\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[2]~15\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(2) & !\VGA_unit|VGA_unit|H_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[1]~13\,
	combout => \VGA_unit|VGA_unit|H_Cont[2]~14_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[2]~15\);

-- Location: LCFF_X24_Y22_N9
\VGA_unit|VGA_unit|H_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[2]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(2));

-- Location: LCCOMB_X24_Y22_N10
\VGA_unit|VGA_unit|H_Cont[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[3]~16_combout\ = (\VGA_unit|VGA_unit|H_Cont\(3) & (!\VGA_unit|VGA_unit|H_Cont[2]~15\)) # (!\VGA_unit|VGA_unit|H_Cont\(3) & ((\VGA_unit|VGA_unit|H_Cont[2]~15\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[3]~17\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15\) # (!\VGA_unit|VGA_unit|H_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[2]~15\,
	combout => \VGA_unit|VGA_unit|H_Cont[3]~16_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[3]~17\);

-- Location: LCCOMB_X24_Y22_N12
\VGA_unit|VGA_unit|H_Cont[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[4]~18_combout\ = (\VGA_unit|VGA_unit|H_Cont\(4) & (\VGA_unit|VGA_unit|H_Cont[3]~17\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont[3]~17\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[4]~19\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(4) & !\VGA_unit|VGA_unit|H_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[3]~17\,
	combout => \VGA_unit|VGA_unit|H_Cont[4]~18_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[4]~19\);

-- Location: LCCOMB_X24_Y22_N14
\VGA_unit|VGA_unit|H_Cont[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[5]~20_combout\ = (\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont[4]~19\)) # (!\VGA_unit|VGA_unit|H_Cont\(5) & ((\VGA_unit|VGA_unit|H_Cont[4]~19\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[5]~21\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19\) # (!\VGA_unit|VGA_unit|H_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[4]~19\,
	combout => \VGA_unit|VGA_unit|H_Cont[5]~20_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[5]~21\);

-- Location: LCFF_X24_Y22_N15
\VGA_unit|VGA_unit|H_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[5]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(5));

-- Location: LCFF_X24_Y22_N19
\VGA_unit|VGA_unit|H_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[7]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(7));

-- Location: LCFF_X24_Y22_N13
\VGA_unit|VGA_unit|H_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[4]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(4));

-- Location: LCCOMB_X25_Y22_N18
\VGA_unit|VGA_unit|oVGA_V_SYNC~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont\(7) & (!\VGA_unit|VGA_unit|H_Cont\(4) & !\VGA_unit|VGA_unit|H_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(6),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\);

-- Location: LCCOMB_X25_Y21_N4
\VGA_unit|VGA_unit|oVGA_V_SYNC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|H_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\);

-- Location: LCCOMB_X25_Y22_N12
\VGA_unit|VGA_unit|oVGA_V_SYNC~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(3) & (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont\(0) & \VGA_unit|VGA_unit|counter_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(3),
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => \VGA_unit|VGA_unit|counter_enable~regout\,
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\);

-- Location: LCCOMB_X25_Y21_N30
\VGA_unit|VGA_unit|oVGA_V_SYNC~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(1) & (\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ & (\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ & \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(1),
	datab => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\,
	datac => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\,
	datad => \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\);

-- Location: LCFF_X24_Y21_N15
\VGA_unit|VGA_unit|V_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[4]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(4));

-- Location: LCCOMB_X24_Y21_N16
\VGA_unit|VGA_unit|V_Cont[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[5]~20_combout\ = (\VGA_unit|VGA_unit|V_Cont\(5) & (!\VGA_unit|VGA_unit|V_Cont[4]~19\)) # (!\VGA_unit|VGA_unit|V_Cont\(5) & ((\VGA_unit|VGA_unit|V_Cont[4]~19\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[5]~21\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19\) # (!\VGA_unit|VGA_unit|V_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[4]~19\,
	combout => \VGA_unit|VGA_unit|V_Cont[5]~20_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[5]~21\);

-- Location: LCFF_X24_Y21_N17
\VGA_unit|VGA_unit|V_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[5]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(5));

-- Location: LCCOMB_X24_Y21_N18
\VGA_unit|VGA_unit|V_Cont[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[6]~22_combout\ = (\VGA_unit|VGA_unit|V_Cont\(6) & (\VGA_unit|VGA_unit|V_Cont[5]~21\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(6) & (!\VGA_unit|VGA_unit|V_Cont[5]~21\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[6]~23\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(6) & !\VGA_unit|VGA_unit|V_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[5]~21\,
	combout => \VGA_unit|VGA_unit|V_Cont[6]~22_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[6]~23\);

-- Location: LCFF_X24_Y21_N19
\VGA_unit|VGA_unit|V_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[6]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(6));

-- Location: LCCOMB_X24_Y21_N20
\VGA_unit|VGA_unit|V_Cont[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[7]~24_combout\ = (\VGA_unit|VGA_unit|V_Cont\(7) & (!\VGA_unit|VGA_unit|V_Cont[6]~23\)) # (!\VGA_unit|VGA_unit|V_Cont\(7) & ((\VGA_unit|VGA_unit|V_Cont[6]~23\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[7]~25\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23\) # (!\VGA_unit|VGA_unit|V_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[6]~23\,
	combout => \VGA_unit|VGA_unit|V_Cont[7]~24_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[7]~25\);

-- Location: LCFF_X24_Y21_N21
\VGA_unit|VGA_unit|V_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[7]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(7));

-- Location: LCCOMB_X24_Y21_N22
\VGA_unit|VGA_unit|V_Cont[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[8]~26_combout\ = (\VGA_unit|VGA_unit|V_Cont\(8) & (\VGA_unit|VGA_unit|V_Cont[7]~25\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(8) & (!\VGA_unit|VGA_unit|V_Cont[7]~25\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[8]~27\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(8) & !\VGA_unit|VGA_unit|V_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[7]~25\,
	combout => \VGA_unit|VGA_unit|V_Cont[8]~26_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[8]~27\);

-- Location: LCFF_X24_Y21_N23
\VGA_unit|VGA_unit|V_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[8]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(8));

-- Location: LCCOMB_X25_Y21_N16
\VGA_unit|VGA_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~0_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(4) & (!\VGA_unit|VGA_unit|V_Cont\(6) & (!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|V_Cont\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(4),
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datac => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => \VGA_unit|VGA_unit|V_Cont\(8),
	combout => \VGA_unit|VGA_unit|LessThan2~0_combout\);

-- Location: LCFF_X24_Y21_N13
\VGA_unit|VGA_unit|V_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[3]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(3));

-- Location: LCCOMB_X24_Y21_N2
\VGA_unit|VGA_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~1_combout\ = ((!\VGA_unit|VGA_unit|V_Cont\(2) & ((!\VGA_unit|VGA_unit|V_Cont\(1)) # (!\VGA_unit|VGA_unit|V_Cont\(0))))) # (!\VGA_unit|VGA_unit|V_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(2),
	datab => \VGA_unit|VGA_unit|V_Cont\(0),
	datac => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => \VGA_unit|VGA_unit|V_Cont\(3),
	combout => \VGA_unit|VGA_unit|LessThan2~1_combout\);

-- Location: LCCOMB_X25_Y21_N14
\VGA_unit|VGA_unit|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~2_combout\ = (\VGA_unit|VGA_unit|V_Cont\(9) & ((\VGA_unit|VGA_unit|V_Cont\(5)) # ((!\VGA_unit|VGA_unit|LessThan2~1_combout\) # (!\VGA_unit|VGA_unit|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	datab => \VGA_unit|VGA_unit|V_Cont\(5),
	datac => \VGA_unit|VGA_unit|LessThan2~0_combout\,
	datad => \VGA_unit|VGA_unit|LessThan2~1_combout\,
	combout => \VGA_unit|VGA_unit|LessThan2~2_combout\);

-- Location: LCFF_X24_Y21_N7
\VGA_unit|VGA_unit|V_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[0]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(0));

-- Location: LCCOMB_X24_Y21_N8
\VGA_unit|VGA_unit|V_Cont[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[1]~12_combout\ = (\VGA_unit|VGA_unit|V_Cont\(1) & (!\VGA_unit|VGA_unit|V_Cont[0]~11\)) # (!\VGA_unit|VGA_unit|V_Cont\(1) & ((\VGA_unit|VGA_unit|V_Cont[0]~11\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[1]~13\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11\) # (!\VGA_unit|VGA_unit|V_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[0]~11\,
	combout => \VGA_unit|VGA_unit|V_Cont[1]~12_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[1]~13\);

-- Location: LCFF_X24_Y21_N9
\VGA_unit|VGA_unit|V_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[1]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(1));

-- Location: LCFF_X24_Y21_N11
\VGA_unit|VGA_unit|V_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[2]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(2));

-- Location: LCCOMB_X27_Y21_N0
\VGA_unit|VGA_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~0_combout\ = \VGA_unit|VGA_unit|V_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|Add1~1\ = CARRY(\VGA_unit|VGA_unit|V_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|Add1~0_combout\,
	cout => \VGA_unit|VGA_unit|Add1~1\);

-- Location: LCCOMB_X27_Y21_N2
\VGA_unit|VGA_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~2_combout\ = (\VGA_unit|VGA_unit|V_Cont\(1) & (\VGA_unit|VGA_unit|Add1~1\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(1) & (!\VGA_unit|VGA_unit|Add1~1\))
-- \VGA_unit|VGA_unit|Add1~3\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(1) & !\VGA_unit|VGA_unit|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~1\,
	combout => \VGA_unit|VGA_unit|Add1~2_combout\,
	cout => \VGA_unit|VGA_unit|Add1~3\);

-- Location: LCCOMB_X27_Y21_N4
\VGA_unit|VGA_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~4_combout\ = (\VGA_unit|VGA_unit|V_Cont\(2) & ((GND) # (!\VGA_unit|VGA_unit|Add1~3\))) # (!\VGA_unit|VGA_unit|V_Cont\(2) & (\VGA_unit|VGA_unit|Add1~3\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~5\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(2)) # (!\VGA_unit|VGA_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~3\,
	combout => \VGA_unit|VGA_unit|Add1~4_combout\,
	cout => \VGA_unit|VGA_unit|Add1~5\);

-- Location: LCCOMB_X27_Y21_N6
\VGA_unit|VGA_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~6_combout\ = (\VGA_unit|VGA_unit|V_Cont\(3) & (\VGA_unit|VGA_unit|Add1~5\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(3) & (!\VGA_unit|VGA_unit|Add1~5\))
-- \VGA_unit|VGA_unit|Add1~7\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(3) & !\VGA_unit|VGA_unit|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~5\,
	combout => \VGA_unit|VGA_unit|Add1~6_combout\,
	cout => \VGA_unit|VGA_unit|Add1~7\);

-- Location: LCCOMB_X27_Y21_N8
\VGA_unit|VGA_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~8_combout\ = (\VGA_unit|VGA_unit|V_Cont\(4) & ((GND) # (!\VGA_unit|VGA_unit|Add1~7\))) # (!\VGA_unit|VGA_unit|V_Cont\(4) & (\VGA_unit|VGA_unit|Add1~7\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~9\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(4)) # (!\VGA_unit|VGA_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~7\,
	combout => \VGA_unit|VGA_unit|Add1~8_combout\,
	cout => \VGA_unit|VGA_unit|Add1~9\);

-- Location: LCCOMB_X27_Y21_N10
\VGA_unit|VGA_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~10_combout\ = (\VGA_unit|VGA_unit|V_Cont\(5) & (!\VGA_unit|VGA_unit|Add1~9\)) # (!\VGA_unit|VGA_unit|V_Cont\(5) & ((\VGA_unit|VGA_unit|Add1~9\) # (GND)))
-- \VGA_unit|VGA_unit|Add1~11\ = CARRY((!\VGA_unit|VGA_unit|Add1~9\) # (!\VGA_unit|VGA_unit|V_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~9\,
	combout => \VGA_unit|VGA_unit|Add1~10_combout\,
	cout => \VGA_unit|VGA_unit|Add1~11\);

-- Location: LCCOMB_X27_Y21_N12
\VGA_unit|VGA_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~12_combout\ = (\VGA_unit|VGA_unit|V_Cont\(6) & ((GND) # (!\VGA_unit|VGA_unit|Add1~11\))) # (!\VGA_unit|VGA_unit|V_Cont\(6) & (\VGA_unit|VGA_unit|Add1~11\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~13\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(6)) # (!\VGA_unit|VGA_unit|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~11\,
	combout => \VGA_unit|VGA_unit|Add1~12_combout\,
	cout => \VGA_unit|VGA_unit|Add1~13\);

-- Location: LCCOMB_X27_Y21_N14
\VGA_unit|VGA_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~14_combout\ = (\VGA_unit|VGA_unit|V_Cont\(7) & (\VGA_unit|VGA_unit|Add1~13\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(7) & (!\VGA_unit|VGA_unit|Add1~13\))
-- \VGA_unit|VGA_unit|Add1~15\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~13\,
	combout => \VGA_unit|VGA_unit|Add1~14_combout\,
	cout => \VGA_unit|VGA_unit|Add1~15\);

-- Location: LCCOMB_X27_Y21_N28
\VGA_unit|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~0_combout\ = (!\VGA_unit|VGA_unit|Add1~0_combout\ & !\VGA_unit|VGA_unit|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|Add1~0_combout\,
	datad => \VGA_unit|VGA_unit|Add1~2_combout\,
	combout => \VGA_unit|always0~0_combout\);

-- Location: LCCOMB_X27_Y21_N30
\VGA_unit|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~1_combout\ = (!\VGA_unit|VGA_unit|Add1~16_combout\ & (!\VGA_unit|VGA_unit|Add1~4_combout\ & (!\VGA_unit|VGA_unit|Add1~14_combout\ & \VGA_unit|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~16_combout\,
	datab => \VGA_unit|VGA_unit|Add1~4_combout\,
	datac => \VGA_unit|VGA_unit|Add1~14_combout\,
	datad => \VGA_unit|always0~0_combout\,
	combout => \VGA_unit|always0~1_combout\);

-- Location: LCCOMB_X27_Y21_N24
\VGA_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal1~0_combout\ = (\VGA_unit|VGA_unit|Add1~10_combout\ & (\VGA_unit|VGA_unit|Add1~12_combout\ & (\VGA_unit|VGA_unit|Add1~8_combout\ & \VGA_unit|VGA_unit|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~10_combout\,
	datab => \VGA_unit|VGA_unit|Add1~12_combout\,
	datac => \VGA_unit|VGA_unit|Add1~8_combout\,
	datad => \VGA_unit|VGA_unit|Add1~6_combout\,
	combout => \VGA_unit|Equal1~0_combout\);

-- Location: LCCOMB_X41_Y11_N14
\Selector4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~13_combout\ = (!\state~9_regout\ & !\state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datac => \state~8_regout\,
	combout => \Selector4~13_combout\);

-- Location: LCCOMB_X41_Y11_N18
\Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = (\Selector4~13_combout\ & (!\Selector4~11_combout\)) # (!\Selector4~13_combout\ & (((\VGA_enable~regout\ & !\Selector4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector4~11_combout\,
	datab => \Selector4~13_combout\,
	datac => \VGA_enable~regout\,
	datad => \Selector4~9_combout\,
	combout => \Selector0~0_combout\);

-- Location: LCFF_X41_Y11_N19
VGA_enable : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector0~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_enable~regout\);

-- Location: LCCOMB_X28_Y22_N26
\VGA_unit|VGA_SRAM_state~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~30_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~16_regout\ & ((\VGA_enable~regout\))) # (!\VGA_unit|VGA_SRAM_state~16_regout\ & (\VGA_unit|VGA_SRAM_state~15_regout\ & !\VGA_enable~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_SRAM_state~16_regout\ & ((!\VGA_enable~regout\) # (!\VGA_unit|VGA_SRAM_state~15_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~15_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~16_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~30_combout\);

-- Location: LCCOMB_X28_Y22_N20
\VGA_unit|VGA_SRAM_state~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~31_combout\ = (\VGA_unit|VGA_SRAM_state~27_combout\) # (\VGA_unit|VGA_SRAM_state~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~27_combout\,
	datad => \VGA_unit|VGA_SRAM_state~30_combout\,
	combout => \VGA_unit|VGA_SRAM_state~31_combout\);

-- Location: LCFF_X28_Y22_N21
\VGA_unit|VGA_SRAM_state~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~16_regout\);

-- Location: LCCOMB_X28_Y22_N0
\VGA_unit|VGA_SRAM_state~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~28_combout\ = (\VGA_unit|VGA_SRAM_state~16_regout\ & (\VGA_unit|VGA_SRAM_state~15_regout\ & (\VGA_unit|VGA_SRAM_state~14_regout\ $ (\VGA_enable~regout\)))) # (!\VGA_unit|VGA_SRAM_state~16_regout\ & 
-- (((\VGA_unit|VGA_SRAM_state~14_regout\ & !\VGA_enable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~15_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~16_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~28_combout\);

-- Location: LCCOMB_X28_Y22_N10
\VGA_unit|VGA_SRAM_state~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~29_combout\ = (\VGA_unit|VGA_SRAM_state~27_combout\) # ((\VGA_unit|VGA_SRAM_state~15_regout\ & ((!\VGA_unit|VGA_SRAM_state~28_combout\))) # (!\VGA_unit|VGA_SRAM_state~15_regout\ & (!\VGA_unit|VGA_SRAM_state~17_regout\ & 
-- \VGA_unit|VGA_SRAM_state~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~27_combout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_SRAM_state~15_regout\,
	datad => \VGA_unit|VGA_SRAM_state~28_combout\,
	combout => \VGA_unit|VGA_SRAM_state~29_combout\);

-- Location: LCFF_X28_Y22_N11
\VGA_unit|VGA_SRAM_state~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~29_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~15_regout\);

-- Location: LCCOMB_X28_Y22_N28
\VGA_unit|VGA_SRAM_state~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~19_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\) # ((\VGA_unit|VGA_SRAM_state~16_regout\) # (\VGA_unit|VGA_SRAM_state~15_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_SRAM_state~16_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state~19_combout\);

-- Location: LCCOMB_X28_Y22_N24
\VGA_unit|VGA_SRAM_state~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~20_combout\ = (\VGA_enable~regout\ & (((\VGA_unit|VGA_SRAM_state~14_regout\)))) # (!\VGA_enable~regout\ & ((\VGA_unit|VGA_SRAM_state~18_combout\) # ((\VGA_unit|VGA_SRAM_state~19_combout\ & !\VGA_unit|VGA_SRAM_state~14_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~18_combout\,
	datab => \VGA_unit|VGA_SRAM_state~19_combout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~20_combout\);

-- Location: LCFF_X28_Y22_N25
\VGA_unit|VGA_SRAM_state~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~14_regout\);

-- Location: LCCOMB_X27_Y22_N16
\VGA_unit|VGA_SRAM_state~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~22_combout\ = (\VGA_unit|VGA_SRAM_state~21_combout\) # ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_enable~regout\) # (!\VGA_unit|VGA_SRAM_state~14_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~21_combout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~17_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~22_combout\);

-- Location: LCFF_X27_Y22_N17
\VGA_unit|VGA_SRAM_state~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~17_regout\);

-- Location: LCCOMB_X28_Y22_N30
\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ = (!\VGA_unit|VGA_SRAM_state~16_regout\ & (!\VGA_unit|VGA_SRAM_state~17_regout\ & (!\VGA_unit|VGA_SRAM_state~14_regout\ & !\VGA_unit|VGA_SRAM_state~15_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~16_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\);

-- Location: LCCOMB_X28_Y14_N2
\VGA_unit|SRAM_address[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[9]~0_combout\ = (\VGA_unit|VGA_unit|Add1~18_combout\) # (((!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\) # (!\VGA_unit|Equal1~0_combout\)) # (!\VGA_unit|always0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~18_combout\,
	datab => \VGA_unit|always0~1_combout\,
	datac => \VGA_unit|Equal1~0_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|SRAM_address[9]~0_combout\);

-- Location: LCCOMB_X30_Y14_N0
\VGA_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~0_combout\ = \VGA_unit|SRAM_address\(2) $ (VCC)
-- \VGA_unit|Add0~1\ = CARRY(\VGA_unit|SRAM_address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(2),
	datad => VCC,
	combout => \VGA_unit|Add0~0_combout\,
	cout => \VGA_unit|Add0~1\);

-- Location: LCCOMB_X29_Y14_N14
\VGA_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~0_combout\ = \VGA_unit|SRAM_address\(0) $ (VCC)
-- \VGA_unit|Add1~1\ = CARRY(\VGA_unit|SRAM_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(0),
	datad => VCC,
	combout => \VGA_unit|Add1~0_combout\,
	cout => \VGA_unit|Add1~1\);

-- Location: LCCOMB_X29_Y14_N4
\VGA_unit|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~37_combout\ = (\VGA_unit|Add1~0_combout\ & !\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|Add1~0_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|Add1~37_combout\);

-- Location: LCCOMB_X25_Y22_N10
\VGA_unit|VGA_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont\(5)) # ((\VGA_unit|VGA_unit|H_Cont\(4)) # (\VGA_unit|VGA_unit|H_Cont\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(6),
	combout => \VGA_unit|VGA_unit|Add0~0_combout\);

-- Location: LCCOMB_X25_Y22_N28
\VGA_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~0_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(6) & (!\VGA_unit|VGA_unit|H_Cont\(1) & (\VGA_unit|VGA_unit|H_Cont\(4) $ (\VGA_unit|VGA_unit|H_Cont\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(6),
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y21_N18
\VGA_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~1_combout\ = (\VGA_unit|Equal0~0_combout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((\VGA_unit|VGA_unit|H_Cont\(8)) # (\VGA_unit|VGA_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|Add0~0_combout\,
	datad => \VGA_unit|Equal0~0_combout\,
	combout => \VGA_unit|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y22_N14
\VGA_unit|VGA_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~2_combout\ = \VGA_unit|VGA_unit|H_Cont\(7) $ (((\VGA_unit|VGA_unit|H_Cont\(5)) # ((\VGA_unit|VGA_unit|H_Cont\(4)) # (\VGA_unit|VGA_unit|H_Cont\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(6),
	combout => \VGA_unit|VGA_unit|Add0~2_combout\);

-- Location: LCCOMB_X25_Y21_N8
\VGA_unit|VGA_unit|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~1_combout\ = \VGA_unit|VGA_unit|Add0~0_combout\ $ (\VGA_unit|VGA_unit|H_Cont\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	combout => \VGA_unit|VGA_unit|Add0~1_combout\);

-- Location: LCCOMB_X28_Y14_N28
\VGA_unit|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~3_combout\ = (\VGA_unit|Equal0~2_combout\ & (\VGA_unit|Equal0~1_combout\ & (\VGA_unit|VGA_unit|Add0~2_combout\ & \VGA_unit|VGA_unit|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal0~2_combout\,
	datab => \VGA_unit|Equal0~1_combout\,
	datac => \VGA_unit|VGA_unit|Add0~2_combout\,
	datad => \VGA_unit|VGA_unit|Add0~1_combout\,
	combout => \VGA_unit|Equal0~3_combout\);

-- Location: LCCOMB_X28_Y14_N14
\VGA_unit|SRAM_address[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[1]~6_combout\ = (\VGA_unit|SRAM_address[1]~5_combout\ & (((\VGA_unit|Equal0~3_combout\ & \VGA_unit|always0~1_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address[1]~5_combout\,
	datab => \VGA_unit|Equal0~3_combout\,
	datac => \VGA_unit|always0~1_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|SRAM_address[1]~6_combout\);

-- Location: LCFF_X29_Y14_N5
\VGA_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~37_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(0));

-- Location: LCCOMB_X29_Y14_N16
\VGA_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~2_combout\ = (\VGA_unit|SRAM_address\(1) & (!\VGA_unit|Add1~1\)) # (!\VGA_unit|SRAM_address\(1) & ((\VGA_unit|Add1~1\) # (GND)))
-- \VGA_unit|Add1~3\ = CARRY((!\VGA_unit|Add1~1\) # (!\VGA_unit|SRAM_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(1),
	datad => VCC,
	cin => \VGA_unit|Add1~1\,
	combout => \VGA_unit|Add1~2_combout\,
	cout => \VGA_unit|Add1~3\);

-- Location: LCCOMB_X29_Y14_N2
\VGA_unit|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~36_combout\ = (\VGA_unit|Add1~2_combout\ & !\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|Add1~2_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|Add1~36_combout\);

-- Location: LCFF_X29_Y14_N3
\VGA_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(1));

-- Location: LCCOMB_X29_Y14_N18
\VGA_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~4_combout\ = (\VGA_unit|SRAM_address\(2) & (\VGA_unit|Add1~3\ $ (GND))) # (!\VGA_unit|SRAM_address\(2) & (!\VGA_unit|Add1~3\ & VCC))
-- \VGA_unit|Add1~5\ = CARRY((\VGA_unit|SRAM_address\(2) & !\VGA_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(2),
	datad => VCC,
	cin => \VGA_unit|Add1~3\,
	combout => \VGA_unit|Add1~4_combout\,
	cout => \VGA_unit|Add1~5\);

-- Location: LCCOMB_X29_Y14_N0
\VGA_unit|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector15~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add0~0_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- ((\VGA_unit|Add1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address[9]~0_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add0~0_combout\,
	datad => \VGA_unit|Add1~4_combout\,
	combout => \VGA_unit|Selector15~0_combout\);

-- Location: LCCOMB_X24_Y21_N24
\VGA_unit|VGA_unit|V_Cont[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[9]~28_combout\ = \VGA_unit|VGA_unit|V_Cont\(9) $ (\VGA_unit|VGA_unit|V_Cont[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	cin => \VGA_unit|VGA_unit|V_Cont[8]~27\,
	combout => \VGA_unit|VGA_unit|V_Cont[9]~28_combout\);

-- Location: LCFF_X24_Y21_N25
\VGA_unit|VGA_unit|V_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[9]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(9));

-- Location: LCCOMB_X27_Y21_N18
\VGA_unit|VGA_unit|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~18_combout\ = \VGA_unit|VGA_unit|Add1~17\ $ (!\VGA_unit|VGA_unit|V_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|V_Cont\(9),
	cin => \VGA_unit|VGA_unit|Add1~17\,
	combout => \VGA_unit|VGA_unit|Add1~18_combout\);

-- Location: LCCOMB_X28_Y22_N8
\VGA_unit|SRAM_address[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~2_combout\ = (!\VGA_enable~regout\ & ((!\VGA_unit|VGA_SRAM_state~14_regout\) # (!\VGA_unit|VGA_SRAM_state~15_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~15_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|SRAM_address[4]~2_combout\);

-- Location: LCCOMB_X28_Y14_N8
\VGA_unit|SRAM_address[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~3_combout\ = (\VGA_unit|SRAM_address[4]~2_combout\ & ((!\VGA_unit|VGA_unit|Add1~18_combout\) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|SRAM_address[4]~2_combout\,
	combout => \VGA_unit|SRAM_address[4]~3_combout\);

-- Location: LCCOMB_X28_Y14_N26
\VGA_unit|SRAM_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~4_combout\ = (\VGA_unit|SRAM_address[4]~3_combout\ & (((\VGA_unit|SRAM_address[4]~1_combout\ & \VGA_unit|Equal0~3_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address[4]~1_combout\,
	datab => \VGA_unit|Equal0~3_combout\,
	datac => \VGA_unit|SRAM_address[4]~3_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|SRAM_address[4]~4_combout\);

-- Location: LCFF_X29_Y14_N1
\VGA_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector15~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(2));

-- Location: LCCOMB_X29_Y14_N20
\VGA_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~6_combout\ = (\VGA_unit|SRAM_address\(3) & (!\VGA_unit|Add1~5\)) # (!\VGA_unit|SRAM_address\(3) & ((\VGA_unit|Add1~5\) # (GND)))
-- \VGA_unit|Add1~7\ = CARRY((!\VGA_unit|Add1~5\) # (!\VGA_unit|SRAM_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(3),
	datad => VCC,
	cin => \VGA_unit|Add1~5\,
	combout => \VGA_unit|Add1~6_combout\,
	cout => \VGA_unit|Add1~7\);

-- Location: LCCOMB_X29_Y14_N22
\VGA_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~8_combout\ = (\VGA_unit|SRAM_address\(4) & (\VGA_unit|Add1~7\ $ (GND))) # (!\VGA_unit|SRAM_address\(4) & (!\VGA_unit|Add1~7\ & VCC))
-- \VGA_unit|Add1~9\ = CARRY((\VGA_unit|SRAM_address\(4) & !\VGA_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(4),
	datad => VCC,
	cin => \VGA_unit|Add1~7\,
	combout => \VGA_unit|Add1~8_combout\,
	cout => \VGA_unit|Add1~9\);

-- Location: LCCOMB_X30_Y14_N2
\VGA_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~2_combout\ = (\VGA_unit|SRAM_address\(3) & (\VGA_unit|Add0~1\ & VCC)) # (!\VGA_unit|SRAM_address\(3) & (!\VGA_unit|Add0~1\))
-- \VGA_unit|Add0~3\ = CARRY((!\VGA_unit|SRAM_address\(3) & !\VGA_unit|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(3),
	datad => VCC,
	cin => \VGA_unit|Add0~1\,
	combout => \VGA_unit|Add0~2_combout\,
	cout => \VGA_unit|Add0~3\);

-- Location: LCCOMB_X29_Y14_N6
\VGA_unit|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector14~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~2_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address[9]~0_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add1~6_combout\,
	datad => \VGA_unit|Add0~2_combout\,
	combout => \VGA_unit|Selector14~0_combout\);

-- Location: LCFF_X29_Y14_N7
\VGA_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector14~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(3));

-- Location: LCCOMB_X30_Y14_N4
\VGA_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~4_combout\ = (\VGA_unit|SRAM_address\(4) & ((GND) # (!\VGA_unit|Add0~3\))) # (!\VGA_unit|SRAM_address\(4) & (\VGA_unit|Add0~3\ $ (GND)))
-- \VGA_unit|Add0~5\ = CARRY((\VGA_unit|SRAM_address\(4)) # (!\VGA_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(4),
	datad => VCC,
	cin => \VGA_unit|Add0~3\,
	combout => \VGA_unit|Add0~4_combout\,
	cout => \VGA_unit|Add0~5\);

-- Location: LCCOMB_X28_Y14_N16
\VGA_unit|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector13~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~4_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add1~8_combout\,
	datad => \VGA_unit|Add0~4_combout\,
	combout => \VGA_unit|Selector13~0_combout\);

-- Location: LCFF_X28_Y14_N17
\VGA_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector13~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(4));

-- Location: LCCOMB_X30_Y14_N6
\VGA_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~6_combout\ = (\VGA_unit|SRAM_address\(5) & (\VGA_unit|Add0~5\ & VCC)) # (!\VGA_unit|SRAM_address\(5) & (!\VGA_unit|Add0~5\))
-- \VGA_unit|Add0~7\ = CARRY((!\VGA_unit|SRAM_address\(5) & !\VGA_unit|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(5),
	datad => VCC,
	cin => \VGA_unit|Add0~5\,
	combout => \VGA_unit|Add0~6_combout\,
	cout => \VGA_unit|Add0~7\);

-- Location: LCCOMB_X29_Y14_N24
\VGA_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~10_combout\ = (\VGA_unit|SRAM_address\(5) & (!\VGA_unit|Add1~9\)) # (!\VGA_unit|SRAM_address\(5) & ((\VGA_unit|Add1~9\) # (GND)))
-- \VGA_unit|Add1~11\ = CARRY((!\VGA_unit|Add1~9\) # (!\VGA_unit|SRAM_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(5),
	datad => VCC,
	cin => \VGA_unit|Add1~9\,
	combout => \VGA_unit|Add1~10_combout\,
	cout => \VGA_unit|Add1~11\);

-- Location: LCCOMB_X28_Y14_N18
\VGA_unit|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector12~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add0~6_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- ((\VGA_unit|Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add0~6_combout\,
	datad => \VGA_unit|Add1~10_combout\,
	combout => \VGA_unit|Selector12~0_combout\);

-- Location: LCFF_X28_Y14_N19
\VGA_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector12~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(5));

-- Location: LCCOMB_X36_Y13_N14
\M1_unit|RGB_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[0]~18_combout\ = \M1_unit|RGB_address\(0) $ (VCC)
-- \M1_unit|RGB_address[0]~19\ = CARRY(\M1_unit|RGB_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(0),
	datad => VCC,
	combout => \M1_unit|RGB_address[0]~18_combout\,
	cout => \M1_unit|RGB_address[0]~19\);

-- Location: LCFF_X36_Y13_N15
\M1_unit|RGB_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[0]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(0));

-- Location: LCCOMB_X36_Y13_N18
\M1_unit|RGB_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[2]~22_combout\ = (\M1_unit|RGB_address\(2) & (\M1_unit|RGB_address[1]~21\ $ (GND))) # (!\M1_unit|RGB_address\(2) & (!\M1_unit|RGB_address[1]~21\ & VCC))
-- \M1_unit|RGB_address[2]~23\ = CARRY((\M1_unit|RGB_address\(2) & !\M1_unit|RGB_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(2),
	datad => VCC,
	cin => \M1_unit|RGB_address[1]~21\,
	combout => \M1_unit|RGB_address[2]~22_combout\,
	cout => \M1_unit|RGB_address[2]~23\);

-- Location: LCFF_X36_Y13_N19
\M1_unit|RGB_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[2]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(2));

-- Location: LCCOMB_X36_Y13_N20
\M1_unit|RGB_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[3]~24_combout\ = (\M1_unit|RGB_address\(3) & (!\M1_unit|RGB_address[2]~23\)) # (!\M1_unit|RGB_address\(3) & ((\M1_unit|RGB_address[2]~23\) # (GND)))
-- \M1_unit|RGB_address[3]~25\ = CARRY((!\M1_unit|RGB_address[2]~23\) # (!\M1_unit|RGB_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(3),
	datad => VCC,
	cin => \M1_unit|RGB_address[2]~23\,
	combout => \M1_unit|RGB_address[3]~24_combout\,
	cout => \M1_unit|RGB_address[3]~25\);

-- Location: LCFF_X36_Y13_N21
\M1_unit|RGB_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[3]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(3));

-- Location: LCCOMB_X33_Y13_N14
\M1_unit|Add31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~0_combout\ = \M1_unit|RGB_address\(0) $ (VCC)
-- \M1_unit|Add31~1\ = CARRY(\M1_unit|RGB_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(0),
	datad => VCC,
	combout => \M1_unit|Add31~0_combout\,
	cout => \M1_unit|Add31~1\);

-- Location: LCCOMB_X33_Y13_N18
\M1_unit|Add31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~4_combout\ = (\M1_unit|RGB_address\(2) & (\M1_unit|Add31~3\ $ (GND))) # (!\M1_unit|RGB_address\(2) & (!\M1_unit|Add31~3\ & VCC))
-- \M1_unit|Add31~5\ = CARRY((\M1_unit|RGB_address\(2) & !\M1_unit|Add31~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(2),
	datad => VCC,
	cin => \M1_unit|Add31~3\,
	combout => \M1_unit|Add31~4_combout\,
	cout => \M1_unit|Add31~5\);

-- Location: LCCOMB_X33_Y13_N24
\M1_unit|Add31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~10_combout\ = (\M1_unit|RGB_address\(5) & (!\M1_unit|Add31~9\)) # (!\M1_unit|RGB_address\(5) & ((\M1_unit|Add31~9\) # (GND)))
-- \M1_unit|Add31~11\ = CARRY((!\M1_unit|Add31~9\) # (!\M1_unit|RGB_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(5),
	datad => VCC,
	cin => \M1_unit|Add31~9\,
	combout => \M1_unit|Add31~10_combout\,
	cout => \M1_unit|Add31~11\);

-- Location: LCCOMB_X33_Y13_N6
\M1_unit|Selector37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector37~1_combout\ = (\M1_unit|U_address\(5) & (((\M1_unit|Add31~10_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\))) # (!\M1_unit|U_address\(5) & (((\M1_unit|Add31~10_combout\ & 
-- \M1_unit|state_m1.S_LEADOUT_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(5),
	datab => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datac => \M1_unit|Add31~10_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector37~1_combout\);

-- Location: LCCOMB_X36_Y13_N22
\M1_unit|RGB_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[4]~26_combout\ = (\M1_unit|RGB_address\(4) & (\M1_unit|RGB_address[3]~25\ $ (GND))) # (!\M1_unit|RGB_address\(4) & (!\M1_unit|RGB_address[3]~25\ & VCC))
-- \M1_unit|RGB_address[4]~27\ = CARRY((\M1_unit|RGB_address\(4) & !\M1_unit|RGB_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(4),
	datad => VCC,
	cin => \M1_unit|RGB_address[3]~25\,
	combout => \M1_unit|RGB_address[4]~26_combout\,
	cout => \M1_unit|RGB_address[4]~27\);

-- Location: LCFF_X36_Y13_N23
\M1_unit|RGB_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[4]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(4));

-- Location: LCCOMB_X36_Y13_N24
\M1_unit|RGB_address[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[5]~29_combout\ = (\M1_unit|RGB_address\(5) & (!\M1_unit|RGB_address[4]~27\)) # (!\M1_unit|RGB_address\(5) & ((\M1_unit|RGB_address[4]~27\) # (GND)))
-- \M1_unit|RGB_address[5]~30\ = CARRY((!\M1_unit|RGB_address[4]~27\) # (!\M1_unit|RGB_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(5),
	datad => VCC,
	cin => \M1_unit|RGB_address[4]~27\,
	combout => \M1_unit|RGB_address[5]~29_combout\,
	cout => \M1_unit|RGB_address[5]~30\);

-- Location: LCFF_X36_Y13_N25
\M1_unit|RGB_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[5]~29_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(5));

-- Location: LCCOMB_X35_Y13_N26
\M1_unit|SRAM_ADDRESS_m1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_ADDRESS_m1~0_combout\ = (\M1_unit|state_m1.S_COMMONCASE_5~0_combout\) # ((!\M1_unit|state_m1~31_regout\ & (\M1_unit|state_m1.S_LEADIN_3~0_combout\ & \M1_unit|state_m1~30_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~31_regout\,
	datab => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datac => \M1_unit|state_m1.S_COMMONCASE_5~0_combout\,
	datad => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|SRAM_ADDRESS_m1~0_combout\);

-- Location: LCCOMB_X33_Y13_N12
\M1_unit|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector37~0_combout\ = (\M1_unit|Y_address\(5) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((!\M1_unit|Selector400~3_combout\ & \M1_unit|RGB_address\(5))))) # (!\M1_unit|Y_address\(5) & (!\M1_unit|Selector400~3_combout\ & 
-- (\M1_unit|RGB_address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(5),
	datab => \M1_unit|Selector400~3_combout\,
	datac => \M1_unit|RGB_address\(5),
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector37~0_combout\);

-- Location: LCCOMB_X41_Y16_N0
\M1_unit|SRAM_ADDRESS_m1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_ADDRESS_m1~2_combout\ = (!\M1_unit|state_m1.S_COMMONCASE_3~0_combout\ & (((\M1_unit|state_m1~31_regout\) # (\M1_unit|state_m1~30_regout\)) # (!\M1_unit|state_m1.S_LEADIN_3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_3~0_combout\,
	datab => \M1_unit|state_m1~31_regout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_3~0_combout\,
	combout => \M1_unit|SRAM_ADDRESS_m1~2_combout\);

-- Location: LCCOMB_X31_Y14_N8
\M1_unit|Selector37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector37~2_combout\ = (\M1_unit|Selector37~1_combout\) # ((\M1_unit|Selector37~0_combout\) # ((\M1_unit|V_address\(5) & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(5),
	datab => \M1_unit|Selector37~1_combout\,
	datac => \M1_unit|Selector37~0_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector37~2_combout\);

-- Location: LCCOMB_X33_Y16_N22
\M1_unit|WideOr25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr25~0_combout\ = (\M1_unit|state_m1~33_regout\) # ((\M1_unit|state_m1~30_regout\ & (\M1_unit|state_m1~32_regout\ & \M1_unit|state_m1~31_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1~30_regout\,
	datab => \M1_unit|state_m1~33_regout\,
	datac => \M1_unit|state_m1~32_regout\,
	datad => \M1_unit|state_m1~31_regout\,
	combout => \M1_unit|WideOr25~0_combout\);

-- Location: LCCOMB_X33_Y16_N8
\M1_unit|WideOr25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr25~1_combout\ = (\M1_unit|state_m1.S_LEADIN_0~1_combout\ & (((\M1_unit|WideOr25~0_combout\ & \M1_unit|state_m1~34_regout\)) # (!\M1_unit|state_m1~30_regout\))) # (!\M1_unit|state_m1.S_LEADIN_0~1_combout\ & (\M1_unit|WideOr25~0_combout\ & 
-- ((\M1_unit|state_m1~34_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_0~1_combout\,
	datab => \M1_unit|WideOr25~0_combout\,
	datac => \M1_unit|state_m1~30_regout\,
	datad => \M1_unit|state_m1~34_regout\,
	combout => \M1_unit|WideOr25~1_combout\);

-- Location: LCCOMB_X33_Y16_N14
\M1_unit|WideOr25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr25~2_combout\ = (\M1_unit|WideOr31~2_combout\) # ((\M1_unit|WideOr25~1_combout\) # ((!\M1_unit|state_m1~57_combout\) # (!\M1_unit|state_m1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr31~2_combout\,
	datab => \M1_unit|WideOr25~1_combout\,
	datac => \M1_unit|state_m1~41_combout\,
	datad => \M1_unit|state_m1~57_combout\,
	combout => \M1_unit|WideOr25~2_combout\);

-- Location: LCCOMB_X34_Y16_N22
\M1_unit|SRAM_ADDRESS_m1[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_ADDRESS_m1[7]~3_combout\ = (!\M1_unit|firstrun~regout\ & ((\M1_unit|state_m1.S_COMMONCASE_1~0_combout\) # ((\M1_unit|state_m1.S_COMMONCASE_0~0_combout\ & !\M1_unit|state_m1~31_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_COMMONCASE_1~0_combout\,
	datab => \M1_unit|state_m1.S_COMMONCASE_0~0_combout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|firstrun~regout\,
	combout => \M1_unit|SRAM_ADDRESS_m1[7]~3_combout\);

-- Location: LCCOMB_X33_Y13_N2
\M1_unit|SRAM_ADDRESS_m1[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\ = (!\M1_unit|WideOr25~2_combout\ & !\M1_unit|SRAM_ADDRESS_m1[7]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|WideOr25~2_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1[7]~3_combout\,
	combout => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\);

-- Location: LCFF_X31_Y14_N9
\M1_unit|SRAM_ADDRESS_m1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector37~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(5));

-- Location: LCCOMB_X31_Y14_N26
\SRAM_address[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[5]~29_combout\ = (\state~9_regout\ & (((\M1_unit|SRAM_ADDRESS_m1\(5) & \state~8_regout\)))) # (!\state~9_regout\ & (\VGA_unit|SRAM_address\(5) & ((!\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \VGA_unit|SRAM_address\(5),
	datac => \M1_unit|SRAM_ADDRESS_m1\(5),
	datad => \state~8_regout\,
	combout => \SRAM_address[5]~29_combout\);

-- Location: LCCOMB_X30_Y7_N20
\SRAM_address[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[5]~43_combout\ = (\SRAM_address[5]~29_combout\) # ((\UART_unit|SRAM_address\(5) & (\state~8_regout\ $ (\state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(5),
	datab => \state~8_regout\,
	datac => \state~9_regout\,
	datad => \SRAM_address[5]~29_combout\,
	combout => \SRAM_address[5]~43_combout\);

-- Location: LCCOMB_X31_Y14_N22
\SRAM_address[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[4]~28_combout\ = (\state~9_regout\ & (\M1_unit|SRAM_ADDRESS_m1\(4) & ((\state~8_regout\)))) # (!\state~9_regout\ & (((\VGA_unit|SRAM_address\(4) & !\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1\(4),
	datab => \state~9_regout\,
	datac => \VGA_unit|SRAM_address\(4),
	datad => \state~8_regout\,
	combout => \SRAM_address[4]~28_combout\);

-- Location: LCCOMB_X30_Y7_N26
\SRAM_address[4]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[4]~42_combout\ = (\SRAM_address[4]~28_combout\) # ((\UART_unit|SRAM_address\(4) & (\state~8_regout\ $ (\state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(4),
	datab => \state~8_regout\,
	datac => \state~9_regout\,
	datad => \SRAM_address[4]~28_combout\,
	combout => \SRAM_address[4]~42_combout\);

-- Location: LCCOMB_X30_Y7_N4
\unit0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr6~0_combout\ = (\SRAM_address[7]~45_combout\ & (\SRAM_address[4]~42_combout\ & (\SRAM_address[6]~44_combout\ $ (\SRAM_address[5]~43_combout\)))) # (!\SRAM_address[7]~45_combout\ & (!\SRAM_address[5]~43_combout\ & (\SRAM_address[6]~44_combout\ 
-- $ (\SRAM_address[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~45_combout\,
	datab => \SRAM_address[6]~44_combout\,
	datac => \SRAM_address[5]~43_combout\,
	datad => \SRAM_address[4]~42_combout\,
	combout => \unit0|WideOr6~0_combout\);

-- Location: LCCOMB_X30_Y7_N22
\unit0|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr5~0_combout\ = (\SRAM_address[7]~45_combout\ & ((\SRAM_address[4]~42_combout\ & ((\SRAM_address[5]~43_combout\))) # (!\SRAM_address[4]~42_combout\ & (\SRAM_address[6]~44_combout\)))) # (!\SRAM_address[7]~45_combout\ & 
-- (\SRAM_address[6]~44_combout\ & (\SRAM_address[5]~43_combout\ $ (\SRAM_address[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~45_combout\,
	datab => \SRAM_address[6]~44_combout\,
	datac => \SRAM_address[5]~43_combout\,
	datad => \SRAM_address[4]~42_combout\,
	combout => \unit0|WideOr5~0_combout\);

-- Location: LCCOMB_X30_Y7_N16
\unit0|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr4~0_combout\ = (\SRAM_address[7]~45_combout\ & (\SRAM_address[6]~44_combout\ & ((\SRAM_address[5]~43_combout\) # (!\SRAM_address[4]~42_combout\)))) # (!\SRAM_address[7]~45_combout\ & (!\SRAM_address[6]~44_combout\ & 
-- (\SRAM_address[5]~43_combout\ & !\SRAM_address[4]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~45_combout\,
	datab => \SRAM_address[6]~44_combout\,
	datac => \SRAM_address[5]~43_combout\,
	datad => \SRAM_address[4]~42_combout\,
	combout => \unit0|WideOr4~0_combout\);

-- Location: LCCOMB_X30_Y7_N10
\unit0|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr3~0_combout\ = (\SRAM_address[4]~42_combout\ & ((\SRAM_address[6]~44_combout\ $ (!\SRAM_address[5]~43_combout\)))) # (!\SRAM_address[4]~42_combout\ & ((\SRAM_address[7]~45_combout\ & (!\SRAM_address[6]~44_combout\ & 
-- \SRAM_address[5]~43_combout\)) # (!\SRAM_address[7]~45_combout\ & (\SRAM_address[6]~44_combout\ & !\SRAM_address[5]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~45_combout\,
	datab => \SRAM_address[6]~44_combout\,
	datac => \SRAM_address[5]~43_combout\,
	datad => \SRAM_address[4]~42_combout\,
	combout => \unit0|WideOr3~0_combout\);

-- Location: LCCOMB_X30_Y7_N12
\unit0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr2~0_combout\ = (\SRAM_address[5]~43_combout\ & (!\SRAM_address[7]~45_combout\ & ((\SRAM_address[4]~42_combout\)))) # (!\SRAM_address[5]~43_combout\ & ((\SRAM_address[6]~44_combout\ & (!\SRAM_address[7]~45_combout\)) # 
-- (!\SRAM_address[6]~44_combout\ & ((\SRAM_address[4]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~45_combout\,
	datab => \SRAM_address[6]~44_combout\,
	datac => \SRAM_address[5]~43_combout\,
	datad => \SRAM_address[4]~42_combout\,
	combout => \unit0|WideOr2~0_combout\);

-- Location: LCCOMB_X30_Y7_N30
\unit0|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr1~0_combout\ = (\SRAM_address[6]~44_combout\ & (\SRAM_address[4]~42_combout\ & (\SRAM_address[7]~45_combout\ $ (\SRAM_address[5]~43_combout\)))) # (!\SRAM_address[6]~44_combout\ & (!\SRAM_address[7]~45_combout\ & 
-- ((\SRAM_address[5]~43_combout\) # (\SRAM_address[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~45_combout\,
	datab => \SRAM_address[6]~44_combout\,
	datac => \SRAM_address[5]~43_combout\,
	datad => \SRAM_address[4]~42_combout\,
	combout => \unit0|WideOr1~0_combout\);

-- Location: LCCOMB_X30_Y7_N8
\unit0|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr0~0_combout\ = (\SRAM_address[4]~42_combout\ & ((\SRAM_address[7]~45_combout\) # (\SRAM_address[6]~44_combout\ $ (\SRAM_address[5]~43_combout\)))) # (!\SRAM_address[4]~42_combout\ & ((\SRAM_address[5]~43_combout\) # 
-- (\SRAM_address[7]~45_combout\ $ (\SRAM_address[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~45_combout\,
	datab => \SRAM_address[6]~44_combout\,
	datac => \SRAM_address[5]~43_combout\,
	datad => \SRAM_address[4]~42_combout\,
	combout => \unit0|WideOr0~0_combout\);

-- Location: LCCOMB_X36_Y13_N26
\M1_unit|RGB_address[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[6]~31_combout\ = (\M1_unit|RGB_address\(6) & (\M1_unit|RGB_address[5]~30\ $ (GND))) # (!\M1_unit|RGB_address\(6) & (!\M1_unit|RGB_address[5]~30\ & VCC))
-- \M1_unit|RGB_address[6]~32\ = CARRY((\M1_unit|RGB_address\(6) & !\M1_unit|RGB_address[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(6),
	datad => VCC,
	cin => \M1_unit|RGB_address[5]~30\,
	combout => \M1_unit|RGB_address[6]~31_combout\,
	cout => \M1_unit|RGB_address[6]~32\);

-- Location: LCFF_X36_Y13_N27
\M1_unit|RGB_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[6]~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(6));

-- Location: LCCOMB_X36_Y13_N28
\M1_unit|RGB_address[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[7]~33_combout\ = (\M1_unit|RGB_address\(7) & (!\M1_unit|RGB_address[6]~32\)) # (!\M1_unit|RGB_address\(7) & ((\M1_unit|RGB_address[6]~32\) # (GND)))
-- \M1_unit|RGB_address[7]~34\ = CARRY((!\M1_unit|RGB_address[6]~32\) # (!\M1_unit|RGB_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(7),
	datad => VCC,
	cin => \M1_unit|RGB_address[6]~32\,
	combout => \M1_unit|RGB_address[7]~33_combout\,
	cout => \M1_unit|RGB_address[7]~34\);

-- Location: LCFF_X36_Y13_N29
\M1_unit|RGB_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[7]~33_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(7));

-- Location: LCCOMB_X36_Y13_N30
\M1_unit|RGB_address[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[8]~35_combout\ = (\M1_unit|RGB_address\(8) & (\M1_unit|RGB_address[7]~34\ $ (GND))) # (!\M1_unit|RGB_address\(8) & (!\M1_unit|RGB_address[7]~34\ & VCC))
-- \M1_unit|RGB_address[8]~36\ = CARRY((\M1_unit|RGB_address\(8) & !\M1_unit|RGB_address[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(8),
	datad => VCC,
	cin => \M1_unit|RGB_address[7]~34\,
	combout => \M1_unit|RGB_address[8]~35_combout\,
	cout => \M1_unit|RGB_address[8]~36\);

-- Location: LCFF_X36_Y13_N31
\M1_unit|RGB_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[8]~35_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(8));

-- Location: LCCOMB_X36_Y12_N0
\M1_unit|RGB_address[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[9]~37_combout\ = (\M1_unit|RGB_address\(9) & (!\M1_unit|RGB_address[8]~36\)) # (!\M1_unit|RGB_address\(9) & ((\M1_unit|RGB_address[8]~36\) # (GND)))
-- \M1_unit|RGB_address[9]~38\ = CARRY((!\M1_unit|RGB_address[8]~36\) # (!\M1_unit|RGB_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(9),
	datad => VCC,
	cin => \M1_unit|RGB_address[8]~36\,
	combout => \M1_unit|RGB_address[9]~37_combout\,
	cout => \M1_unit|RGB_address[9]~38\);

-- Location: LCFF_X36_Y12_N1
\M1_unit|RGB_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[9]~37_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(9));

-- Location: LCCOMB_X35_Y12_N14
\M1_unit|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~0_combout\ = \M1_unit|RGB_address\(9) $ (VCC)
-- \M1_unit|Add5~1\ = CARRY(\M1_unit|RGB_address\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(9),
	datad => VCC,
	combout => \M1_unit|Add5~0_combout\,
	cout => \M1_unit|Add5~1\);

-- Location: LCCOMB_X35_Y12_N16
\M1_unit|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~2_combout\ = (\M1_unit|RGB_address\(10) & (\M1_unit|Add5~1\ & VCC)) # (!\M1_unit|RGB_address\(10) & (!\M1_unit|Add5~1\))
-- \M1_unit|Add5~3\ = CARRY((!\M1_unit|RGB_address\(10) & !\M1_unit|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(10),
	datad => VCC,
	cin => \M1_unit|Add5~1\,
	combout => \M1_unit|Add5~2_combout\,
	cout => \M1_unit|Add5~3\);

-- Location: LCCOMB_X35_Y12_N10
\M1_unit|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector32~0_combout\ = (\M1_unit|Y_address\(10) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((!\M1_unit|Selector400~3_combout\ & \M1_unit|Add5~2_combout\)))) # (!\M1_unit|Y_address\(10) & (!\M1_unit|Selector400~3_combout\ & 
-- (\M1_unit|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(10),
	datab => \M1_unit|Selector400~3_combout\,
	datac => \M1_unit|Add5~2_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector32~0_combout\);

-- Location: LCCOMB_X33_Y12_N2
\M1_unit|Add31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~20_combout\ = (\M1_unit|Add5~2_combout\ & (\M1_unit|Add31~19\ $ (GND))) # (!\M1_unit|Add5~2_combout\ & (!\M1_unit|Add31~19\ & VCC))
-- \M1_unit|Add31~21\ = CARRY((\M1_unit|Add5~2_combout\ & !\M1_unit|Add31~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add5~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~19\,
	combout => \M1_unit|Add31~20_combout\,
	cout => \M1_unit|Add31~21\);

-- Location: LCCOMB_X32_Y10_N30
\M1_unit|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector32~1_combout\ = (\M1_unit|Add0~5_combout\) # ((\M1_unit|state_m1.S_LEADIN_0~2_combout\) # ((\M1_unit|Add31~20_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add0~5_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	datac => \M1_unit|Add31~20_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector32~1_combout\);

-- Location: LCCOMB_X32_Y10_N26
\M1_unit|Selector32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector32~2_combout\ = (\M1_unit|Selector32~0_combout\) # ((\M1_unit|Selector32~1_combout\) # ((\M1_unit|Add2~4_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add2~4_combout\,
	datab => \M1_unit|Selector32~0_combout\,
	datac => \M1_unit|Selector32~1_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector32~2_combout\);

-- Location: LCFF_X32_Y10_N27
\M1_unit|SRAM_ADDRESS_m1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector32~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(10));

-- Location: LCCOMB_X32_Y10_N4
\SRAM_address[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[10]~34_combout\ = (\state~8_regout\ & (((\state~9_regout\ & \M1_unit|SRAM_ADDRESS_m1\(10))))) # (!\state~8_regout\ & (\VGA_unit|SRAM_address\(10) & (!\state~9_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(10),
	datab => \state~8_regout\,
	datac => \state~9_regout\,
	datad => \M1_unit|SRAM_ADDRESS_m1\(10),
	combout => \SRAM_address[10]~34_combout\);

-- Location: LCCOMB_X32_Y10_N10
\SRAM_address[10]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[10]~48_combout\ = (\SRAM_address[10]~34_combout\) # ((\UART_unit|SRAM_address\(10) & (\state~8_regout\ $ (\state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \SRAM_address[10]~34_combout\,
	datad => \UART_unit|SRAM_address\(10),
	combout => \SRAM_address[10]~48_combout\);

-- Location: LCCOMB_X30_Y14_N8
\VGA_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~8_combout\ = (\VGA_unit|SRAM_address\(6) & ((GND) # (!\VGA_unit|Add0~7\))) # (!\VGA_unit|SRAM_address\(6) & (\VGA_unit|Add0~7\ $ (GND)))
-- \VGA_unit|Add0~9\ = CARRY((\VGA_unit|SRAM_address\(6)) # (!\VGA_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(6),
	datad => VCC,
	cin => \VGA_unit|Add0~7\,
	combout => \VGA_unit|Add0~8_combout\,
	cout => \VGA_unit|Add0~9\);

-- Location: LCCOMB_X28_Y14_N4
\VGA_unit|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector11~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~8_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Add1~12_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add0~8_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|Selector11~0_combout\);

-- Location: LCFF_X28_Y14_N5
\VGA_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector11~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(6));

-- Location: LCCOMB_X29_Y14_N30
\VGA_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~16_combout\ = (\VGA_unit|SRAM_address\(8) & (\VGA_unit|Add1~15\ $ (GND))) # (!\VGA_unit|SRAM_address\(8) & (!\VGA_unit|Add1~15\ & VCC))
-- \VGA_unit|Add1~17\ = CARRY((\VGA_unit|SRAM_address\(8) & !\VGA_unit|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(8),
	datad => VCC,
	cin => \VGA_unit|Add1~15\,
	combout => \VGA_unit|Add1~16_combout\,
	cout => \VGA_unit|Add1~17\);

-- Location: LCCOMB_X29_Y13_N0
\VGA_unit|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~18_combout\ = (\VGA_unit|SRAM_address\(9) & (!\VGA_unit|Add1~17\)) # (!\VGA_unit|SRAM_address\(9) & ((\VGA_unit|Add1~17\) # (GND)))
-- \VGA_unit|Add1~19\ = CARRY((!\VGA_unit|Add1~17\) # (!\VGA_unit|SRAM_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(9),
	datad => VCC,
	cin => \VGA_unit|Add1~17\,
	combout => \VGA_unit|Add1~18_combout\,
	cout => \VGA_unit|Add1~19\);

-- Location: LCCOMB_X30_Y14_N12
\VGA_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~12_combout\ = (\VGA_unit|SRAM_address\(8) & ((GND) # (!\VGA_unit|Add0~11\))) # (!\VGA_unit|SRAM_address\(8) & (\VGA_unit|Add0~11\ $ (GND)))
-- \VGA_unit|Add0~13\ = CARRY((\VGA_unit|SRAM_address\(8)) # (!\VGA_unit|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(8),
	datad => VCC,
	cin => \VGA_unit|Add0~11\,
	combout => \VGA_unit|Add0~12_combout\,
	cout => \VGA_unit|Add0~13\);

-- Location: LCCOMB_X28_Y14_N0
\VGA_unit|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector9~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add0~12_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- ((\VGA_unit|Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add0~12_combout\,
	datad => \VGA_unit|Add1~16_combout\,
	combout => \VGA_unit|Selector9~0_combout\);

-- Location: LCFF_X28_Y14_N1
\VGA_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector9~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(8));

-- Location: LCCOMB_X30_Y14_N14
\VGA_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~14_combout\ = (\VGA_unit|SRAM_address\(9) & (\VGA_unit|Add0~13\ & VCC)) # (!\VGA_unit|SRAM_address\(9) & (!\VGA_unit|Add0~13\))
-- \VGA_unit|Add0~15\ = CARRY((!\VGA_unit|SRAM_address\(9) & !\VGA_unit|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(9),
	datad => VCC,
	cin => \VGA_unit|Add0~13\,
	combout => \VGA_unit|Add0~14_combout\,
	cout => \VGA_unit|Add0~15\);

-- Location: LCCOMB_X28_Y14_N10
\VGA_unit|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector8~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~14_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|Add0~14_combout\,
	combout => \VGA_unit|Selector8~0_combout\);

-- Location: LCFF_X28_Y14_N11
\VGA_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector8~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(9));

-- Location: LCCOMB_X29_Y13_N2
\VGA_unit|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~20_combout\ = (\VGA_unit|SRAM_address\(10) & (\VGA_unit|Add1~19\ $ (GND))) # (!\VGA_unit|SRAM_address\(10) & (!\VGA_unit|Add1~19\ & VCC))
-- \VGA_unit|Add1~21\ = CARRY((\VGA_unit|SRAM_address\(10) & !\VGA_unit|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(10),
	datad => VCC,
	cin => \VGA_unit|Add1~19\,
	combout => \VGA_unit|Add1~20_combout\,
	cout => \VGA_unit|Add1~21\);

-- Location: LCCOMB_X29_Y13_N4
\VGA_unit|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~22_combout\ = (\VGA_unit|SRAM_address\(11) & (!\VGA_unit|Add1~21\)) # (!\VGA_unit|SRAM_address\(11) & ((\VGA_unit|Add1~21\) # (GND)))
-- \VGA_unit|Add1~23\ = CARRY((!\VGA_unit|Add1~21\) # (!\VGA_unit|SRAM_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(11),
	datad => VCC,
	cin => \VGA_unit|Add1~21\,
	combout => \VGA_unit|Add1~22_combout\,
	cout => \VGA_unit|Add1~23\);

-- Location: LCCOMB_X30_Y14_N16
\VGA_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~16_combout\ = (\VGA_unit|SRAM_address\(10) & ((GND) # (!\VGA_unit|Add0~15\))) # (!\VGA_unit|SRAM_address\(10) & (\VGA_unit|Add0~15\ $ (GND)))
-- \VGA_unit|Add0~17\ = CARRY((\VGA_unit|SRAM_address\(10)) # (!\VGA_unit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(10),
	datad => VCC,
	cin => \VGA_unit|Add0~15\,
	combout => \VGA_unit|Add0~16_combout\,
	cout => \VGA_unit|Add0~17\);

-- Location: LCCOMB_X28_Y14_N12
\VGA_unit|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector7~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~16_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add1~20_combout\,
	datad => \VGA_unit|Add0~16_combout\,
	combout => \VGA_unit|Selector7~0_combout\);

-- Location: LCFF_X28_Y14_N13
\VGA_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector7~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(10));

-- Location: LCCOMB_X30_Y14_N18
\VGA_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~18_combout\ = (\VGA_unit|SRAM_address\(11) & (\VGA_unit|Add0~17\ & VCC)) # (!\VGA_unit|SRAM_address\(11) & (!\VGA_unit|Add0~17\))
-- \VGA_unit|Add0~19\ = CARRY((!\VGA_unit|SRAM_address\(11) & !\VGA_unit|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(11),
	datad => VCC,
	cin => \VGA_unit|Add0~17\,
	combout => \VGA_unit|Add0~18_combout\,
	cout => \VGA_unit|Add0~19\);

-- Location: LCCOMB_X28_Y14_N22
\VGA_unit|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector6~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~18_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add1~22_combout\,
	datad => \VGA_unit|Add0~18_combout\,
	combout => \VGA_unit|Selector6~0_combout\);

-- Location: LCFF_X28_Y14_N23
\VGA_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector6~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(11));

-- Location: LCCOMB_X33_Y14_N16
\M1_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~6_combout\ = (\M1_unit|U_address\(11) & (\M1_unit|Add0~4\ $ (GND))) # (!\M1_unit|U_address\(11) & (!\M1_unit|Add0~4\ & VCC))
-- \M1_unit|Add0~7\ = CARRY((\M1_unit|U_address\(11) & !\M1_unit|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(11),
	datad => VCC,
	cin => \M1_unit|Add0~4\,
	combout => \M1_unit|Add0~6_combout\,
	cout => \M1_unit|Add0~7\);

-- Location: LCCOMB_X32_Y15_N0
\M1_unit|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector31~1_combout\ = (\M1_unit|Add31~22_combout\ & ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\) # ((!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & \M1_unit|Add0~6_combout\)))) # (!\M1_unit|Add31~22_combout\ & (!\M1_unit|SRAM_ADDRESS_m1~1_combout\ & 
-- (\M1_unit|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~22_combout\,
	datab => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datac => \M1_unit|Add0~6_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector31~1_combout\);

-- Location: LCCOMB_X35_Y12_N18
\M1_unit|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~4_combout\ = (\M1_unit|RGB_address\(11) & ((GND) # (!\M1_unit|Add5~3\))) # (!\M1_unit|RGB_address\(11) & (\M1_unit|Add5~3\ $ (GND)))
-- \M1_unit|Add5~5\ = CARRY((\M1_unit|RGB_address\(11)) # (!\M1_unit|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(11),
	datad => VCC,
	cin => \M1_unit|Add5~3\,
	combout => \M1_unit|Add5~4_combout\,
	cout => \M1_unit|Add5~5\);

-- Location: LCCOMB_X35_Y12_N12
\M1_unit|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector31~0_combout\ = (\M1_unit|Y_address\(11) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((\M1_unit|Add5~4_combout\ & !\M1_unit|Selector400~3_combout\)))) # (!\M1_unit|Y_address\(11) & (\M1_unit|Add5~4_combout\ & 
-- (!\M1_unit|Selector400~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(11),
	datab => \M1_unit|Add5~4_combout\,
	datac => \M1_unit|Selector400~3_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector31~0_combout\);

-- Location: LCCOMB_X32_Y15_N8
\M1_unit|Selector31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector31~2_combout\ = (\M1_unit|Selector31~1_combout\) # ((\M1_unit|Selector31~0_combout\) # ((\M1_unit|Add2~6_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add2~6_combout\,
	datab => \M1_unit|Selector31~1_combout\,
	datac => \M1_unit|Selector31~0_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector31~2_combout\);

-- Location: LCFF_X32_Y15_N9
\M1_unit|SRAM_ADDRESS_m1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector31~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(11));

-- Location: LCCOMB_X32_Y10_N14
\SRAM_address[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[11]~35_combout\ = (\state~8_regout\ & (\state~9_regout\ & ((\M1_unit|SRAM_ADDRESS_m1\(11))))) # (!\state~8_regout\ & (!\state~9_regout\ & (\VGA_unit|SRAM_address\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \VGA_unit|SRAM_address\(11),
	datad => \M1_unit|SRAM_ADDRESS_m1\(11),
	combout => \SRAM_address[11]~35_combout\);

-- Location: LCCOMB_X31_Y10_N6
\UART_unit|Add1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~31_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~29_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~29_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~31_combout\);

-- Location: LCFF_X31_Y10_N7
\UART_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(11));

-- Location: LCCOMB_X32_Y10_N28
\SRAM_address[11]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[11]~49_combout\ = (\SRAM_address[11]~35_combout\) # ((\UART_unit|SRAM_address\(11) & (\state~8_regout\ $ (\state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \SRAM_address[11]~35_combout\,
	datad => \UART_unit|SRAM_address\(11),
	combout => \SRAM_address[11]~49_combout\);

-- Location: LCCOMB_X32_Y10_N16
\SRAM_address[9]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[9]~47_combout\ = (\SRAM_address[9]~33_combout\) # ((\UART_unit|SRAM_address\(9) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[9]~33_combout\,
	datab => \UART_unit|SRAM_address\(9),
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[9]~47_combout\);

-- Location: LCCOMB_X32_Y10_N22
\SRAM_address[8]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[8]~46_combout\ = (\SRAM_address[8]~32_combout\) # ((\UART_unit|SRAM_address\(8) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[8]~32_combout\,
	datab => \UART_unit|SRAM_address\(8),
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[8]~46_combout\);

-- Location: LCCOMB_X32_Y10_N24
\unit1|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr6~0_combout\ = (\SRAM_address[10]~48_combout\ & (!\SRAM_address[9]~47_combout\ & (\SRAM_address[11]~49_combout\ $ (!\SRAM_address[8]~46_combout\)))) # (!\SRAM_address[10]~48_combout\ & (\SRAM_address[8]~46_combout\ & 
-- (\SRAM_address[11]~49_combout\ $ (!\SRAM_address[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[10]~48_combout\,
	datab => \SRAM_address[11]~49_combout\,
	datac => \SRAM_address[9]~47_combout\,
	datad => \SRAM_address[8]~46_combout\,
	combout => \unit1|WideOr6~0_combout\);

-- Location: LCCOMB_X32_Y10_N2
\unit1|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr5~0_combout\ = (\SRAM_address[11]~49_combout\ & ((\SRAM_address[8]~46_combout\ & ((\SRAM_address[9]~47_combout\))) # (!\SRAM_address[8]~46_combout\ & (\SRAM_address[10]~48_combout\)))) # (!\SRAM_address[11]~49_combout\ & 
-- (\SRAM_address[10]~48_combout\ & (\SRAM_address[9]~47_combout\ $ (\SRAM_address[8]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[10]~48_combout\,
	datab => \SRAM_address[11]~49_combout\,
	datac => \SRAM_address[9]~47_combout\,
	datad => \SRAM_address[8]~46_combout\,
	combout => \unit1|WideOr5~0_combout\);

-- Location: LCCOMB_X32_Y10_N20
\unit1|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr4~0_combout\ = (\SRAM_address[10]~48_combout\ & (\SRAM_address[11]~49_combout\ & ((\SRAM_address[9]~47_combout\) # (!\SRAM_address[8]~46_combout\)))) # (!\SRAM_address[10]~48_combout\ & (!\SRAM_address[11]~49_combout\ & 
-- (\SRAM_address[9]~47_combout\ & !\SRAM_address[8]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[10]~48_combout\,
	datab => \SRAM_address[11]~49_combout\,
	datac => \SRAM_address[9]~47_combout\,
	datad => \SRAM_address[8]~46_combout\,
	combout => \unit1|WideOr4~0_combout\);

-- Location: LCCOMB_X32_Y10_N6
\unit1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr3~0_combout\ = (\SRAM_address[8]~46_combout\ & (\SRAM_address[10]~48_combout\ $ (((!\SRAM_address[9]~47_combout\))))) # (!\SRAM_address[8]~46_combout\ & ((\SRAM_address[10]~48_combout\ & (!\SRAM_address[11]~49_combout\ & 
-- !\SRAM_address[9]~47_combout\)) # (!\SRAM_address[10]~48_combout\ & (\SRAM_address[11]~49_combout\ & \SRAM_address[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[10]~48_combout\,
	datab => \SRAM_address[11]~49_combout\,
	datac => \SRAM_address[9]~47_combout\,
	datad => \SRAM_address[8]~46_combout\,
	combout => \unit1|WideOr3~0_combout\);

-- Location: LCCOMB_X32_Y10_N8
\unit1|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr2~0_combout\ = (\SRAM_address[9]~47_combout\ & (((!\SRAM_address[11]~49_combout\ & \SRAM_address[8]~46_combout\)))) # (!\SRAM_address[9]~47_combout\ & ((\SRAM_address[10]~48_combout\ & (!\SRAM_address[11]~49_combout\)) # 
-- (!\SRAM_address[10]~48_combout\ & ((\SRAM_address[8]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[10]~48_combout\,
	datab => \SRAM_address[11]~49_combout\,
	datac => \SRAM_address[9]~47_combout\,
	datad => \SRAM_address[8]~46_combout\,
	combout => \unit1|WideOr2~0_combout\);

-- Location: LCCOMB_X32_Y10_N18
\unit1|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr1~0_combout\ = (\SRAM_address[10]~48_combout\ & (\SRAM_address[8]~46_combout\ & (\SRAM_address[11]~49_combout\ $ (\SRAM_address[9]~47_combout\)))) # (!\SRAM_address[10]~48_combout\ & (!\SRAM_address[11]~49_combout\ & 
-- ((\SRAM_address[9]~47_combout\) # (\SRAM_address[8]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[10]~48_combout\,
	datab => \SRAM_address[11]~49_combout\,
	datac => \SRAM_address[9]~47_combout\,
	datad => \SRAM_address[8]~46_combout\,
	combout => \unit1|WideOr1~0_combout\);

-- Location: LCCOMB_X32_Y10_N12
\unit1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr0~0_combout\ = (\SRAM_address[8]~46_combout\ & ((\SRAM_address[11]~49_combout\) # (\SRAM_address[10]~48_combout\ $ (\SRAM_address[9]~47_combout\)))) # (!\SRAM_address[8]~46_combout\ & ((\SRAM_address[9]~47_combout\) # 
-- (\SRAM_address[10]~48_combout\ $ (\SRAM_address[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[10]~48_combout\,
	datab => \SRAM_address[11]~49_combout\,
	datac => \SRAM_address[9]~47_combout\,
	datad => \SRAM_address[8]~46_combout\,
	combout => \unit1|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y13_N6
\VGA_unit|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~24_combout\ = (\VGA_unit|SRAM_address\(12) & (\VGA_unit|Add1~23\ $ (GND))) # (!\VGA_unit|SRAM_address\(12) & (!\VGA_unit|Add1~23\ & VCC))
-- \VGA_unit|Add1~25\ = CARRY((\VGA_unit|SRAM_address\(12) & !\VGA_unit|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(12),
	datad => VCC,
	cin => \VGA_unit|Add1~23\,
	combout => \VGA_unit|Add1~24_combout\,
	cout => \VGA_unit|Add1~25\);

-- Location: LCCOMB_X30_Y14_N20
\VGA_unit|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~20_combout\ = (\VGA_unit|SRAM_address\(12) & ((GND) # (!\VGA_unit|Add0~19\))) # (!\VGA_unit|SRAM_address\(12) & (\VGA_unit|Add0~19\ $ (GND)))
-- \VGA_unit|Add0~21\ = CARRY((\VGA_unit|SRAM_address\(12)) # (!\VGA_unit|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(12),
	datad => VCC,
	cin => \VGA_unit|Add0~19\,
	combout => \VGA_unit|Add0~20_combout\,
	cout => \VGA_unit|Add0~21\);

-- Location: LCCOMB_X28_Y14_N24
\VGA_unit|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector5~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~20_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add1~24_combout\,
	datad => \VGA_unit|Add0~20_combout\,
	combout => \VGA_unit|Selector5~0_combout\);

-- Location: LCFF_X28_Y14_N25
\VGA_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector5~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(12));

-- Location: LCCOMB_X33_Y12_N6
\M1_unit|Add31~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~24_combout\ = (\M1_unit|Add5~6_combout\ & (\M1_unit|Add31~23\ $ (GND))) # (!\M1_unit|Add5~6_combout\ & (!\M1_unit|Add31~23\ & VCC))
-- \M1_unit|Add31~25\ = CARRY((\M1_unit|Add5~6_combout\ & !\M1_unit|Add31~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~23\,
	combout => \M1_unit|Add31~24_combout\,
	cout => \M1_unit|Add31~25\);

-- Location: LCCOMB_X33_Y14_N18
\M1_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~8_combout\ = (\M1_unit|U_address\(12) & (\M1_unit|Add0~7\ & VCC)) # (!\M1_unit|U_address\(12) & (!\M1_unit|Add0~7\))
-- \M1_unit|Add0~9\ = CARRY((!\M1_unit|U_address\(12) & !\M1_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(12),
	datad => VCC,
	cin => \M1_unit|Add0~7\,
	combout => \M1_unit|Add0~8_combout\,
	cout => \M1_unit|Add0~9\);

-- Location: LCCOMB_X33_Y12_N24
\M1_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~10_combout\ = (\M1_unit|Add0~8_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_2~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_1~6_combout\ & \M1_unit|state_m1.S_LEADIN_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	datac => \M1_unit|Add0~8_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	combout => \M1_unit|Add0~10_combout\);

-- Location: LCCOMB_X32_Y12_N28
\M1_unit|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector30~1_combout\ = (\M1_unit|state_m1.S_LEADIN_0~2_combout\) # ((\M1_unit|Add0~10_combout\) # ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\ & \M1_unit|Add31~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datab => \M1_unit|Add31~24_combout\,
	datac => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	datad => \M1_unit|Add0~10_combout\,
	combout => \M1_unit|Selector30~1_combout\);

-- Location: LCCOMB_X34_Y13_N14
\M1_unit|Y_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[0]~18_combout\ = \M1_unit|Y_address\(0) $ (VCC)
-- \M1_unit|Y_address[0]~19\ = CARRY(\M1_unit|Y_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(0),
	datad => VCC,
	combout => \M1_unit|Y_address[0]~18_combout\,
	cout => \M1_unit|Y_address[0]~19\);

-- Location: LCFF_X34_Y13_N15
\M1_unit|Y_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[0]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(0));

-- Location: LCCOMB_X34_Y13_N18
\M1_unit|Y_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[2]~22_combout\ = (\M1_unit|Y_address\(2) & (\M1_unit|Y_address[1]~21\ $ (GND))) # (!\M1_unit|Y_address\(2) & (!\M1_unit|Y_address[1]~21\ & VCC))
-- \M1_unit|Y_address[2]~23\ = CARRY((\M1_unit|Y_address\(2) & !\M1_unit|Y_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(2),
	datad => VCC,
	cin => \M1_unit|Y_address[1]~21\,
	combout => \M1_unit|Y_address[2]~22_combout\,
	cout => \M1_unit|Y_address[2]~23\);

-- Location: LCFF_X34_Y13_N19
\M1_unit|Y_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[2]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(2));

-- Location: LCCOMB_X34_Y13_N20
\M1_unit|Y_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[3]~24_combout\ = (\M1_unit|Y_address\(3) & (!\M1_unit|Y_address[2]~23\)) # (!\M1_unit|Y_address\(3) & ((\M1_unit|Y_address[2]~23\) # (GND)))
-- \M1_unit|Y_address[3]~25\ = CARRY((!\M1_unit|Y_address[2]~23\) # (!\M1_unit|Y_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(3),
	datad => VCC,
	cin => \M1_unit|Y_address[2]~23\,
	combout => \M1_unit|Y_address[3]~24_combout\,
	cout => \M1_unit|Y_address[3]~25\);

-- Location: LCCOMB_X34_Y13_N22
\M1_unit|Y_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[4]~26_combout\ = (\M1_unit|Y_address\(4) & (\M1_unit|Y_address[3]~25\ $ (GND))) # (!\M1_unit|Y_address\(4) & (!\M1_unit|Y_address[3]~25\ & VCC))
-- \M1_unit|Y_address[4]~27\ = CARRY((\M1_unit|Y_address\(4) & !\M1_unit|Y_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(4),
	datad => VCC,
	cin => \M1_unit|Y_address[3]~25\,
	combout => \M1_unit|Y_address[4]~26_combout\,
	cout => \M1_unit|Y_address[4]~27\);

-- Location: LCFF_X34_Y13_N23
\M1_unit|Y_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[4]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(4));

-- Location: LCCOMB_X34_Y13_N26
\M1_unit|Y_address[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[6]~30_combout\ = (\M1_unit|Y_address\(6) & (\M1_unit|Y_address[5]~29\ $ (GND))) # (!\M1_unit|Y_address\(6) & (!\M1_unit|Y_address[5]~29\ & VCC))
-- \M1_unit|Y_address[6]~31\ = CARRY((\M1_unit|Y_address\(6) & !\M1_unit|Y_address[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(6),
	datad => VCC,
	cin => \M1_unit|Y_address[5]~29\,
	combout => \M1_unit|Y_address[6]~30_combout\,
	cout => \M1_unit|Y_address[6]~31\);

-- Location: LCFF_X34_Y13_N27
\M1_unit|Y_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[6]~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(6));

-- Location: LCCOMB_X34_Y13_N28
\M1_unit|Y_address[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[7]~32_combout\ = (\M1_unit|Y_address\(7) & (!\M1_unit|Y_address[6]~31\)) # (!\M1_unit|Y_address\(7) & ((\M1_unit|Y_address[6]~31\) # (GND)))
-- \M1_unit|Y_address[7]~33\ = CARRY((!\M1_unit|Y_address[6]~31\) # (!\M1_unit|Y_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(7),
	datad => VCC,
	cin => \M1_unit|Y_address[6]~31\,
	combout => \M1_unit|Y_address[7]~32_combout\,
	cout => \M1_unit|Y_address[7]~33\);

-- Location: LCFF_X34_Y13_N29
\M1_unit|Y_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[7]~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(7));

-- Location: LCCOMB_X34_Y13_N30
\M1_unit|Y_address[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[8]~34_combout\ = (\M1_unit|Y_address\(8) & (\M1_unit|Y_address[7]~33\ $ (GND))) # (!\M1_unit|Y_address\(8) & (!\M1_unit|Y_address[7]~33\ & VCC))
-- \M1_unit|Y_address[8]~35\ = CARRY((\M1_unit|Y_address\(8) & !\M1_unit|Y_address[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(8),
	datad => VCC,
	cin => \M1_unit|Y_address[7]~33\,
	combout => \M1_unit|Y_address[8]~34_combout\,
	cout => \M1_unit|Y_address[8]~35\);

-- Location: LCFF_X34_Y13_N31
\M1_unit|Y_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[8]~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(8));

-- Location: LCCOMB_X34_Y12_N0
\M1_unit|Y_address[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[9]~36_combout\ = (\M1_unit|Y_address\(9) & (!\M1_unit|Y_address[8]~35\)) # (!\M1_unit|Y_address\(9) & ((\M1_unit|Y_address[8]~35\) # (GND)))
-- \M1_unit|Y_address[9]~37\ = CARRY((!\M1_unit|Y_address[8]~35\) # (!\M1_unit|Y_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(9),
	datad => VCC,
	cin => \M1_unit|Y_address[8]~35\,
	combout => \M1_unit|Y_address[9]~36_combout\,
	cout => \M1_unit|Y_address[9]~37\);

-- Location: LCFF_X34_Y12_N1
\M1_unit|Y_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[9]~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(9));

-- Location: LCCOMB_X34_Y12_N2
\M1_unit|Y_address[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[10]~38_combout\ = (\M1_unit|Y_address\(10) & (\M1_unit|Y_address[9]~37\ $ (GND))) # (!\M1_unit|Y_address\(10) & (!\M1_unit|Y_address[9]~37\ & VCC))
-- \M1_unit|Y_address[10]~39\ = CARRY((\M1_unit|Y_address\(10) & !\M1_unit|Y_address[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(10),
	datad => VCC,
	cin => \M1_unit|Y_address[9]~37\,
	combout => \M1_unit|Y_address[10]~38_combout\,
	cout => \M1_unit|Y_address[10]~39\);

-- Location: LCFF_X34_Y12_N3
\M1_unit|Y_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[10]~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(10));

-- Location: LCCOMB_X34_Y12_N4
\M1_unit|Y_address[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[11]~40_combout\ = (\M1_unit|Y_address\(11) & (!\M1_unit|Y_address[10]~39\)) # (!\M1_unit|Y_address\(11) & ((\M1_unit|Y_address[10]~39\) # (GND)))
-- \M1_unit|Y_address[11]~41\ = CARRY((!\M1_unit|Y_address[10]~39\) # (!\M1_unit|Y_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(11),
	datad => VCC,
	cin => \M1_unit|Y_address[10]~39\,
	combout => \M1_unit|Y_address[11]~40_combout\,
	cout => \M1_unit|Y_address[11]~41\);

-- Location: LCFF_X34_Y12_N5
\M1_unit|Y_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[11]~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(11));

-- Location: LCFF_X34_Y12_N7
\M1_unit|Y_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[12]~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(12));

-- Location: LCCOMB_X35_Y12_N6
\M1_unit|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector30~0_combout\ = (\M1_unit|Add5~6_combout\ & (((\M1_unit|Y_address\(12) & \M1_unit|SRAM_ADDRESS_m1~0_combout\)) # (!\M1_unit|Selector400~3_combout\))) # (!\M1_unit|Add5~6_combout\ & (\M1_unit|Y_address\(12) & 
-- ((\M1_unit|SRAM_ADDRESS_m1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~6_combout\,
	datab => \M1_unit|Y_address\(12),
	datac => \M1_unit|Selector400~3_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector30~0_combout\);

-- Location: LCCOMB_X32_Y12_N24
\M1_unit|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector30~2_combout\ = (\M1_unit|Selector30~1_combout\) # ((\M1_unit|Selector30~0_combout\) # ((\M1_unit|Add2~8_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add2~8_combout\,
	datab => \M1_unit|Selector30~1_combout\,
	datac => \M1_unit|Selector30~0_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector30~2_combout\);

-- Location: LCFF_X32_Y12_N25
\M1_unit|SRAM_ADDRESS_m1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector30~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(12));

-- Location: LCCOMB_X34_Y10_N4
\SRAM_address[12]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[12]~36_combout\ = (\state~8_regout\ & (\state~9_regout\ & ((\M1_unit|SRAM_ADDRESS_m1\(12))))) # (!\state~8_regout\ & (!\state~9_regout\ & (\VGA_unit|SRAM_address\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \VGA_unit|SRAM_address\(12),
	datad => \M1_unit|SRAM_ADDRESS_m1\(12),
	combout => \SRAM_address[12]~36_combout\);

-- Location: LCCOMB_X31_Y10_N16
\UART_unit|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~34_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~32_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~32_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~34_combout\);

-- Location: LCFF_X31_Y10_N17
\UART_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(12));

-- Location: LCCOMB_X34_Y10_N20
\SRAM_address[12]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[12]~50_combout\ = (\SRAM_address[12]~36_combout\) # ((\UART_unit|SRAM_address\(12) & (\state~8_regout\ $ (\state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \SRAM_address[12]~36_combout\,
	datad => \UART_unit|SRAM_address\(12),
	combout => \SRAM_address[12]~50_combout\);

-- Location: LCCOMB_X29_Y13_N10
\VGA_unit|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~28_combout\ = (\VGA_unit|SRAM_address\(14) & (\VGA_unit|Add1~27\ $ (GND))) # (!\VGA_unit|SRAM_address\(14) & (!\VGA_unit|Add1~27\ & VCC))
-- \VGA_unit|Add1~29\ = CARRY((\VGA_unit|SRAM_address\(14) & !\VGA_unit|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(14),
	datad => VCC,
	cin => \VGA_unit|Add1~27\,
	combout => \VGA_unit|Add1~28_combout\,
	cout => \VGA_unit|Add1~29\);

-- Location: LCCOMB_X30_Y14_N22
\VGA_unit|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~22_combout\ = (\VGA_unit|SRAM_address\(13) & (\VGA_unit|Add0~21\ & VCC)) # (!\VGA_unit|SRAM_address\(13) & (!\VGA_unit|Add0~21\))
-- \VGA_unit|Add0~23\ = CARRY((!\VGA_unit|SRAM_address\(13) & !\VGA_unit|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(13),
	datad => VCC,
	cin => \VGA_unit|Add0~21\,
	combout => \VGA_unit|Add0~22_combout\,
	cout => \VGA_unit|Add0~23\);

-- Location: LCCOMB_X30_Y14_N24
\VGA_unit|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~24_combout\ = (\VGA_unit|SRAM_address\(14) & ((GND) # (!\VGA_unit|Add0~23\))) # (!\VGA_unit|SRAM_address\(14) & (\VGA_unit|Add0~23\ $ (GND)))
-- \VGA_unit|Add0~25\ = CARRY((\VGA_unit|SRAM_address\(14)) # (!\VGA_unit|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(14),
	datad => VCC,
	cin => \VGA_unit|Add0~23\,
	combout => \VGA_unit|Add0~24_combout\,
	cout => \VGA_unit|Add0~25\);

-- Location: LCCOMB_X29_Y14_N10
\VGA_unit|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector3~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~24_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address[9]~0_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add1~28_combout\,
	datad => \VGA_unit|Add0~24_combout\,
	combout => \VGA_unit|Selector3~0_combout\);

-- Location: LCFF_X29_Y14_N11
\VGA_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector3~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(14));

-- Location: LCCOMB_X30_Y14_N26
\VGA_unit|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~26_combout\ = (\VGA_unit|SRAM_address\(15) & (\VGA_unit|Add0~25\ & VCC)) # (!\VGA_unit|SRAM_address\(15) & (!\VGA_unit|Add0~25\))
-- \VGA_unit|Add0~27\ = CARRY((!\VGA_unit|SRAM_address\(15) & !\VGA_unit|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(15),
	datad => VCC,
	cin => \VGA_unit|Add0~25\,
	combout => \VGA_unit|Add0~26_combout\,
	cout => \VGA_unit|Add0~27\);

-- Location: LCCOMB_X29_Y13_N12
\VGA_unit|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~30_combout\ = (\VGA_unit|SRAM_address\(15) & (!\VGA_unit|Add1~29\)) # (!\VGA_unit|SRAM_address\(15) & ((\VGA_unit|Add1~29\) # (GND)))
-- \VGA_unit|Add1~31\ = CARRY((!\VGA_unit|Add1~29\) # (!\VGA_unit|SRAM_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(15),
	datad => VCC,
	cin => \VGA_unit|Add1~29\,
	combout => \VGA_unit|Add1~30_combout\,
	cout => \VGA_unit|Add1~31\);

-- Location: LCCOMB_X29_Y14_N12
\VGA_unit|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector2~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add0~26_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- ((\VGA_unit|Add1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address[9]~0_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add0~26_combout\,
	datad => \VGA_unit|Add1~30_combout\,
	combout => \VGA_unit|Selector2~0_combout\);

-- Location: LCFF_X29_Y14_N13
\VGA_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector2~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(15));

-- Location: LCCOMB_X31_Y13_N14
\M1_unit|V_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[0]~18_combout\ = \M1_unit|V_address\(0) $ (VCC)
-- \M1_unit|V_address[0]~19\ = CARRY(\M1_unit|V_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(0),
	datad => VCC,
	combout => \M1_unit|V_address[0]~18_combout\,
	cout => \M1_unit|V_address[0]~19\);

-- Location: LCCOMB_X35_Y13_N18
\M1_unit|state_m1.S_LEADIN_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state_m1.S_LEADIN_1~7_combout\ = (\M1_unit|state_m1.S_LEADIN_1~6_combout\ & (\M1_unit|state_m1~31_regout\ & !\M1_unit|state_m1~30_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|state_m1.S_LEADIN_1~7_combout\);

-- Location: LCCOMB_X35_Y13_N20
\M1_unit|WideOr29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr29~2_combout\ = ((\M1_unit|state_m1.S_LEADIN_1~6_combout\ & (\M1_unit|state_m1~31_regout\ & !\M1_unit|state_m1~30_regout\))) # (!\M1_unit|SRAM_ADDRESS_m1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datac => \M1_unit|state_m1~31_regout\,
	datad => \M1_unit|state_m1~30_regout\,
	combout => \M1_unit|WideOr29~2_combout\);

-- Location: LCFF_X31_Y13_N15
\M1_unit|V_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[0]~18_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(0));

-- Location: LCCOMB_X31_Y13_N18
\M1_unit|V_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[2]~22_combout\ = (\M1_unit|V_address\(2) & (\M1_unit|V_address[1]~21\ $ (GND))) # (!\M1_unit|V_address\(2) & (!\M1_unit|V_address[1]~21\ & VCC))
-- \M1_unit|V_address[2]~23\ = CARRY((\M1_unit|V_address\(2) & !\M1_unit|V_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(2),
	datad => VCC,
	cin => \M1_unit|V_address[1]~21\,
	combout => \M1_unit|V_address[2]~22_combout\,
	cout => \M1_unit|V_address[2]~23\);

-- Location: LCFF_X31_Y13_N19
\M1_unit|V_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(2));

-- Location: LCCOMB_X31_Y13_N20
\M1_unit|V_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[3]~24_combout\ = (\M1_unit|V_address\(3) & (!\M1_unit|V_address[2]~23\)) # (!\M1_unit|V_address\(3) & ((\M1_unit|V_address[2]~23\) # (GND)))
-- \M1_unit|V_address[3]~25\ = CARRY((!\M1_unit|V_address[2]~23\) # (!\M1_unit|V_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(3),
	datad => VCC,
	cin => \M1_unit|V_address[2]~23\,
	combout => \M1_unit|V_address[3]~24_combout\,
	cout => \M1_unit|V_address[3]~25\);

-- Location: LCCOMB_X31_Y13_N22
\M1_unit|V_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[4]~26_combout\ = (\M1_unit|V_address\(4) & (\M1_unit|V_address[3]~25\ $ (GND))) # (!\M1_unit|V_address\(4) & (!\M1_unit|V_address[3]~25\ & VCC))
-- \M1_unit|V_address[4]~27\ = CARRY((\M1_unit|V_address\(4) & !\M1_unit|V_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(4),
	datad => VCC,
	cin => \M1_unit|V_address[3]~25\,
	combout => \M1_unit|V_address[4]~26_combout\,
	cout => \M1_unit|V_address[4]~27\);

-- Location: LCFF_X31_Y13_N23
\M1_unit|V_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(4));

-- Location: LCCOMB_X31_Y13_N26
\M1_unit|V_address[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[6]~30_combout\ = (\M1_unit|V_address\(6) & (\M1_unit|V_address[5]~29\ $ (GND))) # (!\M1_unit|V_address\(6) & (!\M1_unit|V_address[5]~29\ & VCC))
-- \M1_unit|V_address[6]~31\ = CARRY((\M1_unit|V_address\(6) & !\M1_unit|V_address[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(6),
	datad => VCC,
	cin => \M1_unit|V_address[5]~29\,
	combout => \M1_unit|V_address[6]~30_combout\,
	cout => \M1_unit|V_address[6]~31\);

-- Location: LCFF_X31_Y13_N27
\M1_unit|V_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[6]~30_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(6));

-- Location: LCCOMB_X31_Y13_N28
\M1_unit|V_address[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[7]~32_combout\ = (\M1_unit|V_address\(7) & (!\M1_unit|V_address[6]~31\)) # (!\M1_unit|V_address\(7) & ((\M1_unit|V_address[6]~31\) # (GND)))
-- \M1_unit|V_address[7]~33\ = CARRY((!\M1_unit|V_address[6]~31\) # (!\M1_unit|V_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(7),
	datad => VCC,
	cin => \M1_unit|V_address[6]~31\,
	combout => \M1_unit|V_address[7]~32_combout\,
	cout => \M1_unit|V_address[7]~33\);

-- Location: LCFF_X31_Y13_N29
\M1_unit|V_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[7]~32_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(7));

-- Location: LCCOMB_X31_Y13_N30
\M1_unit|V_address[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[8]~34_combout\ = (\M1_unit|V_address\(8) & (\M1_unit|V_address[7]~33\ $ (GND))) # (!\M1_unit|V_address\(8) & (!\M1_unit|V_address[7]~33\ & VCC))
-- \M1_unit|V_address[8]~35\ = CARRY((\M1_unit|V_address\(8) & !\M1_unit|V_address[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(8),
	datad => VCC,
	cin => \M1_unit|V_address[7]~33\,
	combout => \M1_unit|V_address[8]~34_combout\,
	cout => \M1_unit|V_address[8]~35\);

-- Location: LCFF_X31_Y13_N31
\M1_unit|V_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[8]~34_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(8));

-- Location: LCCOMB_X31_Y12_N0
\M1_unit|V_address[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[9]~36_combout\ = (\M1_unit|V_address\(9) & (!\M1_unit|V_address[8]~35\)) # (!\M1_unit|V_address\(9) & ((\M1_unit|V_address[8]~35\) # (GND)))
-- \M1_unit|V_address[9]~37\ = CARRY((!\M1_unit|V_address[8]~35\) # (!\M1_unit|V_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(9),
	datad => VCC,
	cin => \M1_unit|V_address[8]~35\,
	combout => \M1_unit|V_address[9]~36_combout\,
	cout => \M1_unit|V_address[9]~37\);

-- Location: LCFF_X31_Y12_N1
\M1_unit|V_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[9]~36_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(9));

-- Location: LCCOMB_X31_Y12_N2
\M1_unit|V_address[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[10]~38_combout\ = (\M1_unit|V_address\(10) & (\M1_unit|V_address[9]~37\ $ (GND))) # (!\M1_unit|V_address\(10) & (!\M1_unit|V_address[9]~37\ & VCC))
-- \M1_unit|V_address[10]~39\ = CARRY((\M1_unit|V_address\(10) & !\M1_unit|V_address[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(10),
	datad => VCC,
	cin => \M1_unit|V_address[9]~37\,
	combout => \M1_unit|V_address[10]~38_combout\,
	cout => \M1_unit|V_address[10]~39\);

-- Location: LCFF_X31_Y12_N3
\M1_unit|V_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[10]~38_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(10));

-- Location: LCFF_X31_Y12_N5
\M1_unit|V_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[11]~40_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(11));

-- Location: LCCOMB_X32_Y12_N14
\M1_unit|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~10_combout\ = (\M1_unit|V_address\(13) & (\M1_unit|Add2~9\ & VCC)) # (!\M1_unit|V_address\(13) & (!\M1_unit|Add2~9\))
-- \M1_unit|Add2~11\ = CARRY((!\M1_unit|V_address\(13) & !\M1_unit|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(13),
	datad => VCC,
	cin => \M1_unit|Add2~9\,
	combout => \M1_unit|Add2~10_combout\,
	cout => \M1_unit|Add2~11\);

-- Location: LCCOMB_X32_Y12_N16
\M1_unit|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add2~12_combout\ = (\M1_unit|V_address\(14) & ((GND) # (!\M1_unit|Add2~11\))) # (!\M1_unit|V_address\(14) & (\M1_unit|Add2~11\ $ (GND)))
-- \M1_unit|Add2~13\ = CARRY((\M1_unit|V_address\(14)) # (!\M1_unit|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(14),
	datad => VCC,
	cin => \M1_unit|Add2~11\,
	combout => \M1_unit|Add2~12_combout\,
	cout => \M1_unit|Add2~13\);

-- Location: LCCOMB_X32_Y13_N30
\M1_unit|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector27~1_combout\ = (\M1_unit|Add0~17_combout\ & (((\M1_unit|Add2~14_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\))) # (!\M1_unit|Add0~17_combout\ & (((\M1_unit|Add2~14_combout\ & 
-- !\M1_unit|SRAM_ADDRESS_m1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add0~17_combout\,
	datab => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datac => \M1_unit|Add2~14_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector27~1_combout\);

-- Location: LCCOMB_X33_Y12_N8
\M1_unit|Add31~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~26_combout\ = (\M1_unit|Add5~8_combout\ & (!\M1_unit|Add31~25\)) # (!\M1_unit|Add5~8_combout\ & ((\M1_unit|Add31~25\) # (GND)))
-- \M1_unit|Add31~27\ = CARRY((!\M1_unit|Add31~25\) # (!\M1_unit|Add5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add31~25\,
	combout => \M1_unit|Add31~26_combout\,
	cout => \M1_unit|Add31~27\);

-- Location: LCCOMB_X32_Y13_N8
\M1_unit|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector27~2_combout\ = (\M1_unit|state_m1.S_LEADIN_1~7_combout\) # ((\M1_unit|state_m1.S_LEADIN_0~2_combout\) # ((\M1_unit|Add31~30_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	datab => \M1_unit|Add31~30_combout\,
	datac => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datad => \M1_unit|state_m1.S_LEADIN_0~2_combout\,
	combout => \M1_unit|Selector27~2_combout\);

-- Location: LCCOMB_X36_Y12_N2
\M1_unit|RGB_address[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[10]~39_combout\ = (\M1_unit|RGB_address\(10) & (\M1_unit|RGB_address[9]~38\ $ (GND))) # (!\M1_unit|RGB_address\(10) & (!\M1_unit|RGB_address[9]~38\ & VCC))
-- \M1_unit|RGB_address[10]~40\ = CARRY((\M1_unit|RGB_address\(10) & !\M1_unit|RGB_address[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(10),
	datad => VCC,
	cin => \M1_unit|RGB_address[9]~38\,
	combout => \M1_unit|RGB_address[10]~39_combout\,
	cout => \M1_unit|RGB_address[10]~40\);

-- Location: LCFF_X36_Y12_N3
\M1_unit|RGB_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[10]~39_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(10));

-- Location: LCCOMB_X36_Y12_N4
\M1_unit|RGB_address[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[11]~41_combout\ = (\M1_unit|RGB_address\(11) & (!\M1_unit|RGB_address[10]~40\)) # (!\M1_unit|RGB_address\(11) & ((\M1_unit|RGB_address[10]~40\) # (GND)))
-- \M1_unit|RGB_address[11]~42\ = CARRY((!\M1_unit|RGB_address[10]~40\) # (!\M1_unit|RGB_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(11),
	datad => VCC,
	cin => \M1_unit|RGB_address[10]~40\,
	combout => \M1_unit|RGB_address[11]~41_combout\,
	cout => \M1_unit|RGB_address[11]~42\);

-- Location: LCFF_X36_Y12_N5
\M1_unit|RGB_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[11]~41_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(11));

-- Location: LCCOMB_X36_Y12_N8
\M1_unit|RGB_address[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[13]~45_combout\ = (\M1_unit|RGB_address\(13) & (!\M1_unit|RGB_address[12]~44\)) # (!\M1_unit|RGB_address\(13) & ((\M1_unit|RGB_address[12]~44\) # (GND)))
-- \M1_unit|RGB_address[13]~46\ = CARRY((!\M1_unit|RGB_address[12]~44\) # (!\M1_unit|RGB_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(13),
	datad => VCC,
	cin => \M1_unit|RGB_address[12]~44\,
	combout => \M1_unit|RGB_address[13]~45_combout\,
	cout => \M1_unit|RGB_address[13]~46\);

-- Location: LCFF_X36_Y12_N9
\M1_unit|RGB_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[13]~45_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(13));

-- Location: LCCOMB_X36_Y12_N10
\M1_unit|RGB_address[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[14]~47_combout\ = (\M1_unit|RGB_address\(14) & (\M1_unit|RGB_address[13]~46\ $ (GND))) # (!\M1_unit|RGB_address\(14) & (!\M1_unit|RGB_address[13]~46\ & VCC))
-- \M1_unit|RGB_address[14]~48\ = CARRY((\M1_unit|RGB_address\(14) & !\M1_unit|RGB_address[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(14),
	datad => VCC,
	cin => \M1_unit|RGB_address[13]~46\,
	combout => \M1_unit|RGB_address[14]~47_combout\,
	cout => \M1_unit|RGB_address[14]~48\);

-- Location: LCFF_X36_Y12_N13
\M1_unit|RGB_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[15]~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(15));

-- Location: LCFF_X36_Y12_N11
\M1_unit|RGB_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[14]~47_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(14));

-- Location: LCCOMB_X35_Y12_N24
\M1_unit|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~10_combout\ = (\M1_unit|RGB_address\(14) & (!\M1_unit|Add5~9\)) # (!\M1_unit|RGB_address\(14) & ((\M1_unit|Add5~9\) # (GND)))
-- \M1_unit|Add5~11\ = CARRY((!\M1_unit|Add5~9\) # (!\M1_unit|RGB_address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(14),
	datad => VCC,
	cin => \M1_unit|Add5~9\,
	combout => \M1_unit|Add5~10_combout\,
	cout => \M1_unit|Add5~11\);

-- Location: LCCOMB_X35_Y12_N2
\M1_unit|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector27~0_combout\ = (\M1_unit|Y_address\(15) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((\M1_unit|Add5~12_combout\ & !\M1_unit|Selector400~3_combout\)))) # (!\M1_unit|Y_address\(15) & (\M1_unit|Add5~12_combout\ & 
-- (!\M1_unit|Selector400~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(15),
	datab => \M1_unit|Add5~12_combout\,
	datac => \M1_unit|Selector400~3_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector27~0_combout\);

-- Location: LCCOMB_X32_Y13_N0
\M1_unit|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector27~3_combout\ = (\M1_unit|Selector27~1_combout\) # ((\M1_unit|Selector27~2_combout\) # (\M1_unit|Selector27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector27~1_combout\,
	datac => \M1_unit|Selector27~2_combout\,
	datad => \M1_unit|Selector27~0_combout\,
	combout => \M1_unit|Selector27~3_combout\);

-- Location: LCFF_X32_Y13_N1
\M1_unit|SRAM_ADDRESS_m1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector27~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(15));

-- Location: LCCOMB_X32_Y13_N26
\SRAM_address[15]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[15]~39_combout\ = (\state~9_regout\ & (\state~8_regout\ & ((\M1_unit|SRAM_ADDRESS_m1\(15))))) # (!\state~9_regout\ & (!\state~8_regout\ & (\VGA_unit|SRAM_address\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \state~8_regout\,
	datac => \VGA_unit|SRAM_address\(15),
	datad => \M1_unit|SRAM_ADDRESS_m1\(15),
	combout => \SRAM_address[15]~39_combout\);

-- Location: LCCOMB_X34_Y10_N2
\SRAM_address[15]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[15]~53_combout\ = (\SRAM_address[15]~39_combout\) # ((\UART_unit|SRAM_address\(15) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(15),
	datab => \SRAM_address[15]~39_combout\,
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[15]~53_combout\);

-- Location: LCCOMB_X33_Y14_N20
\M1_unit|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~11_combout\ = (\M1_unit|U_address\(13) & (\M1_unit|Add0~9\ $ (GND))) # (!\M1_unit|U_address\(13) & (!\M1_unit|Add0~9\ & VCC))
-- \M1_unit|Add0~12\ = CARRY((\M1_unit|U_address\(13) & !\M1_unit|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(13),
	datad => VCC,
	cin => \M1_unit|Add0~9\,
	combout => \M1_unit|Add0~11_combout\,
	cout => \M1_unit|Add0~12\);

-- Location: LCCOMB_X33_Y12_N28
\M1_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~16_combout\ = (\M1_unit|Add0~14_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_2~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_1~6_combout\ & \M1_unit|state_m1.S_LEADIN_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	datac => \M1_unit|Add0~14_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	combout => \M1_unit|Add0~16_combout\);

-- Location: LCCOMB_X33_Y12_N30
\M1_unit|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector28~1_combout\ = (\M1_unit|Add0~16_combout\) # ((\M1_unit|state_m1.S_LEADIN_1~7_combout\) # ((\M1_unit|Add31~28_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~28_combout\,
	datab => \M1_unit|Add0~16_combout\,
	datac => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector28~1_combout\);

-- Location: LCCOMB_X33_Y12_N26
\M1_unit|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector28~0_combout\ = (\M1_unit|Y_address\(14) & ((\M1_unit|SRAM_ADDRESS_m1~0_combout\) # ((!\M1_unit|Selector400~3_combout\ & \M1_unit|Add5~10_combout\)))) # (!\M1_unit|Y_address\(14) & (!\M1_unit|Selector400~3_combout\ & 
-- (\M1_unit|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(14),
	datab => \M1_unit|Selector400~3_combout\,
	datac => \M1_unit|Add5~10_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	combout => \M1_unit|Selector28~0_combout\);

-- Location: LCCOMB_X33_Y12_N18
\M1_unit|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector28~2_combout\ = (\M1_unit|Selector28~1_combout\) # ((\M1_unit|Selector28~0_combout\) # ((!\M1_unit|SRAM_ADDRESS_m1~2_combout\ & \M1_unit|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	datab => \M1_unit|Add2~12_combout\,
	datac => \M1_unit|Selector28~1_combout\,
	datad => \M1_unit|Selector28~0_combout\,
	combout => \M1_unit|Selector28~2_combout\);

-- Location: LCFF_X33_Y12_N19
\M1_unit|SRAM_ADDRESS_m1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector28~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(14));

-- Location: LCCOMB_X32_Y11_N26
\SRAM_address[14]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[14]~38_combout\ = (\state~9_regout\ & (\state~8_regout\ & (\M1_unit|SRAM_ADDRESS_m1\(14)))) # (!\state~9_regout\ & (!\state~8_regout\ & ((\VGA_unit|SRAM_address\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \state~8_regout\,
	datac => \M1_unit|SRAM_ADDRESS_m1\(14),
	datad => \VGA_unit|SRAM_address\(14),
	combout => \SRAM_address[14]~38_combout\);

-- Location: LCCOMB_X34_Y10_N24
\SRAM_address[14]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[14]~52_combout\ = (\SRAM_address[14]~38_combout\) # ((\UART_unit|SRAM_address\(14) & (\state~8_regout\ $ (\state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~8_regout\,
	datab => \state~9_regout\,
	datac => \UART_unit|SRAM_address\(14),
	datad => \SRAM_address[14]~38_combout\,
	combout => \SRAM_address[14]~52_combout\);

-- Location: LCCOMB_X29_Y14_N8
\VGA_unit|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector4~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~22_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Add1~26_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add0~22_combout\,
	datad => \VGA_unit|SRAM_address[9]~0_combout\,
	combout => \VGA_unit|Selector4~0_combout\);

-- Location: LCFF_X29_Y14_N9
\VGA_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector4~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(13));

-- Location: LCCOMB_X33_Y14_N4
\M1_unit|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~13_combout\ = (\M1_unit|Add0~11_combout\ & ((\M1_unit|state_m1.S_COMMONCASE_2~0_combout\) # ((\M1_unit|state_m1.S_LEADIN_2~0_combout\ & \M1_unit|state_m1.S_LEADIN_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADIN_2~0_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_1~6_combout\,
	datac => \M1_unit|Add0~11_combout\,
	datad => \M1_unit|state_m1.S_COMMONCASE_2~0_combout\,
	combout => \M1_unit|Add0~13_combout\);

-- Location: LCCOMB_X32_Y12_N30
\M1_unit|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector29~1_combout\ = (\M1_unit|state_m1.S_LEADIN_1~7_combout\) # ((\M1_unit|Add0~13_combout\) # ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\ & \M1_unit|Add31~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datab => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	datac => \M1_unit|Add31~26_combout\,
	datad => \M1_unit|Add0~13_combout\,
	combout => \M1_unit|Selector29~1_combout\);

-- Location: LCCOMB_X32_Y12_N2
\M1_unit|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector29~2_combout\ = (\M1_unit|Selector29~0_combout\) # ((\M1_unit|Selector29~1_combout\) # ((\M1_unit|Add2~10_combout\ & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector29~0_combout\,
	datab => \M1_unit|Selector29~1_combout\,
	datac => \M1_unit|Add2~10_combout\,
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector29~2_combout\);

-- Location: LCFF_X32_Y12_N3
\M1_unit|SRAM_ADDRESS_m1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector29~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(13));

-- Location: LCCOMB_X32_Y11_N16
\SRAM_address[13]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[13]~37_combout\ = (\state~9_regout\ & (\state~8_regout\ & ((\M1_unit|SRAM_ADDRESS_m1\(13))))) # (!\state~9_regout\ & (!\state~8_regout\ & (\VGA_unit|SRAM_address\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \state~8_regout\,
	datac => \VGA_unit|SRAM_address\(13),
	datad => \M1_unit|SRAM_ADDRESS_m1\(13),
	combout => \SRAM_address[13]~37_combout\);

-- Location: LCCOMB_X34_Y10_N6
\SRAM_address[13]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[13]~51_combout\ = (\SRAM_address[13]~37_combout\) # ((\UART_unit|SRAM_address\(13) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(13),
	datab => \state~9_regout\,
	datac => \SRAM_address[13]~37_combout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[13]~51_combout\);

-- Location: LCCOMB_X34_Y10_N22
\unit2|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr6~0_combout\ = (\SRAM_address[15]~53_combout\ & (\SRAM_address[12]~50_combout\ & (\SRAM_address[14]~52_combout\ $ (\SRAM_address[13]~51_combout\)))) # (!\SRAM_address[15]~53_combout\ & (!\SRAM_address[13]~51_combout\ & 
-- (\SRAM_address[12]~50_combout\ $ (\SRAM_address[14]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[12]~50_combout\,
	datab => \SRAM_address[15]~53_combout\,
	datac => \SRAM_address[14]~52_combout\,
	datad => \SRAM_address[13]~51_combout\,
	combout => \unit2|WideOr6~0_combout\);

-- Location: LCCOMB_X34_Y10_N8
\unit2|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr5~0_combout\ = (\SRAM_address[15]~53_combout\ & ((\SRAM_address[12]~50_combout\ & ((\SRAM_address[13]~51_combout\))) # (!\SRAM_address[12]~50_combout\ & (\SRAM_address[14]~52_combout\)))) # (!\SRAM_address[15]~53_combout\ & 
-- (\SRAM_address[14]~52_combout\ & (\SRAM_address[12]~50_combout\ $ (\SRAM_address[13]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[12]~50_combout\,
	datab => \SRAM_address[15]~53_combout\,
	datac => \SRAM_address[14]~52_combout\,
	datad => \SRAM_address[13]~51_combout\,
	combout => \unit2|WideOr5~0_combout\);

-- Location: LCCOMB_X34_Y10_N18
\unit2|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr4~0_combout\ = (\SRAM_address[15]~53_combout\ & (\SRAM_address[14]~52_combout\ & ((\SRAM_address[13]~51_combout\) # (!\SRAM_address[12]~50_combout\)))) # (!\SRAM_address[15]~53_combout\ & (!\SRAM_address[12]~50_combout\ & 
-- (!\SRAM_address[14]~52_combout\ & \SRAM_address[13]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[12]~50_combout\,
	datab => \SRAM_address[15]~53_combout\,
	datac => \SRAM_address[14]~52_combout\,
	datad => \SRAM_address[13]~51_combout\,
	combout => \unit2|WideOr4~0_combout\);

-- Location: LCCOMB_X34_Y10_N28
\unit2|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr3~0_combout\ = (\SRAM_address[12]~50_combout\ & ((\SRAM_address[14]~52_combout\ $ (!\SRAM_address[13]~51_combout\)))) # (!\SRAM_address[12]~50_combout\ & ((\SRAM_address[15]~53_combout\ & (!\SRAM_address[14]~52_combout\ & 
-- \SRAM_address[13]~51_combout\)) # (!\SRAM_address[15]~53_combout\ & (\SRAM_address[14]~52_combout\ & !\SRAM_address[13]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[12]~50_combout\,
	datab => \SRAM_address[15]~53_combout\,
	datac => \SRAM_address[14]~52_combout\,
	datad => \SRAM_address[13]~51_combout\,
	combout => \unit2|WideOr3~0_combout\);

-- Location: LCCOMB_X34_Y10_N14
\unit2|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr2~0_combout\ = (\SRAM_address[13]~51_combout\ & (\SRAM_address[12]~50_combout\ & (!\SRAM_address[15]~53_combout\))) # (!\SRAM_address[13]~51_combout\ & ((\SRAM_address[14]~52_combout\ & ((!\SRAM_address[15]~53_combout\))) # 
-- (!\SRAM_address[14]~52_combout\ & (\SRAM_address[12]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[12]~50_combout\,
	datab => \SRAM_address[15]~53_combout\,
	datac => \SRAM_address[14]~52_combout\,
	datad => \SRAM_address[13]~51_combout\,
	combout => \unit2|WideOr2~0_combout\);

-- Location: LCCOMB_X34_Y10_N16
\unit2|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr1~0_combout\ = (\SRAM_address[12]~50_combout\ & (\SRAM_address[15]~53_combout\ $ (((\SRAM_address[13]~51_combout\) # (!\SRAM_address[14]~52_combout\))))) # (!\SRAM_address[12]~50_combout\ & (!\SRAM_address[15]~53_combout\ & 
-- (!\SRAM_address[14]~52_combout\ & \SRAM_address[13]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[12]~50_combout\,
	datab => \SRAM_address[15]~53_combout\,
	datac => \SRAM_address[14]~52_combout\,
	datad => \SRAM_address[13]~51_combout\,
	combout => \unit2|WideOr1~0_combout\);

-- Location: LCCOMB_X34_Y10_N10
\unit2|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr0~0_combout\ = (\SRAM_address[12]~50_combout\ & ((\SRAM_address[15]~53_combout\) # (\SRAM_address[14]~52_combout\ $ (\SRAM_address[13]~51_combout\)))) # (!\SRAM_address[12]~50_combout\ & ((\SRAM_address[13]~51_combout\) # 
-- (\SRAM_address[15]~53_combout\ $ (\SRAM_address[14]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[12]~50_combout\,
	datab => \SRAM_address[15]~53_combout\,
	datac => \SRAM_address[14]~52_combout\,
	datad => \SRAM_address[13]~51_combout\,
	combout => \unit2|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y13_N14
\VGA_unit|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~32_combout\ = (\VGA_unit|SRAM_address\(16) & (\VGA_unit|Add1~31\ $ (GND))) # (!\VGA_unit|SRAM_address\(16) & (!\VGA_unit|Add1~31\ & VCC))
-- \VGA_unit|Add1~33\ = CARRY((\VGA_unit|SRAM_address\(16) & !\VGA_unit|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(16),
	datad => VCC,
	cin => \VGA_unit|Add1~31\,
	combout => \VGA_unit|Add1~32_combout\,
	cout => \VGA_unit|Add1~33\);

-- Location: LCCOMB_X30_Y14_N28
\VGA_unit|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~28_combout\ = (\VGA_unit|SRAM_address\(16) & ((GND) # (!\VGA_unit|Add0~27\))) # (!\VGA_unit|SRAM_address\(16) & (\VGA_unit|Add0~27\ $ (GND)))
-- \VGA_unit|Add0~29\ = CARRY((\VGA_unit|SRAM_address\(16)) # (!\VGA_unit|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(16),
	datad => VCC,
	cin => \VGA_unit|Add0~27\,
	combout => \VGA_unit|Add0~28_combout\,
	cout => \VGA_unit|Add0~29\);

-- Location: LCCOMB_X29_Y13_N18
\VGA_unit|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector1~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~28_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Add1~32_combout\,
	datac => \VGA_unit|Add0~28_combout\,
	datad => \VGA_unit|SRAM_address[9]~0_combout\,
	combout => \VGA_unit|Selector1~0_combout\);

-- Location: LCFF_X29_Y13_N19
\VGA_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector1~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(16));

-- Location: LCCOMB_X32_Y13_N14
\SRAM_address[16]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[16]~40_combout\ = (\state~9_regout\ & (\M1_unit|SRAM_ADDRESS_m1\(16) & ((\state~8_regout\)))) # (!\state~9_regout\ & (((\VGA_unit|SRAM_address\(16) & !\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1\(16),
	datab => \state~9_regout\,
	datac => \VGA_unit|SRAM_address\(16),
	datad => \state~8_regout\,
	combout => \SRAM_address[16]~40_combout\);

-- Location: LCCOMB_X32_Y13_N10
\SRAM_address[16]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[16]~54_combout\ = (\SRAM_address[16]~40_combout\) # ((\UART_unit|SRAM_address\(16) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(16),
	datab => \state~9_regout\,
	datac => \SRAM_address[16]~40_combout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[16]~54_combout\);

-- Location: LCCOMB_X30_Y10_N16
\UART_unit|Add1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~47_combout\ = \UART_unit|SRAM_address\(17) $ (\UART_unit|Add1~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	cin => \UART_unit|Add1~45\,
	combout => \UART_unit|Add1~47_combout\);

-- Location: LCCOMB_X31_Y10_N26
\UART_unit|Add1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~49_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~47_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_unit|Add1~47_combout\,
	combout => \UART_unit|Add1~49_combout\);

-- Location: LCFF_X31_Y10_N27
\UART_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(17));

-- Location: LCCOMB_X29_Y13_N16
\VGA_unit|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~34_combout\ = \VGA_unit|Add1~33\ $ (\VGA_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|SRAM_address\(17),
	cin => \VGA_unit|Add1~33\,
	combout => \VGA_unit|Add1~34_combout\);

-- Location: LCCOMB_X30_Y14_N30
\VGA_unit|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~30_combout\ = \VGA_unit|Add0~29\ $ (!\VGA_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|SRAM_address\(17),
	cin => \VGA_unit|Add0~29\,
	combout => \VGA_unit|Add0~30_combout\);

-- Location: LCCOMB_X29_Y13_N28
\VGA_unit|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector0~0_combout\ = (\VGA_unit|SRAM_address[9]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & ((\VGA_unit|Add0~30_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (\VGA_unit|Add1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|SRAM_address[9]~0_combout\,
	datac => \VGA_unit|Add1~34_combout\,
	datad => \VGA_unit|Add0~30_combout\,
	combout => \VGA_unit|Selector0~0_combout\);

-- Location: LCFF_X29_Y13_N29
\VGA_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector0~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(17));

-- Location: LCCOMB_X32_Y13_N18
\SRAM_address[17]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[17]~41_combout\ = (\state~9_regout\ & (\M1_unit|SRAM_ADDRESS_m1\(17) & ((\state~8_regout\)))) # (!\state~9_regout\ & (((\VGA_unit|SRAM_address\(17) & !\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1\(17),
	datab => \VGA_unit|SRAM_address\(17),
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \SRAM_address[17]~41_combout\);

-- Location: LCCOMB_X32_Y13_N20
\SRAM_address[17]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[17]~55_combout\ = (\SRAM_address[17]~41_combout\) # ((\UART_unit|SRAM_address\(17) & (\state~9_regout\ $ (\state~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datab => \state~8_regout\,
	datac => \UART_unit|SRAM_address\(17),
	datad => \SRAM_address[17]~41_combout\,
	combout => \SRAM_address[17]~55_combout\);

-- Location: LCCOMB_X32_Y13_N28
\unit3|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~0_combout\ = (\SRAM_address[16]~54_combout\ & !\SRAM_address[17]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[16]~54_combout\,
	datac => \SRAM_address[17]~55_combout\,
	combout => \unit3|Decoder0~0_combout\);

-- Location: LCCOMB_X32_Y13_N22
\unit3|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~1_combout\ = (!\SRAM_address[16]~54_combout\ & \SRAM_address[17]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[16]~54_combout\,
	datac => \SRAM_address[17]~55_combout\,
	combout => \unit3|Decoder0~1_combout\);

-- Location: LCCOMB_X32_Y13_N24
\unit3|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~2_combout\ = (\SRAM_address[16]~54_combout\) # (\SRAM_address[17]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[16]~54_combout\,
	datac => \SRAM_address[17]~55_combout\,
	combout => \unit3|Decoder0~2_combout\);

-- Location: LCCOMB_X30_Y18_N2
\unit4|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & (\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(2) $ (\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(3) & (!\SRAM_unit|SRAM_read_data\(1) & 
-- (\SRAM_unit|SRAM_read_data\(2) $ (\SRAM_unit|SRAM_read_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(0),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr6~0_combout\);

-- Location: LCCOMB_X30_Y18_N30
\unit4|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(1) & ((\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(3)))) # (!\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(2))))) # (!\SRAM_unit|SRAM_read_data\(1) & 
-- (\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(0) $ (\SRAM_unit|SRAM_read_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(2),
	datab => \SRAM_unit|SRAM_read_data\(0),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \unit4|WideOr5~0_combout\);

-- Location: LCCOMB_X30_Y18_N18
\unit4|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & (\SRAM_unit|SRAM_read_data\(2) & ((\SRAM_unit|SRAM_read_data\(1)) # (!\SRAM_unit|SRAM_read_data\(0))))) # (!\SRAM_unit|SRAM_read_data\(3) & (!\SRAM_unit|SRAM_read_data\(0) & 
-- (!\SRAM_unit|SRAM_read_data\(2) & \SRAM_unit|SRAM_read_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(0),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr4~0_combout\);

-- Location: LCCOMB_X30_Y18_N6
\unit4|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(2) $ ((!\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(2) & (!\SRAM_unit|SRAM_read_data\(1) & 
-- !\SRAM_unit|SRAM_read_data\(3))) # (!\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(1) & \SRAM_unit|SRAM_read_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(2),
	datab => \SRAM_unit|SRAM_read_data\(1),
	datac => \SRAM_unit|SRAM_read_data\(3),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr3~0_combout\);

-- Location: LCCOMB_X30_Y18_N10
\unit4|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(1) & (!\SRAM_unit|SRAM_read_data\(3) & (\SRAM_unit|SRAM_read_data\(0)))) # (!\SRAM_unit|SRAM_read_data\(1) & ((\SRAM_unit|SRAM_read_data\(2) & (!\SRAM_unit|SRAM_read_data\(3))) # 
-- (!\SRAM_unit|SRAM_read_data\(2) & ((\SRAM_unit|SRAM_read_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(0),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr2~0_combout\);

-- Location: LCCOMB_X30_Y18_N4
\unit4|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(3) $ (((\SRAM_unit|SRAM_read_data\(1)) # (!\SRAM_unit|SRAM_read_data\(2)))))) # (!\SRAM_unit|SRAM_read_data\(0) & (!\SRAM_unit|SRAM_read_data\(3) & 
-- (!\SRAM_unit|SRAM_read_data\(2) & \SRAM_unit|SRAM_read_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(0),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr1~0_combout\);

-- Location: LCCOMB_X30_Y18_N16
\unit4|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(3)) # (\SRAM_unit|SRAM_read_data\(2) $ (\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(1)) # 
-- (\SRAM_unit|SRAM_read_data\(3) $ (\SRAM_unit|SRAM_read_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(0),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr0~0_combout\);

-- Location: LCCOMB_X31_Y18_N30
\unit5|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(5) $ (\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(7) & (!\SRAM_unit|SRAM_read_data\(5) & 
-- (\SRAM_unit|SRAM_read_data\(4) $ (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr6~0_combout\);

-- Location: LCCOMB_X31_Y18_N12
\unit5|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & ((\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(5)))) # (!\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(7) & 
-- (\SRAM_unit|SRAM_read_data\(6) & (\SRAM_unit|SRAM_read_data\(5) $ (\SRAM_unit|SRAM_read_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(6),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(5),
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \unit5|WideOr5~0_combout\);

-- Location: LCCOMB_X31_Y18_N8
\unit5|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(6) & ((\SRAM_unit|SRAM_read_data\(5)) # (!\SRAM_unit|SRAM_read_data\(4))))) # (!\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(5) & 
-- (!\SRAM_unit|SRAM_read_data\(6) & !\SRAM_unit|SRAM_read_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \unit5|WideOr4~0_combout\);

-- Location: LCCOMB_X31_Y18_N0
\unit5|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(5) $ ((!\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(5) & (!\SRAM_unit|SRAM_read_data\(6) & 
-- \SRAM_unit|SRAM_read_data\(7))) # (!\SRAM_unit|SRAM_read_data\(5) & (\SRAM_unit|SRAM_read_data\(6) & !\SRAM_unit|SRAM_read_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \SRAM_unit|SRAM_read_data\(6),
	datac => \SRAM_unit|SRAM_read_data\(7),
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \unit5|WideOr3~0_combout\);

-- Location: LCCOMB_X31_Y18_N26
\unit5|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & (!\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(4)))) # (!\SRAM_unit|SRAM_read_data\(5) & ((\SRAM_unit|SRAM_read_data\(6) & (!\SRAM_unit|SRAM_read_data\(7))) # 
-- (!\SRAM_unit|SRAM_read_data\(6) & ((\SRAM_unit|SRAM_read_data\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr2~0_combout\);

-- Location: LCCOMB_X31_Y18_N28
\unit5|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & (!\SRAM_unit|SRAM_read_data\(7) & ((\SRAM_unit|SRAM_read_data\(4)) # (!\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(5) & (\SRAM_unit|SRAM_read_data\(4) & 
-- (\SRAM_unit|SRAM_read_data\(7) $ (!\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \unit5|WideOr1~0_combout\);

-- Location: LCCOMB_X31_Y18_N16
\unit5|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(7)) # (\SRAM_unit|SRAM_read_data\(5) $ (\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(5)) # 
-- (\SRAM_unit|SRAM_read_data\(7) $ (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \unit5|WideOr0~0_combout\);

-- Location: LCCOMB_X28_Y20_N0
\unit6|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & (!\SRAM_unit|SRAM_read_data\(9) & (\SRAM_unit|SRAM_read_data\(11) $ (!\SRAM_unit|SRAM_read_data\(8))))) # (!\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(8) & 
-- (\SRAM_unit|SRAM_read_data\(11) $ (!\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr6~0_combout\);

-- Location: LCCOMB_X28_Y20_N20
\unit6|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(11) & ((\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(9)))) # (!\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(11) & 
-- (\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(8) $ (\SRAM_unit|SRAM_read_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \SRAM_unit|SRAM_read_data\(9),
	combout => \unit6|WideOr5~0_combout\);

-- Location: LCCOMB_X28_Y20_N12
\unit6|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(11) & ((\SRAM_unit|SRAM_read_data\(9)) # (!\SRAM_unit|SRAM_read_data\(8))))) # (!\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(9) & 
-- (!\SRAM_unit|SRAM_read_data\(8) & !\SRAM_unit|SRAM_read_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(8),
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \unit6|WideOr4~0_combout\);

-- Location: LCCOMB_X28_Y20_N14
\unit6|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(10) $ ((!\SRAM_unit|SRAM_read_data\(9))))) # (!\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(10) & (!\SRAM_unit|SRAM_read_data\(9) & 
-- !\SRAM_unit|SRAM_read_data\(11))) # (!\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(9) & \SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr3~0_combout\);

-- Location: LCCOMB_X28_Y20_N8
\unit6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & (((!\SRAM_unit|SRAM_read_data\(11) & \SRAM_unit|SRAM_read_data\(8))))) # (!\SRAM_unit|SRAM_read_data\(9) & ((\SRAM_unit|SRAM_read_data\(10) & (!\SRAM_unit|SRAM_read_data\(11))) # 
-- (!\SRAM_unit|SRAM_read_data\(10) & ((\SRAM_unit|SRAM_read_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr2~0_combout\);

-- Location: LCCOMB_X28_Y20_N16
\unit6|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(9) $ (\SRAM_unit|SRAM_read_data\(11))))) # (!\SRAM_unit|SRAM_read_data\(10) & (!\SRAM_unit|SRAM_read_data\(11) & 
-- ((\SRAM_unit|SRAM_read_data\(9)) # (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr1~0_combout\);

-- Location: LCCOMB_X32_Y20_N0
\unit6|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(11)) # (\SRAM_unit|SRAM_read_data\(10) $ (\SRAM_unit|SRAM_read_data\(9))))) # (!\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(9)) # 
-- (\SRAM_unit|SRAM_read_data\(10) $ (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datab => \SRAM_unit|SRAM_read_data\(8),
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \unit6|WideOr0~0_combout\);

-- Location: LCCOMB_X28_Y20_N28
\unit7|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(14) $ (\SRAM_unit|SRAM_read_data\(13))))) # (!\SRAM_unit|SRAM_read_data\(15) & (!\SRAM_unit|SRAM_read_data\(13) & 
-- (\SRAM_unit|SRAM_read_data\(12) $ (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr6~0_combout\);

-- Location: LCCOMB_X28_Y20_N4
\unit7|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & ((\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(13)))) # (!\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(14))))) # (!\SRAM_unit|SRAM_read_data\(15) & 
-- (\SRAM_unit|SRAM_read_data\(14) & (\SRAM_unit|SRAM_read_data\(12) $ (\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(14),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr5~0_combout\);

-- Location: LCCOMB_X28_Y20_N26
\unit7|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(14) & (\SRAM_unit|SRAM_read_data\(15) & ((\SRAM_unit|SRAM_read_data\(13)) # (!\SRAM_unit|SRAM_read_data\(12))))) # (!\SRAM_unit|SRAM_read_data\(14) & (!\SRAM_unit|SRAM_read_data\(15) & 
-- (!\SRAM_unit|SRAM_read_data\(12) & \SRAM_unit|SRAM_read_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(14),
	datab => \SRAM_unit|SRAM_read_data\(15),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr4~0_combout\);

-- Location: LCCOMB_X28_Y20_N6
\unit7|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(14) $ (!\SRAM_unit|SRAM_read_data\(13))))) # (!\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(15) & (!\SRAM_unit|SRAM_read_data\(14) & 
-- \SRAM_unit|SRAM_read_data\(13))) # (!\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(14) & !\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr3~0_combout\);

-- Location: LCCOMB_X28_Y20_N24
\unit7|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(13) & (!\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(12)))) # (!\SRAM_unit|SRAM_read_data\(13) & ((\SRAM_unit|SRAM_read_data\(14) & (!\SRAM_unit|SRAM_read_data\(15))) # 
-- (!\SRAM_unit|SRAM_read_data\(14) & ((\SRAM_unit|SRAM_read_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr2~0_combout\);

-- Location: LCCOMB_X28_Y20_N30
\unit7|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(15) $ (((\SRAM_unit|SRAM_read_data\(13)) # (!\SRAM_unit|SRAM_read_data\(14)))))) # (!\SRAM_unit|SRAM_read_data\(12) & (!\SRAM_unit|SRAM_read_data\(15) & 
-- (!\SRAM_unit|SRAM_read_data\(14) & \SRAM_unit|SRAM_read_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr1~0_combout\);

-- Location: LCCOMB_X28_Y20_N18
\unit7|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(15)) # (\SRAM_unit|SRAM_read_data\(14) $ (\SRAM_unit|SRAM_read_data\(13))))) # (!\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(13)) # 
-- (\SRAM_unit|SRAM_read_data\(15) $ (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \unit7|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y22_N0
\VGA_unit|VGA_unit|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan1~0_combout\ = ((\VGA_unit|VGA_unit|H_Cont\(7)) # ((\VGA_unit|VGA_unit|H_Cont\(5) & \VGA_unit|VGA_unit|H_Cont\(6)))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(6),
	datac => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\,
	datad => \VGA_unit|VGA_unit|H_Cont\(7),
	combout => \VGA_unit|VGA_unit|LessThan1~0_combout\);

-- Location: LCFF_X25_Y22_N1
\VGA_unit|VGA_unit|oVGA_H_SYNC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|LessThan1~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\);

-- Location: LCCOMB_X24_Y21_N28
\VGA_unit|VGA_unit|LessThan6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~0_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(2) & (!\VGA_unit|VGA_unit|V_Cont\(1) & !\VGA_unit|VGA_unit|V_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(2),
	datac => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => \VGA_unit|VGA_unit|V_Cont\(3),
	combout => \VGA_unit|VGA_unit|LessThan6~0_combout\);

-- Location: LCCOMB_X25_Y21_N2
\VGA_unit|VGA_unit|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~1_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(5) & (\VGA_unit|VGA_unit|LessThan2~0_combout\ & \VGA_unit|VGA_unit|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(5),
	datac => \VGA_unit|VGA_unit|LessThan2~0_combout\,
	datad => \VGA_unit|VGA_unit|LessThan6~0_combout\,
	combout => \VGA_unit|VGA_unit|LessThan6~1_combout\);

-- Location: LCCOMB_X24_Y21_N0
\VGA_unit|VGA_unit|oVGA_V_SYNC~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\ = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ & ((\VGA_unit|VGA_unit|V_Cont\(9)) # ((!\VGA_unit|VGA_unit|LessThan6~1_combout\)))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ & 
-- (((\VGA_unit|VGA_unit|oVGA_V_SYNC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	datab => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	datac => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	datad => \VGA_unit|VGA_unit|LessThan6~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\);

-- Location: LCFF_X24_Y21_N1
\VGA_unit|VGA_unit|oVGA_V_SYNC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\);

-- Location: LCCOMB_X24_Y21_N26
\VGA_unit|VGA_unit|oVGA_BLANK\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_BLANK~combout\ = (\VGA_unit|VGA_unit|oVGA_V_SYNC~regout\ & \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	datad => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\,
	combout => \VGA_unit|VGA_unit|oVGA_BLANK~combout\);

-- Location: LCCOMB_X25_Y21_N22
\VGA_unit|VGA_unit|oVGA_R~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(9) & (((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\) # (!\VGA_unit|VGA_unit|H_Cont\(8))))) # (!\VGA_unit|VGA_unit|H_Cont\(9) & (((\VGA_unit|VGA_unit|H_Cont\(8))) # 
-- (!\VGA_unit|VGA_unit|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|LessThan4~0_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~0_combout\);

-- Location: LCCOMB_X25_Y21_N24
\VGA_unit|VGA_unit|LessThan6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~2_combout\ = ((!\VGA_unit|VGA_unit|V_Cont\(4) & (!\VGA_unit|VGA_unit|V_Cont\(0) & \VGA_unit|VGA_unit|LessThan6~0_combout\))) # (!\VGA_unit|VGA_unit|V_Cont\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(4),
	datab => \VGA_unit|VGA_unit|V_Cont\(5),
	datac => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => \VGA_unit|VGA_unit|LessThan6~0_combout\,
	combout => \VGA_unit|VGA_unit|LessThan6~2_combout\);

-- Location: LCCOMB_X25_Y21_N26
\VGA_unit|VGA_unit|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~3_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(9) & (!\VGA_unit|VGA_unit|V_Cont\(6) & (!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|V_Cont\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datac => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => \VGA_unit|VGA_unit|V_Cont\(8),
	combout => \VGA_unit|VGA_unit|LessThan6~3_combout\);

-- Location: LCCOMB_X25_Y21_N28
\VGA_unit|VGA_unit|oVGA_R~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~1_combout\ = (\VGA_unit|VGA_unit|LessThan7~0_combout\ & (\VGA_unit|VGA_unit|oVGA_R~0_combout\ & ((!\VGA_unit|VGA_unit|LessThan6~3_combout\) # (!\VGA_unit|VGA_unit|LessThan6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|LessThan7~0_combout\,
	datab => \VGA_unit|VGA_unit|oVGA_R~0_combout\,
	datac => \VGA_unit|VGA_unit|LessThan6~2_combout\,
	datad => \VGA_unit|VGA_unit|LessThan6~3_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~1_combout\);

-- Location: LCCOMB_X27_Y21_N22
\VGA_unit|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~4_combout\ = (\VGA_unit|VGA_unit|Add1~12_combout\ & (((\VGA_unit|VGA_unit|Add1~0_combout\ & \VGA_unit|VGA_unit|Add1~8_combout\)) # (!\VGA_unit|VGA_unit|Add1~6_combout\))) # (!\VGA_unit|VGA_unit|Add1~12_combout\ & 
-- (((\VGA_unit|VGA_unit|Add1~8_combout\ & !\VGA_unit|VGA_unit|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~12_combout\,
	datab => \VGA_unit|VGA_unit|Add1~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~8_combout\,
	datad => \VGA_unit|VGA_unit|Add1~6_combout\,
	combout => \VGA_unit|always0~4_combout\);

-- Location: LCCOMB_X28_Y24_N2
\VGA_unit|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~5_combout\ = (\VGA_unit|VGA_unit|Add1~6_combout\ & (\VGA_unit|always0~3_combout\ & ((\VGA_unit|always0~4_combout\)))) # (!\VGA_unit|VGA_unit|Add1~6_combout\ & (((\VGA_unit|always0~1_combout\ & !\VGA_unit|always0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~3_combout\,
	datab => \VGA_unit|always0~1_combout\,
	datac => \VGA_unit|VGA_unit|Add1~6_combout\,
	datad => \VGA_unit|always0~4_combout\,
	combout => \VGA_unit|always0~5_combout\);

-- Location: LCCOMB_X28_Y22_N12
\VGA_unit|VGA_red~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~0_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\) # ((!\VGA_unit|VGA_SRAM_state~17_regout\ & ((!\VGA_unit|VGA_SRAM_state~15_regout\) # (!\VGA_unit|VGA_SRAM_state~16_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~16_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_red~0_combout\);

-- Location: LCCOMB_X28_Y24_N4
\VGA_unit|VGA_blue~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~2_combout\ = (\VGA_unit|VGA_blue\(0) & (\VGA_unit|VGA_red~0_combout\ & (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(0),
	datab => \VGA_unit|VGA_red~0_combout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~2_combout\);

-- Location: LCFF_X24_Y22_N11
\VGA_unit|VGA_unit|H_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[3]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(3));

-- Location: LCCOMB_X25_Y22_N16
\VGA_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~2_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(4) & (\VGA_unit|VGA_unit|H_Cont\(2) & (\VGA_unit|VGA_unit|H_Cont\(0) & \VGA_unit|VGA_unit|H_Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|Equal0~2_combout\);

-- Location: LCCOMB_X25_Y21_N20
\VGA_unit|always0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~8_combout\ = (\VGA_unit|Equal0~2_combout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((!\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|Add0~0_combout\,
	datad => \VGA_unit|Equal0~2_combout\,
	combout => \VGA_unit|always0~8_combout\);

-- Location: LCCOMB_X25_Y22_N20
\VGA_unit|always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~7_combout\ = (\VGA_unit|VGA_unit|H_Cont\(1) & ((\VGA_unit|VGA_unit|H_Cont\(4) & (\VGA_unit|VGA_unit|H_Cont\(6) & \VGA_unit|VGA_unit|H_Cont\(5))) # (!\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont\(6) & 
-- !\VGA_unit|VGA_unit|H_Cont\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(6),
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|always0~7_combout\);

-- Location: LCCOMB_X25_Y21_N6
\VGA_unit|always0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~10_combout\ = (\VGA_unit|always0~9_combout\ & ((\VGA_unit|Equal0~1_combout\) # ((\VGA_unit|always0~8_combout\ & \VGA_unit|always0~7_combout\)))) # (!\VGA_unit|always0~9_combout\ & (((\VGA_unit|always0~8_combout\ & 
-- \VGA_unit|always0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~9_combout\,
	datab => \VGA_unit|Equal0~1_combout\,
	datac => \VGA_unit|always0~8_combout\,
	datad => \VGA_unit|always0~7_combout\,
	combout => \VGA_unit|always0~10_combout\);

-- Location: LCCOMB_X28_Y24_N30
\VGA_unit|VGA_blue~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~22_combout\ = (\VGA_unit|always0~10_combout\ & (!\VGA_unit|VGA_unit|Add0~2_combout\ & (\VGA_unit|VGA_unit|Add0~0_combout\ $ (\VGA_unit|VGA_unit|H_Cont\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~0_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(8),
	datac => \VGA_unit|always0~10_combout\,
	datad => \VGA_unit|VGA_unit|Add0~2_combout\,
	combout => \VGA_unit|VGA_blue~22_combout\);

-- Location: LCCOMB_X28_Y24_N0
\VGA_unit|VGA_blue~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~3_combout\ = (\VGA_unit|VGA_blue~2_combout\) # ((\VGA_unit|VGA_blue~22_combout\) # ((\VGA_unit|always0~6_combout\ & \VGA_unit|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~6_combout\,
	datab => \VGA_unit|always0~5_combout\,
	datac => \VGA_unit|VGA_blue~2_combout\,
	datad => \VGA_unit|VGA_blue~22_combout\,
	combout => \VGA_unit|VGA_blue~3_combout\);

-- Location: LCFF_X28_Y24_N1
\VGA_unit|VGA_blue[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(0));

-- Location: LCCOMB_X24_Y22_N28
\VGA_unit|VGA_unit|oVGA_R~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~2_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(0),
	combout => \VGA_unit|VGA_unit|oVGA_R~2_combout\);

-- Location: LCCOMB_X24_Y22_N24
\VGA_unit|VGA_unit|oVGA_R[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\);

-- Location: LCFF_X24_Y22_N25
\VGA_unit|VGA_unit|oVGA_R[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(0));

-- Location: LCCOMB_X24_Y22_N26
\VGA_unit|VGA_unit|oVGA_R[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\);

-- Location: LCFF_X24_Y22_N27
\VGA_unit|VGA_unit|oVGA_R[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(1));

-- Location: LCCOMB_X27_Y20_N24
\VGA_unit|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~6_combout\ = (!\VGA_unit|VGA_unit|Add1~18_combout\ & !\VGA_unit|VGA_unit|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|VGA_unit|Add1~10_combout\,
	combout => \VGA_unit|always0~6_combout\);

-- Location: LCCOMB_X28_Y24_N16
\VGA_unit|VGA_red~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~2_combout\ = (\VGA_unit|always0~11_combout\ & ((\VGA_unit|always0~10_combout\) # ((\VGA_unit|always0~6_combout\ & \VGA_unit|always0~5_combout\)))) # (!\VGA_unit|always0~11_combout\ & (\VGA_unit|always0~6_combout\ & 
-- ((\VGA_unit|always0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~11_combout\,
	datab => \VGA_unit|always0~6_combout\,
	datac => \VGA_unit|always0~10_combout\,
	datad => \VGA_unit|always0~5_combout\,
	combout => \VGA_unit|VGA_red~2_combout\);

-- Location: LCCOMB_X28_Y22_N18
\VGA_unit|VGA_SRAM_state~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~24_combout\ = (\VGA_unit|VGA_SRAM_state~16_regout\ & !\VGA_unit|VGA_SRAM_state~15_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_SRAM_state~16_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state~24_combout\);

-- Location: LCCOMB_X28_Y21_N4
\VGA_unit|VGA_sram_data[1][0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][0]~1_combout\ = (!\VGA_unit|VGA_SRAM_state~14_regout\ & (!\VGA_enable~regout\ & ((\VGA_unit|VGA_SRAM_state~24_combout\) # (\VGA_unit|VGA_SRAM_state~17_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~24_combout\,
	datac => \VGA_unit|VGA_SRAM_state~17_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_sram_data[1][0]~1_combout\);

-- Location: LCFF_X29_Y21_N17
\VGA_unit|VGA_sram_data[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][0]~regout\);

-- Location: LCCOMB_X29_Y21_N16
\VGA_unit|VGA_red~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~1_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][8]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][0]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][8]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][8]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[1][0]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_red~1_combout\);

-- Location: LCCOMB_X29_Y24_N0
\VGA_unit|VGA_red~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~3_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_red~1_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~1_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~3_combout\);

-- Location: LCCOMB_X28_Y24_N28
\VGA_unit|VGA_blue[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue[3]~5_combout\ = (\VGA_unit|VGA_blue[3]~4_combout\) # (((\VGA_unit|always0~5_combout\ & \VGA_unit|always0~6_combout\)) # (!\VGA_unit|VGA_red~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue[3]~4_combout\,
	datab => \VGA_unit|always0~5_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_unit|always0~6_combout\,
	combout => \VGA_unit|VGA_blue[3]~5_combout\);

-- Location: LCFF_X29_Y24_N1
\VGA_unit|VGA_red[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(2));

-- Location: LCCOMB_X25_Y28_N16
\VGA_unit|VGA_unit|oVGA_R~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~3_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(2),
	combout => \VGA_unit|VGA_unit|oVGA_R~3_combout\);

-- Location: LCFF_X25_Y28_N17
\VGA_unit|VGA_unit|oVGA_R[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(2));

-- Location: LCFF_X29_Y21_N11
\VGA_unit|VGA_sram_data[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][1]~regout\);

-- Location: LCCOMB_X30_Y21_N24
\VGA_unit|VGA_sram_data[2][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][9]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(9),
	combout => \VGA_unit|VGA_sram_data[2][9]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N22
\VGA_unit|VGA_sram_data[2][8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][8]~0_combout\ = (\VGA_unit|VGA_SRAM_state~15_regout\ & (\VGA_unit|VGA_SRAM_state~14_regout\ & !\VGA_enable~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~15_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_sram_data[2][8]~0_combout\);

-- Location: LCFF_X30_Y21_N25
\VGA_unit|VGA_sram_data[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][9]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][9]~regout\);

-- Location: LCCOMB_X29_Y21_N10
\VGA_unit|VGA_red~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~4_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][9]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][1]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[1][1]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][9]~regout\,
	combout => \VGA_unit|VGA_red~4_combout\);

-- Location: LCCOMB_X29_Y24_N18
\VGA_unit|VGA_red~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~5_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_red~4_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~4_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~5_combout\);

-- Location: LCFF_X29_Y24_N19
\VGA_unit|VGA_red[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(3));

-- Location: LCCOMB_X25_Y28_N18
\VGA_unit|VGA_unit|oVGA_R~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~4_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(3),
	combout => \VGA_unit|VGA_unit|oVGA_R~4_combout\);

-- Location: LCFF_X25_Y28_N19
\VGA_unit|VGA_unit|oVGA_R[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(3));

-- Location: LCFF_X29_Y21_N13
\VGA_unit|VGA_sram_data[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][2]~regout\);

-- Location: LCFF_X30_Y21_N19
\VGA_unit|VGA_sram_data[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][10]~regout\);

-- Location: LCCOMB_X29_Y21_N12
\VGA_unit|VGA_red~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~6_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][10]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][2]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[1][2]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][10]~regout\,
	combout => \VGA_unit|VGA_red~6_combout\);

-- Location: LCCOMB_X29_Y24_N28
\VGA_unit|VGA_red~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~7_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_red~6_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~6_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~7_combout\);

-- Location: LCFF_X29_Y24_N29
\VGA_unit|VGA_red[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(4));

-- Location: LCCOMB_X25_Y28_N28
\VGA_unit|VGA_unit|oVGA_R~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~5_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(4),
	combout => \VGA_unit|VGA_unit|oVGA_R~5_combout\);

-- Location: LCFF_X25_Y28_N29
\VGA_unit|VGA_unit|oVGA_R[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(4));

-- Location: LCFF_X29_Y21_N31
\VGA_unit|VGA_sram_data[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][3]~regout\);

-- Location: LCCOMB_X29_Y21_N30
\VGA_unit|VGA_red~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~8_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][11]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][3]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][11]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][11]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[1][3]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_red~8_combout\);

-- Location: LCCOMB_X29_Y24_N30
\VGA_unit|VGA_red~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~9_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_red~8_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~8_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~9_combout\);

-- Location: LCFF_X29_Y24_N31
\VGA_unit|VGA_red[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(5));

-- Location: LCCOMB_X25_Y28_N6
\VGA_unit|VGA_unit|oVGA_R~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~6_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(5),
	combout => \VGA_unit|VGA_unit|oVGA_R~6_combout\);

-- Location: LCFF_X25_Y28_N7
\VGA_unit|VGA_unit|oVGA_R[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(5));

-- Location: LCFF_X29_Y21_N25
\VGA_unit|VGA_sram_data[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][4]~regout\);

-- Location: LCCOMB_X29_Y21_N24
\VGA_unit|VGA_red~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~10_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][12]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][4]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][12]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][12]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[1][4]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_red~10_combout\);

-- Location: LCCOMB_X29_Y24_N8
\VGA_unit|VGA_red~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~11_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_red~10_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~10_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~11_combout\);

-- Location: LCFF_X29_Y24_N9
\VGA_unit|VGA_red[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(6));

-- Location: LCCOMB_X25_Y28_N24
\VGA_unit|VGA_unit|oVGA_R~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~7_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(6),
	combout => \VGA_unit|VGA_unit|oVGA_R~7_combout\);

-- Location: LCFF_X25_Y28_N25
\VGA_unit|VGA_unit|oVGA_R[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(6));

-- Location: LCFF_X29_Y21_N3
\VGA_unit|VGA_sram_data[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][5]~regout\);

-- Location: LCCOMB_X29_Y21_N2
\VGA_unit|VGA_red~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~12_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][13]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][5]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][13]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][13]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[1][5]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_red~12_combout\);

-- Location: LCCOMB_X29_Y24_N10
\VGA_unit|VGA_red~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~13_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_red~12_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~12_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~13_combout\);

-- Location: LCFF_X29_Y24_N11
\VGA_unit|VGA_red[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(7));

-- Location: LCCOMB_X25_Y28_N10
\VGA_unit|VGA_unit|oVGA_R~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~8_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(7),
	combout => \VGA_unit|VGA_unit|oVGA_R~8_combout\);

-- Location: LCFF_X25_Y28_N11
\VGA_unit|VGA_unit|oVGA_R[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(7));

-- Location: LCCOMB_X29_Y24_N4
\VGA_unit|VGA_red~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~15_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_red~14_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~14_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~15_combout\);

-- Location: LCFF_X29_Y24_N5
\VGA_unit|VGA_red[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(8));

-- Location: LCCOMB_X25_Y28_N20
\VGA_unit|VGA_unit|oVGA_R~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~9_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(8),
	combout => \VGA_unit|VGA_unit|oVGA_R~9_combout\);

-- Location: LCFF_X25_Y28_N21
\VGA_unit|VGA_unit|oVGA_R[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(8));

-- Location: LCCOMB_X29_Y24_N6
\VGA_unit|VGA_red~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~17_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_red~16_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~16_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~17_combout\);

-- Location: LCFF_X29_Y24_N7
\VGA_unit|VGA_red[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(9));

-- Location: LCCOMB_X25_Y28_N30
\VGA_unit|VGA_unit|oVGA_R~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~10_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(9),
	combout => \VGA_unit|VGA_unit|oVGA_R~10_combout\);

-- Location: LCFF_X25_Y28_N31
\VGA_unit|VGA_unit|oVGA_R[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(9));

-- Location: LCCOMB_X24_Y22_N0
\VGA_unit|VGA_unit|oVGA_G[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\);

-- Location: LCFF_X24_Y22_N1
\VGA_unit|VGA_unit|oVGA_G[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(0));

-- Location: LCCOMB_X24_Y22_N2
\VGA_unit|VGA_unit|oVGA_G[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\);

-- Location: LCFF_X24_Y22_N3
\VGA_unit|VGA_unit|oVGA_G[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(1));

-- Location: LCCOMB_X28_Y21_N18
\VGA_unit|VGA_sram_data[2][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][0]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \VGA_unit|VGA_sram_data[2][0]~feeder_combout\);

-- Location: LCFF_X28_Y21_N19
\VGA_unit|VGA_sram_data[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][0]~regout\);

-- Location: LCCOMB_X28_Y21_N22
\VGA_unit|VGA_sram_data[0][8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][8]~2_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (!\VGA_enable~regout\ & ((\VGA_unit|VGA_SRAM_state~24_combout\) # (\VGA_unit|VGA_SRAM_state~17_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~24_combout\,
	datac => \VGA_unit|VGA_SRAM_state~17_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_sram_data[0][8]~2_combout\);

-- Location: LCFF_X28_Y21_N13
\VGA_unit|VGA_sram_data[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][8]~regout\);

-- Location: LCCOMB_X28_Y21_N12
\VGA_unit|VGA_green~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~0_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][0]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[0][8]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_sram_data[2][0]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][8]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_green~0_combout\);

-- Location: LCCOMB_X29_Y24_N24
\VGA_unit|VGA_green~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~1_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_green~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_green~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_green~1_combout\);

-- Location: LCFF_X29_Y24_N25
\VGA_unit|VGA_green[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(2));

-- Location: LCCOMB_X25_Y28_N8
\VGA_unit|VGA_unit|oVGA_G~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~0_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(2),
	combout => \VGA_unit|VGA_unit|oVGA_G~0_combout\);

-- Location: LCFF_X25_Y28_N9
\VGA_unit|VGA_unit|oVGA_G[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(2));

-- Location: LCCOMB_X28_Y21_N14
\VGA_unit|VGA_sram_data[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][1]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \VGA_unit|VGA_sram_data[2][1]~feeder_combout\);

-- Location: LCFF_X28_Y21_N15
\VGA_unit|VGA_sram_data[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][1]~regout\);

-- Location: LCFF_X28_Y21_N25
\VGA_unit|VGA_sram_data[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(9),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][9]~regout\);

-- Location: LCCOMB_X28_Y21_N24
\VGA_unit|VGA_green~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~2_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][1]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[0][9]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_sram_data[2][1]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][9]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_green~2_combout\);

-- Location: LCCOMB_X29_Y24_N26
\VGA_unit|VGA_green~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~3_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_green~2_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_green~2_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_green~3_combout\);

-- Location: LCFF_X29_Y24_N27
\VGA_unit|VGA_green[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(3));

-- Location: LCCOMB_X25_Y28_N26
\VGA_unit|VGA_unit|oVGA_G~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~1_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(3),
	combout => \VGA_unit|VGA_unit|oVGA_G~1_combout\);

-- Location: LCFF_X25_Y28_N27
\VGA_unit|VGA_unit|oVGA_G[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(3));

-- Location: LCFF_X28_Y21_N21
\VGA_unit|VGA_sram_data[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][10]~regout\);

-- Location: LCCOMB_X28_Y21_N26
\VGA_unit|VGA_sram_data[2][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][2]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(2),
	combout => \VGA_unit|VGA_sram_data[2][2]~feeder_combout\);

-- Location: LCFF_X28_Y21_N27
\VGA_unit|VGA_sram_data[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][2]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][2]~regout\);

-- Location: LCCOMB_X28_Y21_N20
\VGA_unit|VGA_green~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~4_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][2]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][10]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][10]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][2]~regout\,
	combout => \VGA_unit|VGA_green~4_combout\);

-- Location: LCCOMB_X29_Y24_N12
\VGA_unit|VGA_green~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~5_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_green~4_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_green~4_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_green~5_combout\);

-- Location: LCFF_X29_Y24_N13
\VGA_unit|VGA_green[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(4));

-- Location: LCCOMB_X25_Y28_N12
\VGA_unit|VGA_unit|oVGA_G~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~2_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(4),
	combout => \VGA_unit|VGA_unit|oVGA_G~2_combout\);

-- Location: LCFF_X25_Y28_N13
\VGA_unit|VGA_unit|oVGA_G[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(4));

-- Location: LCCOMB_X29_Y24_N14
\VGA_unit|VGA_green~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~7_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_green~6_combout\ & (!\VGA_enable~regout\ & !\VGA_unit|VGA_red~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_green~6_combout\,
	datab => \VGA_enable~regout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_unit|VGA_red~2_combout\,
	combout => \VGA_unit|VGA_green~7_combout\);

-- Location: LCFF_X29_Y24_N15
\VGA_unit|VGA_green[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(5));

-- Location: LCCOMB_X25_Y28_N14
\VGA_unit|VGA_unit|oVGA_G~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~3_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_green\(5),
	combout => \VGA_unit|VGA_unit|oVGA_G~3_combout\);

-- Location: LCFF_X25_Y28_N15
\VGA_unit|VGA_unit|oVGA_G[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(5));

-- Location: LCCOMB_X29_Y24_N16
\VGA_unit|VGA_green~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~9_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_green~8_combout\ & (!\VGA_enable~regout\ & !\VGA_unit|VGA_red~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_green~8_combout\,
	datab => \VGA_enable~regout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_unit|VGA_red~2_combout\,
	combout => \VGA_unit|VGA_green~9_combout\);

-- Location: LCFF_X29_Y24_N17
\VGA_unit|VGA_green[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(6));

-- Location: LCCOMB_X25_Y28_N0
\VGA_unit|VGA_unit|oVGA_G~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~4_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(6),
	combout => \VGA_unit|VGA_unit|oVGA_G~4_combout\);

-- Location: LCFF_X25_Y28_N1
\VGA_unit|VGA_unit|oVGA_G[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(6));

-- Location: LCFF_X29_Y20_N9
\VGA_unit|VGA_sram_data[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(13),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][13]~regout\);

-- Location: LCCOMB_X30_Y21_N8
\VGA_unit|VGA_sram_data[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \VGA_unit|VGA_sram_data[2][5]~feeder_combout\);

-- Location: LCFF_X30_Y21_N9
\VGA_unit|VGA_sram_data[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][5]~regout\);

-- Location: LCCOMB_X29_Y20_N8
\VGA_unit|VGA_green~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~10_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[2][5]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][13]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[2][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][13]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][5]~regout\,
	combout => \VGA_unit|VGA_green~10_combout\);

-- Location: LCCOMB_X29_Y24_N2
\VGA_unit|VGA_green~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~11_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_green~10_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_green~10_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_green~11_combout\);

-- Location: LCFF_X29_Y24_N3
\VGA_unit|VGA_green[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(7));

-- Location: LCCOMB_X25_Y28_N2
\VGA_unit|VGA_unit|oVGA_G~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~5_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(7),
	combout => \VGA_unit|VGA_unit|oVGA_G~5_combout\);

-- Location: LCFF_X25_Y28_N3
\VGA_unit|VGA_unit|oVGA_G[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(7));

-- Location: LCCOMB_X29_Y24_N20
\VGA_unit|VGA_green~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~13_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_green~12_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_green~12_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_green~13_combout\);

-- Location: LCFF_X29_Y24_N21
\VGA_unit|VGA_green[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(8));

-- Location: LCCOMB_X25_Y28_N4
\VGA_unit|VGA_unit|oVGA_G~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~6_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(8),
	combout => \VGA_unit|VGA_unit|oVGA_G~6_combout\);

-- Location: LCFF_X25_Y28_N5
\VGA_unit|VGA_unit|oVGA_G[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(8));

-- Location: LCFF_X29_Y20_N3
\VGA_unit|VGA_sram_data[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][15]~regout\);

-- Location: LCCOMB_X30_Y21_N28
\VGA_unit|VGA_sram_data[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \VGA_unit|VGA_sram_data[2][7]~feeder_combout\);

-- Location: LCFF_X30_Y21_N29
\VGA_unit|VGA_sram_data[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][7]~regout\);

-- Location: LCCOMB_X29_Y20_N2
\VGA_unit|VGA_green~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~14_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[2][7]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][15]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][15]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][7]~regout\,
	combout => \VGA_unit|VGA_green~14_combout\);

-- Location: LCCOMB_X29_Y24_N22
\VGA_unit|VGA_green~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~15_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_green~14_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~0_combout\,
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_green~14_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_green~15_combout\);

-- Location: LCFF_X29_Y24_N23
\VGA_unit|VGA_green[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(9));

-- Location: LCCOMB_X25_Y28_N22
\VGA_unit|VGA_unit|oVGA_G~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~7_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_green\(9),
	combout => \VGA_unit|VGA_unit|oVGA_G~7_combout\);

-- Location: LCFF_X25_Y28_N23
\VGA_unit|VGA_unit|oVGA_G[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(9));

-- Location: LCFF_X24_Y22_N29
\VGA_unit|VGA_unit|oVGA_B[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(0));

-- Location: LCCOMB_X24_Y22_N30
\VGA_unit|VGA_unit|oVGA_B[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\);

-- Location: LCFF_X24_Y22_N31
\VGA_unit|VGA_unit|oVGA_B[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(1));

-- Location: LCFF_X28_Y21_N29
\VGA_unit|VGA_sram_data[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][0]~regout\);

-- Location: LCCOMB_X29_Y21_N18
\VGA_unit|VGA_sram_data[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][8]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \VGA_unit|VGA_sram_data[1][8]~feeder_combout\);

-- Location: LCFF_X29_Y21_N19
\VGA_unit|VGA_sram_data[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][8]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][8]~regout\);

-- Location: LCCOMB_X28_Y21_N28
\VGA_unit|VGA_blue~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~6_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][8]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][0]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][0]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][8]~regout\,
	combout => \VGA_unit|VGA_blue~6_combout\);

-- Location: LCCOMB_X28_Y24_N26
\VGA_unit|VGA_blue~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~7_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_blue~6_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~2_combout\,
	datab => \VGA_unit|VGA_red~0_combout\,
	datac => \VGA_unit|VGA_blue~6_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~7_combout\);

-- Location: LCFF_X28_Y24_N27
\VGA_unit|VGA_blue[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(2));

-- Location: LCCOMB_X28_Y28_N0
\VGA_unit|VGA_unit|oVGA_B~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~0_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(2),
	combout => \VGA_unit|VGA_unit|oVGA_B~0_combout\);

-- Location: LCFF_X28_Y28_N1
\VGA_unit|VGA_unit|oVGA_B[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(2));

-- Location: LCCOMB_X28_Y24_N12
\VGA_unit|VGA_blue~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~9_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_blue~8_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue~8_combout\,
	datab => \VGA_unit|VGA_red~0_combout\,
	datac => \VGA_unit|VGA_red~2_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~9_combout\);

-- Location: LCFF_X28_Y24_N13
\VGA_unit|VGA_blue[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(3));

-- Location: LCCOMB_X28_Y28_N26
\VGA_unit|VGA_unit|oVGA_B~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~1_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(3),
	combout => \VGA_unit|VGA_unit|oVGA_B~1_combout\);

-- Location: LCFF_X28_Y28_N27
\VGA_unit|VGA_unit|oVGA_B[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(3));

-- Location: LCCOMB_X29_Y21_N14
\VGA_unit|VGA_sram_data[1][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][10]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \VGA_unit|VGA_sram_data[1][10]~feeder_combout\);

-- Location: LCFF_X29_Y21_N15
\VGA_unit|VGA_sram_data[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][10]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][10]~regout\);

-- Location: LCFF_X28_Y21_N17
\VGA_unit|VGA_sram_data[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][2]~regout\);

-- Location: LCCOMB_X28_Y21_N16
\VGA_unit|VGA_blue~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~10_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][10]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[0][2]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][10]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_sram_data[1][10]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][2]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_blue~10_combout\);

-- Location: LCCOMB_X28_Y24_N14
\VGA_unit|VGA_blue~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~11_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_blue~10_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~2_combout\,
	datab => \VGA_unit|VGA_red~0_combout\,
	datac => \VGA_unit|VGA_blue~10_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~11_combout\);

-- Location: LCFF_X28_Y24_N15
\VGA_unit|VGA_blue[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(4));

-- Location: LCCOMB_X28_Y28_N20
\VGA_unit|VGA_unit|oVGA_B~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~2_combout\ = (\VGA_unit|VGA_blue\(4) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_blue\(4),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~2_combout\);

-- Location: LCFF_X28_Y28_N21
\VGA_unit|VGA_unit|oVGA_B[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(4));

-- Location: LCCOMB_X29_Y21_N0
\VGA_unit|VGA_sram_data[1][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][11]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \VGA_unit|VGA_sram_data[1][11]~feeder_combout\);

-- Location: LCFF_X29_Y21_N1
\VGA_unit|VGA_sram_data[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][11]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][11]~regout\);

-- Location: LCFF_X28_Y21_N11
\VGA_unit|VGA_sram_data[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][3]~regout\);

-- Location: LCCOMB_X28_Y21_N10
\VGA_unit|VGA_blue~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~12_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][11]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[0][3]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][11]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_sram_data[1][11]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][3]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_blue~12_combout\);

-- Location: LCCOMB_X28_Y24_N24
\VGA_unit|VGA_blue~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~13_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((!\VGA_unit|VGA_red~0_combout\ & (\VGA_unit|VGA_blue~12_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~2_combout\,
	datab => \VGA_unit|VGA_red~0_combout\,
	datac => \VGA_unit|VGA_blue~12_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~13_combout\);

-- Location: LCFF_X28_Y24_N25
\VGA_unit|VGA_blue[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(5));

-- Location: LCCOMB_X28_Y28_N22
\VGA_unit|VGA_unit|oVGA_B~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~3_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(5),
	combout => \VGA_unit|VGA_unit|oVGA_B~3_combout\);

-- Location: LCFF_X28_Y28_N23
\VGA_unit|VGA_unit|oVGA_B[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(5));

-- Location: LCCOMB_X28_Y28_N24
\VGA_unit|VGA_unit|oVGA_B~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~4_combout\ = (\VGA_unit|VGA_blue\(6) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(6),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~4_combout\);

-- Location: LCFF_X28_Y28_N25
\VGA_unit|VGA_unit|oVGA_B[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(6));

-- Location: LCFF_X29_Y20_N25
\VGA_unit|VGA_sram_data[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][5]~regout\);

-- Location: LCFF_X29_Y20_N7
\VGA_unit|VGA_sram_data[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(13),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][13]~regout\);

-- Location: LCCOMB_X29_Y20_N24
\VGA_unit|VGA_blue~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~16_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[1][13]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][5]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][5]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][13]~regout\,
	combout => \VGA_unit|VGA_blue~16_combout\);

-- Location: LCCOMB_X28_Y24_N20
\VGA_unit|VGA_blue~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~17_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_blue~16_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~2_combout\,
	datab => \VGA_unit|VGA_blue~16_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~17_combout\);

-- Location: LCFF_X28_Y24_N21
\VGA_unit|VGA_blue[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(7));

-- Location: LCCOMB_X28_Y28_N10
\VGA_unit|VGA_unit|oVGA_B~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~5_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(7),
	combout => \VGA_unit|VGA_unit|oVGA_B~5_combout\);

-- Location: LCFF_X28_Y28_N11
\VGA_unit|VGA_unit|oVGA_B[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(7));

-- Location: LCFF_X29_Y21_N23
\VGA_unit|VGA_sram_data[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][6]~regout\);

-- Location: LCCOMB_X29_Y21_N22
\VGA_unit|VGA_blue~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~18_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][14]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[0][6]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][14]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[1][14]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][6]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_blue~18_combout\);

-- Location: LCCOMB_X28_Y24_N22
\VGA_unit|VGA_blue~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~19_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_blue~18_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~2_combout\,
	datab => \VGA_unit|VGA_blue~18_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~19_combout\);

-- Location: LCFF_X28_Y24_N23
\VGA_unit|VGA_blue[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(8));

-- Location: LCCOMB_X28_Y28_N12
\VGA_unit|VGA_unit|oVGA_B~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~6_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(8),
	combout => \VGA_unit|VGA_unit|oVGA_B~6_combout\);

-- Location: LCFF_X28_Y28_N13
\VGA_unit|VGA_unit|oVGA_B[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(8));

-- Location: LCFF_X29_Y20_N13
\VGA_unit|VGA_sram_data[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][7]~regout\);

-- Location: LCFF_X29_Y20_N11
\VGA_unit|VGA_sram_data[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][15]~regout\);

-- Location: LCCOMB_X29_Y20_N12
\VGA_unit|VGA_blue~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~20_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[1][15]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][7]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][7]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][15]~regout\,
	combout => \VGA_unit|VGA_blue~20_combout\);

-- Location: LCCOMB_X28_Y24_N8
\VGA_unit|VGA_blue~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~21_combout\ = (\VGA_unit|VGA_red~2_combout\) # ((\VGA_unit|VGA_blue~20_combout\ & (!\VGA_unit|VGA_red~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~2_combout\,
	datab => \VGA_unit|VGA_blue~20_combout\,
	datac => \VGA_unit|VGA_red~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_blue~21_combout\);

-- Location: LCFF_X28_Y24_N9
\VGA_unit|VGA_blue[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~21_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_blue[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(9));

-- Location: LCCOMB_X28_Y28_N6
\VGA_unit|VGA_unit|oVGA_B~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~7_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(9),
	combout => \VGA_unit|VGA_unit|oVGA_B~7_combout\);

-- Location: LCFF_X28_Y28_N7
\VGA_unit|VGA_unit|oVGA_B[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(9));

-- Location: LCCOMB_X31_Y13_N0
\M1_unit|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector42~0_combout\ = (\M1_unit|SRAM_ADDRESS_m1~0_combout\ & ((\M1_unit|Y_address\(0)) # ((!\M1_unit|Selector400~3_combout\ & \M1_unit|RGB_address\(0))))) # (!\M1_unit|SRAM_ADDRESS_m1~0_combout\ & (!\M1_unit|Selector400~3_combout\ & 
-- ((\M1_unit|RGB_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	datab => \M1_unit|Selector400~3_combout\,
	datac => \M1_unit|Y_address\(0),
	datad => \M1_unit|RGB_address\(0),
	combout => \M1_unit|Selector42~0_combout\);

-- Location: LCCOMB_X32_Y14_N24
\M1_unit|Selector42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector42~1_combout\ = (\M1_unit|state_m1.S_LEADOUT_0~0_combout\ & ((\M1_unit|Add31~0_combout\) # ((\M1_unit|U_address\(0) & !\M1_unit|SRAM_ADDRESS_m1~1_combout\)))) # (!\M1_unit|state_m1.S_LEADOUT_0~0_combout\ & (((\M1_unit|U_address\(0) & 
-- !\M1_unit|SRAM_ADDRESS_m1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	datab => \M1_unit|Add31~0_combout\,
	datac => \M1_unit|U_address\(0),
	datad => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	combout => \M1_unit|Selector42~1_combout\);

-- Location: LCCOMB_X31_Y13_N8
\M1_unit|Selector42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector42~2_combout\ = (\M1_unit|Selector42~0_combout\) # ((\M1_unit|Selector42~1_combout\) # ((!\M1_unit|SRAM_ADDRESS_m1~2_combout\ & \M1_unit|V_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	datab => \M1_unit|Selector42~0_combout\,
	datac => \M1_unit|V_address\(0),
	datad => \M1_unit|Selector42~1_combout\,
	combout => \M1_unit|Selector42~2_combout\);

-- Location: LCFF_X31_Y13_N9
\M1_unit|SRAM_ADDRESS_m1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector42~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(0));

-- Location: LCCOMB_X32_Y11_N14
\state.S_MILESTONE_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \state.S_MILESTONE_1~0_combout\ = (\state~9_regout\ & \state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state~9_regout\,
	datac => \state~8_regout\,
	combout => \state.S_MILESTONE_1~0_combout\);

-- Location: LCCOMB_X30_Y11_N8
\SRAM_unit|SRAM_ADDRESS_O[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[0]~0_combout\ = (\state.S_MILESTONE_1~0_combout\ & ((\M1_unit|SRAM_ADDRESS_m1\(0)))) # (!\state.S_MILESTONE_1~0_combout\ & (\VGA_unit|SRAM_address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(0),
	datab => \M1_unit|SRAM_ADDRESS_m1\(0),
	datad => \state.S_MILESTONE_1~0_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[0]~0_combout\);

-- Location: LCCOMB_X32_Y10_N0
\always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \always1~0_combout\ = \state~9_regout\ $ (\state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state~9_regout\,
	datad => \state~8_regout\,
	combout => \always1~0_combout\);

-- Location: LCFF_X30_Y11_N9
\SRAM_unit|SRAM_ADDRESS_O[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[0]~0_combout\,
	sdata => \UART_unit|SRAM_address\(0),
	aclr => \SWITCH_I~combout\(17),
	sload => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(0));

-- Location: LCCOMB_X30_Y11_N2
\SRAM_unit|SRAM_ADDRESS_O[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[1]~1_combout\ = (\state.S_MILESTONE_1~0_combout\ & (\M1_unit|SRAM_ADDRESS_m1\(1))) # (!\state.S_MILESTONE_1~0_combout\ & ((\VGA_unit|SRAM_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1\(1),
	datab => \VGA_unit|SRAM_address\(1),
	datad => \state.S_MILESTONE_1~0_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[1]~1_combout\);

-- Location: LCFF_X30_Y11_N3
\SRAM_unit|SRAM_ADDRESS_O[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[1]~1_combout\,
	sdata => \UART_unit|SRAM_address\(1),
	aclr => \SWITCH_I~combout\(17),
	sload => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(1));

-- Location: LCCOMB_X33_Y13_N4
\M1_unit|Selector40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector40~1_combout\ = (\M1_unit|U_address\(2) & (((\M1_unit|Add31~4_combout\ & \M1_unit|state_m1.S_LEADOUT_0~0_combout\)) # (!\M1_unit|SRAM_ADDRESS_m1~1_combout\))) # (!\M1_unit|U_address\(2) & (\M1_unit|Add31~4_combout\ & 
-- ((\M1_unit|state_m1.S_LEADOUT_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(2),
	datab => \M1_unit|Add31~4_combout\,
	datac => \M1_unit|SRAM_ADDRESS_m1~1_combout\,
	datad => \M1_unit|state_m1.S_LEADOUT_0~0_combout\,
	combout => \M1_unit|Selector40~1_combout\);

-- Location: LCCOMB_X31_Y13_N10
\M1_unit|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector40~0_combout\ = (\M1_unit|SRAM_ADDRESS_m1~0_combout\ & ((\M1_unit|Y_address\(2)) # ((!\M1_unit|Selector400~3_combout\ & \M1_unit|RGB_address\(2))))) # (!\M1_unit|SRAM_ADDRESS_m1~0_combout\ & (!\M1_unit|Selector400~3_combout\ & 
-- ((\M1_unit|RGB_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	datab => \M1_unit|Selector400~3_combout\,
	datac => \M1_unit|Y_address\(2),
	datad => \M1_unit|RGB_address\(2),
	combout => \M1_unit|Selector40~0_combout\);

-- Location: LCCOMB_X31_Y13_N12
\M1_unit|Selector40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector40~2_combout\ = (\M1_unit|Selector40~1_combout\) # ((\M1_unit|Selector40~0_combout\) # ((!\M1_unit|SRAM_ADDRESS_m1~2_combout\ & \M1_unit|V_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	datab => \M1_unit|V_address\(2),
	datac => \M1_unit|Selector40~1_combout\,
	datad => \M1_unit|Selector40~0_combout\,
	combout => \M1_unit|Selector40~2_combout\);

-- Location: LCFF_X31_Y13_N13
\M1_unit|SRAM_ADDRESS_m1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector40~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(2));

-- Location: LCCOMB_X30_Y7_N0
\SRAM_unit|SRAM_ADDRESS_O[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[2]~2_combout\ = (\state.S_MILESTONE_1~0_combout\ & ((\M1_unit|SRAM_ADDRESS_m1\(2)))) # (!\state.S_MILESTONE_1~0_combout\ & (\VGA_unit|SRAM_address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(2),
	datab => \M1_unit|SRAM_ADDRESS_m1\(2),
	datad => \state.S_MILESTONE_1~0_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[2]~2_combout\);

-- Location: LCCOMB_X31_Y10_N22
\UART_unit|Add1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~53_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~4_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|Add1~4_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~53_combout\);

-- Location: LCFF_X31_Y10_N23
\UART_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~53_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(2));

-- Location: LCFF_X30_Y7_N1
\SRAM_unit|SRAM_ADDRESS_O[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[2]~2_combout\,
	sdata => \UART_unit|SRAM_address\(2),
	aclr => \SWITCH_I~combout\(17),
	sload => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(2));

-- Location: LCFF_X34_Y13_N21
\M1_unit|Y_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[3]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(3));

-- Location: LCCOMB_X31_Y13_N4
\M1_unit|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector39~0_combout\ = (\M1_unit|SRAM_ADDRESS_m1~0_combout\ & ((\M1_unit|Y_address\(3)) # ((!\M1_unit|Selector400~3_combout\ & \M1_unit|RGB_address\(3))))) # (!\M1_unit|SRAM_ADDRESS_m1~0_combout\ & (!\M1_unit|Selector400~3_combout\ & 
-- ((\M1_unit|RGB_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_ADDRESS_m1~0_combout\,
	datab => \M1_unit|Selector400~3_combout\,
	datac => \M1_unit|Y_address\(3),
	datad => \M1_unit|RGB_address\(3),
	combout => \M1_unit|Selector39~0_combout\);

-- Location: LCFF_X31_Y13_N21
\M1_unit|V_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|state_m1.S_LEADIN_1~7_combout\,
	ena => \M1_unit|WideOr29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(3));

-- Location: LCCOMB_X31_Y13_N6
\M1_unit|Selector39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector39~2_combout\ = (\M1_unit|Selector39~1_combout\) # ((\M1_unit|Selector39~0_combout\) # ((\M1_unit|V_address\(3) & !\M1_unit|SRAM_ADDRESS_m1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector39~1_combout\,
	datab => \M1_unit|Selector39~0_combout\,
	datac => \M1_unit|V_address\(3),
	datad => \M1_unit|SRAM_ADDRESS_m1~2_combout\,
	combout => \M1_unit|Selector39~2_combout\);

-- Location: LCFF_X31_Y13_N7
\M1_unit|SRAM_ADDRESS_m1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector39~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_ADDRESS_m1[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_ADDRESS_m1\(3));

-- Location: LCCOMB_X30_Y7_N2
\SRAM_unit|SRAM_ADDRESS_O[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[3]~3_combout\ = (\state.S_MILESTONE_1~0_combout\ & ((\M1_unit|SRAM_ADDRESS_m1\(3)))) # (!\state.S_MILESTONE_1~0_combout\ & (\VGA_unit|SRAM_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(3),
	datab => \M1_unit|SRAM_ADDRESS_m1\(3),
	datad => \state.S_MILESTONE_1~0_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[3]~3_combout\);

-- Location: LCFF_X30_Y7_N3
\SRAM_unit|SRAM_ADDRESS_O[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[3]~3_combout\,
	sdata => \UART_unit|SRAM_address\(3),
	aclr => \SWITCH_I~combout\(17),
	sload => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(3));

-- Location: LCFF_X30_Y7_N27
\SRAM_unit|SRAM_ADDRESS_O[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[4]~42_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(4));

-- Location: LCFF_X30_Y7_N21
\SRAM_unit|SRAM_ADDRESS_O[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[5]~43_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(5));

-- Location: LCFF_X30_Y7_N15
\SRAM_unit|SRAM_ADDRESS_O[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[6]~44_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(6));

-- Location: LCFF_X30_Y7_N25
\SRAM_unit|SRAM_ADDRESS_O[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[7]~45_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(7));

-- Location: LCFF_X32_Y10_N23
\SRAM_unit|SRAM_ADDRESS_O[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[8]~46_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(8));

-- Location: LCFF_X32_Y10_N17
\SRAM_unit|SRAM_ADDRESS_O[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[9]~47_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(9));

-- Location: LCFF_X32_Y10_N11
\SRAM_unit|SRAM_ADDRESS_O[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[10]~48_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(10));

-- Location: LCFF_X32_Y10_N29
\SRAM_unit|SRAM_ADDRESS_O[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[11]~49_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(11));

-- Location: LCFF_X34_Y10_N21
\SRAM_unit|SRAM_ADDRESS_O[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[12]~50_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(12));

-- Location: LCFF_X34_Y10_N7
\SRAM_unit|SRAM_ADDRESS_O[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[13]~51_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(13));

-- Location: LCFF_X34_Y10_N25
\SRAM_unit|SRAM_ADDRESS_O[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[14]~52_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(14));

-- Location: LCFF_X34_Y10_N3
\SRAM_unit|SRAM_ADDRESS_O[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[15]~53_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(15));

-- Location: LCFF_X32_Y13_N11
\SRAM_unit|SRAM_ADDRESS_O[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[16]~54_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(16));

-- Location: LCFF_X32_Y13_N21
\SRAM_unit|SRAM_ADDRESS_O[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[17]~55_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(17));

-- Location: CLKCTRL_G3
\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y11_N12
\SRAM_unit|SRAM_LB_N_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_LB_N_O~0_combout\ = !\CLOCK_50_I~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CLOCK_50_I~combout\,
	combout => \SRAM_unit|SRAM_LB_N_O~0_combout\);

-- Location: LCFF_X30_Y11_N13
\SRAM_unit|SRAM_LB_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_LB_N_O~0_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_LB_N_O~regout\);

-- Location: LCCOMB_X32_Y11_N20
\SRAM_unit|SRAM_CE_N_O~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_CE_N_O~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \SRAM_unit|SRAM_CE_N_O~feeder_combout\);

-- Location: LCFF_X32_Y11_N21
\SRAM_unit|SRAM_CE_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_CE_N_O~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_CE_N_O~regout\);

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\resetn~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_resetn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_resetn);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(1));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(2));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(3));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(0));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(1));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(2));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(3));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(4));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(7));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(8));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(11));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(12));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(13));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(15));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(16));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_address[16]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_SRAM_address[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(6));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_CLOCK_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CLOCK_50_I~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_CLOCK_O);

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_HSYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HSYNC_O);

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_VSYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VSYNC_O);

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLANK_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_BLANK~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLANK_O);

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_SYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_SYNC_O);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(1));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(2));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(3));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(4));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(5));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(6));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(7));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(8));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(9));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(0));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(1));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(2));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(3));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(4));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(5));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(6));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(7));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(8));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(9));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(0));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(2));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(3));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(4));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(5));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(8));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(9));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(0));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(1));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(2));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(3));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(4));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(6));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(7));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(8));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(9));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(10));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(11));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(12));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(13));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(16));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(17));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_LB_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N_O);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_LB_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N_O);

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N_O);

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N_O);

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N_O);

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX_O);
END structure;


