

================================================================
== Vivado HLS Report for 'relu_bn5'
================================================================
* Date:           Mon Dec  5 18:25:49 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12802|    12802| 0.128 ms | 0.128 ms |  12802|  12802|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- relu5_args04_relu5_args14_relu5_args24  |    12800|    12800|         2|          1|          1|  12800|    yes   |
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    153|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      10|     10|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|      51|    262|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |test_mac_muladd_1rWc_U839  |test_mac_muladd_1rWc  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |a_batchnorm5_V_U  |relu_bn5_a_batchnrUc  |        0|  10|  10|    0|    64|   10|     1|          640|
    |b_batchnorm5_V_U  |relu_bn5_b_batchnrVc  |        1|   0|   0|    0|    64|   21|     1|         1344|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        1|  10|  10|    0|   128|   31|     2|         1984|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln651_fu_192_p2               |     +    |      0|  0|  21|          14|           1|
    |add_ln652_fu_248_p2               |     +    |      0|  0|  19|           1|          12|
    |add_ln653_fu_242_p2               |     +    |      0|  0|  15|           1|           7|
    |and_ln652_fu_216_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1495_fu_290_p2             |   icmp   |      0|  0|  13|          16|           9|
    |icmp_ln651_fu_186_p2              |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln652_fu_198_p2              |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln653_fu_210_p2              |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln1495_fu_313_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln653_fu_222_p2                |    or    |      0|  0|   2|           1|           1|
    |relu5_pipe_10_V_V_din             |  select  |      0|  0|   5|           1|           5|
    |select_ln1495_fu_305_p3           |  select  |      0|  0|   6|           1|           1|
    |select_ln652_fu_254_p3            |  select  |      0|  0|  12|           1|           1|
    |select_ln653_fu_228_p3            |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln652_fu_204_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 153|          79|          80|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |args24_0_0_reg_175        |   9|          2|    7|         14|
    |conv5_pipe_9_V_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_153  |   9|          2|   14|         28|
    |indvar_flatten_reg_164    |   9|          2|   12|         24|
    |real_start                |   9|          2|    1|          2|
    |relu5_pipe_10_V_V_blk_n   |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         21|   39|         81|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |args24_0_0_reg_175        |   7|   0|    7|          0|
    |icmp_ln651_reg_339        |   1|   0|    1|          0|
    |indvar_flatten11_reg_153  |  14|   0|   14|          0|
    |indvar_flatten_reg_164    |  12|   0|   12|          0|
    |start_once_reg            |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  41|   0|   41|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      relu_bn5     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      relu_bn5     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      relu_bn5     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      relu_bn5     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      relu_bn5     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      relu_bn5     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      relu_bn5     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      relu_bn5     | return value |
|start_out                 | out |    1| ap_ctrl_hs |      relu_bn5     | return value |
|start_write               | out |    1| ap_ctrl_hs |      relu_bn5     | return value |
|conv5_pipe_9_V_V_dout     |  in |   16|   ap_fifo  |  conv5_pipe_9_V_V |    pointer   |
|conv5_pipe_9_V_V_empty_n  |  in |    1|   ap_fifo  |  conv5_pipe_9_V_V |    pointer   |
|conv5_pipe_9_V_V_read     | out |    1|   ap_fifo  |  conv5_pipe_9_V_V |    pointer   |
|relu5_pipe_10_V_V_din     | out |    5|   ap_fifo  | relu5_pipe_10_V_V |    pointer   |
|relu5_pipe_10_V_V_full_n  |  in |    1|   ap_fifo  | relu5_pipe_10_V_V |    pointer   |
|relu5_pipe_10_V_V_write   | out |    1|   ap_fifo  | relu5_pipe_10_V_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

