// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_aes_addRoundKey_cpy_HH_
#define _a0_aes_addRoundKey_cpy_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_encrypt_lshr_256ncud.h"

namespace ap_rtl {

struct a0_aes_addRoundKey_cpy : public sc_module {
    // Port declarations 98
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_buf_r_AWVALID;
    sc_in< sc_logic > m_axi_buf_r_AWREADY;
    sc_out< sc_lv<32> > m_axi_buf_r_AWADDR;
    sc_out< sc_lv<1> > m_axi_buf_r_AWID;
    sc_out< sc_lv<32> > m_axi_buf_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_AWREGION;
    sc_out< sc_lv<1> > m_axi_buf_r_AWUSER;
    sc_out< sc_logic > m_axi_buf_r_WVALID;
    sc_in< sc_logic > m_axi_buf_r_WREADY;
    sc_out< sc_lv<8> > m_axi_buf_r_WDATA;
    sc_out< sc_lv<1> > m_axi_buf_r_WSTRB;
    sc_out< sc_logic > m_axi_buf_r_WLAST;
    sc_out< sc_lv<1> > m_axi_buf_r_WID;
    sc_out< sc_lv<1> > m_axi_buf_r_WUSER;
    sc_out< sc_logic > m_axi_buf_r_ARVALID;
    sc_in< sc_logic > m_axi_buf_r_ARREADY;
    sc_out< sc_lv<32> > m_axi_buf_r_ARADDR;
    sc_out< sc_lv<1> > m_axi_buf_r_ARID;
    sc_out< sc_lv<32> > m_axi_buf_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_ARREGION;
    sc_out< sc_lv<1> > m_axi_buf_r_ARUSER;
    sc_in< sc_logic > m_axi_buf_r_RVALID;
    sc_out< sc_logic > m_axi_buf_r_RREADY;
    sc_in< sc_lv<8> > m_axi_buf_r_RDATA;
    sc_in< sc_logic > m_axi_buf_r_RLAST;
    sc_in< sc_lv<1> > m_axi_buf_r_RID;
    sc_in< sc_lv<1> > m_axi_buf_r_RUSER;
    sc_in< sc_lv<2> > m_axi_buf_r_RRESP;
    sc_in< sc_logic > m_axi_buf_r_BVALID;
    sc_out< sc_logic > m_axi_buf_r_BREADY;
    sc_in< sc_lv<2> > m_axi_buf_r_BRESP;
    sc_in< sc_lv<1> > m_axi_buf_r_BID;
    sc_in< sc_lv<1> > m_axi_buf_r_BUSER;
    sc_in< sc_lv<32> > buf_offset;
    sc_out< sc_logic > m_axi_ctx_AWVALID;
    sc_in< sc_logic > m_axi_ctx_AWREADY;
    sc_out< sc_lv<32> > m_axi_ctx_AWADDR;
    sc_out< sc_lv<1> > m_axi_ctx_AWID;
    sc_out< sc_lv<32> > m_axi_ctx_AWLEN;
    sc_out< sc_lv<3> > m_axi_ctx_AWSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_AWBURST;
    sc_out< sc_lv<2> > m_axi_ctx_AWLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_AWCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_AWPROT;
    sc_out< sc_lv<4> > m_axi_ctx_AWQOS;
    sc_out< sc_lv<4> > m_axi_ctx_AWREGION;
    sc_out< sc_lv<1> > m_axi_ctx_AWUSER;
    sc_out< sc_logic > m_axi_ctx_WVALID;
    sc_in< sc_logic > m_axi_ctx_WREADY;
    sc_out< sc_lv<1024> > m_axi_ctx_WDATA;
    sc_out< sc_lv<128> > m_axi_ctx_WSTRB;
    sc_out< sc_logic > m_axi_ctx_WLAST;
    sc_out< sc_lv<1> > m_axi_ctx_WID;
    sc_out< sc_lv<1> > m_axi_ctx_WUSER;
    sc_out< sc_logic > m_axi_ctx_ARVALID;
    sc_in< sc_logic > m_axi_ctx_ARREADY;
    sc_out< sc_lv<32> > m_axi_ctx_ARADDR;
    sc_out< sc_lv<1> > m_axi_ctx_ARID;
    sc_out< sc_lv<32> > m_axi_ctx_ARLEN;
    sc_out< sc_lv<3> > m_axi_ctx_ARSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_ARBURST;
    sc_out< sc_lv<2> > m_axi_ctx_ARLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_ARCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_ARPROT;
    sc_out< sc_lv<4> > m_axi_ctx_ARQOS;
    sc_out< sc_lv<4> > m_axi_ctx_ARREGION;
    sc_out< sc_lv<1> > m_axi_ctx_ARUSER;
    sc_in< sc_logic > m_axi_ctx_RVALID;
    sc_out< sc_logic > m_axi_ctx_RREADY;
    sc_in< sc_lv<1024> > m_axi_ctx_RDATA;
    sc_in< sc_logic > m_axi_ctx_RLAST;
    sc_in< sc_lv<1> > m_axi_ctx_RID;
    sc_in< sc_lv<1> > m_axi_ctx_RUSER;
    sc_in< sc_lv<2> > m_axi_ctx_RRESP;
    sc_in< sc_logic > m_axi_ctx_BVALID;
    sc_out< sc_logic > m_axi_ctx_BREADY;
    sc_in< sc_lv<2> > m_axi_ctx_BRESP;
    sc_in< sc_lv<1> > m_axi_ctx_BID;
    sc_in< sc_lv<1> > m_axi_ctx_BUSER;
    sc_in< sc_lv<25> > ctx_offset;


    // Module declarations
    a0_aes_addRoundKey_cpy(sc_module_name name);
    SC_HAS_PROCESS(a0_aes_addRoundKey_cpy);

    ~a0_aes_addRoundKey_cpy();

    sc_trace_file* mVcdFile;

    a0_encrypt_lshr_256ncud<1,6,1,256,9,256>* encrypt_lshr_256ncud_U5;
    a0_encrypt_lshr_256ncud<1,6,1,256,9,256>* encrypt_lshr_256ncud_U6;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > buf_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<1> > tmp_reg_717;
    sc_signal< sc_logic > buf_r_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > buf_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< sc_logic > buf_r_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_logic > buf_r_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_reg_717;
    sc_signal< sc_logic > ctx_blk_n_AR;
    sc_signal< sc_logic > ctx_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > ctx_blk_n_AW;
    sc_signal< sc_logic > ctx_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< sc_logic > ctx_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > i_reg_160;
    sc_signal< sc_lv<32> > ctx_addr_reg_710;
    sc_signal< sc_lv<1> > tmp_fu_189_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_5_fu_195_p2;
    sc_signal< sc_lv<5> > i_5_reg_721;
    sc_signal< sc_lv<7> > tmp_209_fu_219_p3;
    sc_signal< sc_lv<7> > tmp_209_reg_726;
    sc_signal< sc_lv<7> > tmp_210_fu_228_p2;
    sc_signal< sc_lv<7> > tmp_210_reg_733;
    sc_signal< sc_lv<1> > grp_fu_171_p2;
    sc_signal< sc_lv<1> > tmp_811_reg_740;
    sc_signal< sc_lv<32> > buf_addr_reg_748;
    sc_signal< sc_lv<8> > tmp_212_fu_252_p3;
    sc_signal< sc_lv<8> > tmp_212_reg_755;
    sc_signal< sc_lv<8> > tmp_213_fu_261_p2;
    sc_signal< sc_lv<8> > tmp_213_reg_762;
    sc_signal< sc_lv<1> > grp_fu_175_p2;
    sc_signal< sc_lv<1> > tmp_849_reg_769;
    sc_signal< sc_lv<9> > tmp_812_fu_268_p1;
    sc_signal< sc_lv<9> > tmp_812_reg_777;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_ctx_ARREADY;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<256> > p_demorgan_fu_314_p2;
    sc_signal< sc_lv<256> > p_demorgan_reg_783;
    sc_signal< sc_lv<9> > tmp_850_fu_320_p1;
    sc_signal< sc_lv<9> > tmp_850_reg_789;
    sc_signal< sc_lv<256> > p_demorgan3_fu_366_p2;
    sc_signal< sc_lv<256> > p_demorgan3_reg_795;
    sc_signal< sc_lv<1> > tmp_793_reg_801;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<9> > tmp_802_fu_404_p3;
    sc_signal< sc_lv<9> > tmp_802_reg_806;
    sc_signal< sc_lv<9> > tmp_803_fu_412_p2;
    sc_signal< sc_lv<9> > tmp_803_reg_811;
    sc_signal< sc_lv<1> > tmp_832_reg_816;
    sc_signal< sc_lv<9> > tmp_841_fu_450_p3;
    sc_signal< sc_lv<9> > tmp_841_reg_821;
    sc_signal< sc_lv<9> > tmp_842_fu_458_p2;
    sc_signal< sc_lv<9> > tmp_842_reg_826;
    sc_signal< sc_lv<1024> > ctx_addr_read_reg_831;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<8> > buf_addr_read_reg_856;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<8> > tmp_54_fu_612_p2;
    sc_signal< sc_lv<8> > tmp_54_reg_861;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_ctx_WREADY;
    sc_signal< bool > ap_block_state15_io;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<5> > i_phi_fu_164_p4;
    sc_signal< sc_lv<32> > ctx_offset_cast_fu_179_p1;
    sc_signal< sc_lv<32> > sum_fu_235_p2;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_ctx_ARREADY;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_ctx_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_ctx_AWREADY;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_01001;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_buf_r_AWREADY;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_buf_r_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_buf_r_ARREADY;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_01001;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_buf_r_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_ctx_WREADY;
    sc_signal< bool > ap_block_pp0_stage13_01001;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_buf_r_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_buf_r_WREADY;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_01001;
    sc_signal< bool > ap_block_state16_io;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<7> > grp_fu_171_p0;
    sc_signal< sc_lv<7> > grp_fu_171_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<8> > grp_fu_175_p0;
    sc_signal< sc_lv<8> > grp_fu_175_p1;
    sc_signal< sc_lv<8> > i_5_cast_fu_201_p1;
    sc_signal< sc_lv<4> > tmp_792_fu_209_p1;
    sc_signal< sc_lv<4> > tmp_208_fu_213_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_205_p1;
    sc_signal< sc_lv<5> > tmp_211_fu_246_p2;
    sc_signal< sc_lv<9> > tmp_813_fu_271_p1;
    sc_signal< sc_lv<9> > tmp_816_fu_274_p3;
    sc_signal< sc_lv<9> > tmp_817_fu_281_p3;
    sc_signal< sc_lv<9> > tmp_819_fu_288_p2;
    sc_signal< sc_lv<256> > tmp_821_fu_294_p1;
    sc_signal< sc_lv<256> > tmp_822_fu_298_p1;
    sc_signal< sc_lv<256> > tmp_826_fu_302_p2;
    sc_signal< sc_lv<256> > tmp_827_fu_308_p2;
    sc_signal< sc_lv<9> > tmp_851_fu_323_p1;
    sc_signal< sc_lv<9> > tmp_854_fu_326_p3;
    sc_signal< sc_lv<9> > tmp_855_fu_333_p3;
    sc_signal< sc_lv<9> > tmp_857_fu_340_p2;
    sc_signal< sc_lv<256> > tmp_859_fu_346_p1;
    sc_signal< sc_lv<256> > tmp_860_fu_350_p1;
    sc_signal< sc_lv<256> > tmp_864_fu_354_p2;
    sc_signal< sc_lv<256> > tmp_865_fu_360_p2;
    sc_signal< sc_lv<9> > tmp_794_fu_372_p1;
    sc_signal< sc_lv<9> > tmp_795_fu_375_p1;
    sc_signal< sc_lv<9> > tmp_797_fu_378_p2;
    sc_signal< sc_lv<9> > tmp_799_fu_390_p2;
    sc_signal< sc_lv<9> > tmp_798_fu_384_p2;
    sc_signal< sc_lv<9> > tmp_800_fu_396_p3;
    sc_signal< sc_lv<9> > tmp_833_fu_418_p1;
    sc_signal< sc_lv<9> > tmp_834_fu_421_p1;
    sc_signal< sc_lv<9> > tmp_836_fu_424_p2;
    sc_signal< sc_lv<9> > tmp_838_fu_436_p2;
    sc_signal< sc_lv<9> > tmp_837_fu_430_p2;
    sc_signal< sc_lv<9> > tmp_839_fu_442_p3;
    sc_signal< sc_lv<256> > tmp_796_fu_474_p4;
    sc_signal< sc_lv<256> > p_new_fu_464_p4;
    sc_signal< sc_lv<256> > grp_fu_494_p0;
    sc_signal< sc_lv<256> > grp_fu_494_p1;
    sc_signal< sc_lv<256> > tmp_835_fu_500_p4;
    sc_signal< sc_lv<256> > grp_fu_520_p0;
    sc_signal< sc_lv<256> > grp_fu_520_p1;
    sc_signal< sc_lv<256> > tmp_805_fu_526_p1;
    sc_signal< sc_lv<256> > grp_fu_494_p2;
    sc_signal< sc_lv<256> > tmp_807_fu_529_p2;
    sc_signal< sc_lv<256> > tmp_808_fu_535_p2;
    sc_signal< sc_lv<8> > tmp_809_fu_541_p1;
    sc_signal< sc_lv<9> > tmp_815_fu_552_p2;
    sc_signal< sc_lv<9> > tmp_818_fu_557_p3;
    sc_signal< sc_lv<256> > tmp_814_fu_548_p1;
    sc_signal< sc_lv<256> > tmp_820_fu_563_p1;
    sc_signal< sc_lv<256> > tmp_823_fu_567_p2;
    sc_signal< sc_lv<256> > tmp_824_fu_573_p4;
    sc_signal< sc_lv<256> > tmp_810_fu_545_p1;
    sc_signal< sc_lv<256> > tmp_828_fu_590_p2;
    sc_signal< sc_lv<256> > tmp_825_fu_583_p3;
    sc_signal< sc_lv<256> > tmp_829_fu_595_p2;
    sc_signal< sc_lv<256> > tmp_830_fu_601_p2;
    sc_signal< sc_lv<256> > tmp_844_fu_617_p1;
    sc_signal< sc_lv<256> > grp_fu_520_p2;
    sc_signal< sc_lv<256> > tmp_846_fu_620_p2;
    sc_signal< sc_lv<256> > tmp_847_fu_626_p2;
    sc_signal< sc_lv<8> > tmp_848_fu_632_p1;
    sc_signal< sc_lv<9> > tmp_853_fu_640_p2;
    sc_signal< sc_lv<9> > tmp_856_fu_645_p3;
    sc_signal< sc_lv<256> > tmp_852_fu_636_p1;
    sc_signal< sc_lv<256> > tmp_858_fu_651_p1;
    sc_signal< sc_lv<256> > tmp_861_fu_655_p2;
    sc_signal< sc_lv<256> > tmp_862_fu_661_p4;
    sc_signal< sc_lv<256> > tmp_831_fu_606_p2;
    sc_signal< sc_lv<256> > tmp_866_fu_678_p2;
    sc_signal< sc_lv<256> > tmp_863_fu_671_p3;
    sc_signal< sc_lv<256> > tmp_867_fu_683_p2;
    sc_signal< sc_lv<256> > tmp_868_fu_689_p2;
    sc_signal< sc_lv<256> > tmp_869_fu_694_p2;
    sc_signal< sc_logic > grp_fu_494_ce;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_logic > grp_fu_520_ce;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1026;
    sc_signal< bool > ap_condition_1031;
    sc_signal< bool > ap_condition_1035;
    sc_signal< bool > ap_condition_1039;
    sc_signal< bool > ap_condition_1044;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_pp0_stage1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage2;
    static const sc_lv<20> ap_ST_fsm_pp0_stage3;
    static const sc_lv<20> ap_ST_fsm_pp0_stage4;
    static const sc_lv<20> ap_ST_fsm_pp0_stage5;
    static const sc_lv<20> ap_ST_fsm_pp0_stage6;
    static const sc_lv<20> ap_ST_fsm_pp0_stage7;
    static const sc_lv<20> ap_ST_fsm_pp0_stage8;
    static const sc_lv<20> ap_ST_fsm_pp0_stage9;
    static const sc_lv<20> ap_ST_fsm_pp0_stage10;
    static const sc_lv<20> ap_ST_fsm_pp0_stage11;
    static const sc_lv<20> ap_ST_fsm_pp0_stage12;
    static const sc_lv<20> ap_ST_fsm_pp0_stage13;
    static const sc_lv<20> ap_ST_fsm_pp0_stage14;
    static const sc_lv<20> ap_ST_fsm_pp0_stage15;
    static const sc_lv<20> ap_ST_fsm_pp0_stage16;
    static const sc_lv<20> ap_ST_fsm_pp0_stage17;
    static const sc_lv<20> ap_ST_fsm_state22;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<128> ap_const_lv128_lc_3;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<9> ap_const_lv9_FF;
    static const sc_lv<256> ap_const_lv256_lc_4;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_13;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state22();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_01001();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_01001();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_01001();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_01001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_io();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_io();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state20_pp0_stage0_iter1();
    void thread_ap_block_state21_pp0_stage1_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_1026();
    void thread_ap_condition_1031();
    void thread_ap_condition_1035();
    void thread_ap_condition_1039();
    void thread_ap_condition_1044();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_buf_r_ARREADY();
    void thread_ap_sig_ioackin_m_axi_buf_r_AWREADY();
    void thread_ap_sig_ioackin_m_axi_buf_r_WREADY();
    void thread_ap_sig_ioackin_m_axi_ctx_ARREADY();
    void thread_ap_sig_ioackin_m_axi_ctx_AWREADY();
    void thread_ap_sig_ioackin_m_axi_ctx_WREADY();
    void thread_buf_r_blk_n_AR();
    void thread_buf_r_blk_n_AW();
    void thread_buf_r_blk_n_B();
    void thread_buf_r_blk_n_R();
    void thread_buf_r_blk_n_W();
    void thread_ctx_blk_n_AR();
    void thread_ctx_blk_n_AW();
    void thread_ctx_blk_n_B();
    void thread_ctx_blk_n_R();
    void thread_ctx_blk_n_W();
    void thread_ctx_offset_cast_fu_179_p1();
    void thread_grp_fu_171_p0();
    void thread_grp_fu_171_p1();
    void thread_grp_fu_171_p2();
    void thread_grp_fu_175_p0();
    void thread_grp_fu_175_p1();
    void thread_grp_fu_175_p2();
    void thread_grp_fu_494_ce();
    void thread_grp_fu_494_p0();
    void thread_grp_fu_494_p1();
    void thread_grp_fu_520_ce();
    void thread_grp_fu_520_p0();
    void thread_grp_fu_520_p1();
    void thread_i_5_cast_fu_201_p1();
    void thread_i_5_fu_195_p2();
    void thread_i_phi_fu_164_p4();
    void thread_m_axi_buf_r_ARADDR();
    void thread_m_axi_buf_r_ARBURST();
    void thread_m_axi_buf_r_ARCACHE();
    void thread_m_axi_buf_r_ARID();
    void thread_m_axi_buf_r_ARLEN();
    void thread_m_axi_buf_r_ARLOCK();
    void thread_m_axi_buf_r_ARPROT();
    void thread_m_axi_buf_r_ARQOS();
    void thread_m_axi_buf_r_ARREGION();
    void thread_m_axi_buf_r_ARSIZE();
    void thread_m_axi_buf_r_ARUSER();
    void thread_m_axi_buf_r_ARVALID();
    void thread_m_axi_buf_r_AWADDR();
    void thread_m_axi_buf_r_AWBURST();
    void thread_m_axi_buf_r_AWCACHE();
    void thread_m_axi_buf_r_AWID();
    void thread_m_axi_buf_r_AWLEN();
    void thread_m_axi_buf_r_AWLOCK();
    void thread_m_axi_buf_r_AWPROT();
    void thread_m_axi_buf_r_AWQOS();
    void thread_m_axi_buf_r_AWREGION();
    void thread_m_axi_buf_r_AWSIZE();
    void thread_m_axi_buf_r_AWUSER();
    void thread_m_axi_buf_r_AWVALID();
    void thread_m_axi_buf_r_BREADY();
    void thread_m_axi_buf_r_RREADY();
    void thread_m_axi_buf_r_WDATA();
    void thread_m_axi_buf_r_WID();
    void thread_m_axi_buf_r_WLAST();
    void thread_m_axi_buf_r_WSTRB();
    void thread_m_axi_buf_r_WUSER();
    void thread_m_axi_buf_r_WVALID();
    void thread_m_axi_ctx_ARADDR();
    void thread_m_axi_ctx_ARBURST();
    void thread_m_axi_ctx_ARCACHE();
    void thread_m_axi_ctx_ARID();
    void thread_m_axi_ctx_ARLEN();
    void thread_m_axi_ctx_ARLOCK();
    void thread_m_axi_ctx_ARPROT();
    void thread_m_axi_ctx_ARQOS();
    void thread_m_axi_ctx_ARREGION();
    void thread_m_axi_ctx_ARSIZE();
    void thread_m_axi_ctx_ARUSER();
    void thread_m_axi_ctx_ARVALID();
    void thread_m_axi_ctx_AWADDR();
    void thread_m_axi_ctx_AWBURST();
    void thread_m_axi_ctx_AWCACHE();
    void thread_m_axi_ctx_AWID();
    void thread_m_axi_ctx_AWLEN();
    void thread_m_axi_ctx_AWLOCK();
    void thread_m_axi_ctx_AWPROT();
    void thread_m_axi_ctx_AWQOS();
    void thread_m_axi_ctx_AWREGION();
    void thread_m_axi_ctx_AWSIZE();
    void thread_m_axi_ctx_AWUSER();
    void thread_m_axi_ctx_AWVALID();
    void thread_m_axi_ctx_BREADY();
    void thread_m_axi_ctx_RREADY();
    void thread_m_axi_ctx_WDATA();
    void thread_m_axi_ctx_WID();
    void thread_m_axi_ctx_WLAST();
    void thread_m_axi_ctx_WSTRB();
    void thread_m_axi_ctx_WUSER();
    void thread_m_axi_ctx_WVALID();
    void thread_p_demorgan3_fu_366_p2();
    void thread_p_demorgan_fu_314_p2();
    void thread_p_new_fu_464_p4();
    void thread_sum_fu_235_p2();
    void thread_tmp_208_fu_213_p2();
    void thread_tmp_209_fu_219_p3();
    void thread_tmp_210_fu_228_p2();
    void thread_tmp_211_fu_246_p2();
    void thread_tmp_212_fu_252_p3();
    void thread_tmp_213_fu_261_p2();
    void thread_tmp_54_fu_612_p2();
    void thread_tmp_792_fu_209_p1();
    void thread_tmp_794_fu_372_p1();
    void thread_tmp_795_fu_375_p1();
    void thread_tmp_796_fu_474_p4();
    void thread_tmp_797_fu_378_p2();
    void thread_tmp_798_fu_384_p2();
    void thread_tmp_799_fu_390_p2();
    void thread_tmp_800_fu_396_p3();
    void thread_tmp_802_fu_404_p3();
    void thread_tmp_803_fu_412_p2();
    void thread_tmp_805_fu_526_p1();
    void thread_tmp_807_fu_529_p2();
    void thread_tmp_808_fu_535_p2();
    void thread_tmp_809_fu_541_p1();
    void thread_tmp_810_fu_545_p1();
    void thread_tmp_812_fu_268_p1();
    void thread_tmp_813_fu_271_p1();
    void thread_tmp_814_fu_548_p1();
    void thread_tmp_815_fu_552_p2();
    void thread_tmp_816_fu_274_p3();
    void thread_tmp_817_fu_281_p3();
    void thread_tmp_818_fu_557_p3();
    void thread_tmp_819_fu_288_p2();
    void thread_tmp_820_fu_563_p1();
    void thread_tmp_821_fu_294_p1();
    void thread_tmp_822_fu_298_p1();
    void thread_tmp_823_fu_567_p2();
    void thread_tmp_824_fu_573_p4();
    void thread_tmp_825_fu_583_p3();
    void thread_tmp_826_fu_302_p2();
    void thread_tmp_827_fu_308_p2();
    void thread_tmp_828_fu_590_p2();
    void thread_tmp_829_fu_595_p2();
    void thread_tmp_830_fu_601_p2();
    void thread_tmp_831_fu_606_p2();
    void thread_tmp_833_fu_418_p1();
    void thread_tmp_834_fu_421_p1();
    void thread_tmp_835_fu_500_p4();
    void thread_tmp_836_fu_424_p2();
    void thread_tmp_837_fu_430_p2();
    void thread_tmp_838_fu_436_p2();
    void thread_tmp_839_fu_442_p3();
    void thread_tmp_841_fu_450_p3();
    void thread_tmp_842_fu_458_p2();
    void thread_tmp_844_fu_617_p1();
    void thread_tmp_846_fu_620_p2();
    void thread_tmp_847_fu_626_p2();
    void thread_tmp_848_fu_632_p1();
    void thread_tmp_850_fu_320_p1();
    void thread_tmp_851_fu_323_p1();
    void thread_tmp_852_fu_636_p1();
    void thread_tmp_853_fu_640_p2();
    void thread_tmp_854_fu_326_p3();
    void thread_tmp_855_fu_333_p3();
    void thread_tmp_856_fu_645_p3();
    void thread_tmp_857_fu_340_p2();
    void thread_tmp_858_fu_651_p1();
    void thread_tmp_859_fu_346_p1();
    void thread_tmp_860_fu_350_p1();
    void thread_tmp_861_fu_655_p2();
    void thread_tmp_862_fu_661_p4();
    void thread_tmp_863_fu_671_p3();
    void thread_tmp_864_fu_354_p2();
    void thread_tmp_865_fu_360_p2();
    void thread_tmp_866_fu_678_p2();
    void thread_tmp_867_fu_683_p2();
    void thread_tmp_868_fu_689_p2();
    void thread_tmp_869_fu_694_p2();
    void thread_tmp_fu_189_p2();
    void thread_tmp_s_fu_205_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
