Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Ali/Desktop/CA-Project-1/multipliers/4x4 bit/common/common/common_multiplier4x5_tb_isim_beh.exe -prj C:/Users/Ali/Desktop/CA-Project-1/multipliers/4x4 bit/common/common/common_multiplier4x5_tb_beh.prj work.common_multiplier4x5_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ali/Desktop/CA-Project-1/multipliers/4x4 bit/common/common/../../../../../CA/az7_report (4)/az7_report/codes/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/Ali/Desktop/CA-Project-1/multipliers/4x4 bit/common/common/../../../../../CA/az7_report (4)/az7_report/codes/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/Ali/Desktop/CA-Project-1/multipliers/4x4 bit/common/common/../../../../../CA/az7_report (4)/az7_report/codes/common_multiplier4x5.vhd" into library work
Parsing VHDL file "C:/Users/Ali/Desktop/CA-Project-1/multipliers/4x4 bit/common/common/../../../../../CA/az7_report (4)/az7_report/codes/common_multiplier4x5_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity common_multiplier4x5 [common_multiplier4x5_default]
Compiling architecture behavior of entity common_multiplier4x5_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/Ali/Desktop/CA-Project-1/multipliers/4x4 bit/common/common/common_multiplier4x5_tb_isim_beh.exe
Fuse Memory Usage: 30124 KB
Fuse CPU Usage: 437 ms
