# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
# Date created = 21:09:25  April 30, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Checker_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY regFile
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:09:25  APRIL 30, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name BDF_FILE regFile.bdf
set_global_assignment -name BDF_FILE Checker.bdf
set_location_assignment PIN_R24 -to CLK
set_location_assignment PIN_AD19 -to COMMIT
set_location_assignment PIN_AB26 -to D[7]
set_location_assignment PIN_AD26 -to D[6]
set_location_assignment PIN_AC26 -to D[5]
set_location_assignment PIN_AB27 -to D[4]
set_location_assignment PIN_AD27 -to D[3]
set_location_assignment PIN_AC27 -to D[2]
set_location_assignment PIN_AC28 -to D[1]
set_location_assignment PIN_AB28 -to D[0]
set_location_assignment PIN_Y23 -to WA2
set_location_assignment PIN_Y24 -to WA1
set_location_assignment PIN_AA22 -to WA0
set_location_assignment PIN_AD17 -to BA
set_location_assignment PIN_AE17 -to BB
set_location_assignment PIN_AG17 -to BC
set_location_assignment PIN_AH17 -to BD
set_location_assignment PIN_AF17 -to BE
set_location_assignment PIN_AG18 -to BF
set_location_assignment PIN_AA14 -to BG
set_location_assignment PIN_AA17 -to AA
set_location_assignment PIN_AB16 -to AB
set_location_assignment PIN_AA16 -to AC
set_location_assignment PIN_AB17 -to AD
set_location_assignment PIN_AB15 -to AE
set_location_assignment PIN_AA15 -to AF
set_location_assignment PIN_AC17 -to AG
set_location_assignment PIN_AB19 -to CA
set_location_assignment PIN_AA19 -to CB
set_location_assignment PIN_AG21 -to CC
set_location_assignment PIN_AH21 -to CD
set_location_assignment PIN_AE19 -to CE
set_location_assignment PIN_AF19 -to CF
set_location_assignment PIN_AE18 -to CG
set_location_assignment PIN_AD18 -to DA
set_location_assignment PIN_AC18 -to DB
set_location_assignment PIN_AB18 -to DC
set_location_assignment PIN_AH19 -to DD
set_location_assignment PIN_AG19 -to DE
set_location_assignment PIN_AF18 -to DF
set_location_assignment PIN_AH18 -to DG
set_location_assignment PIN_AG25 -to Sorted
set_location_assignment PIN_AC19 -to Validate
set_location_assignment PIN_G18 -to VA
set_location_assignment PIN_F22 -to VB
set_location_assignment PIN_E17 -to VC
set_location_assignment PIN_L26 -to VD
set_location_assignment PIN_L25 -to VE
set_location_assignment PIN_J22 -to VF
set_location_assignment PIN_H22 -to VG
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AD21 -to Change
set_location_assignment PIN_AB22 -to Mode
set_location_assignment PIN_AB24 -to WB0
set_location_assignment PIN_AB23 -to WB1
set_location_assignment PIN_AA24 -to WB2
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top