// Seed: 262421635
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input reg id_1,
    input id_2,
    output reg id_3
);
  reg id_4 = id_1;
  assign id_4 = id_4;
  initial begin
    id_4 = id_2;
    id_4 <= id_0;
  end
  always @(posedge 1) begin
    id_3 <= id_0;
  end
endmodule
