<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Virtual supervisor status register Virtual Supervisor Status Register."><title>riscv_h::register::vsstatus - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="riscv_h" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../riscv_h/index.html">riscv_h</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module vsstatus</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In riscv_<wbr>h::<wbr>register</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">riscv_h</a>::<wbr><a href="../index.html">register</a></div><h1>Module <span>vsstatus</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/riscv_h/register/hypervisorx64/vsstatus.rs.html#1-353">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Virtual supervisor status register
Virtual Supervisor Status Register.</p>
<p>The <code>vsstatus</code> register contains status and control fields for the virtual supervisor mode.
This register controls various aspects of virtual machine execution including privilege levels,
memory management, and floating-point state.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Vsstatus.html" title="struct riscv_h::register::vsstatus::Vsstatus">Vsstatus</a></dt><dd>Virtual Supervisor Status Register</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.UxlValues.html" title="enum riscv_h::register::vsstatus::UxlValues">UxlValues</a></dt><dd>Hypervisor User XLEN values.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.clear_mxr.html" title="fn riscv_h::register::vsstatus::clear_mxr">clear_<wbr>mxr</a><sup title="unsafe function">⚠</sup></dt><dd>Make executable readable enable.</dd><dt><a class="fn" href="fn.clear_sie.html" title="fn riscv_h::register::vsstatus::clear_sie">clear_<wbr>sie</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor interrupt enable.</dd><dt><a class="fn" href="fn.clear_spie.html" title="fn riscv_h::register::vsstatus::clear_spie">clear_<wbr>spie</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous interrupt enable.</dd><dt><a class="fn" href="fn.clear_spp.html" title="fn riscv_h::register::vsstatus::clear_spp">clear_<wbr>spp</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous privilege enable.</dd><dt><a class="fn" href="fn.clear_sum.html" title="fn riscv_h::register::vsstatus::clear_sum">clear_<wbr>sum</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor user memory enable.</dd><dt><a class="fn" href="fn.clear_ube.html" title="fn riscv_h::register::vsstatus::clear_ube">clear_<wbr>ube</a><sup title="unsafe function">⚠</sup></dt><dd>User binary endianness enable.</dd><dt><a class="fn" href="fn.read.html" title="fn riscv_h::register::vsstatus::read">read</a></dt><dd>Reads the CSR.</dd><dt><a class="fn" href="fn.set_mxr.html" title="fn riscv_h::register::vsstatus::set_mxr">set_mxr</a><sup title="unsafe function">⚠</sup></dt><dd>Make executable readable enable.</dd><dt><a class="fn" href="fn.set_sie.html" title="fn riscv_h::register::vsstatus::set_sie">set_sie</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor interrupt enable.</dd><dt><a class="fn" href="fn.set_spie.html" title="fn riscv_h::register::vsstatus::set_spie">set_<wbr>spie</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous interrupt enable.</dd><dt><a class="fn" href="fn.set_spp.html" title="fn riscv_h::register::vsstatus::set_spp">set_spp</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous privilege enable.</dd><dt><a class="fn" href="fn.set_sum.html" title="fn riscv_h::register::vsstatus::set_sum">set_sum</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor user memory enable.</dd><dt><a class="fn" href="fn.set_ube.html" title="fn riscv_h::register::vsstatus::set_ube">set_ube</a><sup title="unsafe function">⚠</sup></dt><dd>User binary endianness enable.</dd><dt><a class="fn" href="fn.try_read.html" title="fn riscv_h::register::vsstatus::try_read">try_<wbr>read</a></dt><dd>Attempts to reads the CSR.</dd></dl></section></div></main></body></html>