/*
 * KontolOS Interrupt Descriptor Table (IDT)
 */

#include "idt.h"
#include "kernel.h"
#include "vga.h"

/* IDT entries */
static struct idt_entry idt[IDT_ENTRIES];

/* IDT pointer */
static struct idt_ptr idtp;

/* Exception messages */
static const char *exception_messages[] = {
    "Division By Zero",
    "Debug",
    "Non Maskable Interrupt",
    "Breakpoint",
    "Overflow",
    "Bound Range Exceeded",
    "Invalid Opcode",
    "Device Not Available",
    "Double Fault",
    "Coprocessor Segment Overrun",
    "Invalid TSS",
    "Segment Not Present",
    "Stack-Segment Fault",
    "General Protection Fault",
    "Page Fault",
    "Reserved",
    "x87 Floating-Point Exception",
    "Alignment Check",
    "Machine Check",
    "SIMD Floating-Point Exception",
    "Virtualization Exception",
    "Control Protection Exception",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Hypervisor Injection Exception",
    "VMM Communication Exception",
    "Security Exception",
    "Reserved"
};

/* External ISR handlers (defined in isr.asm) */
extern void isr0(void);
extern void isr1(void);
extern void isr2(void);
extern void isr3(void);
extern void isr4(void);
extern void isr5(void);
extern void isr6(void);
extern void isr7(void);
extern void isr8(void);
extern void isr9(void);
extern void isr10(void);
extern void isr11(void);
extern void isr12(void);
extern void isr13(void);
extern void isr14(void);
extern void isr15(void);
extern void isr16(void);
extern void isr17(void);
extern void isr18(void);
extern void isr19(void);
extern void isr20(void);
extern void isr21(void);
extern void isr22(void);
extern void isr23(void);
extern void isr24(void);
extern void isr25(void);
extern void isr26(void);
extern void isr27(void);
extern void isr28(void);
extern void isr29(void);
extern void isr30(void);
extern void isr31(void);

/* External IRQ handlers (defined in isr.asm) */
extern void irq0(void);
extern void irq1(void);
extern void irq2(void);
extern void irq3(void);
extern void irq4(void);
extern void irq5(void);
extern void irq6(void);
extern void irq7(void);
extern void irq8(void);
extern void irq9(void);
extern void irq10(void);
extern void irq11(void);
extern void irq12(void);
extern void irq13(void);
extern void irq14(void);
extern void irq15(void);

/* IRQ handler function pointers */
static isr_handler_t irq_handlers[16] = { 0 };

/*
 * Set an IDT entry
 */
void idt_set_gate(uint8_t num, uint32_t base, uint16_t sel, uint8_t flags)
{
    idt[num].base_low = base & 0xFFFF;
    idt[num].base_high = (base >> 16) & 0xFFFF;
    idt[num].sel = sel;
    idt[num].always0 = 0;
    idt[num].flags = flags;
}

/*
 * Remap the PIC (Programmable Interrupt Controller)
 */
static void pic_remap(void)
{
    /* Save masks */
    uint8_t mask1 = inb(PIC1_DATA);
    uint8_t mask2 = inb(PIC2_DATA);

    /* Start initialization sequence */
    outb(PIC1_COMMAND, ICW1_INIT | ICW1_ICW4);
    io_wait();
    outb(PIC2_COMMAND, ICW1_INIT | ICW1_ICW4);
    io_wait();

    /* Set vector offsets */
    outb(PIC1_DATA, 0x20);  /* IRQ 0-7: interrupts 0x20-0x27 */
    io_wait();
    outb(PIC2_DATA, 0x28);  /* IRQ 8-15: interrupts 0x28-0x2F */
    io_wait();

    /* Set up cascading */
    outb(PIC1_DATA, 4);     /* Tell Master PIC there's a slave at IRQ2 */
    io_wait();
    outb(PIC2_DATA, 2);     /* Tell Slave PIC its cascade identity */
    io_wait();

    /* Set 8086 mode */
    outb(PIC1_DATA, ICW4_8086);
    io_wait();
    outb(PIC2_DATA, ICW4_8086);
    io_wait();

    /* Restore masks */
    outb(PIC1_DATA, mask1);
    outb(PIC2_DATA, mask2);
}

/*
 * Initialize the IDT
 */
void idt_init(void)
{
    /* Set up IDT pointer */
    idtp.limit = sizeof(idt) - 1;
    idtp.base = (uint32_t)&idt;

    /* Clear all IDT entries */
    for (int i = 0; i < IDT_ENTRIES; i++) {
        idt_set_gate(i, 0, 0, 0);
    }

    /* Set up exception handlers (ISRs 0-31) */
    idt_set_gate(0, (uint32_t)isr0, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(1, (uint32_t)isr1, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(2, (uint32_t)isr2, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(3, (uint32_t)isr3, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(4, (uint32_t)isr4, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(5, (uint32_t)isr5, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(6, (uint32_t)isr6, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(7, (uint32_t)isr7, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(8, (uint32_t)isr8, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(9, (uint32_t)isr9, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(10, (uint32_t)isr10, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(11, (uint32_t)isr11, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(12, (uint32_t)isr12, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(13, (uint32_t)isr13, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(14, (uint32_t)isr14, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(15, (uint32_t)isr15, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(16, (uint32_t)isr16, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(17, (uint32_t)isr17, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(18, (uint32_t)isr18, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(19, (uint32_t)isr19, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(20, (uint32_t)isr20, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(21, (uint32_t)isr21, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(22, (uint32_t)isr22, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(23, (uint32_t)isr23, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(24, (uint32_t)isr24, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(25, (uint32_t)isr25, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(26, (uint32_t)isr26, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(27, (uint32_t)isr27, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(28, (uint32_t)isr28, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(29, (uint32_t)isr29, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(30, (uint32_t)isr30, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(31, (uint32_t)isr31, 0x08, IDT_FLAGS_INTERRUPT);

    /* Remap the PIC */
    pic_remap();

    /* Set up IRQ handlers (IRQs 0-15 = IDT entries 32-47) */
    idt_set_gate(32, (uint32_t)irq0, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(33, (uint32_t)irq1, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(34, (uint32_t)irq2, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(35, (uint32_t)irq3, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(36, (uint32_t)irq4, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(37, (uint32_t)irq5, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(38, (uint32_t)irq6, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(39, (uint32_t)irq7, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(40, (uint32_t)irq8, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(41, (uint32_t)irq9, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(42, (uint32_t)irq10, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(43, (uint32_t)irq11, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(44, (uint32_t)irq12, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(45, (uint32_t)irq13, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(46, (uint32_t)irq14, 0x08, IDT_FLAGS_INTERRUPT);
    idt_set_gate(47, (uint32_t)irq15, 0x08, IDT_FLAGS_INTERRUPT);

    /* Load the IDT */
    idt_load((uint32_t)&idtp);

    /* Enable interrupts */
    enable_interrupts();
}

/*
 * Register an IRQ handler
 */
void irq_register_handler(uint8_t irq, isr_handler_t handler)
{
    if (irq < 16) {
        irq_handlers[irq] = handler;
    }
}

/*
 * Unregister an IRQ handler
 */
void irq_unregister_handler(uint8_t irq)
{
    if (irq < 16) {
        irq_handlers[irq] = 0;
    }
}

/*
 * ISR handler (called from assembly)
 */
void isr_handler(struct interrupt_frame *frame)
{
    /* Handle exceptions (0-31) */
    if (frame->int_no < 32) {
        vga_set_color(VGA_COLOR_WHITE, VGA_COLOR_RED);
        vga_print("\n\n*** EXCEPTION: ");
        vga_print(exception_messages[frame->int_no]);
        vga_print(" ***\n");

        vga_set_color(VGA_COLOR_WHITE, VGA_COLOR_BLACK);
        vga_print("Error Code: ");
        vga_print_hex(frame->err_code);
        vga_print("\n");
        vga_print("EIP: ");
        vga_print_hex(frame->eip);
        vga_print(" CS: ");
        vga_print_hex(frame->cs);
        vga_print(" EFLAGS: ");
        vga_print_hex(frame->eflags);
        vga_print("\n");

        /* Halt on exception */
        kernel_panic("Unhandled CPU Exception");
    }
}

/*
 * IRQ handler (called from assembly)
 */
void irq_handler(struct interrupt_frame *frame)
{
    /* Calculate IRQ number */
    uint8_t irq = frame->int_no - 32;

    /* Call registered handler if exists */
    if (irq_handlers[irq]) {
        irq_handlers[irq](frame);
    }

    /* Send End of Interrupt (EOI) to PIC */
    if (irq >= 8) {
        outb(PIC2_COMMAND, PIC_EOI);
    }
    outb(PIC1_COMMAND, PIC_EOI);
}
