Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 13 18:55:53 2024
| Host         : ifraba-HP-Pavilion-Laptop-15-eg2xxx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
| Design       : zsys_wrapper
| Device       : xc7z015
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   688 |
| Unused register locations in slices containing registers |  1274 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           40 |
|      4 |           24 |
|      6 |           25 |
|      8 |           51 |
|     10 |           18 |
|     12 |           36 |
|     14 |           22 |
|    16+ |          472 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4714 |          712 |
| No           | No                    | Yes                    |             798 |          140 |
| No           | Yes                   | No                     |            2852 |          575 |
| Yes          | No                    | No                     |            6212 |          799 |
| Yes          | No                    | Yes                    |            1336 |          174 |
| Yes          | Yes                   | No                     |           11030 |         1490 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                        Clock Signal                                                        |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                              |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[10].Divide_I/CE                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  B0_TRG_IBUF[0]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[7].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[8].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[9].Divide_I/CE                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  B0_TRG_IBUF[1]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  B0_TRG_IBUF[2]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  B0_TRG_IBUF[3]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  B0_TRG_IBUF[4]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  B0_TRG_IBUF[5]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  B0_TRG_IBUF[6]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  B0_TRG_IBUF[7]                                                                                                            |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_input                                                                                                                                                                                                   |                1 |              2 |
|  zsys_i/trigger_logic_0/U0/o_out_trigger                                                                                   | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs4_trigs0                                                                                                                                                                 | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs4_trigs_reg_0                                                                                                                                           |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                          |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                          |                1 |              2 |
|  zsys_i/trigger_logic_0/U0/samp_out_i_1_n_0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/trigger_logic_0/U0/unset_out                                                                                                                                                                                                     |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0_inferred__0/dwrite_o_reg_P_i_1_n_0 |                                                                                                                                                                                                                                                          | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_P_0                                                                                                                                           |                1 |              2 |
|  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_P_0                             |                                                                                                                                                                                                                                                          | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0                                                                                                                                                  |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  |                                                                                                                                                                                                                                                          | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/CPLD_SPI_SCLK                                                       | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/FSM_sequential_CPLD_states_spi[1]_i_1_n_0                                                                                                                                                          | CPLD_nCS_IBUF                                                                                                                                                                                                                           |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                    |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                     |                                                                                                                                                                                                                                         |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i   |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i     |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2_n_0                                                                                                                                 |                2 |              6 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  |                                                                                                                                                                                                                                                          | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/ROController_0/U0/send_proc_st                                                                                                                                                                                                                | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                              | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0                                                                                  |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/rst_FIFO_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                    | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/trigger_logic_0/U0/o_out_trigger1                                                                                                                                                                                                                 | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_byte_cntr_reg[6]    | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/ROController_0/U0/FSM_sequential_read_proc_st[3]_i_1_n_0                                                                                                                                                                                      | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                               | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/read_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                        | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/srst                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                    | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                       | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                          |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                    |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                           | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                          |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_bit_counter0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                       | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                     |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                               | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                             |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap_reg                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/CPLD_SPI_SCLK                                                       | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/cpld_count_bit[3]_i_1_n_0                                                                                                                                                                          | CPLD_nCS_IBUF                                                                                                                                                                                                                           |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                                                                                                                          | zsys_i/DRS_A_test_0/U0/sim_clk[0]_i_2_n_0                                                                                                                                                                                               |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                                                                                                                          | zsys_i/reset_50M_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                               |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count                                                                                                                                                                 | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                                                                                                       |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC/spi_core/bit_cntr[4]_i_1_n_0                                                                                                                                                                  | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC/spi_core/AR[0]                                                                                                                                                               |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                              |                4 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                               | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                 |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/rst_FIFO_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                                                                                                         |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                    |                4 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |             10 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  | zsys_i/ADC/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_1_n_0                                                                                                                                                                                            | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/reset_50M_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | zsys_i/reset_50M_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                         |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                         | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                 |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg             | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                 |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                         | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | zsys_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                             |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                    |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | zsys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                    |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                                                   | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/srst                                                                                                                                                                         |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/rst_FIFO_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | zsys_i/rst_FIFO_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                        | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_m_valid_out1                                                                                                          |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                         | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                                                         |                5 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                             |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                             |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/ROController_0/U0/o_ascii0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg1[14]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/rst_FIFO_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |                6 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC/spi_core/AR[0]                                                                                                                                                               |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[14]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                                                    | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                  |                                                                                                                                                                                                                                         |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                               | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/E[0]                                                                                                                                                                        | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                                                                                                       |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_byte_cntr_reg[6]    | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]  |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                     | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/read_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                        | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/srst                                                                                                                                                                         |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                     | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/read_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[3][0]                                                                                      | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/srst                                                                                                                                                                         |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                        | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                        | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                                | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/counter0                                                                                                                                                                    |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                  | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                 | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                 | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                        | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                     | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                        | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                      | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                               | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                            | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                 | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                        | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/Data_byte0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                        | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                       | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                           | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                       | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                        | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                        |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                        | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i_reg[16][0]                                                                                                           |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0[0]                                                                                    |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0[0]                                                                                    |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                         | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                         |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                   | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7][0]                                                                                                                     | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7][0]                                                                                                                     | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  |                                                                                                                                                                                                                                                          | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                 | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                 | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                   |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                    | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                   | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                            |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                      |                4 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                4 |             18 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  |                                                                                                                                                                                                                                                          | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0[0]                                                                                     |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SR[0]                                                                                                                                                   |                4 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0            |                                                                                                                                                                                                                                         |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0            | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell[9]_i_1_n_0                                                                                                                                                      | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                                                                                                       |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                                                                                                                          |                5 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                5 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |             20 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  | zsys_i/ADC/ROController_0/U0/evcounter0                                                                                                                                                                                                                  | zsys_i/ADC/ROController_0/U0/cnt_limit[11]_i_1_n_0                                                                                                                                                                                      |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs_sr_count0                                                                                                                                                               | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs_sr_count[10]_i_1_n_0                                                                                                                                   |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                          | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                              |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                    |                                                                                                                                                                                                                                         |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/SCLK_counter0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/freq_counter0                                                                                                                                                                    | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/freq_counter[10]_i_1_n_0                                                                                                                                        |                3 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/ack_counter0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/ROController_0/U0/readout_sample_counter0                                                                                                                                                                                                     | zsys_i/ADC/ROController_0/U0/readout_sample_counter[10]_i_1_n_0                                                                                                                                                                         |                3 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                                                                                                                          | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                       | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             24 |
|  zsys_i/ADC/ROController_0/U0/o_wr_fifo_en                                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | zsys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                         | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             24 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  | zsys_i/ADC/ROController_0/U0/counter[11]_i_2_n_0                                                                                                                                                                                                         | zsys_i/ADC/ROController_0/U0/counter[11]_i_1_n_0                                                                                                                                                                                        |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                         | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                   | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                        |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                    |                                                                                                                                                                                                                                         |                6 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                        | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                    |                7 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                        | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                5 |             26 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  | zsys_i/ADC/ROController_0/U0/evcounter0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                            |                4 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                             |                8 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |                5 |             28 |
|  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/CPLD_SPI_SCLK                                                       | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/cpld_data_rec[13]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                7 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             28 |
|  zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/CPLD_SPI_SCLK                                                       | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/data_in[13]_i_2_n_0                                                                                                                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/data_in[13]_i_1_n_0                                                                                                                                                               |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                6 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SPI_WRDATA0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                             | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                    |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                        |                6 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                        | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                  |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             32 |
|  DRS_DTAP0_IBUF[0]                                                                                                         |                                                                                                                                                                                                                                                          | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/flag_end_cnt                                                                                                                                                                |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/all_is_idle_d1_reg                                                                                                             | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                    | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                        |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             |                                                                                                                                                                                                                                         |                2 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                             |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                             |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                   | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                             |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                               |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                        |                4 |             32 |
|  DRS_DTAP1_IBUF[0]                                                                                                         |                                                                                                                                                                                                                                                          | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/flag_end_cnt_reg_n_0                                                                                                                                                        |                4 |             32 |
|  DRS_DTAP4_IBUF[0]                                                                                                         |                                                                                                                                                                                                                                                          | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP4/flag_end_cnt_reg_n_0                                                                                                                                                        |                4 |             32 |
|  DRS_DTAP2_IBUF[0]                                                                                                         |                                                                                                                                                                                                                                                          | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP2/flag_end_cnt_reg_n_0                                                                                                                                                        |                4 |             32 |
|  DRS_DTAP3_IBUF[0]                                                                                                         |                                                                                                                                                                                                                                                          | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP3/flag_end_cnt_reg_n_0                                                                                                                                                        |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                         |                3 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                7 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states[16]_i_1_n_0                                                                                                                                          | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                                                                                                       |                7 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/SPI_data_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                         |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                 |                                                                                                                                                                                                                                         |                3 |             38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                                  | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                5 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/ca_byte0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                        |                6 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                      |                5 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                       |                5 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                               |                                                                                                                                                                                                                                         |                7 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |               12 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]                                                                                   | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                     |                4 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                                                                                                                          | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst                                                                                                                                                                       |               11 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                    |               10 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                8 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31][0]                                                        | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                6 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                         |                5 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                    | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                8 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/ena_read0_out                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             46 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |               11 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC/spi_core/data_i0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |               10 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |               10 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                          | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |               10 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |               15 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC/spi_core/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/write_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/ROController_0/U0/data_to_send0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                                              | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                            |                7 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                              | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                              | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                   | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                        |                7 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6][0]                                                                                                                                            | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                8 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                4 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6][0]                                                                                                                                            | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |               10 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0[0]                                                                    | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                7 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                              | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                     |                8 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_10_out                                                                                                                                                           | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                     |               10 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                        | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                9 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                    | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                4 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                         | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                8 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31]_2[0]                                                                                                                                    | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                4 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[7]                                                                                                                                                                        | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                5 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                        | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                5 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |               11 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                             | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                6 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[31]_i_1__0_n_0                                                                                                                                                   | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                5 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |               11 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                            | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                         |                8 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                     |               13 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                             |               13 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                         | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                5 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                            | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                9 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                            | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                8 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                       | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                5 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                            | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                         |                7 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                          | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[6]                                                                                                |                7 |             60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                  | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                     |                6 |             60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                       | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               10 |             60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                               | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                9 |             60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               12 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0[0]                                                                     | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                6 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init0                                                                                                                                                               | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0                                                                                                                                   |               10 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                  | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                       |               11 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                          | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[3]                                                                                                |                6 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                     | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                8 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                           | zsys_i/CPLD_ctrl_0/U0/CPLD_ctrl_v1_0_S00_AXI_inst/uut/SR[0]                                                                                                                                                                             |               13 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                   | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                       |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                              |               16 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                       | zsys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                               | zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0                                                                                                                                              |               14 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                         |               17 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                   | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                    | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               11 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                        |                9 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                        |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                               |                                                                                                                                                                                                                                         |               12 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg__0                                                                                                                                                          | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/srst                                                                                                                                                                         |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/stream_data_out                                                                                                                                                                               | zsys_i/fifo8b_2_axis_0/U0/fifo8b_2_axis_v1_0_M00_AXIS_inst/srst                                                                                                                                                                         |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                               | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                        |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                        |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                           | zsys_i/ADC/AXI_ADC_1/U0/AXI_ADC_v3_0_S00_AXI_inst/Inst_ADC_readout_12bit/SR[0]                                                                                                                                                          |               14 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                          | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               15 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               10 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                   | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                 |                9 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                     | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                    |                9 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                     | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                    |                6 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/o_o_nReset0_out                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                        |               10 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             72 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                                                                                                             | zsys_i/ADC/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                           |                9 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                         |                7 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                | zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               12 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_2[0]                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                         |               12 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                         |                6 |             76 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             76 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             76 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                         |                                                                                                                                                                                                                                         |                6 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                              | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               13 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                     |               15 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                              | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                    |                7 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                       |                9 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               13 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                  |                7 |             84 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |               16 |             86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               19 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               16 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                              |                                                                                                                                                                                                                                         |               11 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                         |               10 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                               | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               10 |             98 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               10 |            100 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                    |               14 |            118 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |               15 |            120 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                                                                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |            120 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               13 |            120 |
|  zsys_i/ADC/ADC_readout_buff_0/U0/o_ADclk                                                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |            124 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |            126 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                                                                                                                       |               20 |            128 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               28 |            128 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                    |               14 |            130 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                      | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               11 |            132 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               13 |            134 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               13 |            134 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |            134 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |            134 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |            146 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |            146 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |            146 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |            146 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                    | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM.reg2_reg[90][0]                                                                                                                                                    |               18 |            150 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                            | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               15 |            150 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM.reg2_reg[90][0]                                                                                                                                                    |               18 |            150 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                            | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               15 |            150 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               31 |            150 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                               | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |            152 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                             |               15 |            156 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |               23 |            158 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               15 |            164 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |            164 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/queue_rden_new                                                                                                                 | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                           |               19 |            174 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                     | zsys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                           |               15 |            174 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |               11 |            176 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |               11 |            176 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |               11 |            176 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          | zsys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                              |               33 |            180 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP4/flag_end_cnt_i_1_n_0                                                                                                                                                                         | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |               22 |            184 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP2/flag_end_cnt_i_1__0_n_0                                                                                                                                                                      | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |               23 |            184 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/flag_end_cnt_i_1__3_n_0                                                                                                                                                                      | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |               25 |            184 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP3/flag_end_cnt_i_1__1_n_0                                                                                                                                                                      | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |               23 |            184 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP0/flag_end_cnt_i_1__2_n_0                                                                                                                                                                      | zsys_i/clk_mon_0/U0/clk_mon_v1_0_S00_AXI_inst/monitor_DTAP1/SR[0]                                                                                                                                                                       |               22 |            184 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |               12 |            192 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |               12 |            192 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |               12 |            192 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/ADC/ROController_0/U0/fifo_data0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               51 |            194 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            206 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |               13 |            208 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |               13 |            208 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |               13 |            208 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |               13 |            208 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |               13 |            208 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                | zsys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            224 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                                                                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              657 |           4412 |
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


