<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7a200t_0" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[31]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[30]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[29]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[28]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[27]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[26]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[25]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[24]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[23]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[22]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[21]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[20]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[19]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[18]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[17]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[16]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[15]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[14]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[13]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[12]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[11]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[10]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[9]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[8]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[7]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[6]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[5]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[4]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[3]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[2]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[1]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/&lt;const1>_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/&lt;const1>_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/&lt;const1>_3"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/&lt;const1>_4"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/&lt;const0>_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TKEEP[3]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TKEEP[2]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TKEEP[1]"/>
        <net name="design_2_i/axi_ethernet_0_m_axis_rxd_TKEEP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/&lt;const0>_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="A65CA0AD6B815BC0901F7A9438D849C5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/&lt;const0>_3"/>
      </nets>
    </probe>
  </probeset>
</probeData>
