# vivado_HDL
The simulation displays waveforms over time, illustrating the behavior of basic digital components like counters, decoders, multiplexers, encoders, and flip-flops. The simulations demonstrate the fundamental building blocks of digital systems.

![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20bcd.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20count.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20decoder.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20deff.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20jk.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20mux.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20mux.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060%20prienc.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec060demux.png)
![image](https://github.com/fortunespell/vivado_HDL/blob/main/outputs/rv21ec60%20enc.png)

