digraph "CFG for '_Z19build_actual_outputPiiiPKiPKl' function" {
	label="CFG for '_Z19build_actual_outputPiiiPKiPKl' function";

	Node0x49f81c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = add i32 %13, %6\l  %15 = mul nsw i32 %2, %1\l  %16 = icmp slt i32 %14, %15\l  br i1 %16, label %17, label %26\l|{<s0>T|<s1>F}}"];
	Node0x49f81c0:s0 -> Node0x49f9840;
	Node0x49f81c0:s1 -> Node0x49fa220;
	Node0x49f9840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %14 to i64\l  %19 = getelementptr inbounds i64, i64 addrspace(1)* %4, i64 %18\l  %20 = load i64, i64 addrspace(1)* %19, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %21 = shl i64 %20, 32\l  %22 = ashr exact i64 %21, 32\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %22\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  store i32 %24, i32 addrspace(1)* %25, align 4, !tbaa !11\l  br label %26\l}"];
	Node0x49f9840 -> Node0x49fa220;
	Node0x49fa220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  ret void\l}"];
}
