<?xml version='1.0' encoding='UTF-8' standalone='yes'?>
<component version="0">
 <meta>
  <uuid>a1f65756-4f96-4e7a-a767-75bd879e5aaa</uuid>
  <version>0.1</version>
  <author>LibrePCB</author>
  <created>2015-12-20T22:11:03Z</created>
  <last_modified>2015-12-20T22:11:03Z</last_modified>
  <name locale="en_US">CY</name>
  <description locale="en_US">&lt;B>Y CAPACITOR&lt;/B>&lt;p>
for power line

This element was automatically imported from Eagle
Filepath: rcl.lbr
Name: CY
NOTE: Remove this text after manual rework!</description>
  <keywords locale="en_US"></keywords>
 </meta>
 <attributes/>
 <properties>
  <schematic_only>false</schematic_only>
  <value locale="en_US"></value>
  <prefix norm="" default="true">CY</prefix>
 </properties>
 <signals>
  <signal required="false" uuid="65038c85-5c1e-4cc2-8a0e-9553a24ab341" role="passive" clock="false" forced_net_name="" negated="false">1</signal>
  <signal required="false" uuid="f1de620d-f2bd-4ee0-ba92-9153fdc9d6c6" role="passive" clock="false" forced_net_name="" negated="false">2</signal>
 </signals>
 <symbol_variants>
  <variant norm="" uuid="cde64ad3-2b4f-477d-a2fa-60968fcf3454" default="true">
   <name locale="en_US">default</name>
   <description locale="en_US"></description>
   <symbol_items>
    <item required="true" uuid="78ad323a-6940-4861-a71a-1021ba5cbea9" suffix="" symbol="26407a68-e278-4464-b15a-44504345524c">
     <pin_signal_map>
      <map pin="cb22cc71-d694-41b8-afdf-022acfe65004" display="component_signal">65038c85-5c1e-4cc2-8a0e-9553a24ab341</map>
      <map pin="c8472c3d-0737-4ce3-9a71-ae4c2d4ca5ee" display="component_signal">f1de620d-f2bd-4ee0-ba92-9153fdc9d6c6</map>
     </pin_signal_map>
    </item>
   </symbol_items>
  </variant>
 </symbol_variants>
 <spice_models/>
</component>
