{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648680698698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648680698702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 00:51:38 2022 " "Processing started: Thu Mar 31 00:51:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648680698702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648680698702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_9bit_prj -c Adder_9bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_9bit_prj -c Adder_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648680698702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648680699497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648680699497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-logic_equations " "Found design unit 1: MUX_4-logic_equations" {  } { { "MUX_4.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/MUX_4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716116 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/MUX_4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648680716116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-algorithm " "Found design unit 1: MUX_2-algorithm" {  } { { "MUX_2.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/MUX_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716127 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/MUX_2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648680716127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_9bit-hierarchical_structure " "Found design unit 1: Adder_9bit-hierarchical_structure" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_9bit " "Found entity 1: Adder_9bit" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648680716127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit (1).vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_1bit (1).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_1bit-hierarchical_structure " "Found design unit 1: Adder_1bit-hierarchical_structure" {  } { { "Adder_1bit (1).vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_1bit (1).vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit (1).vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_1bit (1).vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648680716127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648680716127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder_9bit " "Elaborating entity \"Adder_9bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648680716276 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S Adder_9bit.vhd(8) " "VHDL Signal Declaration warning at Adder_9bit.vhd(8): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648680716287 "|Adder_9bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout Adder_9bit.vhd(9) " "VHDL Signal Declaration warning at Adder_9bit.vhd(9): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648680716287 "|Adder_9bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z Adder_9bit.vhd(9) " "VHDL Signal Declaration warning at Adder_9bit.vhd(9): used implicit default value for signal \"Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648680716287 "|Adder_9bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C9 Adder_9bit.vhd(25) " "Verilog HDL or VHDL warning at Adder_9bit.vhd(25): object \"C9\" assigned a value but never read" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648680716287 "|Adder_9bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y Adder_9bit.vhd(26) " "Verilog HDL or VHDL warning at Adder_9bit.vhd(26): object \"Y\" assigned a value but never read" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648680716287 "|Adder_9bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_1bit Adder_1bit:Chip1 " "Elaborating entity \"Adder_1bit\" for hierarchy \"Adder_1bit:Chip1\"" {  } { { "Adder_9bit.vhd" "Chip1" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648680716308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 Adder_1bit:Chip1\|MUX_2:Chip1 " "Elaborating entity \"MUX_2\" for hierarchy \"Adder_1bit:Chip1\|MUX_2:Chip1\"" {  } { { "Adder_1bit (1).vhd" "Chip1" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_1bit (1).vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648680716323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 Adder_1bit:Chip1\|MUX_4:Chip2 " "Elaborating entity \"MUX_4\" for hierarchy \"Adder_1bit:Chip1\|MUX_4:Chip2\"" {  } { { "Adder_1bit (1).vhd" "Chip2" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_1bit (1).vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648680716329 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[0\] GND " "Pin \"S\[0\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[1\] GND " "Pin \"S\[1\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[2\] GND " "Pin \"S\[2\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[3\] GND " "Pin \"S\[3\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[4\] GND " "Pin \"S\[4\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[5\] GND " "Pin \"S\[5\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[6\] GND " "Pin \"S\[6\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[7\] GND " "Pin \"S\[7\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[8\] GND " "Pin \"S\[8\]\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|S[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|Cout"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648680717129 "|Adder_9bit|Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648680717129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648680717471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648680717471 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit/Adder_9bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648680717695 "|Adder_9bit|Cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648680717695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648680717695 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648680717695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648680717695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648680717769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 00:51:57 2022 " "Processing ended: Thu Mar 31 00:51:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648680717769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648680717769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648680717769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648680717769 ""}
