#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 15 17:05:26 2023
# Process ID: 51952
# Current directory: C:/Users/ramseyv2/repos/runman/runman.runs/synth_1
# Command line: vivado.exe -log runman_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source runman_top.tcl
# Log file: C:/Users/ramseyv2/repos/runman/runman.runs/synth_1/runman_top.vds
# Journal file: C:/Users/ramseyv2/repos/runman/runman.runs/synth_1\vivado.jou
# Running On: ECEB-3022-14, OS: Windows, CPU Frequency: 3312 MHz, CPU Physical cores: 6, Host memory: 16865 MB
#-----------------------------------------------------------
source runman_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ramseyv2/repos/runman/runman.srcs/utils_1/imports/synth_1/HexDriver.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ramseyv2/repos/runman/runman.srcs/utils_1/imports/synth_1/HexDriver.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top runman_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48772
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'ram_we', assumed default net type 'wire' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:60]
INFO: [Synth 8-11241] undeclared symbol 'ram_init_error', assumed default net type 'wire' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:65]
INFO: [Synth 8-11241] undeclared symbol 'ram_init_done', assumed default net type 'wire' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.438 ; gain = 407.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'runman_top' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ramseyv2/repos/runman/runman.runs/synth_1/.Xil/Vivado-51952-ECEB-3022-14/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/ramseyv2/repos/runman/runman.runs/synth_1/.Xil/Vivado-51952-ECEB-3022-14/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sdcard_init' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/new/sdcard_init.sv:18]
INFO: [Synth 8-638] synthesizing module 'SdCardCtrl' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/new/SDCard.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'SdCardCtrl' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/new/SDCard.vhd:196]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/new/sdcard_init.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'sdcard_init' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/new/sdcard_init.sv:18]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/design_source/hex.sv:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/ramseyv2/repos/runman/runman.runs/synth_1/.Xil/Vivado-51952-ECEB-3022-14/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/ramseyv2/repos/runman/runman.runs/synth_1/.Xil/Vivado-51952-ECEB-3022-14/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'runman_top' (0#1) [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz'. This will prevent further optimization [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:89]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hex_seg_disB'. This will prevent further optimization [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:81]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hex_seg_disA'. This will prevent further optimization [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sdcard_init_i'. This will prevent further optimization [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:57]
WARNING: [Synth 8-3848] Net SD_DQ0 in module/entity runman_top does not have driver. [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:34]
WARNING: [Synth 8-3848] Net locked in module/entity runman_top does not have driver. [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/new/runman_top.sv:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.371 ; gain = 513.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.371 ; gain = 513.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.371 ; gain = 513.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1945.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ramseyv2/repos/runman/runman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/ramseyv2/repos/runman/runman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/ramseyv2/repos/runman/runman.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [c:/Users/ramseyv2/repos/runman/runman.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Parsing XDC File [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/ramseyv2/repos/runman/runman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_clk_n'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_clk_p'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[0]'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[1]'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[2]'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[0]'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[1]'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[2]'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ1'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ2'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ1'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ2'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'SPKL'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'SPKR'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'SPKL'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'SPKR'. [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc:99]
Finished Parsing XDC File [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/runman_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ramseyv2/repos/runman/runman.srcs/constrs_1/imports/Downloads/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/runman_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/runman_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2035.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2035.875 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/ramseyv2/repos/runman/runman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/ramseyv2/repos/runman/runman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'sdcard_init'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 6     
	  20 Input   48 Bit        Muxes := 2     
	  20 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  20 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 20    
	   2 Input    8 Bit        Muxes := 16    
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	  20 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 23    
	   3 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	  20 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|SdCardCtrl  | getCmdResponse_v | 32x1          | LUT            | 
|SdCardCtrl  | doDeselect_v     | 32x1          | LUT            | 
|SdCardCtrl  | cs_bo            | 32x1          | LUT            | 
|SdCardCtrl  | getCmdResponse_v | 32x1          | LUT            | 
|SdCardCtrl  | doDeselect_v     | 32x1          | LUT            | 
|SdCardCtrl  | cs_bo            | 32x1          | LUT            | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/ramseyv2/repos/runman/runman.srcs/sources_1/imports/new/sdcard_init.sv:75]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |ila     |     1|
|3     |LUT1    |    26|
|4     |LUT5    |     4|
|5     |LUT6    |     5|
|6     |FDRE    |    10|
|7     |IBUF    |     1|
|8     |OBUF    |    27|
|9     |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2035.875 ; gain = 513.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.875 ; gain = 604.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2035.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: db614b4d
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 28 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2035.875 ; gain = 977.996
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/ramseyv2/repos/runman/runman.runs/synth_1/runman_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file runman_top_utilization_synth.rpt -pb runman_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 17:06:10 2023...
