<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/cpu/intel.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel/cpu</a> - intel.c<span style="font-size: 80%;"> (source / <a href="intel.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">121</td>
            <td class="headerCovTableEntry">354</td>
            <td class="headerCovTableEntryLo">34.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntryLo">56.5 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : #include &lt;linux/kernel.h&gt;</a>
<a name="3"><span class="lineNum">       3 </span>            : #include &lt;linux/pgtable.h&gt;</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;linux/string.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;linux/bitops.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;linux/smp.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;linux/sched/clock.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;linux/thread_info.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;linux/uaccess.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;asm/cpufeature.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;asm/msr.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;asm/bugs.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;asm/cpu.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;asm/intel-family.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;asm/microcode_intel.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;asm/hwcap2.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;asm/elf.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;asm/cpu_device_id.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;asm/cmdline.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;asm/traps.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;asm/resctrl.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;asm/numa.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;asm/thermal.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #ifdef CONFIG_X86_64</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;linux/topology.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #endif</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;cpu.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #ifdef CONFIG_X86_LOCAL_APIC</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &lt;asm/mpspec.h&gt;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;asm/apic.h&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : #endif</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : enum split_lock_detect_state {</a>
<a name="41"><span class="lineNum">      41 </span>            :         sld_off = 0,</a>
<a name="42"><span class="lineNum">      42 </span>            :         sld_warn,</a>
<a name="43"><span class="lineNum">      43 </span>            :         sld_fatal,</a>
<a name="44"><span class="lineNum">      44 </span>            : };</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : /*</a>
<a name="47"><span class="lineNum">      47 </span>            :  * Default to sld_off because most systems do not support split lock detection</a>
<a name="48"><span class="lineNum">      48 </span>            :  * split_lock_setup() will switch this to sld_warn on systems that support</a>
<a name="49"><span class="lineNum">      49 </span>            :  * split lock detect, unless there is a command line override.</a>
<a name="50"><span class="lineNum">      50 </span>            :  */</a>
<a name="51"><span class="lineNum">      51 </span>            : static enum split_lock_detect_state sld_state __ro_after_init = sld_off;</a>
<a name="52"><span class="lineNum">      52 </span>            : static u64 msr_test_ctrl_cache __ro_after_init;</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : /*</a>
<a name="55"><span class="lineNum">      55 </span>            :  * With a name like MSR_TEST_CTL it should go without saying, but don't touch</a>
<a name="56"><span class="lineNum">      56 </span>            :  * MSR_TEST_CTL unless the CPU is one of the whitelisted models.  Writing it</a>
<a name="57"><span class="lineNum">      57 </span>            :  * on CPUs that do not support SLD can cause fireworks, even when writing '0'.</a>
<a name="58"><span class="lineNum">      58 </span>            :  */</a>
<a name="59"><span class="lineNum">      59 </span>            : static bool cpu_model_supports_sld __ro_after_init;</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            : /*</a>
<a name="62"><span class="lineNum">      62 </span>            :  * Processors which have self-snooping capability can handle conflicting</a>
<a name="63"><span class="lineNum">      63 </span>            :  * memory type across CPUs by snooping its own cache. However, there exists</a>
<a name="64"><span class="lineNum">      64 </span>            :  * CPU models in which having conflicting memory types still leads to</a>
<a name="65"><span class="lineNum">      65 </span>            :  * unpredictable behavior, machine check errors, or hangs. Clear this</a>
<a name="66"><span class="lineNum">      66 </span>            :  * feature to prevent its use on machines with known erratas.</a>
<a name="67"><span class="lineNum">      67 </span>            :  */</a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">          5 : static void check_memory_type_self_snoop_errata(struct cpuinfo_x86 *c)</span></a>
<a name="69"><span class="lineNum">      69 </span>            : {</a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">          5 :         switch (c-&gt;x86_model) {</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_CORE_YONAH:</span></a>
<a name="72"><span class="lineNum">      72 </span>            :         case INTEL_FAM6_CORE2_MEROM:</a>
<a name="73"><span class="lineNum">      73 </span>            :         case INTEL_FAM6_CORE2_MEROM_L:</a>
<a name="74"><span class="lineNum">      74 </span>            :         case INTEL_FAM6_CORE2_PENRYN:</a>
<a name="75"><span class="lineNum">      75 </span>            :         case INTEL_FAM6_CORE2_DUNNINGTON:</a>
<a name="76"><span class="lineNum">      76 </span>            :         case INTEL_FAM6_NEHALEM:</a>
<a name="77"><span class="lineNum">      77 </span>            :         case INTEL_FAM6_NEHALEM_G:</a>
<a name="78"><span class="lineNum">      78 </span>            :         case INTEL_FAM6_NEHALEM_EP:</a>
<a name="79"><span class="lineNum">      79 </span>            :         case INTEL_FAM6_NEHALEM_EX:</a>
<a name="80"><span class="lineNum">      80 </span>            :         case INTEL_FAM6_WESTMERE:</a>
<a name="81"><span class="lineNum">      81 </span>            :         case INTEL_FAM6_WESTMERE_EP:</a>
<a name="82"><span class="lineNum">      82 </span>            :         case INTEL_FAM6_SANDYBRIDGE:</a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_SELFSNOOP);</span></a>
<a name="84"><span class="lineNum">      84 </span>            :         }</a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">          5 : }</span></a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            : static bool ring3mwait_disabled __read_mostly;</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 : static int __init ring3mwait_disable(char *__unused)</span></a>
<a name="90"><span class="lineNum">      90 </span>            : {</a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :         ring3mwait_disabled = true;</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="93"><span class="lineNum">      93 </span>            : }</a>
<a name="94"><span class="lineNum">      94 </span>            : __setup(&quot;ring3mwait=disable&quot;, ring3mwait_disable);</a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">          4 : static void probe_xeon_phi_r3mwait(struct cpuinfo_x86 *c)</span></a>
<a name="97"><span class="lineNum">      97 </span>            : {</a>
<a name="98"><span class="lineNum">      98 </span>            :         /*</a>
<a name="99"><span class="lineNum">      99 </span>            :          * Ring 3 MONITOR/MWAIT feature cannot be detected without</a>
<a name="100"><span class="lineNum">     100 </span>            :          * cpu model and family comparison.</a>
<a name="101"><span class="lineNum">     101 </span>            :          */</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">          4 :         if (c-&gt;x86 != 6)</span></a>
<a name="103"><span class="lineNum">     103 </span>            :                 return;</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">          4 :         switch (c-&gt;x86_model) {</span></a>
<a name="105"><span class="lineNum">     105 </span>            :         case INTEL_FAM6_XEON_PHI_KNL:</a>
<a name="106"><span class="lineNum">     106 </span>            :         case INTEL_FAM6_XEON_PHI_KNM:</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="108"><span class="lineNum">     108 </span>            :         default:</a>
<a name="109"><span class="lineNum">     109 </span>            :                 return;</a>
<a name="110"><span class="lineNum">     110 </span>            :         }</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :         if (ring3mwait_disabled)</span></a>
<a name="113"><span class="lineNum">     113 </span>            :                 return;</a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_RING3MWAIT);</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         this_cpu_or(msr_misc_features_shadow,</span></a>
<a name="117"><span class="lineNum">     117 </span>            :                     1UL &lt;&lt; MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT);</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         if (c == &amp;boot_cpu_data)</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 ELF_HWCAP2 |= HWCAP2_RING3MWAIT;</span></a>
<a name="121"><span class="lineNum">     121 </span>            : }</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : /*</a>
<a name="124"><span class="lineNum">     124 </span>            :  * Early microcode releases for the Spectre v2 mitigation were broken.</a>
<a name="125"><span class="lineNum">     125 </span>            :  * Information taken from;</a>
<a name="126"><span class="lineNum">     126 </span>            :  * - https://newsroom.intel.com/wp-content/uploads/sites/11/2018/03/microcode-update-guidance.pdf</a>
<a name="127"><span class="lineNum">     127 </span>            :  * - https://kb.vmware.com/s/article/52345</a>
<a name="128"><span class="lineNum">     128 </span>            :  * - Microcode revisions observed in the wild</a>
<a name="129"><span class="lineNum">     129 </span>            :  * - Release note from 20180108 microcode release</a>
<a name="130"><span class="lineNum">     130 </span>            :  */</a>
<a name="131"><span class="lineNum">     131 </span>            : struct sku_microcode {</a>
<a name="132"><span class="lineNum">     132 </span>            :         u8 model;</a>
<a name="133"><span class="lineNum">     133 </span>            :         u8 stepping;</a>
<a name="134"><span class="lineNum">     134 </span>            :         u32 microcode;</a>
<a name="135"><span class="lineNum">     135 </span>            : };</a>
<a name="136"><span class="lineNum">     136 </span>            : static const struct sku_microcode spectre_bad_microcodes[] = {</a>
<a name="137"><span class="lineNum">     137 </span>            :         { INTEL_FAM6_KABYLAKE,          0x0B,   0x80 },</a>
<a name="138"><span class="lineNum">     138 </span>            :         { INTEL_FAM6_KABYLAKE,          0x0A,   0x80 },</a>
<a name="139"><span class="lineNum">     139 </span>            :         { INTEL_FAM6_KABYLAKE,          0x09,   0x80 },</a>
<a name="140"><span class="lineNum">     140 </span>            :         { INTEL_FAM6_KABYLAKE_L,        0x0A,   0x80 },</a>
<a name="141"><span class="lineNum">     141 </span>            :         { INTEL_FAM6_KABYLAKE_L,        0x09,   0x80 },</a>
<a name="142"><span class="lineNum">     142 </span>            :         { INTEL_FAM6_SKYLAKE_X,         0x03,   0x0100013e },</a>
<a name="143"><span class="lineNum">     143 </span>            :         { INTEL_FAM6_SKYLAKE_X,         0x04,   0x0200003c },</a>
<a name="144"><span class="lineNum">     144 </span>            :         { INTEL_FAM6_BROADWELL,         0x04,   0x28 },</a>
<a name="145"><span class="lineNum">     145 </span>            :         { INTEL_FAM6_BROADWELL_G,       0x01,   0x1b },</a>
<a name="146"><span class="lineNum">     146 </span>            :         { INTEL_FAM6_BROADWELL_D,       0x02,   0x14 },</a>
<a name="147"><span class="lineNum">     147 </span>            :         { INTEL_FAM6_BROADWELL_D,       0x03,   0x07000011 },</a>
<a name="148"><span class="lineNum">     148 </span>            :         { INTEL_FAM6_BROADWELL_X,       0x01,   0x0b000025 },</a>
<a name="149"><span class="lineNum">     149 </span>            :         { INTEL_FAM6_HASWELL_L,         0x01,   0x21 },</a>
<a name="150"><span class="lineNum">     150 </span>            :         { INTEL_FAM6_HASWELL_G,         0x01,   0x18 },</a>
<a name="151"><span class="lineNum">     151 </span>            :         { INTEL_FAM6_HASWELL,           0x03,   0x23 },</a>
<a name="152"><span class="lineNum">     152 </span>            :         { INTEL_FAM6_HASWELL_X,         0x02,   0x3b },</a>
<a name="153"><span class="lineNum">     153 </span>            :         { INTEL_FAM6_HASWELL_X,         0x04,   0x10 },</a>
<a name="154"><span class="lineNum">     154 </span>            :         { INTEL_FAM6_IVYBRIDGE_X,       0x04,   0x42a },</a>
<a name="155"><span class="lineNum">     155 </span>            :         /* Observed in the wild */</a>
<a name="156"><span class="lineNum">     156 </span>            :         { INTEL_FAM6_SANDYBRIDGE_X,     0x06,   0x61b },</a>
<a name="157"><span class="lineNum">     157 </span>            :         { INTEL_FAM6_SANDYBRIDGE_X,     0x07,   0x712 },</a>
<a name="158"><span class="lineNum">     158 </span>            : };</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">          5 : static bool bad_spectre_microcode(struct cpuinfo_x86 *c)</span></a>
<a name="161"><span class="lineNum">     161 </span>            : {</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">          5 :         int i;</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            :         /*</a>
<a name="165"><span class="lineNum">     165 </span>            :          * We know that the hypervisor lie to us on the microcode version so</a>
<a name="166"><span class="lineNum">     166 </span>            :          * we may as well hope that it is running the correct version.</a>
<a name="167"><span class="lineNum">     167 </span>            :          */</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_HYPERVISOR))</span></a>
<a name="169"><span class="lineNum">     169 </span>            :                 return false;</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 != 6)</span></a>
<a name="172"><span class="lineNum">     172 </span>            :                 return false;</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(spectre_bad_microcodes); i++) {</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 if (c-&gt;x86_model == spectre_bad_microcodes[i].model &amp;&amp;</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :                     c-&gt;x86_stepping == spectre_bad_microcodes[i].stepping)</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                         return (c-&gt;microcode &lt;= spectre_bad_microcodes[i].microcode);</span></a>
<a name="178"><span class="lineNum">     178 </span>            :         }</a>
<a name="179"><span class="lineNum">     179 </span>            :         return false;</a>
<a name="180"><span class="lineNum">     180 </span>            : }</a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">          5 : static void early_init_intel(struct cpuinfo_x86 *c)</span></a>
<a name="183"><span class="lineNum">     183 </span>            : {</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">          5 :         u64 misc_enable;</span></a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            :         /* Unmask CPUID levels if masked: */</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">          5 :         if (c-&gt;x86 &gt; 6 || (c-&gt;x86 == 6 &amp;&amp; c-&gt;x86_model &gt;= 0xd)) {</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">          5 :                 if (msr_clear_bit(MSR_IA32_MISC_ENABLE,</span></a>
<a name="189"><span class="lineNum">     189 </span>            :                                   MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT) &gt; 0) {</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :                         c-&gt;cpuid_level = cpuid_eax(0);</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :                         get_cpu_cap(c);</span></a>
<a name="192"><span class="lineNum">     192 </span>            :                 }</a>
<a name="193"><span class="lineNum">     193 </span>            :         }</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">          5 :         if ((c-&gt;x86 == 0xf &amp;&amp; c-&gt;x86_model &gt;= 0x03) ||</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">          5 :                 (c-&gt;x86 == 0x6 &amp;&amp; c-&gt;x86_model &gt;= 0x0e))</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">          5 :         if (c-&gt;x86 &gt;= 6 &amp;&amp; !cpu_has(c, X86_FEATURE_IA64))</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">          5 :                 c-&gt;microcode = intel_get_microcode_revision();</span></a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            :         /* Now if any of them are set, check the blacklist and clear the lot */</a>
<a name="203"><span class="lineNum">     203 </span><span class="lineCov">          5 :         if ((cpu_has(c, X86_FEATURE_SPEC_CTRL) ||</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :              cpu_has(c, X86_FEATURE_INTEL_STIBP) ||</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :              cpu_has(c, X86_FEATURE_IBRS) || cpu_has(c, X86_FEATURE_IBPB) ||</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">          5 :              cpu_has(c, X86_FEATURE_STIBP)) &amp;&amp; bad_spectre_microcode(c)) {</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;Intel Spectre v2 broken microcode detected; disabling Speculation Control\n&quot;);</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_IBRS);</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_IBPB);</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_STIBP);</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_SPEC_CTRL);</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_MSR_SPEC_CTRL);</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_INTEL_STIBP);</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_SSBD);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_SPEC_CTRL_SSBD);</span></a>
<a name="216"><span class="lineNum">     216 </span>            :         }</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :         /*</a>
<a name="219"><span class="lineNum">     219 </span>            :          * Atom erratum AAE44/AAF40/AAG38/AAH41:</a>
<a name="220"><span class="lineNum">     220 </span>            :          *</a>
<a name="221"><span class="lineNum">     221 </span>            :          * A race condition between speculative fetches and invalidating</a>
<a name="222"><span class="lineNum">     222 </span>            :          * a large page.  This is worked around in microcode, but we</a>
<a name="223"><span class="lineNum">     223 </span>            :          * need the microcode to have already been loaded... so if it is</a>
<a name="224"><span class="lineNum">     224 </span>            :          * not, recommend a BIOS update and disable large pages.</a>
<a name="225"><span class="lineNum">     225 </span>            :          */</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">          5 :         if (c-&gt;x86 == 6 &amp;&amp; c-&gt;x86_model == 0x1c &amp;&amp; c-&gt;x86_stepping &lt;= 2 &amp;&amp;</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :             c-&gt;microcode &lt; 0x20e) {</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;Atom PSE erratum detected, BIOS microcode update recommended\n&quot;);</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 clear_cpu_cap(c, X86_FEATURE_PSE);</span></a>
<a name="230"><span class="lineNum">     230 </span>            :         }</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            : #ifdef CONFIG_X86_64</a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">          5 :         set_cpu_cap(c, X86_FEATURE_SYSENTER32);</span></a>
<a name="234"><span class="lineNum">     234 </span>            : #else</a>
<a name="235"><span class="lineNum">     235 </span>            :         /* Netburst reports 64 bytes clflush size, but does IO in 128 bytes */</a>
<a name="236"><span class="lineNum">     236 </span>            :         if (c-&gt;x86 == 15 &amp;&amp; c-&gt;x86_cache_alignment == 64)</a>
<a name="237"><span class="lineNum">     237 </span>            :                 c-&gt;x86_cache_alignment = 128;</a>
<a name="238"><span class="lineNum">     238 </span>            : #endif</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            :         /* CPUID workaround for 0F33/0F34 CPU */</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineCov">          5 :         if (c-&gt;x86 == 0xF &amp;&amp; c-&gt;x86_model == 0x3</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :             &amp;&amp; (c-&gt;x86_stepping == 0x3 || c-&gt;x86_stepping == 0x4))</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 c-&gt;x86_phys_bits = 36;</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            :         /*</a>
<a name="246"><span class="lineNum">     246 </span>            :          * c-&gt;x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate</a>
<a name="247"><span class="lineNum">     247 </span>            :          * with P/T states and does not stop in deep C-states.</a>
<a name="248"><span class="lineNum">     248 </span>            :          *</a>
<a name="249"><span class="lineNum">     249 </span>            :          * It is also reliable across cores and sockets. (but not across</a>
<a name="250"><span class="lineNum">     250 </span>            :          * cabinets - we turn it off in that case explicitly.)</a>
<a name="251"><span class="lineNum">     251 </span>            :          */</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">          5 :         if (c-&gt;x86_power &amp; (1 &lt;&lt; 8)) {</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC);</span></a>
<a name="255"><span class="lineNum">     255 </span>            :         }</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :         /* Penwell and Cloverview have the TSC which doesn't sleep on S3 */</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">          5 :         if (c-&gt;x86 == 6) {</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">          5 :                 switch (c-&gt;x86_model) {</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 case INTEL_FAM6_ATOM_SALTWELL_MID:</span></a>
<a name="261"><span class="lineNum">     261 </span>            :                 case INTEL_FAM6_ATOM_SALTWELL_TABLET:</a>
<a name="262"><span class="lineNum">     262 </span>            :                 case INTEL_FAM6_ATOM_SILVERMONT_MID:</a>
<a name="263"><span class="lineNum">     263 </span>            :                 case INTEL_FAM6_ATOM_AIRMONT_NP:</a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :                         set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC_S3);</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="266"><span class="lineNum">     266 </span>            :                 default:</a>
<a name="267"><span class="lineNum">     267 </span>            :                         break;</a>
<a name="268"><span class="lineNum">     268 </span>            :                 }</a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         }</span></a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            :         /*</a>
<a name="272"><span class="lineNum">     272 </span>            :          * There is a known erratum on Pentium III and Core Solo</a>
<a name="273"><span class="lineNum">     273 </span>            :          * and Core Duo CPUs.</a>
<a name="274"><span class="lineNum">     274 </span>            :          * &quot; Page with PAT set to WC while associated MTRR is UC</a>
<a name="275"><span class="lineNum">     275 </span>            :          *   may consolidate to UC &quot;</a>
<a name="276"><span class="lineNum">     276 </span>            :          * Because of this erratum, it is better to stick with</a>
<a name="277"><span class="lineNum">     277 </span>            :          * setting WC in MTRR rather than using PAT on these CPUs.</a>
<a name="278"><span class="lineNum">     278 </span>            :          *</a>
<a name="279"><span class="lineNum">     279 </span>            :          * Enable PAT WC only on P4, Core 2 or later CPUs.</a>
<a name="280"><span class="lineNum">     280 </span>            :          */</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">          5 :         if (c-&gt;x86 == 6 &amp;&amp; c-&gt;x86_model &lt; 15)</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 clear_cpu_cap(c, X86_FEATURE_PAT);</span></a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span>            :         /*</a>
<a name="285"><span class="lineNum">     285 </span>            :          * If fast string is not enabled in IA32_MISC_ENABLE for any reason,</a>
<a name="286"><span class="lineNum">     286 </span>            :          * clear the fast string and enhanced fast string CPU capabilities.</a>
<a name="287"><span class="lineNum">     287 </span>            :          */</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">          5 :         if (c-&gt;x86 &gt; 6 || (c-&gt;x86 == 6 &amp;&amp; c-&gt;x86_model &gt;= 0xd)) {</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">          5 :                 rdmsrl(MSR_IA32_MISC_ENABLE, misc_enable);</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">          5 :                 if (!(misc_enable &amp; MSR_IA32_MISC_ENABLE_FAST_STRING)) {</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :                         pr_info(&quot;Disabled fast string operations\n&quot;);</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                         setup_clear_cpu_cap(X86_FEATURE_REP_GOOD);</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                         setup_clear_cpu_cap(X86_FEATURE_ERMS);</span></a>
<a name="294"><span class="lineNum">     294 </span>            :                 }</a>
<a name="295"><span class="lineNum">     295 </span>            :         }</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :         /*</a>
<a name="298"><span class="lineNum">     298 </span>            :          * Intel Quark Core DevMan_001.pdf section 6.4.11</a>
<a name="299"><span class="lineNum">     299 </span>            :          * &quot;The operating system also is required to invalidate (i.e., flush)</a>
<a name="300"><span class="lineNum">     300 </span>            :          *  the TLB when any changes are made to any of the page table entries.</a>
<a name="301"><span class="lineNum">     301 </span>            :          *  The operating system must reload CR3 to cause the TLB to be flushed&quot;</a>
<a name="302"><span class="lineNum">     302 </span>            :          *</a>
<a name="303"><span class="lineNum">     303 </span>            :          * As a result, boot_cpu_has(X86_FEATURE_PGE) in arch/x86/include/asm/tlbflush.h</a>
<a name="304"><span class="lineNum">     304 </span>            :          * should be false so that __flush_tlb_all() causes CR3 insted of CR4.PGE</a>
<a name="305"><span class="lineNum">     305 </span>            :          * to be modified.</a>
<a name="306"><span class="lineNum">     306 </span>            :          */</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineCov">          5 :         if (c-&gt;x86 == 5 &amp;&amp; c-&gt;x86_model == 9) {</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 pr_info(&quot;Disabling PGE capability bit\n&quot;);</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_PGE);</span></a>
<a name="310"><span class="lineNum">     310 </span>            :         }</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span><span class="lineCov">          5 :         if (c-&gt;cpuid_level &gt;= 0x00000001) {</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">          5 :                 u32 eax, ebx, ecx, edx;</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span><span class="lineCov">          5 :                 cpuid(0x00000001, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="316"><span class="lineNum">     316 </span>            :                 /*</a>
<a name="317"><span class="lineNum">     317 </span>            :                  * If HTT (EDX[28]) is set EBX[16:23] contain the number of</a>
<a name="318"><span class="lineNum">     318 </span>            :                  * apicids which are reserved per package. Store the resulting</a>
<a name="319"><span class="lineNum">     319 </span>            :                  * shift value for the package management code.</a>
<a name="320"><span class="lineNum">     320 </span>            :                  */</a>
<a name="321"><span class="lineNum">     321 </span><span class="lineCov">          5 :                 if (edx &amp; (1U &lt;&lt; 28))</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :                         c-&gt;x86_coreid_bits = get_count_order((ebx &gt;&gt; 16) &amp; 0xff);</span></a>
<a name="323"><span class="lineNum">     323 </span>            :         }</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">          5 :         check_memory_type_self_snoop_errata(c);</span></a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            :         /*</a>
<a name="328"><span class="lineNum">     328 </span>            :          * Get the number of SMT siblings early from the extended topology</a>
<a name="329"><span class="lineNum">     329 </span>            :          * leaf, if available. Otherwise try the legacy SMT detection.</a>
<a name="330"><span class="lineNum">     330 </span>            :          */</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineCov">          5 :         if (detect_extended_topology_early(c) &lt; 0)</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 detect_ht_early(c);</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineCov">          5 : }</span></a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span><span class="lineCov">          1 : static void bsp_init_intel(struct cpuinfo_x86 *c)</span></a>
<a name="336"><span class="lineNum">     336 </span>            : {</a>
<a name="337"><span class="lineNum">     337 </span><span class="lineCov">          1 :         resctrl_cpu_detect(c);</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineCov">          1 : }</span></a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            : #ifdef CONFIG_X86_32</a>
<a name="341"><span class="lineNum">     341 </span>            : /*</a>
<a name="342"><span class="lineNum">     342 </span>            :  *      Early probe support logic for ppro memory erratum #50</a>
<a name="343"><span class="lineNum">     343 </span>            :  *</a>
<a name="344"><span class="lineNum">     344 </span>            :  *      This is called before we do cpu ident work</a>
<a name="345"><span class="lineNum">     345 </span>            :  */</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            : int ppro_with_ram_bug(void)</a>
<a name="348"><span class="lineNum">     348 </span>            : {</a>
<a name="349"><span class="lineNum">     349 </span>            :         /* Uses data from early_cpu_detect now */</a>
<a name="350"><span class="lineNum">     350 </span>            :         if (boot_cpu_data.x86_vendor == X86_VENDOR_INTEL &amp;&amp;</a>
<a name="351"><span class="lineNum">     351 </span>            :             boot_cpu_data.x86 == 6 &amp;&amp;</a>
<a name="352"><span class="lineNum">     352 </span>            :             boot_cpu_data.x86_model == 1 &amp;&amp;</a>
<a name="353"><span class="lineNum">     353 </span>            :             boot_cpu_data.x86_stepping &lt; 8) {</a>
<a name="354"><span class="lineNum">     354 </span>            :                 pr_info(&quot;Pentium Pro with Errata#50 detected. Taking evasive action.\n&quot;);</a>
<a name="355"><span class="lineNum">     355 </span>            :                 return 1;</a>
<a name="356"><span class="lineNum">     356 </span>            :         }</a>
<a name="357"><span class="lineNum">     357 </span>            :         return 0;</a>
<a name="358"><span class="lineNum">     358 </span>            : }</a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            : static void intel_smp_check(struct cpuinfo_x86 *c)</a>
<a name="361"><span class="lineNum">     361 </span>            : {</a>
<a name="362"><span class="lineNum">     362 </span>            :         /* calling is from identify_secondary_cpu() ? */</a>
<a name="363"><span class="lineNum">     363 </span>            :         if (!c-&gt;cpu_index)</a>
<a name="364"><span class="lineNum">     364 </span>            :                 return;</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            :         /*</a>
<a name="367"><span class="lineNum">     367 </span>            :          * Mask B, Pentium, but not Pentium MMX</a>
<a name="368"><span class="lineNum">     368 </span>            :          */</a>
<a name="369"><span class="lineNum">     369 </span>            :         if (c-&gt;x86 == 5 &amp;&amp;</a>
<a name="370"><span class="lineNum">     370 </span>            :             c-&gt;x86_stepping &gt;= 1 &amp;&amp; c-&gt;x86_stepping &lt;= 4 &amp;&amp;</a>
<a name="371"><span class="lineNum">     371 </span>            :             c-&gt;x86_model &lt;= 3) {</a>
<a name="372"><span class="lineNum">     372 </span>            :                 /*</a>
<a name="373"><span class="lineNum">     373 </span>            :                  * Remember we have B step Pentia with bugs</a>
<a name="374"><span class="lineNum">     374 </span>            :                  */</a>
<a name="375"><span class="lineNum">     375 </span>            :                 WARN_ONCE(1, &quot;WARNING: SMP operation may be unreliable&quot;</a>
<a name="376"><span class="lineNum">     376 </span>            :                                     &quot;with B stepping processors.\n&quot;);</a>
<a name="377"><span class="lineNum">     377 </span>            :         }</a>
<a name="378"><span class="lineNum">     378 </span>            : }</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span>            : static int forcepae;</a>
<a name="381"><span class="lineNum">     381 </span>            : static int __init forcepae_setup(char *__unused)</a>
<a name="382"><span class="lineNum">     382 </span>            : {</a>
<a name="383"><span class="lineNum">     383 </span>            :         forcepae = 1;</a>
<a name="384"><span class="lineNum">     384 </span>            :         return 1;</a>
<a name="385"><span class="lineNum">     385 </span>            : }</a>
<a name="386"><span class="lineNum">     386 </span>            : __setup(&quot;forcepae&quot;, forcepae_setup);</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : static void intel_workarounds(struct cpuinfo_x86 *c)</a>
<a name="389"><span class="lineNum">     389 </span>            : {</a>
<a name="390"><span class="lineNum">     390 </span>            : #ifdef CONFIG_X86_F00F_BUG</a>
<a name="391"><span class="lineNum">     391 </span>            :         /*</a>
<a name="392"><span class="lineNum">     392 </span>            :          * All models of Pentium and Pentium with MMX technology CPUs</a>
<a name="393"><span class="lineNum">     393 </span>            :          * have the F0 0F bug, which lets nonprivileged users lock up the</a>
<a name="394"><span class="lineNum">     394 </span>            :          * system. Announce that the fault handler will be checking for it.</a>
<a name="395"><span class="lineNum">     395 </span>            :          * The Quark is also family 5, but does not have the same bug.</a>
<a name="396"><span class="lineNum">     396 </span>            :          */</a>
<a name="397"><span class="lineNum">     397 </span>            :         clear_cpu_bug(c, X86_BUG_F00F);</a>
<a name="398"><span class="lineNum">     398 </span>            :         if (c-&gt;x86 == 5 &amp;&amp; c-&gt;x86_model &lt; 9) {</a>
<a name="399"><span class="lineNum">     399 </span>            :                 static int f00f_workaround_enabled;</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            :                 set_cpu_bug(c, X86_BUG_F00F);</a>
<a name="402"><span class="lineNum">     402 </span>            :                 if (!f00f_workaround_enabled) {</a>
<a name="403"><span class="lineNum">     403 </span>            :                         pr_notice(&quot;Intel Pentium with F0 0F bug - workaround enabled.\n&quot;);</a>
<a name="404"><span class="lineNum">     404 </span>            :                         f00f_workaround_enabled = 1;</a>
<a name="405"><span class="lineNum">     405 </span>            :                 }</a>
<a name="406"><span class="lineNum">     406 </span>            :         }</a>
<a name="407"><span class="lineNum">     407 </span>            : #endif</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span>            :         /*</a>
<a name="410"><span class="lineNum">     410 </span>            :          * SEP CPUID bug: Pentium Pro reports SEP but doesn't have it until</a>
<a name="411"><span class="lineNum">     411 </span>            :          * model 3 mask 3</a>
<a name="412"><span class="lineNum">     412 </span>            :          */</a>
<a name="413"><span class="lineNum">     413 </span>            :         if ((c-&gt;x86&lt;&lt;8 | c-&gt;x86_model&lt;&lt;4 | c-&gt;x86_stepping) &lt; 0x633)</a>
<a name="414"><span class="lineNum">     414 </span>            :                 clear_cpu_cap(c, X86_FEATURE_SEP);</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :         /*</a>
<a name="417"><span class="lineNum">     417 </span>            :          * PAE CPUID issue: many Pentium M report no PAE but may have a</a>
<a name="418"><span class="lineNum">     418 </span>            :          * functionally usable PAE implementation.</a>
<a name="419"><span class="lineNum">     419 </span>            :          * Forcefully enable PAE if kernel parameter &quot;forcepae&quot; is present.</a>
<a name="420"><span class="lineNum">     420 </span>            :          */</a>
<a name="421"><span class="lineNum">     421 </span>            :         if (forcepae) {</a>
<a name="422"><span class="lineNum">     422 </span>            :                 pr_warn(&quot;PAE forced!\n&quot;);</a>
<a name="423"><span class="lineNum">     423 </span>            :                 set_cpu_cap(c, X86_FEATURE_PAE);</a>
<a name="424"><span class="lineNum">     424 </span>            :                 add_taint(TAINT_CPU_OUT_OF_SPEC, LOCKDEP_NOW_UNRELIABLE);</a>
<a name="425"><span class="lineNum">     425 </span>            :         }</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :         /*</a>
<a name="428"><span class="lineNum">     428 </span>            :          * P4 Xeon erratum 037 workaround.</a>
<a name="429"><span class="lineNum">     429 </span>            :          * Hardware prefetcher may cause stale data to be loaded into the cache.</a>
<a name="430"><span class="lineNum">     430 </span>            :          */</a>
<a name="431"><span class="lineNum">     431 </span>            :         if ((c-&gt;x86 == 15) &amp;&amp; (c-&gt;x86_model == 1) &amp;&amp; (c-&gt;x86_stepping == 1)) {</a>
<a name="432"><span class="lineNum">     432 </span>            :                 if (msr_set_bit(MSR_IA32_MISC_ENABLE,</a>
<a name="433"><span class="lineNum">     433 </span>            :                                 MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT) &gt; 0) {</a>
<a name="434"><span class="lineNum">     434 </span>            :                         pr_info(&quot;CPU: C0 stepping P4 Xeon detected.\n&quot;);</a>
<a name="435"><span class="lineNum">     435 </span>            :                         pr_info(&quot;CPU: Disabling hardware prefetching (Erratum 037)\n&quot;);</a>
<a name="436"><span class="lineNum">     436 </span>            :                 }</a>
<a name="437"><span class="lineNum">     437 </span>            :         }</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            :         /*</a>
<a name="440"><span class="lineNum">     440 </span>            :          * See if we have a good local APIC by checking for buggy Pentia,</a>
<a name="441"><span class="lineNum">     441 </span>            :          * i.e. all B steppings and the C2 stepping of P54C when using their</a>
<a name="442"><span class="lineNum">     442 </span>            :          * integrated APIC (see 11AP erratum in &quot;Pentium Processor</a>
<a name="443"><span class="lineNum">     443 </span>            :          * Specification Update&quot;).</a>
<a name="444"><span class="lineNum">     444 </span>            :          */</a>
<a name="445"><span class="lineNum">     445 </span>            :         if (boot_cpu_has(X86_FEATURE_APIC) &amp;&amp; (c-&gt;x86&lt;&lt;8 | c-&gt;x86_model&lt;&lt;4) == 0x520 &amp;&amp;</a>
<a name="446"><span class="lineNum">     446 </span>            :             (c-&gt;x86_stepping &lt; 0x6 || c-&gt;x86_stepping == 0xb))</a>
<a name="447"><span class="lineNum">     447 </span>            :                 set_cpu_bug(c, X86_BUG_11AP);</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span>            : #ifdef CONFIG_X86_INTEL_USERCOPY</a>
<a name="451"><span class="lineNum">     451 </span>            :         /*</a>
<a name="452"><span class="lineNum">     452 </span>            :          * Set up the preferred alignment for movsl bulk memory moves</a>
<a name="453"><span class="lineNum">     453 </span>            :          */</a>
<a name="454"><span class="lineNum">     454 </span>            :         switch (c-&gt;x86) {</a>
<a name="455"><span class="lineNum">     455 </span>            :         case 4:         /* 486: untested */</a>
<a name="456"><span class="lineNum">     456 </span>            :                 break;</a>
<a name="457"><span class="lineNum">     457 </span>            :         case 5:         /* Old Pentia: untested */</a>
<a name="458"><span class="lineNum">     458 </span>            :                 break;</a>
<a name="459"><span class="lineNum">     459 </span>            :         case 6:         /* PII/PIII only like movsl with 8-byte alignment */</a>
<a name="460"><span class="lineNum">     460 </span>            :                 movsl_mask.mask = 7;</a>
<a name="461"><span class="lineNum">     461 </span>            :                 break;</a>
<a name="462"><span class="lineNum">     462 </span>            :         case 15:        /* P4 is OK down to 8-byte alignment */</a>
<a name="463"><span class="lineNum">     463 </span>            :                 movsl_mask.mask = 7;</a>
<a name="464"><span class="lineNum">     464 </span>            :                 break;</a>
<a name="465"><span class="lineNum">     465 </span>            :         }</a>
<a name="466"><span class="lineNum">     466 </span>            : #endif</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            :         intel_smp_check(c);</a>
<a name="469"><span class="lineNum">     469 </span>            : }</a>
<a name="470"><span class="lineNum">     470 </span>            : #else</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">          4 : static void intel_workarounds(struct cpuinfo_x86 *c)</span></a>
<a name="472"><span class="lineNum">     472 </span>            : {</a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">          4 : }</span></a>
<a name="474"><span class="lineNum">     474 </span>            : #endif</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span><span class="lineCov">          4 : static void srat_detect_node(struct cpuinfo_x86 *c)</span></a>
<a name="477"><span class="lineNum">     477 </span>            : {</a>
<a name="478"><span class="lineNum">     478 </span>            : #ifdef CONFIG_NUMA</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">          4 :         unsigned node;</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineCov">          4 :         int cpu = smp_processor_id();</span></a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            :         /* Don't do the funky fallback heuristics the AMD version employs</a>
<a name="483"><span class="lineNum">     483 </span>            :            for now. */</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">          4 :         node = numa_cpu_node(cpu);</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">          4 :         if (node == NUMA_NO_NODE || !node_online(node)) {</span></a>
<a name="486"><span class="lineNum">     486 </span>            :                 /* reuse the value from init_cpu_to_node() */</a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">          4 :                 node = cpu_to_node(cpu);</span></a>
<a name="488"><span class="lineNum">     488 </span>            :         }</a>
<a name="489"><span class="lineNum">     489 </span><span class="lineCov">          4 :         numa_set_node(cpu, node);</span></a>
<a name="490"><span class="lineNum">     490 </span>            : #endif</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">          4 : }</span></a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span>            : #define MSR_IA32_TME_ACTIVATE           0x982</a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            : /* Helpers to access TME_ACTIVATE MSR */</a>
<a name="496"><span class="lineNum">     496 </span>            : #define TME_ACTIVATE_LOCKED(x)          (x &amp; 0x1)</a>
<a name="497"><span class="lineNum">     497 </span>            : #define TME_ACTIVATE_ENABLED(x)         (x &amp; 0x2)</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            : #define TME_ACTIVATE_POLICY(x)          ((x &gt;&gt; 4) &amp; 0xf)      /* Bits 7:4 */</a>
<a name="500"><span class="lineNum">     500 </span>            : #define TME_ACTIVATE_POLICY_AES_XTS_128 0</a>
<a name="501"><span class="lineNum">     501 </span>            : </a>
<a name="502"><span class="lineNum">     502 </span>            : #define TME_ACTIVATE_KEYID_BITS(x)      ((x &gt;&gt; 32) &amp; 0xf)     /* Bits 35:32 */</a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span>            : #define TME_ACTIVATE_CRYPTO_ALGS(x)     ((x &gt;&gt; 48) &amp; 0xffff)  /* Bits 63:48 */</a>
<a name="505"><span class="lineNum">     505 </span>            : #define TME_ACTIVATE_CRYPTO_AES_XTS_128 1</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            : /* Values for mktme_status (SW only construct) */</a>
<a name="508"><span class="lineNum">     508 </span>            : #define MKTME_ENABLED                   0</a>
<a name="509"><span class="lineNum">     509 </span>            : #define MKTME_DISABLED                  1</a>
<a name="510"><span class="lineNum">     510 </span>            : #define MKTME_UNINITIALIZED             2</a>
<a name="511"><span class="lineNum">     511 </span>            : static int mktme_status = MKTME_UNINITIALIZED;</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 : static void detect_tme(struct cpuinfo_x86 *c)</span></a>
<a name="514"><span class="lineNum">     514 </span>            : {</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         u64 tme_activate, tme_policy, tme_crypto_algs;</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         int keyid_bits = 0, nr_keyids = 0;</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         static u64 tme_activate_cpu0 = 0;</span></a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_IA32_TME_ACTIVATE, tme_activate);</span></a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :         if (mktme_status != MKTME_UNINITIALIZED) {</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 if (tme_activate != tme_activate_cpu0) {</span></a>
<a name="523"><span class="lineNum">     523 </span>            :                         /* Broken BIOS? */</a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :                         pr_err_once(&quot;x86/tme: configuration is inconsistent between CPUs\n&quot;);</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                         pr_err_once(&quot;x86/tme: MKTME is not usable\n&quot;);</span></a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 :                         mktme_status = MKTME_DISABLED;</span></a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span>            :                         /* Proceed. We may need to exclude bits from x86_phys_bits. */</a>
<a name="529"><span class="lineNum">     529 </span>            :                 }</a>
<a name="530"><span class="lineNum">     530 </span>            :         } else {</a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 tme_activate_cpu0 = tme_activate;</span></a>
<a name="532"><span class="lineNum">     532 </span>            :         }</a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :         if (!TME_ACTIVATE_LOCKED(tme_activate) || !TME_ACTIVATE_ENABLED(tme_activate)) {</span></a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 pr_info_once(&quot;x86/tme: not enabled by BIOS\n&quot;);</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 mktme_status = MKTME_DISABLED;</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="538"><span class="lineNum">     538 </span>            :         }</a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         if (mktme_status != MKTME_UNINITIALIZED)</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 goto detect_keyid_bits;</span></a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :         pr_info(&quot;x86/tme: enabled by BIOS\n&quot;);</span></a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :         tme_policy = TME_ACTIVATE_POLICY(tme_activate);</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :         if (tme_policy != TME_ACTIVATE_POLICY_AES_XTS_128)</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;x86/tme: Unknown policy is active: %#llx\n&quot;, tme_policy);</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :         tme_crypto_algs = TME_ACTIVATE_CRYPTO_ALGS(tme_activate);</span></a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :         if (!(tme_crypto_algs &amp; TME_ACTIVATE_CRYPTO_AES_XTS_128)) {</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :                 pr_err(&quot;x86/mktme: No known encryption algorithm is supported: %#llx\n&quot;,</span></a>
<a name="552"><span class="lineNum">     552 </span>            :                                 tme_crypto_algs);</a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :                 mktme_status = MKTME_DISABLED;</span></a>
<a name="554"><span class="lineNum">     554 </span>            :         }</a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 : detect_keyid_bits:</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         keyid_bits = TME_ACTIVATE_KEYID_BITS(tme_activate);</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         nr_keyids = (1UL &lt;&lt; keyid_bits) - 1;</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :         if (nr_keyids) {</span></a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 pr_info_once(&quot;x86/mktme: enabled by BIOS\n&quot;);</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 pr_info_once(&quot;x86/mktme: %d KeyIDs available\n&quot;, nr_keyids);</span></a>
<a name="561"><span class="lineNum">     561 </span>            :         } else {</a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 pr_info_once(&quot;x86/mktme: disabled by BIOS\n&quot;);</span></a>
<a name="563"><span class="lineNum">     563 </span>            :         }</a>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :         if (mktme_status == MKTME_UNINITIALIZED) {</span></a>
<a name="566"><span class="lineNum">     566 </span>            :                 /* MKTME is usable */</a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 mktme_status = MKTME_ENABLED;</span></a>
<a name="568"><span class="lineNum">     568 </span>            :         }</a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span>            :         /*</a>
<a name="571"><span class="lineNum">     571 </span>            :          * KeyID bits effectively lower the number of physical address</a>
<a name="572"><span class="lineNum">     572 </span>            :          * bits.  Update cpuinfo_x86::x86_phys_bits accordingly.</a>
<a name="573"><span class="lineNum">     573 </span>            :          */</a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         c-&gt;x86_phys_bits -= keyid_bits;</span></a>
<a name="575"><span class="lineNum">     575 </span>            : }</a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span><span class="lineCov">          4 : static void init_cpuid_fault(struct cpuinfo_x86 *c)</span></a>
<a name="578"><span class="lineNum">     578 </span>            : {</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineCov">          4 :         u64 msr;</span></a>
<a name="580"><span class="lineNum">     580 </span>            : </a>
<a name="581"><span class="lineNum">     581 </span><span class="lineCov">          4 :         if (!rdmsrl_safe(MSR_PLATFORM_INFO, &amp;msr)) {</span></a>
<a name="582"><span class="lineNum">     582 </span><span class="lineCov">          4 :                 if (msr &amp; MSR_PLATFORM_INFO_CPUID_FAULT)</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineCov">          4 :                         set_cpu_cap(c, X86_FEATURE_CPUID_FAULT);</span></a>
<a name="584"><span class="lineNum">     584 </span>            :         }</a>
<a name="585"><span class="lineNum">     585 </span><span class="lineCov">          4 : }</span></a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineCov">          4 : static void init_intel_misc_features(struct cpuinfo_x86 *c)</span></a>
<a name="588"><span class="lineNum">     588 </span>            : {</a>
<a name="589"><span class="lineNum">     589 </span><span class="lineCov">          4 :         u64 msr;</span></a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span><span class="lineCov">          4 :         if (rdmsrl_safe(MSR_MISC_FEATURES_ENABLES, &amp;msr))</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineCov">          4 :                 return;</span></a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span>            :         /* Clear all MISC features */</a>
<a name="595"><span class="lineNum">     595 </span><span class="lineCov">          4 :         this_cpu_write(msr_misc_features_shadow, 0);</span></a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span>            :         /* Check features and update capabilities and shadow control bits */</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineCov">          4 :         init_cpuid_fault(c);</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineCov">          4 :         probe_xeon_phi_r3mwait(c);</span></a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span><span class="lineCov">          4 :         msr = this_cpu_read(msr_misc_features_shadow);</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">          4 :         wrmsrl(MSR_MISC_FEATURES_ENABLES, msr);</span></a>
<a name="603"><span class="lineNum">     603 </span>            : }</a>
<a name="604"><span class="lineNum">     604 </span>            : </a>
<a name="605"><span class="lineNum">     605 </span>            : static void split_lock_init(void);</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">          4 : static void init_intel(struct cpuinfo_x86 *c)</span></a>
<a name="608"><span class="lineNum">     608 </span>            : {</a>
<a name="609"><span class="lineNum">     609 </span><span class="lineCov">          4 :         early_init_intel(c);</span></a>
<a name="610"><span class="lineNum">     610 </span>            : </a>
<a name="611"><span class="lineNum">     611 </span><span class="lineCov">          4 :         intel_workarounds(c);</span></a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span>            :         /*</a>
<a name="614"><span class="lineNum">     614 </span>            :          * Detect the extended topology information if available. This</a>
<a name="615"><span class="lineNum">     615 </span>            :          * will reinitialise the initial_apicid which will be used</a>
<a name="616"><span class="lineNum">     616 </span>            :          * in init_intel_cacheinfo()</a>
<a name="617"><span class="lineNum">     617 </span>            :          */</a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">          4 :         detect_extended_topology(c);</span></a>
<a name="619"><span class="lineNum">     619 </span>            : </a>
<a name="620"><span class="lineNum">     620 </span><span class="lineCov">          4 :         if (!cpu_has(c, X86_FEATURE_XTOPOLOGY)) {</span></a>
<a name="621"><span class="lineNum">     621 </span>            :                 /*</a>
<a name="622"><span class="lineNum">     622 </span>            :                  * let's use the legacy cpuid vector 0x1 and 0x4 for topology</a>
<a name="623"><span class="lineNum">     623 </span>            :                  * detection.</a>
<a name="624"><span class="lineNum">     624 </span>            :                  */</a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 :                 detect_num_cpu_cores(c);</span></a>
<a name="626"><span class="lineNum">     626 </span>            : #ifdef CONFIG_X86_32</a>
<a name="627"><span class="lineNum">     627 </span>            :                 detect_ht(c);</a>
<a name="628"><span class="lineNum">     628 </span>            : #endif</a>
<a name="629"><span class="lineNum">     629 </span>            :         }</a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">          4 :         init_intel_cacheinfo(c);</span></a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span><span class="lineCov">          4 :         if (c-&gt;cpuid_level &gt; 9) {</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">          4 :                 unsigned eax = cpuid_eax(10);</span></a>
<a name="635"><span class="lineNum">     635 </span>            :                 /* Check for version and the number of counters */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">          4 :                 if ((eax &amp; 0xff) &amp;&amp; (((eax&gt;&gt;8) &amp; 0xff) &gt; 1))</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineCov">          4 :                         set_cpu_cap(c, X86_FEATURE_ARCH_PERFMON);</span></a>
<a name="638"><span class="lineNum">     638 </span>            :         }</a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">          4 :         if (cpu_has(c, X86_FEATURE_XMM2))</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">          4 :                 set_cpu_cap(c, X86_FEATURE_LFENCE_RDTSC);</span></a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">          4 :         if (boot_cpu_has(X86_FEATURE_DS)) {</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 unsigned int l1, l2;</span></a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 rdmsr(MSR_IA32_MISC_ENABLE, l1, l2);</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 if (!(l1 &amp; (1&lt;&lt;11)))</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                         set_cpu_cap(c, X86_FEATURE_BTS);</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :                 if (!(l1 &amp; (1&lt;&lt;12)))</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         set_cpu_cap(c, X86_FEATURE_PEBS);</span></a>
<a name="651"><span class="lineNum">     651 </span>            :         }</a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span><span class="lineCov">          8 :         if (c-&gt;x86 == 6 &amp;&amp; boot_cpu_has(X86_FEATURE_CLFLUSH) &amp;&amp;</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineCov">          4 :             (c-&gt;x86_model == 29 || c-&gt;x86_model == 46 || c-&gt;x86_model == 47))</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_CLFLUSH_MONITOR);</span></a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span><span class="lineCov">          8 :         if (c-&gt;x86 == 6 &amp;&amp; boot_cpu_has(X86_FEATURE_MWAIT) &amp;&amp;</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :                 ((c-&gt;x86_model == INTEL_FAM6_ATOM_GOLDMONT)))</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_MONITOR);</span></a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span>            : #ifdef CONFIG_X86_64</a>
<a name="662"><span class="lineNum">     662 </span><span class="lineCov">          4 :         if (c-&gt;x86 == 15)</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 c-&gt;x86_cache_alignment = c-&gt;x86_clflush_size * 2;</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">          4 :         if (c-&gt;x86 == 6)</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineCov">          4 :                 set_cpu_cap(c, X86_FEATURE_REP_GOOD);</span></a>
<a name="666"><span class="lineNum">     666 </span>            : #else</a>
<a name="667"><span class="lineNum">     667 </span>            :         /*</a>
<a name="668"><span class="lineNum">     668 </span>            :          * Names for the Pentium II/Celeron processors</a>
<a name="669"><span class="lineNum">     669 </span>            :          * detectable only by also checking the cache size.</a>
<a name="670"><span class="lineNum">     670 </span>            :          * Dixon is NOT a Celeron.</a>
<a name="671"><span class="lineNum">     671 </span>            :          */</a>
<a name="672"><span class="lineNum">     672 </span>            :         if (c-&gt;x86 == 6) {</a>
<a name="673"><span class="lineNum">     673 </span>            :                 unsigned int l2 = c-&gt;x86_cache_size;</a>
<a name="674"><span class="lineNum">     674 </span>            :                 char *p = NULL;</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            :                 switch (c-&gt;x86_model) {</a>
<a name="677"><span class="lineNum">     677 </span>            :                 case 5:</a>
<a name="678"><span class="lineNum">     678 </span>            :                         if (l2 == 0)</a>
<a name="679"><span class="lineNum">     679 </span>            :                                 p = &quot;Celeron (Covington)&quot;;</a>
<a name="680"><span class="lineNum">     680 </span>            :                         else if (l2 == 256)</a>
<a name="681"><span class="lineNum">     681 </span>            :                                 p = &quot;Mobile Pentium II (Dixon)&quot;;</a>
<a name="682"><span class="lineNum">     682 </span>            :                         break;</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            :                 case 6:</a>
<a name="685"><span class="lineNum">     685 </span>            :                         if (l2 == 128)</a>
<a name="686"><span class="lineNum">     686 </span>            :                                 p = &quot;Celeron (Mendocino)&quot;;</a>
<a name="687"><span class="lineNum">     687 </span>            :                         else if (c-&gt;x86_stepping == 0 || c-&gt;x86_stepping == 5)</a>
<a name="688"><span class="lineNum">     688 </span>            :                                 p = &quot;Celeron-A&quot;;</a>
<a name="689"><span class="lineNum">     689 </span>            :                         break;</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            :                 case 8:</a>
<a name="692"><span class="lineNum">     692 </span>            :                         if (l2 == 128)</a>
<a name="693"><span class="lineNum">     693 </span>            :                                 p = &quot;Celeron (Coppermine)&quot;;</a>
<a name="694"><span class="lineNum">     694 </span>            :                         break;</a>
<a name="695"><span class="lineNum">     695 </span>            :                 }</a>
<a name="696"><span class="lineNum">     696 </span>            : </a>
<a name="697"><span class="lineNum">     697 </span>            :                 if (p)</a>
<a name="698"><span class="lineNum">     698 </span>            :                         strcpy(c-&gt;x86_model_id, p);</a>
<a name="699"><span class="lineNum">     699 </span>            :         }</a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span>            :         if (c-&gt;x86 == 15)</a>
<a name="702"><span class="lineNum">     702 </span>            :                 set_cpu_cap(c, X86_FEATURE_P4);</a>
<a name="703"><span class="lineNum">     703 </span>            :         if (c-&gt;x86 == 6)</a>
<a name="704"><span class="lineNum">     704 </span>            :                 set_cpu_cap(c, X86_FEATURE_P3);</a>
<a name="705"><span class="lineNum">     705 </span>            : #endif</a>
<a name="706"><span class="lineNum">     706 </span>            : </a>
<a name="707"><span class="lineNum">     707 </span>            :         /* Work around errata */</a>
<a name="708"><span class="lineNum">     708 </span><span class="lineCov">          4 :         srat_detect_node(c);</span></a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span><span class="lineCov">          4 :         init_ia32_feat_ctl(c);</span></a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span><span class="lineCov">          4 :         if (cpu_has(c, X86_FEATURE_TME))</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 detect_tme(c);</span></a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span><span class="lineCov">          4 :         init_intel_misc_features(c);</span></a>
<a name="716"><span class="lineNum">     716 </span>            : </a>
<a name="717"><span class="lineNum">     717 </span><span class="lineCov">          4 :         if (tsx_ctrl_state == TSX_CTRL_ENABLE)</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 tsx_enable();</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineCov">          4 :         if (tsx_ctrl_state == TSX_CTRL_DISABLE)</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 tsx_disable();</span></a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span><span class="lineCov">          4 :         split_lock_init();</span></a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span><span class="lineCov">          4 :         intel_init_thermal(c);</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineCov">          4 : }</span></a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span>            : #ifdef CONFIG_X86_32</a>
<a name="728"><span class="lineNum">     728 </span>            : static unsigned int intel_size_cache(struct cpuinfo_x86 *c, unsigned int size)</a>
<a name="729"><span class="lineNum">     729 </span>            : {</a>
<a name="730"><span class="lineNum">     730 </span>            :         /*</a>
<a name="731"><span class="lineNum">     731 </span>            :          * Intel PIII Tualatin. This comes in two flavours.</a>
<a name="732"><span class="lineNum">     732 </span>            :          * One has 256kb of cache, the other 512. We have no way</a>
<a name="733"><span class="lineNum">     733 </span>            :          * to determine which, so we use a boottime override</a>
<a name="734"><span class="lineNum">     734 </span>            :          * for the 512kb model, and assume 256 otherwise.</a>
<a name="735"><span class="lineNum">     735 </span>            :          */</a>
<a name="736"><span class="lineNum">     736 </span>            :         if ((c-&gt;x86 == 6) &amp;&amp; (c-&gt;x86_model == 11) &amp;&amp; (size == 0))</a>
<a name="737"><span class="lineNum">     737 </span>            :                 size = 256;</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            :         /*</a>
<a name="740"><span class="lineNum">     740 </span>            :          * Intel Quark SoC X1000 contains a 4-way set associative</a>
<a name="741"><span class="lineNum">     741 </span>            :          * 16K cache with a 16 byte cache line and 256 lines per tag</a>
<a name="742"><span class="lineNum">     742 </span>            :          */</a>
<a name="743"><span class="lineNum">     743 </span>            :         if ((c-&gt;x86 == 5) &amp;&amp; (c-&gt;x86_model == 9))</a>
<a name="744"><span class="lineNum">     744 </span>            :                 size = 16;</a>
<a name="745"><span class="lineNum">     745 </span>            :         return size;</a>
<a name="746"><span class="lineNum">     746 </span>            : }</a>
<a name="747"><span class="lineNum">     747 </span>            : #endif</a>
<a name="748"><span class="lineNum">     748 </span>            : </a>
<a name="749"><span class="lineNum">     749 </span>            : #define TLB_INST_4K     0x01</a>
<a name="750"><span class="lineNum">     750 </span>            : #define TLB_INST_4M     0x02</a>
<a name="751"><span class="lineNum">     751 </span>            : #define TLB_INST_2M_4M  0x03</a>
<a name="752"><span class="lineNum">     752 </span>            : </a>
<a name="753"><span class="lineNum">     753 </span>            : #define TLB_INST_ALL    0x05</a>
<a name="754"><span class="lineNum">     754 </span>            : #define TLB_INST_1G     0x06</a>
<a name="755"><span class="lineNum">     755 </span>            : </a>
<a name="756"><span class="lineNum">     756 </span>            : #define TLB_DATA_4K     0x11</a>
<a name="757"><span class="lineNum">     757 </span>            : #define TLB_DATA_4M     0x12</a>
<a name="758"><span class="lineNum">     758 </span>            : #define TLB_DATA_2M_4M  0x13</a>
<a name="759"><span class="lineNum">     759 </span>            : #define TLB_DATA_4K_4M  0x14</a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span>            : #define TLB_DATA_1G     0x16</a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span>            : #define TLB_DATA0_4K    0x21</a>
<a name="764"><span class="lineNum">     764 </span>            : #define TLB_DATA0_4M    0x22</a>
<a name="765"><span class="lineNum">     765 </span>            : #define TLB_DATA0_2M_4M 0x23</a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span>            : #define STLB_4K         0x41</a>
<a name="768"><span class="lineNum">     768 </span>            : #define STLB_4K_2M      0x42</a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            : static const struct _tlb_table intel_tlb_table[] = {</a>
<a name="771"><span class="lineNum">     771 </span>            :         { 0x01, TLB_INST_4K,            32,     &quot; TLB_INST 4 KByte pages, 4-way set associative&quot; },</a>
<a name="772"><span class="lineNum">     772 </span>            :         { 0x02, TLB_INST_4M,            2,      &quot; TLB_INST 4 MByte pages, full associative&quot; },</a>
<a name="773"><span class="lineNum">     773 </span>            :         { 0x03, TLB_DATA_4K,            64,     &quot; TLB_DATA 4 KByte pages, 4-way set associative&quot; },</a>
<a name="774"><span class="lineNum">     774 </span>            :         { 0x04, TLB_DATA_4M,            8,      &quot; TLB_DATA 4 MByte pages, 4-way set associative&quot; },</a>
<a name="775"><span class="lineNum">     775 </span>            :         { 0x05, TLB_DATA_4M,            32,     &quot; TLB_DATA 4 MByte pages, 4-way set associative&quot; },</a>
<a name="776"><span class="lineNum">     776 </span>            :         { 0x0b, TLB_INST_4M,            4,      &quot; TLB_INST 4 MByte pages, 4-way set associative&quot; },</a>
<a name="777"><span class="lineNum">     777 </span>            :         { 0x4f, TLB_INST_4K,            32,     &quot; TLB_INST 4 KByte pages&quot; },</a>
<a name="778"><span class="lineNum">     778 </span>            :         { 0x50, TLB_INST_ALL,           64,     &quot; TLB_INST 4 KByte and 2-MByte or 4-MByte pages&quot; },</a>
<a name="779"><span class="lineNum">     779 </span>            :         { 0x51, TLB_INST_ALL,           128,    &quot; TLB_INST 4 KByte and 2-MByte or 4-MByte pages&quot; },</a>
<a name="780"><span class="lineNum">     780 </span>            :         { 0x52, TLB_INST_ALL,           256,    &quot; TLB_INST 4 KByte and 2-MByte or 4-MByte pages&quot; },</a>
<a name="781"><span class="lineNum">     781 </span>            :         { 0x55, TLB_INST_2M_4M,         7,      &quot; TLB_INST 2-MByte or 4-MByte pages, fully associative&quot; },</a>
<a name="782"><span class="lineNum">     782 </span>            :         { 0x56, TLB_DATA0_4M,           16,     &quot; TLB_DATA0 4 MByte pages, 4-way set associative&quot; },</a>
<a name="783"><span class="lineNum">     783 </span>            :         { 0x57, TLB_DATA0_4K,           16,     &quot; TLB_DATA0 4 KByte pages, 4-way associative&quot; },</a>
<a name="784"><span class="lineNum">     784 </span>            :         { 0x59, TLB_DATA0_4K,           16,     &quot; TLB_DATA0 4 KByte pages, fully associative&quot; },</a>
<a name="785"><span class="lineNum">     785 </span>            :         { 0x5a, TLB_DATA0_2M_4M,        32,     &quot; TLB_DATA0 2-MByte or 4 MByte pages, 4-way set associative&quot; },</a>
<a name="786"><span class="lineNum">     786 </span>            :         { 0x5b, TLB_DATA_4K_4M,         64,     &quot; TLB_DATA 4 KByte and 4 MByte pages&quot; },</a>
<a name="787"><span class="lineNum">     787 </span>            :         { 0x5c, TLB_DATA_4K_4M,         128,    &quot; TLB_DATA 4 KByte and 4 MByte pages&quot; },</a>
<a name="788"><span class="lineNum">     788 </span>            :         { 0x5d, TLB_DATA_4K_4M,         256,    &quot; TLB_DATA 4 KByte and 4 MByte pages&quot; },</a>
<a name="789"><span class="lineNum">     789 </span>            :         { 0x61, TLB_INST_4K,            48,     &quot; TLB_INST 4 KByte pages, full associative&quot; },</a>
<a name="790"><span class="lineNum">     790 </span>            :         { 0x63, TLB_DATA_1G,            4,      &quot; TLB_DATA 1 GByte pages, 4-way set associative&quot; },</a>
<a name="791"><span class="lineNum">     791 </span>            :         { 0x6b, TLB_DATA_4K,            256,    &quot; TLB_DATA 4 KByte pages, 8-way associative&quot; },</a>
<a name="792"><span class="lineNum">     792 </span>            :         { 0x6c, TLB_DATA_2M_4M,         128,    &quot; TLB_DATA 2 MByte or 4 MByte pages, 8-way associative&quot; },</a>
<a name="793"><span class="lineNum">     793 </span>            :         { 0x6d, TLB_DATA_1G,            16,     &quot; TLB_DATA 1 GByte pages, fully associative&quot; },</a>
<a name="794"><span class="lineNum">     794 </span>            :         { 0x76, TLB_INST_2M_4M,         8,      &quot; TLB_INST 2-MByte or 4-MByte pages, fully associative&quot; },</a>
<a name="795"><span class="lineNum">     795 </span>            :         { 0xb0, TLB_INST_4K,            128,    &quot; TLB_INST 4 KByte pages, 4-way set associative&quot; },</a>
<a name="796"><span class="lineNum">     796 </span>            :         { 0xb1, TLB_INST_2M_4M,         4,      &quot; TLB_INST 2M pages, 4-way, 8 entries or 4M pages, 4-way entries&quot; },</a>
<a name="797"><span class="lineNum">     797 </span>            :         { 0xb2, TLB_INST_4K,            64,     &quot; TLB_INST 4KByte pages, 4-way set associative&quot; },</a>
<a name="798"><span class="lineNum">     798 </span>            :         { 0xb3, TLB_DATA_4K,            128,    &quot; TLB_DATA 4 KByte pages, 4-way set associative&quot; },</a>
<a name="799"><span class="lineNum">     799 </span>            :         { 0xb4, TLB_DATA_4K,            256,    &quot; TLB_DATA 4 KByte pages, 4-way associative&quot; },</a>
<a name="800"><span class="lineNum">     800 </span>            :         { 0xb5, TLB_INST_4K,            64,     &quot; TLB_INST 4 KByte pages, 8-way set associative&quot; },</a>
<a name="801"><span class="lineNum">     801 </span>            :         { 0xb6, TLB_INST_4K,            128,    &quot; TLB_INST 4 KByte pages, 8-way set associative&quot; },</a>
<a name="802"><span class="lineNum">     802 </span>            :         { 0xba, TLB_DATA_4K,            64,     &quot; TLB_DATA 4 KByte pages, 4-way associative&quot; },</a>
<a name="803"><span class="lineNum">     803 </span>            :         { 0xc0, TLB_DATA_4K_4M,         8,      &quot; TLB_DATA 4 KByte and 4 MByte pages, 4-way associative&quot; },</a>
<a name="804"><span class="lineNum">     804 </span>            :         { 0xc1, STLB_4K_2M,             1024,   &quot; STLB 4 KByte and 2 MByte pages, 8-way associative&quot; },</a>
<a name="805"><span class="lineNum">     805 </span>            :         { 0xc2, TLB_DATA_2M_4M,         16,     &quot; TLB_DATA 2 MByte/4MByte pages, 4-way associative&quot; },</a>
<a name="806"><span class="lineNum">     806 </span>            :         { 0xca, STLB_4K,                512,    &quot; STLB 4 KByte pages, 4-way associative&quot; },</a>
<a name="807"><span class="lineNum">     807 </span>            :         { 0x00, 0, 0 }</a>
<a name="808"><span class="lineNum">     808 </span>            : };</a>
<a name="809"><span class="lineNum">     809 </span>            : </a>
<a name="810"><span class="lineNum">     810 </span><span class="lineCov">         15 : static void intel_tlb_lookup(const unsigned char desc)</span></a>
<a name="811"><span class="lineNum">     811 </span>            : {</a>
<a name="812"><span class="lineNum">     812 </span><span class="lineCov">         15 :         unsigned char k;</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineCov">         15 :         if (desc == 0)</span></a>
<a name="814"><span class="lineNum">     814 </span>            :                 return;</a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span>            :         /* look up this descriptor in the table */</a>
<a name="817"><span class="lineNum">     817 </span><span class="lineCov">        148 :         for (k = 0; intel_tlb_table[k].descriptor != desc &amp;&amp;</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineCov">        144 :              intel_tlb_table[k].descriptor != 0; k++)</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineCov">        144 :                 ;</span></a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span><span class="lineCov">          4 :         if (intel_tlb_table[k].tlb_type == 0)</span></a>
<a name="822"><span class="lineNum">     822 </span>            :                 return;</a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :         switch (intel_tlb_table[k].tlb_type) {</span></a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :         case STLB_4K:</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :                         tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :                         tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="830"><span class="lineNum">     830 </span>            :                 break;</a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         case STLB_4K_2M:</span></a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                         tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :                         tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 if (tlb_lli_2m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :                         tlb_lli_2m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :                 if (tlb_lld_2m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :                         tlb_lld_2m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :                         tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="844"><span class="lineNum">     844 </span>            :                 break;</a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :         case TLB_INST_ALL:</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :                         tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :                 if (tlb_lli_2m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :                         tlb_lli_2m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :                         tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="852"><span class="lineNum">     852 </span>            :                 break;</a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :         case TLB_INST_4K:</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :                         tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="856"><span class="lineNum">     856 </span>            :                 break;</a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :         case TLB_INST_4M:</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :                         tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="860"><span class="lineNum">     860 </span>            :                 break;</a>
<a name="861"><span class="lineNum">     861 </span><span class="lineNoCov">          0 :         case TLB_INST_2M_4M:</span></a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 if (tlb_lli_2m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :                         tlb_lli_2m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 if (tlb_lli_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="866"><span class="lineNum">     866 </span>            :                 break;</a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         case TLB_DATA_4K:</span></a>
<a name="868"><span class="lineNum">     868 </span>            :         case TLB_DATA0_4K:</a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :                         tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="871"><span class="lineNum">     871 </span>            :                 break;</a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         case TLB_DATA_4M:</span></a>
<a name="873"><span class="lineNum">     873 </span>            :         case TLB_DATA0_4M:</a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                         tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="876"><span class="lineNum">     876 </span>            :                 break;</a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :         case TLB_DATA_2M_4M:</span></a>
<a name="878"><span class="lineNum">     878 </span>            :         case TLB_DATA0_2M_4M:</a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 if (tlb_lld_2m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :                         tlb_lld_2m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :                         tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="883"><span class="lineNum">     883 </span>            :                 break;</a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :         case TLB_DATA_4K_4M:</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4k[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :                         tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :                 if (tlb_lld_4m[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :                         tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="889"><span class="lineNum">     889 </span>            :                 break;</a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :         case TLB_DATA_1G:</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :                 if (tlb_lld_1g[ENTRIES] &lt; intel_tlb_table[k].entries)</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :                         tlb_lld_1g[ENTRIES] = intel_tlb_table[k].entries;</span></a>
<a name="893"><span class="lineNum">     893 </span>            :                 break;</a>
<a name="894"><span class="lineNum">     894 </span>            :         }</a>
<a name="895"><span class="lineNum">     895 </span><span class="lineCov">         15 : }</span></a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span><span class="lineCov">          1 : static void intel_detect_tlb(struct cpuinfo_x86 *c)</span></a>
<a name="898"><span class="lineNum">     898 </span>            : {</a>
<a name="899"><span class="lineNum">     899 </span><span class="lineCov">          1 :         int i, j, n;</span></a>
<a name="900"><span class="lineNum">     900 </span><span class="lineCov">          1 :         unsigned int regs[4];</span></a>
<a name="901"><span class="lineNum">     901 </span><span class="lineCov">          1 :         unsigned char *desc = (unsigned char *)regs;</span></a>
<a name="902"><span class="lineNum">     902 </span>            : </a>
<a name="903"><span class="lineNum">     903 </span><span class="lineCov">          1 :         if (c-&gt;cpuid_level &lt; 2)</span></a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="905"><span class="lineNum">     905 </span>            : </a>
<a name="906"><span class="lineNum">     906 </span>            :         /* Number of times to iterate */</a>
<a name="907"><span class="lineNum">     907 </span><span class="lineCov">          1 :         n = cpuid_eax(2) &amp; 0xFF;</span></a>
<a name="908"><span class="lineNum">     908 </span>            : </a>
<a name="909"><span class="lineNum">     909 </span><span class="lineCov">          2 :         for (i = 0 ; i &lt; n ; i++) {</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineCov">          1 :                 cpuid(2, &amp;regs[0], &amp;regs[1], &amp;regs[2], &amp;regs[3]);</span></a>
<a name="911"><span class="lineNum">     911 </span>            : </a>
<a name="912"><span class="lineNum">     912 </span>            :                 /* If bit 31 is set, this is an unknown format */</a>
<a name="913"><span class="lineNum">     913 </span><span class="lineCov">          5 :                 for (j = 0 ; j &lt; 3 ; j++)</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineCov">          3 :                         if (regs[j] &amp; (1 &lt;&lt; 31))</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :                                 regs[j] = 0;</span></a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span>            :                 /* Byte 0 is level count, not a descriptor */</a>
<a name="918"><span class="lineNum">     918 </span><span class="lineCov">         16 :                 for (j = 1 ; j &lt; 16 ; j++)</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineCov">         15 :                         intel_tlb_lookup(desc[j]);</span></a>
<a name="920"><span class="lineNum">     920 </span>            :         }</a>
<a name="921"><span class="lineNum">     921 </span>            : }</a>
<a name="922"><span class="lineNum">     922 </span>            : </a>
<a name="923"><span class="lineNum">     923 </span>            : static const struct cpu_dev intel_cpu_dev = {</a>
<a name="924"><span class="lineNum">     924 </span>            :         .c_vendor       = &quot;Intel&quot;,</a>
<a name="925"><span class="lineNum">     925 </span>            :         .c_ident        = { &quot;GenuineIntel&quot; },</a>
<a name="926"><span class="lineNum">     926 </span>            : #ifdef CONFIG_X86_32</a>
<a name="927"><span class="lineNum">     927 </span>            :         .legacy_models = {</a>
<a name="928"><span class="lineNum">     928 </span>            :                 { .family = 4, .model_names =</a>
<a name="929"><span class="lineNum">     929 </span>            :                   {</a>
<a name="930"><span class="lineNum">     930 </span>            :                           [0] = &quot;486 DX-25/33&quot;,</a>
<a name="931"><span class="lineNum">     931 </span>            :                           [1] = &quot;486 DX-50&quot;,</a>
<a name="932"><span class="lineNum">     932 </span>            :                           [2] = &quot;486 SX&quot;,</a>
<a name="933"><span class="lineNum">     933 </span>            :                           [3] = &quot;486 DX/2&quot;,</a>
<a name="934"><span class="lineNum">     934 </span>            :                           [4] = &quot;486 SL&quot;,</a>
<a name="935"><span class="lineNum">     935 </span>            :                           [5] = &quot;486 SX/2&quot;,</a>
<a name="936"><span class="lineNum">     936 </span>            :                           [7] = &quot;486 DX/2-WB&quot;,</a>
<a name="937"><span class="lineNum">     937 </span>            :                           [8] = &quot;486 DX/4&quot;,</a>
<a name="938"><span class="lineNum">     938 </span>            :                           [9] = &quot;486 DX/4-WB&quot;</a>
<a name="939"><span class="lineNum">     939 </span>            :                   }</a>
<a name="940"><span class="lineNum">     940 </span>            :                 },</a>
<a name="941"><span class="lineNum">     941 </span>            :                 { .family = 5, .model_names =</a>
<a name="942"><span class="lineNum">     942 </span>            :                   {</a>
<a name="943"><span class="lineNum">     943 </span>            :                           [0] = &quot;Pentium 60/66 A-step&quot;,</a>
<a name="944"><span class="lineNum">     944 </span>            :                           [1] = &quot;Pentium 60/66&quot;,</a>
<a name="945"><span class="lineNum">     945 </span>            :                           [2] = &quot;Pentium 75 - 200&quot;,</a>
<a name="946"><span class="lineNum">     946 </span>            :                           [3] = &quot;OverDrive PODP5V83&quot;,</a>
<a name="947"><span class="lineNum">     947 </span>            :                           [4] = &quot;Pentium MMX&quot;,</a>
<a name="948"><span class="lineNum">     948 </span>            :                           [7] = &quot;Mobile Pentium 75 - 200&quot;,</a>
<a name="949"><span class="lineNum">     949 </span>            :                           [8] = &quot;Mobile Pentium MMX&quot;,</a>
<a name="950"><span class="lineNum">     950 </span>            :                           [9] = &quot;Quark SoC X1000&quot;,</a>
<a name="951"><span class="lineNum">     951 </span>            :                   }</a>
<a name="952"><span class="lineNum">     952 </span>            :                 },</a>
<a name="953"><span class="lineNum">     953 </span>            :                 { .family = 6, .model_names =</a>
<a name="954"><span class="lineNum">     954 </span>            :                   {</a>
<a name="955"><span class="lineNum">     955 </span>            :                           [0] = &quot;Pentium Pro A-step&quot;,</a>
<a name="956"><span class="lineNum">     956 </span>            :                           [1] = &quot;Pentium Pro&quot;,</a>
<a name="957"><span class="lineNum">     957 </span>            :                           [3] = &quot;Pentium II (Klamath)&quot;,</a>
<a name="958"><span class="lineNum">     958 </span>            :                           [4] = &quot;Pentium II (Deschutes)&quot;,</a>
<a name="959"><span class="lineNum">     959 </span>            :                           [5] = &quot;Pentium II (Deschutes)&quot;,</a>
<a name="960"><span class="lineNum">     960 </span>            :                           [6] = &quot;Mobile Pentium II&quot;,</a>
<a name="961"><span class="lineNum">     961 </span>            :                           [7] = &quot;Pentium III (Katmai)&quot;,</a>
<a name="962"><span class="lineNum">     962 </span>            :                           [8] = &quot;Pentium III (Coppermine)&quot;,</a>
<a name="963"><span class="lineNum">     963 </span>            :                           [10] = &quot;Pentium III (Cascades)&quot;,</a>
<a name="964"><span class="lineNum">     964 </span>            :                           [11] = &quot;Pentium III (Tualatin)&quot;,</a>
<a name="965"><span class="lineNum">     965 </span>            :                   }</a>
<a name="966"><span class="lineNum">     966 </span>            :                 },</a>
<a name="967"><span class="lineNum">     967 </span>            :                 { .family = 15, .model_names =</a>
<a name="968"><span class="lineNum">     968 </span>            :                   {</a>
<a name="969"><span class="lineNum">     969 </span>            :                           [0] = &quot;Pentium 4 (Unknown)&quot;,</a>
<a name="970"><span class="lineNum">     970 </span>            :                           [1] = &quot;Pentium 4 (Willamette)&quot;,</a>
<a name="971"><span class="lineNum">     971 </span>            :                           [2] = &quot;Pentium 4 (Northwood)&quot;,</a>
<a name="972"><span class="lineNum">     972 </span>            :                           [4] = &quot;Pentium 4 (Foster)&quot;,</a>
<a name="973"><span class="lineNum">     973 </span>            :                           [5] = &quot;Pentium 4 (Foster)&quot;,</a>
<a name="974"><span class="lineNum">     974 </span>            :                   }</a>
<a name="975"><span class="lineNum">     975 </span>            :                 },</a>
<a name="976"><span class="lineNum">     976 </span>            :         },</a>
<a name="977"><span class="lineNum">     977 </span>            :         .legacy_cache_size = intel_size_cache,</a>
<a name="978"><span class="lineNum">     978 </span>            : #endif</a>
<a name="979"><span class="lineNum">     979 </span>            :         .c_detect_tlb   = intel_detect_tlb,</a>
<a name="980"><span class="lineNum">     980 </span>            :         .c_early_init   = early_init_intel,</a>
<a name="981"><span class="lineNum">     981 </span>            :         .c_bsp_init     = bsp_init_intel,</a>
<a name="982"><span class="lineNum">     982 </span>            :         .c_init         = init_intel,</a>
<a name="983"><span class="lineNum">     983 </span>            :         .c_x86_vendor   = X86_VENDOR_INTEL,</a>
<a name="984"><span class="lineNum">     984 </span>            : };</a>
<a name="985"><span class="lineNum">     985 </span>            : </a>
<a name="986"><span class="lineNum">     986 </span>            : cpu_dev_register(intel_cpu_dev);</a>
<a name="987"><span class="lineNum">     987 </span>            : </a>
<a name="988"><span class="lineNum">     988 </span>            : #undef pr_fmt</a>
<a name="989"><span class="lineNum">     989 </span>            : #define pr_fmt(fmt) &quot;x86/split lock detection: &quot; fmt</a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span>            : static const struct {</a>
<a name="992"><span class="lineNum">     992 </span>            :         const char                      *option;</a>
<a name="993"><span class="lineNum">     993 </span>            :         enum split_lock_detect_state    state;</a>
<a name="994"><span class="lineNum">     994 </span>            : } sld_options[] __initconst = {</a>
<a name="995"><span class="lineNum">     995 </span>            :         { &quot;off&quot;,      sld_off   },</a>
<a name="996"><span class="lineNum">     996 </span>            :         { &quot;warn&quot;,     sld_warn  },</a>
<a name="997"><span class="lineNum">     997 </span>            :         { &quot;fatal&quot;,    sld_fatal },</a>
<a name="998"><span class="lineNum">     998 </span>            : };</a>
<a name="999"><span class="lineNum">     999 </span>            : </a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 : static inline bool match_option(const char *arg, int arglen, const char *opt)</span></a>
<a name="1001"><span class="lineNum">    1001 </span>            : {</a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         int len = strlen(opt);</span></a>
<a name="1003"><span class="lineNum">    1003 </span>            : </a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         return len == arglen &amp;&amp; !strncmp(arg, opt, len);</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            : }</a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 : static bool split_lock_verify_msr(bool on)</span></a>
<a name="1008"><span class="lineNum">    1008 </span>            : {</a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         u64 ctrl, tmp;</span></a>
<a name="1010"><span class="lineNum">    1010 </span>            : </a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         if (rdmsrl_safe(MSR_TEST_CTRL, &amp;ctrl))</span></a>
<a name="1012"><span class="lineNum">    1012 </span>            :                 return false;</a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         if (on)</span></a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 ctrl |= MSR_TEST_CTRL_SPLIT_LOCK_DETECT;</span></a>
<a name="1015"><span class="lineNum">    1015 </span>            :         else</a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                 ctrl &amp;= ~MSR_TEST_CTRL_SPLIT_LOCK_DETECT;</span></a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         if (wrmsrl_safe(MSR_TEST_CTRL, ctrl))</span></a>
<a name="1018"><span class="lineNum">    1018 </span>            :                 return false;</a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_TEST_CTRL, tmp);</span></a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         return ctrl == tmp;</span></a>
<a name="1021"><span class="lineNum">    1021 </span>            : }</a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 : static void __init split_lock_setup(void)</span></a>
<a name="1024"><span class="lineNum">    1024 </span>            : {</a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         enum split_lock_detect_state state = sld_warn;</span></a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         char arg[20];</span></a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         int i, ret;</span></a>
<a name="1028"><span class="lineNum">    1028 </span>            : </a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         if (!split_lock_verify_msr(false)) {</span></a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 pr_info(&quot;MSR access failed: Disabled\n&quot;);</span></a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1032"><span class="lineNum">    1032 </span>            :         }</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         ret = cmdline_find_option(boot_command_line, &quot;split_lock_detect&quot;,</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            :                                   arg, sizeof(arg));</a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         if (ret &gt;= 0) {</span></a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ARRAY_SIZE(sld_options); i++) {</span></a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                         if (match_option(arg, ret, sld_options[i].option)) {</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                                 state = sld_options[i].state;</span></a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1041"><span class="lineNum">    1041 </span>            :                         }</a>
<a name="1042"><span class="lineNum">    1042 </span>            :                 }</a>
<a name="1043"><span class="lineNum">    1043 </span>            :         }</a>
<a name="1044"><span class="lineNum">    1044 </span>            : </a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         case sld_off:</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                 pr_info(&quot;disabled\n&quot;);</span></a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :         case sld_warn:</span></a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                 pr_info(&quot;warning about user-space split_locks\n&quot;);</span></a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         case sld_fatal:</span></a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                 pr_info(&quot;sending SIGBUS on user-space split_locks\n&quot;);</span></a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1055"><span class="lineNum">    1055 </span>            :         }</a>
<a name="1056"><span class="lineNum">    1056 </span>            : </a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_TEST_CTRL, msr_test_ctrl_cache);</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            : </a>
<a name="1059"><span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         if (!split_lock_verify_msr(true)) {</span></a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 pr_info(&quot;MSR access failed: Disabled\n&quot;);</span></a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1062"><span class="lineNum">    1062 </span>            :         }</a>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         sld_state = state;</span></a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         setup_force_cpu_cap(X86_FEATURE_SPLIT_LOCK_DETECT);</span></a>
<a name="1066"><span class="lineNum">    1066 </span>            : }</a>
<a name="1067"><span class="lineNum">    1067 </span>            : </a>
<a name="1068"><span class="lineNum">    1068 </span>            : /*</a>
<a name="1069"><span class="lineNum">    1069 </span>            :  * MSR_TEST_CTRL is per core, but we treat it like a per CPU MSR. Locking</a>
<a name="1070"><span class="lineNum">    1070 </span>            :  * is not implemented as one thread could undo the setting of the other</a>
<a name="1071"><span class="lineNum">    1071 </span>            :  * thread immediately after dropping the lock anyway.</a>
<a name="1072"><span class="lineNum">    1072 </span>            :  */</a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 : static void sld_update_msr(bool on)</span></a>
<a name="1074"><span class="lineNum">    1074 </span>            : {</a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         u64 test_ctrl_val = msr_test_ctrl_cache;</span></a>
<a name="1076"><span class="lineNum">    1076 </span>            : </a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         if (on)</span></a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 test_ctrl_val |= MSR_TEST_CTRL_SPLIT_LOCK_DETECT;</span></a>
<a name="1079"><span class="lineNum">    1079 </span>            : </a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_TEST_CTRL, test_ctrl_val);</span></a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1082"><span class="lineNum">    1082 </span>            : </a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineCov">          4 : static void split_lock_init(void)</span></a>
<a name="1084"><span class="lineNum">    1084 </span>            : {</a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineCov">          4 :         if (cpu_model_supports_sld)</span></a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                 split_lock_verify_msr(sld_state != sld_off);</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineCov">          4 : }</span></a>
<a name="1088"><span class="lineNum">    1088 </span>            : </a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 : static void split_lock_warn(unsigned long ip)</span></a>
<a name="1090"><span class="lineNum">    1090 </span>            : {</a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         pr_warn_ratelimited(&quot;#AC: %s/%d took a split_lock trap at address: 0x%lx\n&quot;,</span></a>
<a name="1092"><span class="lineNum">    1092 </span>            :                             current-&gt;comm, current-&gt;pid, ip);</a>
<a name="1093"><span class="lineNum">    1093 </span>            : </a>
<a name="1094"><span class="lineNum">    1094 </span>            :         /*</a>
<a name="1095"><span class="lineNum">    1095 </span>            :          * Disable the split lock detection for this task so it can make</a>
<a name="1096"><span class="lineNum">    1096 </span>            :          * progress and set TIF_SLD so the detection is re-enabled via</a>
<a name="1097"><span class="lineNum">    1097 </span>            :          * switch_to_sld() when the task is scheduled out.</a>
<a name="1098"><span class="lineNum">    1098 </span>            :          */</a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         sld_update_msr(false);</span></a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         set_tsk_thread_flag(current, TIF_SLD);</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1102"><span class="lineNum">    1102 </span>            : </a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 : bool handle_guest_split_lock(unsigned long ip)</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            : {</a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         if (sld_state == sld_warn) {</span></a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                 split_lock_warn(ip);</span></a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                 return true;</span></a>
<a name="1108"><span class="lineNum">    1108 </span>            :         }</a>
<a name="1109"><span class="lineNum">    1109 </span>            : </a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         pr_warn_once(&quot;#AC: %s/%d %s split_lock trap at address: 0x%lx\n&quot;,</span></a>
<a name="1111"><span class="lineNum">    1111 </span>            :                      current-&gt;comm, current-&gt;pid,</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                      sld_state == sld_fatal ? &quot;fatal&quot; : &quot;bogus&quot;, ip);</a>
<a name="1113"><span class="lineNum">    1113 </span>            : </a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         current-&gt;thread.error_code = 0;</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :         current-&gt;thread.trap_nr = X86_TRAP_AC;</span></a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         force_sig_fault(SIGBUS, BUS_ADRALN, NULL);</span></a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         return false;</span></a>
<a name="1118"><span class="lineNum">    1118 </span>            : }</a>
<a name="1119"><span class="lineNum">    1119 </span>            : EXPORT_SYMBOL_GPL(handle_guest_split_lock);</a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 : bool handle_user_split_lock(struct pt_regs *regs, long error_code)</span></a>
<a name="1122"><span class="lineNum">    1122 </span>            : {</a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :         if ((regs-&gt;flags &amp; X86_EFLAGS_AC) || sld_state == sld_fatal)</span></a>
<a name="1124"><span class="lineNum">    1124 </span>            :                 return false;</a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineNoCov">          0 :         split_lock_warn(regs-&gt;ip);</span></a>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1127"><span class="lineNum">    1127 </span>            : }</a>
<a name="1128"><span class="lineNum">    1128 </span>            : </a>
<a name="1129"><span class="lineNum">    1129 </span>            : /*</a>
<a name="1130"><span class="lineNum">    1130 </span>            :  * This function is called only when switching between tasks with</a>
<a name="1131"><span class="lineNum">    1131 </span>            :  * different split-lock detection modes. It sets the MSR for the</a>
<a name="1132"><span class="lineNum">    1132 </span>            :  * mode of the new task. This is right most of the time, but since</a>
<a name="1133"><span class="lineNum">    1133 </span>            :  * the MSR is shared by hyperthreads on a physical core there can</a>
<a name="1134"><span class="lineNum">    1134 </span>            :  * be glitches when the two threads need different modes.</a>
<a name="1135"><span class="lineNum">    1135 </span>            :  */</a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 : void switch_to_sld(unsigned long tifn)</span></a>
<a name="1137"><span class="lineNum">    1137 </span>            : {</a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         sld_update_msr(!(tifn &amp; _TIF_SLD));</span></a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span>            : /*</a>
<a name="1142"><span class="lineNum">    1142 </span>            :  * Bits in the IA32_CORE_CAPABILITIES are not architectural, so they should</a>
<a name="1143"><span class="lineNum">    1143 </span>            :  * only be trusted if it is confirmed that a CPU model implements a</a>
<a name="1144"><span class="lineNum">    1144 </span>            :  * specific feature at a particular bit position.</a>
<a name="1145"><span class="lineNum">    1145 </span>            :  *</a>
<a name="1146"><span class="lineNum">    1146 </span>            :  * The possible driver data field values:</a>
<a name="1147"><span class="lineNum">    1147 </span>            :  *</a>
<a name="1148"><span class="lineNum">    1148 </span>            :  * - 0: CPU models that are known to have the per-core split-lock detection</a>
<a name="1149"><span class="lineNum">    1149 </span>            :  *      feature even though they do not enumerate IA32_CORE_CAPABILITIES.</a>
<a name="1150"><span class="lineNum">    1150 </span>            :  *</a>
<a name="1151"><span class="lineNum">    1151 </span>            :  * - 1: CPU models which may enumerate IA32_CORE_CAPABILITIES and if so use</a>
<a name="1152"><span class="lineNum">    1152 </span>            :  *      bit 5 to enumerate the per-core split-lock detection feature.</a>
<a name="1153"><span class="lineNum">    1153 </span>            :  */</a>
<a name="1154"><span class="lineNum">    1154 </span>            : static const struct x86_cpu_id split_lock_cpu_ids[] __initconst = {</a>
<a name="1155"><span class="lineNum">    1155 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ICELAKE_X,           0),</a>
<a name="1156"><span class="lineNum">    1156 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ICELAKE_L,           0),</a>
<a name="1157"><span class="lineNum">    1157 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ICELAKE_D,           0),</a>
<a name="1158"><span class="lineNum">    1158 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT,        1),</a>
<a name="1159"><span class="lineNum">    1159 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT_D,      1),</a>
<a name="1160"><span class="lineNum">    1160 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT_L,      1),</a>
<a name="1161"><span class="lineNum">    1161 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(TIGERLAKE_L,         1),</a>
<a name="1162"><span class="lineNum">    1162 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(TIGERLAKE,           1),</a>
<a name="1163"><span class="lineNum">    1163 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(SAPPHIRERAPIDS_X,    1),</a>
<a name="1164"><span class="lineNum">    1164 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ALDERLAKE,           1),</a>
<a name="1165"><span class="lineNum">    1165 </span>            :         X86_MATCH_INTEL_FAM6_MODEL(ALDERLAKE_L,         1),</a>
<a name="1166"><span class="lineNum">    1166 </span>            :         {}</a>
<a name="1167"><span class="lineNum">    1167 </span>            : };</a>
<a name="1168"><span class="lineNum">    1168 </span>            : </a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineCov">          1 : void __init cpu_set_core_cap_bits(struct cpuinfo_x86 *c)</span></a>
<a name="1170"><span class="lineNum">    1170 </span>            : {</a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineCov">          1 :         const struct x86_cpu_id *m;</span></a>
<a name="1172"><span class="lineNum">    1172 </span><span class="lineCov">          1 :         u64 ia32_core_caps;</span></a>
<a name="1173"><span class="lineNum">    1173 </span>            : </a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineCov">          1 :         if (boot_cpu_has(X86_FEATURE_HYPERVISOR))</span></a>
<a name="1175"><span class="lineNum">    1175 </span>            :                 return;</a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         m = x86_match_cpu(split_lock_cpu_ids);</span></a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         if (!m)</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            :                 return;</a>
<a name="1180"><span class="lineNum">    1180 </span>            : </a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         switch (m-&gt;driver_data) {</span></a>
<a name="1182"><span class="lineNum">    1182 </span>            :         case 0:</a>
<a name="1183"><span class="lineNum">    1183 </span>            :                 break;</a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         case 1:</span></a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                 if (!cpu_has(c, X86_FEATURE_CORE_CAPABILITIES))</span></a>
<a name="1186"><span class="lineNum">    1186 </span>            :                         return;</a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_IA32_CORE_CAPS, ia32_core_caps);</span></a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                 if (!(ia32_core_caps &amp; MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT))</span></a>
<a name="1189"><span class="lineNum">    1189 </span>            :                         return;</a>
<a name="1190"><span class="lineNum">    1190 </span>            :                 break;</a>
<a name="1191"><span class="lineNum">    1191 </span>            :         default:</a>
<a name="1192"><span class="lineNum">    1192 </span>            :                 return;</a>
<a name="1193"><span class="lineNum">    1193 </span>            :         }</a>
<a name="1194"><span class="lineNum">    1194 </span>            : </a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         cpu_model_supports_sld = true;</span></a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 :         split_lock_setup();</span></a>
<a name="1197"><span class="lineNum">    1197 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
