/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [9:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [33:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_13z ^ celloutsig_1_1z[7];
  assign celloutsig_0_1z = in_data[21] ^ celloutsig_0_0z[1];
  assign celloutsig_0_21z = celloutsig_0_19z[3] ^ celloutsig_0_17z[2];
  assign celloutsig_1_5z = { in_data[180:179], celloutsig_1_3z } === { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_24z = celloutsig_0_17z[6:0] === celloutsig_0_23z[6:0];
  assign celloutsig_0_18z = { celloutsig_0_17z[7:0], celloutsig_0_16z[2:1], celloutsig_0_14z } && { celloutsig_0_8z[5:0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_13z[4:1], celloutsig_0_3z } && { celloutsig_0_0z[6:5], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_2z } && { celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_1_3z = celloutsig_1_1z[7:1] < { in_data[168:164], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = in_data[129:115] < in_data[157:143];
  assign celloutsig_0_2z = { in_data[84:77], celloutsig_0_0z, celloutsig_0_1z } < { in_data[75:67], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z[9:3], celloutsig_1_5z, celloutsig_1_3z } * celloutsig_1_1z[9:1];
  assign celloutsig_1_9z = { in_data[185:164], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z } * in_data[180:147];
  assign celloutsig_1_17z = { in_data[151:147], celloutsig_1_7z } * celloutsig_1_9z[24:11];
  assign celloutsig_1_4z = celloutsig_1_1z[6] ? in_data[187:173] : { in_data[114:101], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_5z ? { in_data[69:68], celloutsig_0_2z } : { celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_7z ? { celloutsig_0_0z[7:6], 2'h3 } : { celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_13z[5] ? { celloutsig_0_10z, celloutsig_0_8z } : { celloutsig_0_16z[2], celloutsig_0_1z, celloutsig_0_13z[7:6], 1'h0, celloutsig_0_13z[4:0], celloutsig_0_10z };
  assign celloutsig_0_19z = celloutsig_0_0z[3] ? { celloutsig_0_2z, celloutsig_0_16z[2:1], 1'h0, celloutsig_0_6z, celloutsig_0_15z } : { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_23z = celloutsig_0_1z ? { in_data[26:21], celloutsig_0_10z, 1'h1 } : { celloutsig_0_5z, 1'h0, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_27z = celloutsig_0_12z ? celloutsig_0_13z[6:1] : { celloutsig_0_0z[5:1], celloutsig_0_5z };
  assign celloutsig_0_5z = in_data[66:54] !== { celloutsig_0_3z[4:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_3z[3:1] !== { celloutsig_0_0z[6:5], celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_0z[6:2] !== { in_data[60:58], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_8z[7:0], celloutsig_0_10z } !== { celloutsig_0_8z[9:4], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z[6:4], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } | { in_data[79:75], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_19z = | { celloutsig_1_17z[9:6], celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[161:151] << in_data[189:179];
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z } << { celloutsig_0_13z[7:3], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[41:34] ^ in_data[52:45];
  assign celloutsig_1_2z = ~((celloutsig_1_1z[8] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_4z[14]) | celloutsig_1_3z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[1] & in_data[33]) | celloutsig_0_3z[5]);
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_0z[1]) | celloutsig_0_1z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[5] & celloutsig_0_1z) | in_data[8]);
  assign celloutsig_1_0z = ~((in_data[182] & in_data[180]) | in_data[163]);
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[52:49], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_16z[2:1] = { celloutsig_0_4z, celloutsig_0_2z } ^ celloutsig_0_0z[4:3];
  assign celloutsig_0_16z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
