{"vcs1":{"timestamp_begin":1684269573.563280922, "rt":1.28, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1684269574.933184095, "rt":1.20, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684269576.209031643, "rt":0.48, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684269572.908454657}
{"VCS_COMP_START_TIME": 1684269572.908454657}
{"VCS_COMP_END_TIME": 1684269578.273344552}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 211944}}
