MODEL
MODEL_VERSION "v1998.8";
DESIGN "dasl2p";

/* port names and type */
INPUT S:PIN15 = CLK_16M;
INPUT S:PIN64 = RESETn;
INPUT S:PIN35 = IOSTRn;
INPUT S:PIN36 = R_Wn;
INPUT S:PIN13 = DSP_A<1>;
INPUT S:PIN16 = DSP_A<0>;
INPUT S:PIN12 = DSP_A<2>;
INPUT S:PIN43 = DR<0>;
INPUT S:PIN59 = DR<1>;
INPUT S:PIN2 = CINTn;
INPUT S:PIN63 = COUT;
INPUT S:PIN5 = BR<1>;
INPUT S:PIN27 = DSP_BX<0>;
INPUT S:PIN47 = BR<0>;
INPUT S:PIN19 = DSP_BX<1>;
TRIOUT S:PIN18 = DSP_D<0>;
TRIOUT S:PIN52 = FSc<0>;
TRIOUT S:PIN17 = DSP_D<1>;
TRIOUT S:PIN44 = DCLK<0>;
TRIOUT S:PIN49 = BCLK<0>;
TRIOUT S:PIN60 = DCLK<1>;
TRIOUT S:PIN7 = BCLK<1>;
TRIOUT S:PIN10 = FSc<1>;
TRIOUT S:PIN40 = LEDG<0>;
TRIOUT S:PIN57 = LEDG<1>;
TRIOUT S:PIN8 = FSb<1>;
OUTPUT S:PIN61 = CCLK;
OUTPUT S:PIN45 = CCSn<0>;
OUTPUT S:PIN62 = CCSn<1>;
OUTPUT S:PIN1 = CIN;
OUTPUT S:PIN42 = DX<0>;
OUTPUT S:PIN58 = DX<1>;
OUTPUT S:PIN39 = LEDY<0>;
OUTPUT S:PIN56 = LEDY<1>;
TRIOUT S:PIN50 = FSb<0>;
TRIOUT S:PIN51 = FSa<0>;
OUTPUT S:PIN11 = TST_M_Sn;
OUTPUT S:PIN46 = MCLK<0>;
OUTPUT S:PIN38 = TST_FS;
TRIOUT S:PIN9 = FSa<1>;
OUTPUT S:PIN48 = BX<0>;
OUTPUT S:PIN6 = BX<1>;
OUTPUT S:PIN32 = DSP_BCLK<0>;
OUTPUT S:PIN22 = DSP_BCLK<1>;
OUTPUT S:PIN31 = DSP_BFS<0>;
OUTPUT S:PIN20 = DSP_BFS<1>;
OUTPUT S:PIN25 = DSP_INTn<0>;
OUTPUT S:PIN24 = DSP_INTn<1>;
OUTPUT S:PIN4 = MCLK<1>;
OUTPUT S:PIN33 = DSP_BR<0>;
OUTPUT S:PIN34 = DSP_BR<1>;
OUTPUT S:PIN23 = DSP_INTn3;

/* timing arc definitions */
BCLK<0>_BCLK<1>_delay: DELAY (ENABLE_HIGH) BCLK<0> BCLK<1>;
DSP_BX<0>_BX<0>_delay: DELAY DSP_BX<0> BX<0>;
BR<1>_BX<0>_delay: DELAY BR<1> BX<0>;
DSP_BX<1>_BX<1>_delay: DELAY DSP_BX<1> BX<1>;
BR<0>_BX<1>_delay: DELAY BR<0> BX<1>;
DCLK<0>_DCLK<1>_delay: DELAY (ENABLE_HIGH) DCLK<0> DCLK<1>;
BCLK<0>_DSP_BCLK<0>_delay: DELAY BCLK<0> DSP_BCLK<0>;
BCLK<0>_DSP_BCLK<1>_delay: DELAY BCLK<0> DSP_BCLK<1>;
BCLK<1>_DSP_BCLK<1>_delay: DELAY BCLK<1> DSP_BCLK<1>;
FSc<0>_DSP_BFS<0>_delay: DELAY FSc<0> DSP_BFS<0>;
FSc<1>_DSP_BFS<1>_delay: DELAY FSc<1> DSP_BFS<1>;
FSc<0>_DSP_BFS<1>_delay: DELAY FSc<0> DSP_BFS<1>;
BR<0>_DSP_BR<0>_delay: DELAY BR<0> DSP_BR<0>;
BR<1>_DSP_BR<1>_delay: DELAY BR<1> DSP_BR<1>;
R_Wn_DSP_D<0>_delay: DELAY (ENABLE_HIGH) R_Wn DSP_D<0>;
COUT_DSP_D<0>_delay: DELAY (ENABLE_HIGH) COUT DSP_D<0>;
CINTn_DSP_D<0>_delay: DELAY (ENABLE_HIGH) CINTn DSP_D<0>;
DSP_A<2>_DSP_D<0>_delay: DELAY (ENABLE_HIGH) DSP_A<2> DSP_D<0>;
DSP_A<0>_DSP_D<0>_delay: DELAY (ENABLE_HIGH) DSP_A<0> DSP_D<0>;
DSP_A<1>_DSP_D<0>_delay: DELAY (ENABLE_HIGH) DSP_A<1> DSP_D<0>;
IOSTRn_DSP_D<0>_delay: DELAY (ENABLE_HIGH) IOSTRn DSP_D<0>;
R_Wn_DSP_D<1>_delay: DELAY (ENABLE_HIGH) R_Wn DSP_D<1>;
IOSTRn_DSP_D<1>_delay: DELAY (ENABLE_HIGH) IOSTRn DSP_D<1>;
CINTn_DSP_INTn3_delay: DELAY CINTn DSP_INTn3;
DCLK<0>_DSP_INTn<0>_delay: DELAY DCLK<0> DSP_INTn<0>;
DCLK<0>_DSP_INTn<1>_delay: DELAY DCLK<0> DSP_INTn<1>;
DCLK<1>_DSP_INTn<1>_delay: DELAY DCLK<1> DSP_INTn<1>;
FSc<0>_FSa<1>_delay: DELAY (ENABLE_HIGH) FSc<0> FSa<1>;
FSc<0>_FSb<1>_delay: DELAY (ENABLE_HIGH) FSc<0> FSb<1>;
RESETn_LEDG<0>_delay: DELAY (ENABLE_HIGH) RESETn LEDG<0>;
RESETn_LEDG<1>_delay: DELAY (ENABLE_HIGH) RESETn LEDG<1>;
BCLK<0>_MCLK<1>_delay: DELAY BCLK<0> MCLK<1>;
DCLK<1>_DSP_D<0>_delay: DELAY (ENABLE_HIGH) DCLK<1> DSP_D<0>;
DCLK<0>_DSP_D<0>_delay: DELAY (ENABLE_HIGH) DCLK<0> DSP_D<0>;
R_Wn_DSP_D<0>_delay: DELAY (ENABLE_HIGH) R_Wn DSP_D<0>;
R_Wn_FSc<0>_delay: DELAY (ENABLE_HIGH) R_Wn FSc<0>;
R_Wn_DCLK<0>_delay: DELAY (ENABLE_HIGH) R_Wn DCLK<0>;
R_Wn_BCLK<0>_delay: DELAY (ENABLE_HIGH) R_Wn BCLK<0>;
R_Wn_DCLK<1>_delay: DELAY (ENABLE_HIGH) R_Wn DCLK<1>;
R_Wn_BCLK<1>_delay: DELAY (ENABLE_HIGH) R_Wn BCLK<1>;
R_Wn_FSc<1>_delay: DELAY (ENABLE_HIGH) R_Wn FSc<1>;
R_Wn_LEDG<0>_delay: DELAY (ENABLE_HIGH) R_Wn LEDG<0>;
R_Wn_LEDG<1>_delay: DELAY (ENABLE_HIGH) R_Wn LEDG<1>;
R_Wn_FSb<1>_delay: DELAY (ENABLE_HIGH) R_Wn FSb<1>;
R_Wn_CCLK_delay: DELAY R_Wn CCLK;
R_Wn_CCSn<0>_delay: DELAY R_Wn CCSn<0>;
R_Wn_CCSn<1>_delay: DELAY R_Wn CCSn<1>;
R_Wn_CIN_delay: DELAY R_Wn CIN;
R_Wn_DX<0>_delay: DELAY R_Wn DX<0>;
R_Wn_DX<1>_delay: DELAY R_Wn DX<1>;
R_Wn_LEDY<0>_delay: DELAY R_Wn LEDY<0>;
R_Wn_LEDY<1>_delay: DELAY R_Wn LEDY<1>;
R_Wn_FSb<0>_delay: DELAY (ENABLE_HIGH) R_Wn FSb<0>;
R_Wn_FSa<0>_delay: DELAY (ENABLE_HIGH) R_Wn FSa<0>;
R_Wn_TST_M_Sn_delay: DELAY R_Wn TST_M_Sn;
R_Wn_FSa<1>_delay: DELAY (ENABLE_HIGH) R_Wn FSa<1>;
R_Wn_BX<0>_delay: DELAY R_Wn BX<0>;
R_Wn_BX<1>_delay: DELAY R_Wn BX<1>;
R_Wn_DSP_BCLK<0>_delay: DELAY R_Wn DSP_BCLK<0>;
R_Wn_DSP_BCLK<1>_delay: DELAY R_Wn DSP_BCLK<1>;
R_Wn_DSP_BFS<0>_delay: DELAY R_Wn DSP_BFS<0>;
R_Wn_DSP_BFS<1>_delay: DELAY R_Wn DSP_BFS<1>;
R_Wn_DSP_INTn<0>_delay: DELAY R_Wn DSP_INTn<0>;
R_Wn_DSP_INTn<1>_delay: DELAY R_Wn DSP_INTn<1>;
R_Wn_MCLK<1>_delay: DELAY R_Wn MCLK<1>;
IOSTRn_DSP_D<0>_delay: DELAY (ENABLE_HIGH) IOSTRn DSP_D<0>;
IOSTRn_FSc<0>_delay: DELAY (ENABLE_HIGH) IOSTRn FSc<0>;
IOSTRn_DCLK<0>_delay: DELAY (ENABLE_HIGH) IOSTRn DCLK<0>;
IOSTRn_BCLK<0>_delay: DELAY (ENABLE_HIGH) IOSTRn BCLK<0>;
IOSTRn_DCLK<1>_delay: DELAY (ENABLE_HIGH) IOSTRn DCLK<1>;
IOSTRn_BCLK<1>_delay: DELAY (ENABLE_HIGH) IOSTRn BCLK<1>;
IOSTRn_FSc<1>_delay: DELAY (ENABLE_HIGH) IOSTRn FSc<1>;
IOSTRn_LEDG<0>_delay: DELAY (ENABLE_HIGH) IOSTRn LEDG<0>;
IOSTRn_LEDG<1>_delay: DELAY (ENABLE_HIGH) IOSTRn LEDG<1>;
IOSTRn_FSb<1>_delay: DELAY (ENABLE_HIGH) IOSTRn FSb<1>;
IOSTRn_CCLK_delay: DELAY IOSTRn CCLK;
IOSTRn_CCSn<0>_delay: DELAY IOSTRn CCSn<0>;
IOSTRn_CCSn<1>_delay: DELAY IOSTRn CCSn<1>;
IOSTRn_CIN_delay: DELAY IOSTRn CIN;
IOSTRn_DX<0>_delay: DELAY IOSTRn DX<0>;
IOSTRn_DX<1>_delay: DELAY IOSTRn DX<1>;
IOSTRn_LEDY<0>_delay: DELAY IOSTRn LEDY<0>;
IOSTRn_LEDY<1>_delay: DELAY IOSTRn LEDY<1>;
IOSTRn_FSb<0>_delay: DELAY (ENABLE_HIGH) IOSTRn FSb<0>;
IOSTRn_FSa<0>_delay: DELAY (ENABLE_HIGH) IOSTRn FSa<0>;
IOSTRn_TST_M_Sn_delay: DELAY IOSTRn TST_M_Sn;
IOSTRn_FSa<1>_delay: DELAY (ENABLE_HIGH) IOSTRn FSa<1>;
IOSTRn_BX<0>_delay: DELAY IOSTRn BX<0>;
IOSTRn_BX<1>_delay: DELAY IOSTRn BX<1>;
IOSTRn_DSP_BCLK<0>_delay: DELAY IOSTRn DSP_BCLK<0>;
IOSTRn_DSP_BCLK<1>_delay: DELAY IOSTRn DSP_BCLK<1>;
IOSTRn_DSP_BFS<0>_delay: DELAY IOSTRn DSP_BFS<0>;
IOSTRn_DSP_BFS<1>_delay: DELAY IOSTRn DSP_BFS<1>;
IOSTRn_DSP_INTn<0>_delay: DELAY IOSTRn DSP_INTn<0>;
IOSTRn_DSP_INTn<1>_delay: DELAY IOSTRn DSP_INTn<1>;
IOSTRn_MCLK<1>_delay: DELAY IOSTRn MCLK<1>;
CLK_16M_DCLK<0>_delay: DELAY (ENABLE_HIGH) CLK_16M DCLK<0>;
CLK_16M_BCLK<0>_delay: DELAY (ENABLE_HIGH) CLK_16M BCLK<0>;
CLK_16M_DCLK<1>_delay: DELAY (ENABLE_HIGH) CLK_16M DCLK<1>;
CLK_16M_BCLK<1>_delay: DELAY (ENABLE_HIGH) CLK_16M BCLK<1>;
CLK_16M_FSb<1>_delay: DELAY (ENABLE_HIGH) CLK_16M FSb<1>;
CLK_16M_FSb<0>_delay: DELAY (ENABLE_HIGH) CLK_16M FSb<0>;
CLK_16M_FSa<0>_delay: DELAY (ENABLE_HIGH) CLK_16M FSa<0>;
CLK_16M_MCLK<0>_delay: DELAY CLK_16M MCLK<0>;
CLK_16M_TST_FS_delay: DELAY CLK_16M TST_FS;
CLK_16M_FSa<1>_delay: DELAY (ENABLE_HIGH) CLK_16M FSa<1>;
CLK_16M_DSP_BCLK<0>_delay: DELAY CLK_16M DSP_BCLK<0>;
CLK_16M_DSP_BCLK<1>_delay: DELAY CLK_16M DSP_BCLK<1>;
CLK_16M_DSP_BFS<0>_delay: DELAY CLK_16M DSP_BFS<0>;
CLK_16M_DSP_BFS<1>_delay: DELAY CLK_16M DSP_BFS<1>;
CLK_16M_DSP_INTn<0>_delay: DELAY CLK_16M DSP_INTn<0>;
CLK_16M_DSP_INTn<1>_delay: DELAY CLK_16M DSP_INTn<1>;
CLK_16M_MCLK<1>_delay: DELAY CLK_16M MCLK<1>;

/* timing check arc definitions */
DR<1>_DCLK<1>_setup: SETUP(POSEDGE) DR<1> DCLK<1>;
DR<1>_DCLK<1>_hold: HOLD(POSEDGE) DR<1> DCLK<1>;
DR<0>_DCLK<0>_setup: SETUP(POSEDGE) DR<0> DCLK<0>;
DR<0>_DCLK<0>_hold: HOLD(POSEDGE) DR<0> DCLK<0>;
DSP_A<0>_R_Wn_setup: SETUP(POSEDGE) DSP_A<0> R_Wn;
DSP_A<1>_R_Wn_setup: SETUP(POSEDGE) DSP_A<1> R_Wn;
DSP_A<2>_R_Wn_setup: SETUP(POSEDGE) DSP_A<2> R_Wn;
DSP_D<0>_R_Wn_setup: SETUP(POSEDGE) DSP_D<0> R_Wn;
DSP_D<1>_R_Wn_setup: SETUP(POSEDGE) DSP_D<1> R_Wn;
DSP_A<0>_R_Wn_hold: HOLD(POSEDGE) DSP_A<0> R_Wn;
DSP_A<1>_R_Wn_hold: HOLD(POSEDGE) DSP_A<1> R_Wn;
DSP_A<2>_R_Wn_hold: HOLD(POSEDGE) DSP_A<2> R_Wn;
DSP_D<0>_R_Wn_hold: HOLD(POSEDGE) DSP_D<0> R_Wn;
DSP_D<1>_R_Wn_hold: HOLD(POSEDGE) DSP_D<1> R_Wn;
DSP_A<0>_IOSTRn_setup: SETUP(POSEDGE) DSP_A<0> IOSTRn;
DSP_A<1>_IOSTRn_setup: SETUP(POSEDGE) DSP_A<1> IOSTRn;
DSP_A<2>_IOSTRn_setup: SETUP(POSEDGE) DSP_A<2> IOSTRn;
DSP_D<0>_IOSTRn_setup: SETUP(POSEDGE) DSP_D<0> IOSTRn;
DSP_D<1>_IOSTRn_setup: SETUP(POSEDGE) DSP_D<1> IOSTRn;
DSP_A<0>_IOSTRn_hold: HOLD(POSEDGE) DSP_A<0> IOSTRn;
DSP_A<1>_IOSTRn_hold: HOLD(POSEDGE) DSP_A<1> IOSTRn;
DSP_A<2>_IOSTRn_hold: HOLD(POSEDGE) DSP_A<2> IOSTRn;
DSP_D<0>_IOSTRn_hold: HOLD(POSEDGE) DSP_D<0> IOSTRn;
DSP_D<1>_IOSTRn_hold: HOLD(POSEDGE) DSP_D<1> IOSTRn;

ENDMODEL
