
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003327                       # Number of seconds simulated
sim_ticks                                  3327058000                       # Number of ticks simulated
final_tick                                 3327058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146258                       # Simulator instruction rate (inst/s)
host_op_rate                                   229619                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124973955                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648592                       # Number of bytes of host memory used
host_seconds                                    26.62                       # Real time elapsed on the host
sim_insts                                     3893691                       # Number of instructions simulated
sim_ops                                       6112914                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           53248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               81472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28224                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              441                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              832                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1273                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8483170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16004530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               24487701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8483170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8483170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8483170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          16004530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              24487701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001105750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2597                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1273                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   81472                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    81472                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                92                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     3326966500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1273                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1046                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      171                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       45                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          200                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     399.040000                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    256.838747                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    336.459662                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            45     22.50%     22.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           48     24.00%     46.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20     10.00%     56.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           18      9.00%     65.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      4.00%     69.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           29     14.50%     84.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.50%     85.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.50%     87.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           26     13.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           200                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28224                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        53248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 8483170.416626341641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 16004530.128419762477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          441                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          832                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16695250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     29215250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37857.71                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35114.48                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      22041750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 45910500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6365000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17314.81                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36064.81                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         24.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      24.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1064                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.58                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2613485.07                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.58                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6254640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16516320                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1557120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        135579060                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         28083360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         704336520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               925596255                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             278.202621                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            3286717750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2550500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2916323500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     73122000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       24221500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    297320500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2834580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6662160                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                775680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         40692870                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         18083040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         764544900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               846214695                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.343235                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            3310199750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1564500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4940000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    3174099250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     47093500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10122500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     89238250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  780686                       # Number of BP lookups
system.cpu.branchPred.condPredicted            780686                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             93622                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               594957                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   50025                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               5241                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          594957                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             387435                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           207522                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        43340                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2365285                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      591189                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            72                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            36                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      758429                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           141                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6654117                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              94855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6680222                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      780686                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             437460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6440035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  189044                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         70                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           875                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    758331                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   273                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            6630486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.590462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.771856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1173412     17.70%     17.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   368612      5.56%     23.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5088462     76.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6630486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.117324                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.003923                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   610728                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1107866                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4296871                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                520499                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  94522                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9218719                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                294777                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  94522                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1151739                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  413776                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1627                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   4228285                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                740537                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8900493                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                149077                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 223156                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 201951                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  86039                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            20651                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             9933583                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              22308144                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14917169                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3826                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7013491                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2920092                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    873858                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2770030                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              748156                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            923922                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           331191                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8588234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7554960                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             64631                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2475398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3677666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6630486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.139428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.789136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1666729     25.14%     25.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2372554     35.78%     60.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2591203     39.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6630486                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1912      0.22%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.03%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.01%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.01%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.01%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 820186     93.07%     93.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 58561      6.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15162      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4411116     58.39%     58.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20005      0.26%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 70002      0.93%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2433677     32.21%     92.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              603544      7.99%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              65      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            424      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7554960                       # Type of FU issued
system.cpu.iq.rate                           1.135381                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      881223                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.116642                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22681759                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11062546                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7266009                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4501                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2023                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1954                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8418489                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2532                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           354476                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       869076                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1700                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          858                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       212868                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  94522                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  108904                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                105569                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8588313                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             55002                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2770030                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               748156                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    129                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 76287                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            858                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          31361                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        71607                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               102968                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7368938                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2365283                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            186022                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2956472                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   517938                       # Number of branches executed
system.cpu.iew.exec_stores                     591189                       # Number of stores executed
system.cpu.iew.exec_rate                     1.107425                       # Inst execution rate
system.cpu.iew.wb_sent                        7307595                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7267963                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5789784                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7346199                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.092251                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.788133                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2339235                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             93683                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6429864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.950707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.905080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2799859     43.54%     43.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1147096     17.84%     61.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2482909     38.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6429864                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3893691                       # Number of instructions committed
system.cpu.commit.committedOps                6112914                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2436242                       # Number of memory references committed
system.cpu.commit.loads                       1900954                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     453786                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6086396                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30121                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        10099      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3575611     58.49%     58.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20002      0.33%     58.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            70000      1.15%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1900898     31.10%     91.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         534873      8.75%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6112914                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2482909                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12399104                       # The number of ROB reads
system.cpu.rob.rob_writes                    17104934                       # The number of ROB writes
system.cpu.timesIdled                             266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3893691                       # Number of Instructions Simulated
system.cpu.committedOps                       6112914                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.708948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.708948                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.585155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.585155                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11991869                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6325976                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3780                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1484                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1949657                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1846219                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4056147                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           247.320669                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2545322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            810.612102                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   247.320669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2549161                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2549161                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2008538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2008538                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       533644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         533644                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2542182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2542182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2542182                       # number of overall hits
system.cpu.dcache.overall_hits::total         2542182                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2195                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1644                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1644                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         3839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3839                       # number of overall misses
system.cpu.dcache.overall_misses::total          3839                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     43076000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43076000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     74294000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74294000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    117370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    117370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    117370000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    117370000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2010733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2010733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2546021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2546021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2546021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2546021                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001092                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003071                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001508                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001508                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001508                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001508                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19624.601367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19624.601367                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45190.997567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45190.997567                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30573.065903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30573.065903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30573.065903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30573.065903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.375000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2805                       # number of writebacks
system.cpu.dcache.writebacks::total              2805                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          699                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1513                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1627                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3140                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27096500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27096500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72231000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72231000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     99327500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     99327500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     99327500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     99327500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001233                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001233                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001233                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001233                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17909.120952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17909.120952                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44395.205900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44395.205900                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31632.961783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31632.961783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31632.961783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31632.961783                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2884                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.924966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              758215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               450                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1684.922222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.924966                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6067098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6067098                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       757765                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          757765                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       757765                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           757765                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       757765                       # number of overall hits
system.cpu.icache.overall_hits::total          757765                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           566                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          566                       # number of overall misses
system.cpu.icache.overall_misses::total           566                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46399499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46399499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     46399499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46399499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46399499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46399499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       758331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       758331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       758331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       758331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       758331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       758331                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000746                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000746                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000746                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000746                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000746                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81977.913428                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81977.913428                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81977.913428                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81977.913428                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81977.913428                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81977.913428                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38735999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38735999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38735999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38735999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38735999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38735999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85889.133038                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85889.133038                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85889.133038                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85889.133038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85889.133038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85889.133038                       # average overall mshr miss latency
system.cpu.icache.replacements                    194                       # number of replacements
system.l2bus.snoop_filter.tot_requests           6669                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1962                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2805                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               274                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1628                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1628                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1963                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1094                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9164                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10258                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       380480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   409216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3592                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001114                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.033356                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3588     99.89%     99.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3592                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              8944500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1125499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             7850000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              997.115396                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6394                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1273                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.022781                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   398.667974                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   598.447423                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.194662                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.292211                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.486873                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1272                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1062                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                52433                       # Number of tag accesses
system.l2cache.tags.data_accesses               52433                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         2805                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2805                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          906                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              906                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1402                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1410                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2308                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2316                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2308                       # number of overall hits
system.l2cache.overall_hits::total               2316                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          722                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            722                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          442                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          552                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           442                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           832                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1274                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          442                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          832                       # number of overall misses
system.l2cache.overall_misses::total             1274                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     59539000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     59539000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     37959500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9798500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     47758000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     37959500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     69337500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    107297000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     37959500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     69337500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    107297000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         2805                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2805                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1628                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1628                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          450                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1512                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1962                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          450                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         3140                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3590                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          450                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         3140                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3590                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.443489                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.443489                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.982222                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.072751                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.281346                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.982222                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.264968                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.354875                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.982222                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.264968                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.354875                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82463.988920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82463.988920                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85881.221719                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89077.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86518.115942                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85881.221719                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83338.341346                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84220.565149                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85881.221719                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83338.341346                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84220.565149                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          722                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          722                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          442                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          552                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          442                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          832                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1274                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          442                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          832                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1274                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     58095000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     58095000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     37077500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9578500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     46656000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     37077500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67673500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    104751000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     37077500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67673500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    104751000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.443489                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.443489                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.982222                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072751                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.281346                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.982222                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.264968                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.354875                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.982222                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.264968                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.354875                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80463.988920                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80463.988920                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83885.746606                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87077.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84521.739130                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83885.746606                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81338.341346                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82222.135008                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83885.746606                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81338.341346                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82222.135008                       # average overall mshr miss latency
system.l2cache.replacements                         1                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1274                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 551                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                722                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               722                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            551                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2547                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        81472                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1273                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1273    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1273                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               637000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3182500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              997.117177                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1273                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1273                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   398.669004                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   598.448173                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.024333                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.036526                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.060859                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1273                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1063                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.077698                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                21641                       # Number of tag accesses
system.l3cache.tags.data_accesses               21641                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          722                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            722                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          551                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           832                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1273                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          441                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          832                       # number of overall misses
system.l3cache.overall_misses::total             1273                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     51597000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     51597000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     33108500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8588500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     41697000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     33108500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     60185500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     93294000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     33108500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     60185500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     93294000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          722                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          722                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          551                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          832                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1273                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          832                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1273                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71463.988920                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71463.988920                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75075.963719                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78077.272727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75675.136116                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75075.963719                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72338.341346                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 73286.724273                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75075.963719                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72338.341346                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 73286.724273                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          722                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          722                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          551                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          832                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1273                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          832                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1273                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     50153000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     50153000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     32226500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8368500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     40595000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     32226500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     58521500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     90748000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     32226500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     58521500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     90748000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69463.988920                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69463.988920                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73075.963719                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76077.272727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73675.136116                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73075.963719                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70338.341346                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71286.724273                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73075.963719                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70338.341346                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71286.724273                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1273                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3327058000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                551                       # Transaction distribution
system.membus.trans_dist::ReadExReq               722                       # Transaction distribution
system.membus.trans_dist::ReadExResp              722                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           551                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        81472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        81472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   81472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1273                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1273    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1273                       # Request fanout histogram
system.membus.reqLayer0.occupancy              636500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3465000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
