#Stall_s1=0 * Stall_s2=0 * IStall_s1=0 * MemStall_s1=0 * Except_s1w=0 *
ARTSpec_s2r[5:0]=0 * ARDSpec_s2r[5:0]=0 * BRSSpec_s2r[5:0]=0 *
BRTSpec_s2r[5:0]=0 * BRDSpec_s2r[5:0]=0;
#Stall_s1=0 * Stall_s2=0 * IStall_s1=0 * MemStall_s1=0 * Except_s1w=0 *
ARTSpec_s2r[5:0]=0 * ARDSpec_s2r[5:0]=0 * BRSSpec_s2r[5:0]=0 *
BRTSpec_s2r[5:0]=0;
#Stall_s1=0 * Stall_s2=0 * IStall_s1=0 * MemStall_s1=0 * Except_s1w=0 *
ARTSpec_s2r[5:0]=0 * ARDSpec_s2r[5:0]=0 * BRSSpec_s2r[5:0]=0;
