<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<base href=""><div style="margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff"><div style="margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left">This is Google&#39;s cache of <a href="http://www.vdlande.com/VHDL/generate.html" style="text-decoration:underline;color:#00c">http://www.vdlande.com/VHDL/generate.html</a>. It is a snapshot of the page as it appeared on Oct 4, 2009 23:36:35 GMT. The <a href="http://www.vdlande.com/VHDL/generate.html" style="text-decoration:underline;color:#00c">current page</a> could have changed in the meantime. <a href="http://www.google.com/intl/en/help/features_list.html#cached" style="text-decoration:underline;color:#00c">Learn more</a><br><br><div style="float:right"><a href="http://74.125.155.132/search?q=cache:UeUTQft27jMJ:www.vdlande.com/VHDL/generate.html+site:www.vdlande.com+vhdl+generate&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1" style="text-decoration:underline;color:#00c">Text-only version</a></div>
<div>These search terms are highlighted: <span style="background:#ffff66;color:black;font-weight:bold">vhdl</span>&nbsp;<span style="background:#a0ffff;color:black;font-weight:bold">generate</span>&nbsp;&nbsp;</div></div></div><div style="position:relative">
<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Generate Statement</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B><b style="color:black;background-color:#a0ffff">Generate</b> Statement</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Concurrent Statement</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Architecture</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>label: for parameter in range <b style="color:black;background-color:#a0ffff">generate</b>
	concurrent statements
end <b style="color:black;background-color:#a0ffff">generate</b> label;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>



<DIV ALIGN=CENTER>
See LRM section 9.7

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>The <b>for ..<b style="color:black;background-color:#a0ffff">generate</b></b> statement isd usually used to instantiate
"arrays" of components. The <b style="color:black;background-color:#a0ffff">generate</b> parameter may be used to index
array-type signals associated with component ports:
<PRE>architecture GEN of REG_BANK is
  component REG
    port(D,CLK,RESET : in  std_ulogic;
         Q           : out std_ulogic);
  end component;
begin
   GEN_REG: 
   for I in 0 to 3 <b style="color:black;background-color:#a0ffff">generate</b>
      REGX : REG port map
        (DIN(I), CLK, RESET, DOUT(I));
   end <b style="color:black;background-color:#a0ffff">generate</b> GEN_REG;
end GEN;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=100%>
<TR>
<TD>A label is compulsory with a <b><b style="color:black;background-color:#a0ffff">generate</b></b> statement.</TD>
<TD>The <b>for ... <b style="color:black;background-color:#a0ffff">generate</b></b> statement is particularily powerful when
used with integer <b>generics</b>.</TD>
</TR>
<TR>
<TD>Instance labels inside a <b><b style="color:black;background-color:#a0ffff">generate</b></b> statement do <b>not</b>
need to have an index:<pre>
REGX(I):	-- Illegal
</pre></TD>
<TD><b>for .. <b style="color:black;background-color:#a0ffff">generate</b></b> statements may be nested to create
two-dimensional instance "arrays".</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>Another form of <b><b style="color:black;background-color:#a0ffff">generate</b></b> is the <b>if ... <b style="color:black;background-color:#a0ffff">generate</b></b>
statement. This is usually used within a <b>for .. <b style="color:black;background-color:#a0ffff">generate</b></b>
statement, to account for irregularity. For instance, a ripple-carry
adder with no carry-in:
<PRE>
architecture GEN of RIPPLE is

  component FULLADD
    port (A,B,CIN : in bit;
          SUM, CARRY : out bit);
  end component;

  component HALFADD 
  port(A,B : in bit;
       SUM, CARRY : out bit);
  end component;

  signal C : bit_vector(0 to 7);

begin

  GEN_ADD: for I in 0 to 7 <b style="color:black;background-color:#a0ffff">generate</b>

    LOWER_BIT: if I=0 <b style="color:black;background-color:#a0ffff">generate</b>
      U0: HALFADD port map
         (A(I),B(I),S(I),C(I));
    end <b style="color:black;background-color:#a0ffff">generate</b> LOWER_BIT;

    UPPER_BITS: if I>0 <b style="color:black;background-color:#a0ffff">generate</b>
      UX: FULLADD port map
         (A(I),B(I),C(I-1),S(I),C(I));
    end <b style="color:black;background-color:#a0ffff">generate</b> UPPER_BITS;

  end <b style="color:black;background-color:#a0ffff">generate</b> GEN_ADD;

  COUT <= C(7);

end GEN;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<b style="color:black;background-color:#a0ffff">Generate</b> statements are usually supported for synthesis.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In <b style="color:black;background-color:#ffff66">VHDL</b>-93, a <b style="color:black;background-color:#a0ffff">generate</b> statement may contain local declarations,
followed by the kjeyword <b>begin</b>.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="http://www.vdlande.com/VHDL/function.htm"><img border=0 src="http://www.vdlande.com/images/left.gif"></a>
<a href="http://www.vdlande.com/VHDL/index.htm"><img border=0 src="http://www.vdlande.com/images/up.gif"></a>
<a href="http://www.vdlande.com/VHDL/generics.htm"><img border=0 src="http://www.vdlande.com/images/right.gif"></a>
</div>

<HR WIDTH="80%">
</BODY>
</HTML>
