/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [7:0] _07_;
  wire [8:0] _08_;
  wire [10:0] _09_;
  wire [4:0] _10_;
  wire [2:0] _11_;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [31:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(_00_ & celloutsig_1_8z);
  assign celloutsig_0_7z = ~(in_data[75] & celloutsig_0_3z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[3] & in_data[171]);
  assign celloutsig_0_2z = ~(_01_ | in_data[89]);
  assign celloutsig_1_10z = ~_02_;
  assign celloutsig_0_3z = ~((in_data[70] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_2z) & in_data[93]);
  assign celloutsig_0_8z = ~((_04_ | celloutsig_0_2z) & _05_);
  assign celloutsig_0_1z = ~((_06_ | _05_) & _01_);
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_3z) & (celloutsig_0_1z | celloutsig_0_3z));
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_4z) & (celloutsig_1_4z | celloutsig_1_3z));
  assign celloutsig_1_18z = ~(celloutsig_1_3z ^ celloutsig_1_10z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z ^ celloutsig_0_8z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[2] ^ celloutsig_0_4z);
  assign celloutsig_0_12z = { _07_[7:5], _01_, _04_, _07_[2:0] } + { in_data[62:59], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z };
  reg [10:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 11'h000;
    else _27_ <= in_data[41:31];
  assign { _05_, _07_[7:5], _01_, _04_, _07_[2:0], _09_[1], _06_ } = _27_;
  reg [4:0] _28_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 5'h00;
    else _28_ <= celloutsig_0_12z[7:3];
  assign { _10_[4:3], _03_, _10_[1:0] } = _28_;
  reg [2:0] _29_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 3'h0;
    else _29_ <= in_data[136:134];
  assign { _11_[2:1], _00_ } = _29_;
  reg [8:0] _30_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 9'h000;
    else _30_ <= { celloutsig_1_0z[4:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign { _08_[8:2], _02_, _08_[0] } = _30_;
  assign celloutsig_1_4z = { celloutsig_1_0z[3:2], celloutsig_1_3z } === in_data[112:110];
  assign celloutsig_1_2z = in_data[117:115] % { 1'h1, celloutsig_1_0z[4:3] };
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], celloutsig_1_1z } != celloutsig_1_0z[4:2];
  assign celloutsig_0_18z = ~ { in_data[37:14], celloutsig_0_12z };
  assign celloutsig_1_0z = ~ in_data[183:178];
  assign celloutsig_0_19z = & { celloutsig_0_16z, _07_[5], _07_[2:0], celloutsig_0_9z, _04_, celloutsig_0_8z, _01_ };
  assign celloutsig_0_15z = ^ { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z, _10_[4:3], _03_, _10_[1:0] };
  assign celloutsig_0_16z = { _09_[1], _06_, celloutsig_0_14z } ~^ { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_11z = ~((celloutsig_0_3z & celloutsig_0_8z) | celloutsig_0_8z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[2] & celloutsig_1_2z[0]) | in_data[114]);
  assign _07_[4:3] = { _01_, _04_ };
  assign _08_[1] = _02_;
  assign { _09_[10:2], _09_[0] } = { _05_, _07_[7:5], _01_, _04_, _07_[2:0], _06_ };
  assign _10_[2] = _03_;
  assign _11_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
