{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "other_line_width": 0.15,
        "silk_line_width": 0.15,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "rules": {
        "min_copper_edge_clearance": 0.0,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0
      },
      "track_widths": [],
      "via_dimensions": []
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "S-CPU.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "ADDRESS",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 255, 255)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CLOCK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(255, 153, 0)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DATA",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 255, 0)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "MODES",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 0, 0)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "RESET",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(255, 0, 0)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "RESET",
        "pattern": "/CLOCKS AND RESETS/wIAYI"
      },
      {
        "netclass": "RESET",
        "pattern": "/CLOCKS AND RESETS/wMASS_~{JP_RST}"
      },
      {
        "netclass": "RESET",
        "pattern": "/CLOCKS AND RESETS/wDBJW_wHASI_~{RST}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/~{XIN1}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wOAGE_SYSCLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wACLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wNAGK_wNAJD"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wMAGR_wMAGV"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wNAQE_wNBBM_XIN{slash}2"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wNBHJ_wNBHM_XIN{slash}2"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wOBXZ_wOCHV_~{XIN{slash}2}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wOACU_wOAFI_XIN{slash}4"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wNBRL_wNBQA_~{XIN{slash}4}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wNBKW_wNBPG_~{XIN{slash}4}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wNBEB_wNBEG_XIN{slash}8"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wOCRQ_wOCRS_~{XIN{slash}8}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wOATI_~{XIN{slash}256}"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/CLOCKS AND RESETS/A[0..23]"
      },
      {
        "netclass": "RESET",
        "pattern": "/JOYPADS REGISTERS/wMASS_~{JP_RST}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/OTHER_42XX_REGISTERS/wNBRL_wNBQA_~{XIN{slash}4}"
      },
      {
        "netclass": "DATA",
        "pattern": "/JOYPADS REGISTERS/D[0..7]"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A[0..23]"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/DIVISION QUOTIENT REGISTERS/wOAGE_SYSCLK"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A23"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A22"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A21"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A20"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A19"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A18"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A17"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A16"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A4"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A5"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A6"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A7"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A1"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A15"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A14"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A13"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A12"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A11"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A10"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A9"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS AND B-BUS/A8"
      },
      {
        "netclass": "DATA",
        "pattern": "/JOYPADS REGISTERS/D1"
      },
      {
        "netclass": "DATA",
        "pattern": "/JOYPADS REGISTERS/D2"
      },
      {
        "netclass": "DATA",
        "pattern": "/JOYPADS REGISTERS/D3"
      },
      {
        "netclass": "DATA",
        "pattern": "/JOYPADS REGISTERS/D4"
      },
      {
        "netclass": "DATA",
        "pattern": "/JOYPADS REGISTERS/D5"
      },
      {
        "netclass": "DATA",
        "pattern": "/JOYPADS REGISTERS/D6"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/~{MODE0}"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/~{MODE1}"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/~{MODE4}"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/~{MODE5}"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/~{MODE6}"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/wOCOG_~{MODE7}"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/~{MODE0_OR_MODE1}"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/~{MODE0_OR_MODE6}"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/MODE2_OR_MODE3"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/MODE4_OR_MODE5"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/MODE4-6"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/MODE1_OR_MODE3"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/~{MODE4_OR_MODE6}"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/MODE5_OR_MODE7"
      },
      {
        "netclass": "RESET",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/wIAYI"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/wACLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/A-BUS AND B-BUS/wMAGR_wMAGV"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/wMBLO_~{XIN{slash}256}"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/A-BUS/A*"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/B-BUS/wMAGR_wMAGV"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/B-BUS/wOCRQ_wOCRS_~{XIN{slash}8}"
      },
      {
        "netclass": "RESET",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/wIAYI_~{RST}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/wNBHJ_wNBHM_XIN{slash}2"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/B-BUS/PA7"
      },
      {
        "netclass": "ADDRESS",
        "pattern": "/B-BUS/PA*"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_~{XIN{slash}4}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_~{XIN{slash}8}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/B-BUS/DMA_~{XIN{slash}8}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/B-BUS/DMA_~{XIN{slash}4}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_XIN{slash}8"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_XIN{slash}4"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/DMA/DMA START STOP/DMA_XIN{slash}4"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_~{XIN{slash}2}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/B-BUS/DMA_~{XIN{slash}2}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_XIN{slash}2"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/XIN{slash}2"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/XIN{slash}2"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/~{XIN{slash}4}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/OTHER_42XX_REGISTERS/~{XIN{slash}4}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/~{XIN{slash}256}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/ADDR BUS CONTROL AND DATA BUS/wNAGK_wNAJD"
      },
      {
        "netclass": "RESET",
        "pattern": "/JOYPADS REGISTERS/~{JP_RST}"
      },
      {
        "netclass": "RESET",
        "pattern": "/CLOCKS AND RESETS/~{MRST}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_SYSCLK!"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/~{DMA_SYSCLK}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/DMA/DMA START STOP/DMA_SYSCLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/B-BUS/DMA_SYSCLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/DIVISION QUOTIENT REGISTERS/MULDIV_SYSCLK"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDRESS DECODING /MODE2_OR_MODE3"
      },
      {
        "netclass": "Default",
        "pattern": "/DATA BUS/~{DMA_BUS_EN}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/RW SIGNALS AND ADDRESS_DECODING/~{XIN}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/~{XIN}"
      },
      {
        "netclass": "DATA",
        "pattern": "/SNES JP REGISTERS/D[0..7]"
      },
      {
        "netclass": "RESET",
        "pattern": "/SNES JP REGISTERS/~{JP_RST}"
      },
      {
        "netclass": "MODES",
        "pattern": "/DATA BUS/~{MODE0}"
      },
      {
        "netclass": "MODES",
        "pattern": "/DATA BUS/~{MODE[0..7]}"
      },
      {
        "netclass": "MODES",
        "pattern": "/DATA BUS/~{MODE0_OR_MODE1}"
      },
      {
        "netclass": "MODES",
        "pattern": "/DATA BUS/MODE4-6"
      },
      {
        "netclass": "RESET",
        "pattern": "/RW SIGNALS AND ADDRESS_DECODING/~{CPU_RST}"
      },
      {
        "netclass": "MODES",
        "pattern": "/DMA/~{MODE5}"
      },
      {
        "netclass": "MODES",
        "pattern": "/DMA/~{MODE*"
      },
      {
        "netclass": "MODES",
        "pattern": "/B-BUS/~{MODE*"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/MULDIV_SYSCLK"
      },
      {
        "netclass": "MODES",
        "pattern": "/OTHER_42XX_REGISTERS/~{MODE*"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDRESS DECODING AND LEGACY JP REGISTERS/MODE2_OR_MODE3"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/OTHER_42XX_REGISTERS/DIVISION QUOTIENT REGISTERS/MULDIV_SYSCLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/RW SIGNALS AND ADDRESS_DECODING/wSYSCLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/JP_CLK"
      },
      {
        "netclass": "MODES",
        "pattern": "/CLOCKS AND RESETS/COUNTER_TEST_MODE"
      },
      {
        "netclass": "DATA",
        "pattern": "/SNES JP REGISTERS/D1"
      },
      {
        "netclass": "DATA",
        "pattern": "/SNES JP REGISTERS/D4"
      },
      {
        "netclass": "DATA",
        "pattern": "/SNES JP REGISTERS/D2"
      },
      {
        "netclass": "DATA",
        "pattern": "/SNES JP REGISTERS/D3"
      },
      {
        "netclass": "MODES",
        "pattern": "/ADDRESS REGION DECODING/MODE2_OR_MODE3"
      },
      {
        "netclass": "DATA",
        "pattern": "/SNES JP REGISTERS/D5"
      },
      {
        "netclass": "DATA",
        "pattern": "/SNES JP REGISTERS/D6"
      },
      {
        "netclass": "MODES",
        "pattern": "/MODES/MODE4-6"
      },
      {
        "netclass": "MODES",
        "pattern": "/CLOCKS AND RESETS/~{MODE[0..7]}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/DMA AND B-BUS/DMA START STOP/DMA_XIN{slash}4"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/CLOCKS AND RESETS/DMA_SYSCLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/DMA AND B-BUS/INTERNAL_SYSCLK"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/65C816/CPU_CLK"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816/~{MODE*"
      },
      {
        "netclass": "RESET",
        "pattern": "/RW SIGNALS/~{CPU_RST}"
      },
      {
        "netclass": "CLOCK",
        "pattern": "/65C816 CPU/CPU_CLK"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816 CPU/~{MODE[0..7]}"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816 CPU/~{MODE1}"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816 CPU/~{MODE2}"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816 CPU/~{MODE3}"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816 CPU/~{MODE4}"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816 CPU/~{MODE5}"
      },
      {
        "netclass": "MODES",
        "pattern": "/65C816 CPU/~{MODE6}"
      },
      {
        "netclass": "DATA",
        "pattern": "/DMA AND B-BUS/D[0..7]"
      },
      {
        "netclass": "DATA",
        "pattern": "/DMA AND B-BUS/D1"
      },
      {
        "netclass": "DATA",
        "pattern": "/DMA AND B-BUS/D2"
      },
      {
        "netclass": "DATA",
        "pattern": "/DMA AND B-BUS/D3"
      },
      {
        "netclass": "DATA",
        "pattern": "/DMA AND B-BUS/D4"
      },
      {
        "netclass": "DATA",
        "pattern": "/DMA AND B-BUS/D5"
      },
      {
        "netclass": "DATA",
        "pattern": "/DMA AND B-BUS/D6"
      },
      {
        "netclass": "DATA",
        "pattern": "/FAST ROM REG/D[0..7]"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "",
      "pos_files": "",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_export_filename": "",
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": true
        },
        {
          "group_by": false,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "name": "Grouped By Value",
      "sort_asc": true,
      "sort_field": "Reference"
    },
    "connection_grid_size": 50.0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "Output/Schematics/${REVISION}/",
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "ca9d3ca9-0297-4b98-a109-b7c162ccc5c3",
      "Root"
    ],
    [
      "c42cdb83-bc69-486b-820b-017180bd7612",
      "SNES JP REGISTERS"
    ],
    [
      "4dc5cd9a-499d-4e55-930f-d6021c4e63f2",
      "OTHER_42XX_REGISTERS"
    ],
    [
      "f34260c0-5998-461e-bddc-407835c1ca78",
      "A-BUS"
    ],
    [
      "a4925dfa-dd2e-4315-8fa7-8b9eef891b55",
      "MUL PRODUCT OR DIV REMAINDER REGISTERS"
    ],
    [
      "1b0cf808-859c-4b0e-9af7-5d57ff7fb1d6",
      "DIVISION QUOTIENT REGISTERS"
    ],
    [
      "6ab7ea20-bfb3-4f18-94ca-a294126fa0fb",
      "DMA AND B-BUS"
    ],
    [
      "606b397f-d353-4bdc-83fa-3e77f933e2b8",
      "DMA & HDMA Control Registers"
    ],
    [
      "6249ed0e-dad5-438e-aa66-f1dc5c72ea48",
      "Other DMA gates"
    ],
    [
      "07b46eb7-d060-47db-b3fe-ac171637ec19",
      "CLOCKS AND RESETS"
    ],
    [
      "be36cab5-2fce-4944-8328-33b291bdd45b",
      "RW SIGNALS"
    ],
    [
      "51127ecd-2e04-4024-92b3-6d1bf736c0b0",
      "DATA BUS"
    ],
    [
      "df31d498-9729-452c-b4bd-c0293b928458",
      "DMA CONFIG AND ADDRESS BUSES"
    ],
    [
      "c08e9298-7a1a-4422-b5e6-0d0a75dfcc35",
      "MODES"
    ],
    [
      "98587fa3-8bc3-47dd-b87a-75fccbf68d7b",
      "DMA START STOP"
    ],
    [
      "9daf1b03-4e32-4183-9617-26f5d966a230",
      "65C816 CPU"
    ],
    [
      "89b00f3d-7da8-4095-89b5-16f092a50a77",
      "ADDRESS REGION DECODING"
    ],
    [
      "5530ce67-eb16-4ee2-9a09-6e7b7d440cad",
      "LEGACY JP REGISTERS"
    ],
    [
      "28d20e6d-ffea-44ab-ac71-17d4b9dc07d3",
      "FAST ROM REG"
    ],
    [
      "f6a7dd4a-ea7c-414b-81cc-998cdd598d06",
      "B-BUS"
    ]
  ],
  "text_variables": {}
}
