DSCH 3.5
VERSION 5/11/2018 11:20:48 AM
BB(-20,-65,180,53)
SYM  #clock1
BB(-20,47,-5,53)
TITLE -15 50  #clock1
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(-18,48,6,4,r)
VIS 1
PIN(-5,50,1.500,0.350)Phase_Count
LIG(-10,50,-5,50)
LIG(-15,48,-17,48)
LIG(-11,48,-13,48)
LIG(-10,47,-10,53)
LIG(-20,53,-20,47)
LIG(-15,52,-15,48)
LIG(-13,48,-13,52)
LIG(-13,52,-15,52)
LIG(-17,52,-19,52)
LIG(-17,48,-17,52)
LIG(-10,53,-20,53)
LIG(-10,47,-20,47)
FSYM
SYM  #button1
BB(-19,26,-10,34)
TITLE -15 30  #button1
MODEL 59
PROP                                                                                                                                    
REC(-18,27,6,6,r)
VIS 1
PIN(-10,30,0.000,0.000)~Clear
LIG(-11,30,-10,30)
LIG(-19,26,-19,34)
LIG(-11,26,-19,26)
LIG(-11,34,-11,26)
LIG(-19,34,-11,34)
LIG(-18,27,-18,33)
LIG(-12,27,-18,27)
LIG(-12,33,-12,27)
LIG(-18,33,-12,33)
FSYM
SYM  #inv
BB(-10,20,25,40)
TITLE 5 30  #inv_7
MODEL 101
PROP                                                                                                                                    
REC(10,10,0,0, )
VIS 0
PIN(-10,30,0.000,0.000)in
PIN(25,30,0.030,0.350)out
LIG(-10,30,0,30)
LIG(0,20,0,40)
LIG(0,20,15,30)
LIG(0,40,15,30)
LIG(17,30,17,30)
LIG(19,30,25,30)
VLG not not1(out,in);
FSYM
SYM  #dreg
BB(25,10,55,35)
TITLE 37 18  #dreg7_3
MODEL 860
PROP                                                                                                                                    
REC(0,0,0,0,r)
VIS 5
PIN(25,15,0.000,0.000)D
PIN(25,25,0.000,0.000)RST
PIN(40,35,0.000,0.000)H
PIN(55,25,0.120,0.140)Q
PIN(55,15,0.120,0.070)nQ
LIG(25,25,30,25)
LIG(25,15,30,15)
LIG(40,35,40,34)
LIG(40,32,40,32)
LIG(50,25,55,25)
LIG(50,15,55,15)
LIG(50,30,30,30)
LIG(50,10,50,30)
LIG(30,10,50,10)
LIG(30,30,30,10)
LIG(39,30,40,28)
LIG(40,28,41,30)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #xor2
BB(135,-50,155,-15)
TITLE 145 -32  #xor2_8
MODEL 602
PROP                                                                                                                                    
REC(190,45,0,0, )
VIS 0
PIN(140,-15,0.000,0.000)a
PIN(150,-15,0.000,0.000)b
PIN(145,-50,0.090,0.070)out
LIG(152,-23,155,-19)
LIG(152,-27,155,-23)
LIG(145,-43,145,-50)
LIG(147,-42,151,-39)
LIG(145,-43,147,-42)
LIG(143,-42,145,-43)
LIG(139,-39,143,-42)
LIG(136,-34,139,-39)
LIG(151,-39,154,-34)
LIG(154,-34,155,-23)
LIG(135,-23,136,-34)
LIG(148,-29,152,-27)
LIG(135,-23,138,-27)
LIG(138,-27,142,-29)
LIG(142,-29,145,-30)
LIG(145,-30,148,-29)
LIG(135,-19,138,-23)
LIG(138,-23,142,-25)
LIG(142,-25,145,-26)
LIG(145,-26,148,-25)
LIG(148,-25,152,-23)
LIG(140,-15,140,-24)
LIG(150,-15,150,-24)
VLG xor xor2(out,a,b);
FSYM
SYM  #light1cc
BB(143,-65,149,-51)
TITLE 145 -51  #Phase3
MODEL 49
PROP                                                                                                                                    
REC(144,-64,4,4,r)
VIS 1
PIN(145,-50,0.000,0.000)Phase3
LIG(148,-59,148,-64)
LIG(148,-64,147,-65)
LIG(144,-64,144,-59)
LIG(147,-54,147,-57)
LIG(146,-54,149,-54)
LIG(146,-52,148,-54)
LIG(147,-52,149,-54)
LIG(143,-57,149,-57)
LIG(145,-57,145,-50)
LIG(143,-59,143,-57)
LIG(149,-59,143,-59)
LIG(149,-57,149,-59)
LIG(145,-65,144,-64)
LIG(147,-65,145,-65)
FSYM
SYM  #light1c
BB(103,-65,109,-51)
TITLE 105 -51  #Phase2
MODEL 49
PROP                                                                                                                                    
REC(104,-64,4,4,r)
VIS 1
PIN(105,-50,0.000,0.000)Phase2
LIG(108,-59,108,-64)
LIG(108,-64,107,-65)
LIG(104,-64,104,-59)
LIG(107,-54,107,-57)
LIG(106,-54,109,-54)
LIG(106,-52,108,-54)
LIG(107,-52,109,-54)
LIG(103,-57,109,-57)
LIG(105,-57,105,-50)
LIG(103,-59,103,-57)
LIG(109,-59,103,-59)
LIG(109,-57,109,-59)
LIG(105,-65,104,-64)
LIG(107,-65,105,-65)
FSYM
SYM  #light1
BB(63,-65,69,-51)
TITLE 65 -51  #Phase1
MODEL 49
PROP                                                                                                                                    
REC(64,-64,4,4,r)
VIS 1
PIN(65,-50,0.000,0.000)Phase1
LIG(68,-59,68,-64)
LIG(68,-64,67,-65)
LIG(64,-64,64,-59)
LIG(67,-54,67,-57)
LIG(66,-54,69,-54)
LIG(66,-52,68,-54)
LIG(67,-52,69,-54)
LIG(63,-57,69,-57)
LIG(65,-57,65,-50)
LIG(63,-59,63,-57)
LIG(69,-59,63,-59)
LIG(69,-57,69,-59)
LIG(65,-65,64,-64)
LIG(67,-65,65,-65)
FSYM
SYM  #light1cccccc
BB(23,-65,29,-51)
TITLE 25 -51  #Phase0
MODEL 49
PROP                                                                                                                                    
REC(24,-64,4,4,r)
VIS 1
PIN(25,-50,0.000,0.000)Phase0
LIG(28,-59,28,-64)
LIG(28,-64,27,-65)
LIG(24,-64,24,-59)
LIG(27,-54,27,-57)
LIG(26,-54,29,-54)
LIG(26,-52,28,-54)
LIG(27,-52,29,-54)
LIG(23,-57,29,-57)
LIG(25,-57,25,-50)
LIG(23,-59,23,-57)
LIG(29,-59,23,-59)
LIG(29,-57,29,-59)
LIG(25,-65,24,-64)
LIG(27,-65,25,-65)
FSYM
SYM  #dreg
BB(105,10,135,35)
TITLE 117 18  #dreg9_5
MODEL 860
PROP                                                                                                                                    
REC(80,0,0,0,r)
VIS 5
PIN(105,15,0.000,0.000)D
PIN(105,25,0.000,0.000)RST
PIN(120,35,0.000,0.000)H
PIN(135,25,0.120,0.210)Q
PIN(135,15,0.120,0.000)nQ
LIG(105,25,110,25)
LIG(105,15,110,15)
LIG(120,35,120,34)
LIG(120,32,120,32)
LIG(130,25,135,25)
LIG(130,15,135,15)
LIG(130,30,110,30)
LIG(130,10,130,30)
LIG(110,10,130,10)
LIG(110,30,110,10)
LIG(119,30,120,28)
LIG(120,28,121,30)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(65,10,95,35)
TITLE 77 18  #dreg10_6
MODEL 860
PROP                                                                                                                                    
REC(40,0,0,0,r)
VIS 5
PIN(65,15,0.000,0.000)D
PIN(65,25,0.000,0.000)RST
PIN(80,35,0.000,0.000)H
PIN(95,25,0.120,0.210)Q
PIN(95,15,0.120,0.000)nQ
LIG(65,25,70,25)
LIG(65,15,70,15)
LIG(80,35,80,34)
LIG(80,32,80,32)
LIG(90,25,95,25)
LIG(90,15,95,15)
LIG(90,30,70,30)
LIG(90,10,90,30)
LIG(70,10,90,10)
LIG(70,30,70,10)
LIG(79,30,80,28)
LIG(80,28,81,30)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #xor2
BB(15,-50,35,-15)
TITLE 25 -32  #xor2_9
MODEL 602
PROP                                                                                                                                    
REC(70,45,0,0, )
VIS 0
PIN(20,-15,0.000,0.000)a
PIN(30,-15,0.000,0.000)b
PIN(25,-50,0.090,0.070)out
LIG(32,-23,35,-19)
LIG(32,-27,35,-23)
LIG(25,-43,25,-50)
LIG(27,-42,31,-39)
LIG(25,-43,27,-42)
LIG(23,-42,25,-43)
LIG(19,-39,23,-42)
LIG(16,-34,19,-39)
LIG(31,-39,34,-34)
LIG(34,-34,35,-23)
LIG(15,-23,16,-34)
LIG(28,-29,32,-27)
LIG(15,-23,18,-27)
LIG(18,-27,22,-29)
LIG(22,-29,25,-30)
LIG(25,-30,28,-29)
LIG(15,-19,18,-23)
LIG(18,-23,22,-25)
LIG(22,-25,25,-26)
LIG(25,-26,28,-25)
LIG(28,-25,32,-23)
LIG(20,-15,20,-24)
LIG(30,-15,30,-24)
VLG xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(55,-50,75,-15)
TITLE 65 -32  #xor2_2
MODEL 602
PROP   
REC(110,45,0,0, )                                                                                                                               
REC(0,0,0,0, )
VIS 0
PIN(60,-15,0.000,0.000)a
PIN(70,-15,0.000,0.000)b
PIN(65,-50,0.090,0.070)out
LIG(72,-23,75,-19)
LIG(72,-27,75,-23)
LIG(65,-43,65,-50)
LIG(67,-42,71,-39)
LIG(65,-43,67,-42)
LIG(63,-42,65,-43)
LIG(59,-39,63,-42)
LIG(56,-34,59,-39)
LIG(71,-39,74,-34)
LIG(74,-34,75,-23)
LIG(55,-23,56,-34)
LIG(68,-29,72,-27)
LIG(55,-23,58,-27)
LIG(58,-27,62,-29)
LIG(62,-29,65,-30)
LIG(65,-30,68,-29)
LIG(55,-19,58,-23)
LIG(58,-23,62,-25)
LIG(62,-25,65,-26)
LIG(65,-26,68,-25)
LIG(68,-25,72,-23)
LIG(60,-15,60,-24)
LIG(70,-15,70,-24)
VLG xor xor2(out,a,b);
FSYM
SYM  #dreg
BB(145,10,175,35)
TITLE 157 18  #dreg8_4
MODEL 860
PROP                                                                                                                                    
REC(120,0,0,0,r)
VIS 5
PIN(145,15,0.000,0.000)D
PIN(145,25,0.000,0.000)RST
PIN(160,35,0.000,0.000)H
PIN(175,25,0.120,0.140)Q
PIN(175,15,0.120,0.070)nQ
LIG(145,25,150,25)
LIG(145,15,150,15)
LIG(160,35,160,34)
LIG(160,32,160,32)
LIG(170,25,175,25)
LIG(170,15,175,15)
LIG(170,30,150,30)
LIG(170,10,170,30)
LIG(150,10,170,10)
LIG(150,30,150,10)
LIG(159,30,160,28)
LIG(160,28,161,30)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #xor2
BB(95,-50,115,-15)
TITLE 105 -32  #xor2_1
MODEL 602
PROP                                                                                                                                    
REC(150,45,0,0, )
VIS 0
PIN(100,-15,0.000,0.000)a
PIN(110,-15,0.000,0.000)b
PIN(105,-50,0.090,0.070)out
LIG(112,-23,115,-19)
LIG(112,-27,115,-23)
LIG(105,-43,105,-50)
LIG(107,-42,111,-39)
LIG(105,-43,107,-42)
LIG(103,-42,105,-43)
LIG(99,-39,103,-42)
LIG(96,-34,99,-39)
LIG(111,-39,114,-34)
LIG(114,-34,115,-23)
LIG(95,-23,96,-34)
LIG(108,-29,112,-27)
LIG(95,-23,98,-27)
LIG(98,-27,102,-29)
LIG(102,-29,105,-30)
LIG(105,-30,108,-29)
LIG(95,-19,98,-23)
LIG(98,-23,102,-25)
LIG(102,-25,105,-26)
LIG(105,-26,108,-25)
LIG(108,-25,112,-23)
LIG(100,-15,100,-24)
LIG(110,-15,110,-24)
VLG xor xor2(out,a,b);
FSYM
CNC(100 15)
CNC(180 -5)
CNC(120 50)
CNC(65 40)
CNC(140 15)
CNC(105 40)
CNC(100 -10)
CNC(65 40)
CNC(65 40)
CNC(40 50)
CNC(140 -10)
CNC(60 15)
CNC(105 40)
CNC(80 50)
CNC(105 40)
LIG(180,-5,180,25)
LIG(30,-15,30,5)
LIG(25,0,25,15)
LIG(-5,50,40,50)
LIG(180,-10,180,-5)
LIG(40,50,40,35)
LIG(100,-10,100,15)
LIG(20,-15,20,-5)
LIG(40,50,80,50)
LIG(20,-5,180,-5)
LIG(120,50,160,50)
LIG(25,25,25,40)
LIG(25,40,65,40)
LIG(175,15,175,0)
LIG(175,25,180,25)
LIG(110,-15,110,-10)
LIG(145,25,145,40)
LIG(55,25,60,25)
LIG(60,25,60,15)
LIG(140,15,145,15)
LIG(140,-15,140,-10)
LIG(140,-10,140,15)
LIG(110,-10,140,-10)
LIG(100,15,105,15)
LIG(100,-15,100,-10)
LIG(25,0,175,0)
LIG(70,-10,70,-15)
LIG(60,15,65,15)
LIG(60,-15,60,15)
LIG(105,40,145,40)
LIG(105,25,105,40)
LIG(65,40,105,40)
LIG(65,25,65,40)
LIG(140,25,140,15)
LIG(80,50,120,50)
LIG(80,35,80,50)
LIG(120,35,120,50)
LIG(70,-10,100,-10)
LIG(95,25,100,25)
LIG(100,25,100,15)
LIG(150,-15,150,-10)
LIG(160,35,160,50)
LIG(55,5,55,15)
LIG(30,5,55,5)
LIG(150,-10,180,-10)
LIG(135,25,140,25)
FFIG C:\users\gabrielbadila\My Documents\Facultate\Cursuri & Laboratoare\Anul 4\Semestrul 2\VLSI\Tema Microprocesor\ringCounter4.sch
