{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "enhanced_architecture"}, {"score": 0.004592905436175987, "phrase": "on-chip_pseudorandom_test_pattern_generators"}, {"score": 0.003802135020791801, "phrase": "response_compactors"}, {"score": 0.003541923233726252, "phrase": "ring_generators"}, {"score": 0.003299460925313939, "phrase": "new_structure"}, {"score": 0.002259883463607508, "phrase": "propagation_delays"}, {"score": 0.0021049977753042253, "phrase": "associated_phase_shifters"}], "paper_keywords": ["built-in self-test", " design for testability", " linear feedback shift registers", " phase shifters", " ring generators"], "paper_abstract": "This paper presents an enhanced architecture of on-chip pseudorandom test pattern generators, test data decompressors, and test response compactors based on ring generators. The new structure is aimed at improving layout and routing properties while, at the same time, reducing propagation delays introduced by associated phase shifters.", "paper_title": "High performance dense ring generators", "paper_id": "WOS:000233304800008"}