{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 04:32:27 2020 " "Info: Processing started: Sun Mar 08 04:32:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diviseur -c diviseur " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off diviseur -c diviseur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1hz-SYN " "Info: Found design unit 1: div1hz-SYN" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/div1hz.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div1hz " "Info: Found entity 1: div1hz" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/div1hz.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diviseur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Info: Found entity 1: diviseur" {  } { { "diviseur.bdf" "" { Schematic "C:/Users/arsen/Desktop/moteur/diviseur.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cmp4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp4bits-SYN " "Info: Found design unit 1: cmp4bits-SYN" {  } { { "cmp4bits.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/cmp4bits.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cmp4bits " "Info: Found entity 1: cmp4bits" {  } { { "cmp4bits.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/cmp4bits.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "diviseur " "Info: Elaborating entity \"diviseur\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1hz div1hz:inst " "Info: Elaborating entity \"div1hz\" for hierarchy \"div1hz:inst\"" {  } { { "diviseur.bdf" "inst" { Schematic "C:/Users/arsen/Desktop/moteur/diviseur.bdf" { { 184 160 304 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter div1hz:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"div1hz:inst\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "lpm_counter_component" { Text "C:/Users/arsen/Desktop/moteur/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "div1hz:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"div1hz:inst\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1hz:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"div1hz:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Info: Parameter \"lpm_width\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/div1hz.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_lph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lph " "Info: Found entity 1: cntr_lph" {  } { { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lph div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated " "Info: Elaborating entity \"cntr_lph\" for hierarchy \"div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "affichage.vhd 2 1 " "Warning: Using design file affichage.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 affichage-a " "Info: Found design unit 1: affichage-a" {  } { { "affichage.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/affichage.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 affichage " "Info: Found entity 1: affichage" {  } { { "affichage.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/affichage.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "affichage affichage:inst2 " "Info: Elaborating entity \"affichage\" for hierarchy \"affichage:inst2\"" {  } { { "diviseur.bdf" "inst2" { Schematic "C:/Users/arsen/Desktop/moteur/diviseur.bdf" { { 392 392 568 488 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp4bits cmp4bits:inst1 " "Info: Elaborating entity \"cmp4bits\" for hierarchy \"cmp4bits:inst1\"" {  } { { "diviseur.bdf" "inst1" { Schematic "C:/Users/arsen/Desktop/moteur/diviseur.bdf" { { 384 80 224 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cmp4bits:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cmp4bits:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "cmp4bits.vhd" "lpm_counter_component" { Text "C:/Users/arsen/Desktop/moteur/cmp4bits.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cmp4bits:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"cmp4bits:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "cmp4bits.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/cmp4bits.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmp4bits:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"cmp4bits:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cmp4bits.vhd" "" { Text "C:/Users/arsen/Desktop/moteur/cmp4bits.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1oh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1oh " "Info: Found entity 1: cntr_1oh" {  } { { "db/cntr_1oh.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_1oh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1oh cmp4bits:inst1\|lpm_counter:lpm_counter_component\|cntr_1oh:auto_generated " "Info: Elaborating entity \"cntr_1oh\" for hierarchy \"cmp4bits:inst1\|lpm_counter:lpm_counter_component\|cntr_1oh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Info: Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 04:32:29 2020 " "Info: Processing ended: Sun Mar 08 04:32:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 04:32:29 2020 " "Info: Processing started: Sun Mar 08 04:32:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off diviseur -c diviseur " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off diviseur -c diviseur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "diviseur EP3C16U484C6 " "Info: Selected device EP3C16U484C6 for design \"diviseur\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40U484C6 " "Info: Device EP3C40U484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55U484C6 " "Info: Device EP3C55U484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80U484C6 " "Info: Device EP3C80U484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "diviseur.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'diviseur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "diviseur.bdf" "" { Schematic "C:/Users/arsen/Desktop/moteur/diviseur.bdf" { { 208 -24 144 224 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]  " "Info: Automatically promoted node div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_comb_bita25 " "Info: Destination node div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_comb_bita25" {  } { { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 156 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "1hz~output " "Info: Destination node 1hz~output" {  } { { "diviseur.bdf" "" { Schematic "C:/Users/arsen/Desktop/moteur/diviseur.bdf" { { 72 328 504 88 "1hz" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1hz~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 161 17 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_reg_bit[25] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment4\[1\] " "Warning: Node \"segment4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment4\[2\] " "Warning: Node \"segment4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment4\[3\] " "Warning: Node \"segment4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment4\[4\] " "Warning: Node \"segment4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment4\[5\] " "Warning: Node \"segment4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment4\[6\] " "Warning: Node \"segment4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment4\[7\] " "Warning: Node \"segment4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment4\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.764 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.764" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.764 (VIOLATED) " "Info: Path #1: Setup slack is -1.764 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[0\] " "Info: From Node    : div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " "Info: To Node      : div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock " "Info: Launch Clock : clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock " "Info: Latch Clock  : clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      2.269  R        clock network delay " "Info:      2.269      2.269  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.199     uTco  div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[0\] " "Info:      2.468      0.199     uTco  div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[0\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 161 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.000 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[0\]\|q " "Info:      2.468      0.000 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[0\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 161 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.684      0.216 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|dataa " "Info:      2.684      0.216 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 31 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      0.405 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "Info:      3.089      0.405 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 31 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "Info:      3.089      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "Info:      3.147      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "Info:      3.147      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.205      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "Info:      3.205      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.205      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "Info:      3.205      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.263      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "Info:      3.263      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.263      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "Info:      3.263      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 51 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "Info:      3.321      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 51 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "Info:      3.321      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 56 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "Info:      3.379      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 56 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "Info:      3.379      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 61 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "Info:      3.437      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 61 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "Info:      3.437      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 66 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "Info:      3.495      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 66 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "Info:      3.495      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.553      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "Info:      3.553      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.553      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "Info:      3.553      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 76 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.611      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "Info:      3.611      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 76 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.611      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "Info:      3.611      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 81 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "Info:      3.669      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 81 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "Info:      3.669      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 86 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.727      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "Info:      3.727      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 86 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.727      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "Info:      3.727      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 91 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.785      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "Info:      3.785      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 91 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.785      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "Info:      3.785      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 96 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "Info:      3.843      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 96 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "Info:      3.843      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "Info:      3.901      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "Info:      3.901      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 106 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "Info:      3.959      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 106 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "Info:      3.959      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 111 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.017      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "Info:      4.017      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 111 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.017      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "Info:      4.017      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 116 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.075      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "Info:      4.075      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 116 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.075      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "Info:      4.075      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 121 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "Info:      4.133      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 121 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "Info:      4.133      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 126 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "Info:      4.191      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 126 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "Info:      4.191      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.249      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "Info:      4.249      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.249      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "Info:      4.249      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 136 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.307      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "Info:      4.307      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 136 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.307      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "Info:      4.307      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 141 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "Info:      4.365      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 141 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "Info:      4.365      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 146 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.423      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "Info:      4.423      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 146 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.423      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "Info:      4.423      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 151 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.481      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "Info:      4.481      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 151 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.481      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "Info:      4.481      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 156 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.936      0.455 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|combout " "Info:      4.936      0.455 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 156 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.936      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[25\]\|d " "Info:      4.936      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[25\]\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_reg_bit[25] } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 161 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.010      0.074 RR  CELL  div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " "Info:      5.010      0.074 RR  CELL  div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_reg_bit[25] } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 161 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      2.231  R        clock network delay " "Info:      3.231      2.231  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.015     uTsu  div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " "Info:      3.246      0.015     uTsu  div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst|lpm_counter:lpm_counter_component|cntr_lph:auto_generated|counter_reg_bit[25] } "NODE_NAME" } } { "db/cntr_lph.tdf" "" { Text "C:/Users/arsen/Desktop/moteur/db/cntr_lph.tdf" 161 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.010 " "Info: Data Arrival Time  :     5.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.246 " "Info: Data Required Time :     3.246" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.764 (VIOLATED) " "Info: Slack              :    -1.764 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 04:32:32 2020 " "Info: Processing ended: Sun Mar 08 04:32:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 04:32:33 2020 " "Info: Processing started: Sun Mar 08 04:32:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off diviseur -c diviseur " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off diviseur -c diviseur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 04:32:35 2020 " "Info: Processing ended: Sun Mar 08 04:32:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 04:32:35 2020 " "Info: Processing started: Sun Mar 08 04:32:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta diviseur -c diviseur " "Info: Command: quartus_sta diviseur -c diviseur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "diviseur.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'diviseur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info: create_clock -period 1.000 -name clock clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " "Info: create_clock -period 1.000 -name div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.820 " "Info: Worst-case setup slack is -1.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820       -28.751 clock  " "Info:    -1.820       -28.751 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624        -1.834 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]  " "Info:    -0.624        -1.834 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Info: Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088         0.000 clock  " "Info:     0.088         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]  " "Info:     0.599         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.470 " "Info: Worst-case setup slack is -1.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470       -22.286 clock  " "Info:    -1.470       -22.286 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445        -1.181 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]  " "Info:    -0.445        -1.181 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Info: Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 clock  " "Info:     0.084         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]  " "Info:     0.531         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Rise) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) setup and hold " "Critical Warning: From div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) to div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.603 " "Info: Worst-case setup slack is -0.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603        -5.922 clock  " "Info:    -0.603        -5.922 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]  " "Info:     0.100         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.035 " "Info: Worst-case hold slack is -0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035        -0.035 clock  " "Info:    -0.035        -0.035 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\]  " "Info:     0.320         0.000 div1hz:inst\|lpm_counter:lpm_counter_component\|cntr_lph:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 04:32:37 2020 " "Info: Processing ended: Sun Mar 08 04:32:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Info: Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
