<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › ath › ath9k › ar9002_mac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ar9002_mac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2008-2011 Atheros Communications Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span>
<span class="cm"> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span>
<span class="cm"> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;hw.h&quot;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>

<span class="cp">#define AR_BufLen           0x00000fff</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar9002_hw_rx_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_CR</span><span class="p">,</span> <span class="n">AR_CR_RXE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar9002_hw_set_desc_link</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ds_link</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">((</span><span class="k">struct</span> <span class="n">ath_desc</span><span class="o">*</span><span class="p">)</span> <span class="n">ds</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">ds_link</span> <span class="o">=</span> <span class="n">ds_link</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">ar9002_hw_get_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="k">enum</span> <span class="n">ath9k_int</span> <span class="o">*</span><span class="n">masked</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">isr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ath9k_hw_capabilities</span> <span class="o">*</span><span class="n">pCap</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">caps</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sync_cause</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">fatal_int</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">AR_SREV_9100</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_INTR_ASYNC_CAUSE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR_INTR_MAC_IRQ</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_RTC_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR_RTC_STATUS_M</span><span class="p">)</span>
			    <span class="o">==</span> <span class="n">AR_RTC_STATUS_ON</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">isr</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_ISR</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">sync_cause</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_INTR_SYNC_CAUSE</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">AR_INTR_SYNC_DEFAULT</span><span class="p">;</span>

		<span class="o">*</span><span class="n">masked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isr</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">sync_cause</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">masked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">isr</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_ISR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">AR_ISR_BCNMISC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">isr2</span><span class="p">;</span>
			<span class="n">isr2</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_ISR_S2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">isr2</span> <span class="o">&amp;</span> <span class="n">AR_ISR_S2_TIM</span><span class="p">)</span>
				<span class="n">mask2</span> <span class="o">|=</span> <span class="n">ATH9K_INT_TIM</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">isr2</span> <span class="o">&amp;</span> <span class="n">AR_ISR_S2_DTIM</span><span class="p">)</span>
				<span class="n">mask2</span> <span class="o">|=</span> <span class="n">ATH9K_INT_DTIM</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">isr2</span> <span class="o">&amp;</span> <span class="n">AR_ISR_S2_DTIMSYNC</span><span class="p">)</span>
				<span class="n">mask2</span> <span class="o">|=</span> <span class="n">ATH9K_INT_DTIMSYNC</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">isr2</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">AR_ISR_S2_CABEND</span><span class="p">))</span>
				<span class="n">mask2</span> <span class="o">|=</span> <span class="n">ATH9K_INT_CABEND</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">isr2</span> <span class="o">&amp;</span> <span class="n">AR_ISR_S2_GTT</span><span class="p">)</span>
				<span class="n">mask2</span> <span class="o">|=</span> <span class="n">ATH9K_INT_GTT</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">isr2</span> <span class="o">&amp;</span> <span class="n">AR_ISR_S2_CST</span><span class="p">)</span>
				<span class="n">mask2</span> <span class="o">|=</span> <span class="n">ATH9K_INT_CST</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">isr2</span> <span class="o">&amp;</span> <span class="n">AR_ISR_S2_TSFOOR</span><span class="p">)</span>
				<span class="n">mask2</span> <span class="o">|=</span> <span class="n">ATH9K_INT_TSFOOR</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">isr</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_ISR_RAC</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">masked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="o">*</span><span class="n">masked</span> <span class="o">=</span> <span class="n">isr</span> <span class="o">&amp;</span> <span class="n">ATH9K_INT_COMMON</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">AR_ISR_RXMINTR</span> <span class="o">|</span> <span class="n">AR_ISR_RXINTM</span> <span class="o">|</span>
			   <span class="n">AR_ISR_RXOK</span> <span class="o">|</span> <span class="n">AR_ISR_RXERR</span><span class="p">))</span>
			<span class="o">*</span><span class="n">masked</span> <span class="o">|=</span> <span class="n">ATH9K_INT_RX</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span>
		    <span class="p">(</span><span class="n">AR_ISR_TXOK</span> <span class="o">|</span> <span class="n">AR_ISR_TXDESC</span> <span class="o">|</span> <span class="n">AR_ISR_TXERR</span> <span class="o">|</span>
		     <span class="n">AR_ISR_TXEOL</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">s0_s</span><span class="p">,</span> <span class="n">s1_s</span><span class="p">;</span>

			<span class="o">*</span><span class="n">masked</span> <span class="o">|=</span> <span class="n">ATH9K_INT_TX</span><span class="p">;</span>

			<span class="n">s0_s</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_ISR_S0_S</span><span class="p">);</span>
			<span class="n">ah</span><span class="o">-&gt;</span><span class="n">intr_txqs</span> <span class="o">|=</span> <span class="n">MS</span><span class="p">(</span><span class="n">s0_s</span><span class="p">,</span> <span class="n">AR_ISR_S0_QCU_TXOK</span><span class="p">);</span>
			<span class="n">ah</span><span class="o">-&gt;</span><span class="n">intr_txqs</span> <span class="o">|=</span> <span class="n">MS</span><span class="p">(</span><span class="n">s0_s</span><span class="p">,</span> <span class="n">AR_ISR_S0_QCU_TXDESC</span><span class="p">);</span>

			<span class="n">s1_s</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_ISR_S1_S</span><span class="p">);</span>
			<span class="n">ah</span><span class="o">-&gt;</span><span class="n">intr_txqs</span> <span class="o">|=</span> <span class="n">MS</span><span class="p">(</span><span class="n">s1_s</span><span class="p">,</span> <span class="n">AR_ISR_S1_QCU_TXERR</span><span class="p">);</span>
			<span class="n">ah</span><span class="o">-&gt;</span><span class="n">intr_txqs</span> <span class="o">|=</span> <span class="n">MS</span><span class="p">(</span><span class="n">s1_s</span><span class="p">,</span> <span class="n">AR_ISR_S1_QCU_TXEOL</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">AR_ISR_RXORN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">INTERRUPT</span><span class="p">,</span>
				<span class="s">&quot;receive FIFO overrun interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="o">*</span><span class="n">masked</span> <span class="o">|=</span> <span class="n">mask2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9100</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">AR_ISR_GENTMR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">s5_s</span><span class="p">;</span>

		<span class="n">s5_s</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_ISR_S5_S</span><span class="p">);</span>
		<span class="n">ah</span><span class="o">-&gt;</span><span class="n">intr_gen_timer_trigger</span> <span class="o">=</span>
				<span class="n">MS</span><span class="p">(</span><span class="n">s5_s</span><span class="p">,</span> <span class="n">AR_ISR_S5_GENTIMER_TRIG</span><span class="p">);</span>

		<span class="n">ah</span><span class="o">-&gt;</span><span class="n">intr_gen_timer_thresh</span> <span class="o">=</span>
			<span class="n">MS</span><span class="p">(</span><span class="n">s5_s</span><span class="p">,</span> <span class="n">AR_ISR_S5_GENTIMER_THRESH</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">intr_gen_timer_trigger</span><span class="p">)</span>
			<span class="o">*</span><span class="n">masked</span> <span class="o">|=</span> <span class="n">ATH9K_INT_GENTIMER</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">s5_s</span> <span class="o">&amp;</span> <span class="n">AR_ISR_S5_TIM_TIMER</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">pCap</span><span class="o">-&gt;</span><span class="n">hw_caps</span> <span class="o">&amp;</span> <span class="n">ATH9K_HW_CAP_AUTOSLEEP</span><span class="p">))</span>
			<span class="o">*</span><span class="n">masked</span> <span class="o">|=</span> <span class="n">ATH9K_INT_TIM_TIMER</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sync_cause</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ath9k_debug_sync_cause</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">sync_cause</span><span class="p">);</span>
		<span class="n">fatal_int</span> <span class="o">=</span>
			<span class="p">(</span><span class="n">sync_cause</span> <span class="o">&amp;</span>
			 <span class="p">(</span><span class="n">AR_INTR_SYNC_HOST1_FATAL</span> <span class="o">|</span> <span class="n">AR_INTR_SYNC_HOST1_PERR</span><span class="p">))</span>
			<span class="o">?</span> <span class="nb">true</span> <span class="o">:</span> <span class="nb">false</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">fatal_int</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sync_cause</span> <span class="o">&amp;</span> <span class="n">AR_INTR_SYNC_HOST1_FATAL</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span>
					<span class="s">&quot;received PCI FATAL interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sync_cause</span> <span class="o">&amp;</span> <span class="n">AR_INTR_SYNC_HOST1_PERR</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span>
					<span class="s">&quot;received PCI PERR interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="o">*</span><span class="n">masked</span> <span class="o">|=</span> <span class="n">ATH9K_INT_FATAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sync_cause</span> <span class="o">&amp;</span> <span class="n">AR_INTR_SYNC_RADM_CPL_TIMEOUT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">INTERRUPT</span><span class="p">,</span>
				<span class="s">&quot;AR_INTR_SYNC_RADM_CPL_TIMEOUT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_RC</span><span class="p">,</span> <span class="n">AR_RC_HOSTIF</span><span class="p">);</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_RC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="o">*</span><span class="n">masked</span> <span class="o">|=</span> <span class="n">ATH9K_INT_FATAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sync_cause</span> <span class="o">&amp;</span> <span class="n">AR_INTR_SYNC_LOCAL_TIMEOUT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">INTERRUPT</span><span class="p">,</span>
				<span class="s">&quot;AR_INTR_SYNC_LOCAL_TIMEOUT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_INTR_SYNC_CAUSE_CLR</span><span class="p">,</span> <span class="n">sync_cause</span><span class="p">);</span>
		<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_INTR_SYNC_CAUSE_CLR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ar9002_set_txdesc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ath_tx_info</span> <span class="o">*</span><span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_desc</span> <span class="o">*</span><span class="n">ads</span> <span class="o">=</span> <span class="n">AR5416DESC</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ctl1</span><span class="p">,</span> <span class="n">ctl6</span><span class="p">;</span>

	<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus0</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus2</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus4</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus6</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus7</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus8</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus9</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_link</span><span class="p">)</span> <span class="o">=</span> <span class="n">i</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">;</span>
	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_data</span><span class="p">)</span> <span class="o">=</span> <span class="n">i</span><span class="o">-&gt;</span><span class="n">buf_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="n">ctl1</span> <span class="o">=</span> <span class="n">i</span><span class="o">-&gt;</span><span class="n">buf_len</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">is_last</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">AR_TxMore</span><span class="p">);</span>
	<span class="n">ctl6</span> <span class="o">=</span> <span class="n">SM</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">keytype</span><span class="p">,</span> <span class="n">AR_EncrType</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9285</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl9</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl10</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl11</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">is_first</span> <span class="o">||</span> <span class="n">i</span><span class="o">-&gt;</span><span class="n">is_last</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">i</span><span class="o">-&gt;</span><span class="n">aggr</span> <span class="o">!=</span> <span class="n">AGGR_BUF_MIDDLE</span> <span class="o">&amp;&amp;</span> <span class="n">i</span><span class="o">-&gt;</span><span class="n">aggr</span> <span class="o">!=</span> <span class="n">AGGR_BUF_LAST</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl2</span><span class="p">)</span> <span class="o">=</span> <span class="n">set11nTries</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">set11nTries</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">set11nTries</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">set11nTries</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span>
			<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">dur_update</span> <span class="o">?</span> <span class="n">AR_DurUpdateEna</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AR_BurstDur</span><span class="p">);</span>

		<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl3</span><span class="p">)</span> <span class="o">=</span> <span class="n">set11nRate</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">set11nRate</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">set11nRate</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">set11nRate</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl2</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl3</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">is_first</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl0</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl1</span><span class="p">)</span> <span class="o">=</span> <span class="n">ctl1</span><span class="p">;</span>
		<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl6</span><span class="p">)</span> <span class="o">=</span> <span class="n">ctl6</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ctl1</span> <span class="o">|=</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">keyix</span> <span class="o">!=</span> <span class="n">ATH9K_TXKEYIX_INVALID</span> <span class="o">?</span> <span class="n">SM</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">keyix</span><span class="p">,</span> <span class="n">AR_DestIdx</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">,</span> <span class="n">AR_FrameType</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_NOACK</span> <span class="o">?</span> <span class="n">AR_NoAck</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_EXT_ONLY</span> <span class="o">?</span> <span class="n">AR_ExtOnly</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_EXT_AND_CTL</span> <span class="o">?</span> <span class="n">AR_ExtAndCtl</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">aggr</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AGGR_BUF_FIRST</span>:
		<span class="n">ctl6</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">aggr_len</span><span class="p">,</span> <span class="n">AR_AggrLen</span><span class="p">);</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">AGGR_BUF_MIDDLE</span>:
		<span class="n">ctl1</span> <span class="o">|=</span> <span class="n">AR_IsAggr</span> <span class="o">|</span> <span class="n">AR_MoreAggr</span><span class="p">;</span>
		<span class="n">ctl6</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">ndelim</span><span class="p">,</span> <span class="n">AR_PadDelim</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AGGR_BUF_LAST</span>:
		<span class="n">ctl1</span> <span class="o">|=</span> <span class="n">AR_IsAggr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AGGR_BUF_NONE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl0</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">pkt_len</span> <span class="o">&amp;</span> <span class="n">AR_FrameLen</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_VMF</span> <span class="o">?</span> <span class="n">AR_VirtMoreFrag</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">txpower</span><span class="p">,</span> <span class="n">AR_XmitPower</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_VEOL</span> <span class="o">?</span> <span class="n">AR_VEOL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_INTREQ</span> <span class="o">?</span> <span class="n">AR_TxIntrReq</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">keyix</span> <span class="o">!=</span> <span class="n">ATH9K_TXKEYIX_INVALID</span> <span class="o">?</span> <span class="n">AR_DestIdxValid</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_CLRDMASK</span> <span class="o">?</span> <span class="n">AR_ClrDestMask</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_RTSENA</span> <span class="o">?</span> <span class="n">AR_RTSEnable</span> <span class="o">:</span>
		   <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_TXDESC_CTSENA</span> <span class="o">?</span> <span class="n">AR_CTSEnable</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl1</span><span class="p">)</span> <span class="o">=</span> <span class="n">ctl1</span><span class="p">;</span>
	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl6</span><span class="p">)</span> <span class="o">=</span> <span class="n">ctl6</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">aggr</span> <span class="o">==</span> <span class="n">AGGR_BUF_MIDDLE</span> <span class="o">||</span> <span class="n">i</span><span class="o">-&gt;</span><span class="n">aggr</span> <span class="o">==</span> <span class="n">AGGR_BUF_LAST</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl4</span><span class="p">)</span> <span class="o">=</span> <span class="n">set11nPktDurRTSCTS</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">set11nPktDurRTSCTS</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl5</span><span class="p">)</span> <span class="o">=</span> <span class="n">set11nPktDurRTSCTS</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">set11nPktDurRTSCTS</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>

	<span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl7</span><span class="p">)</span> <span class="o">=</span> <span class="n">set11nRateFlags</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">set11nRateFlags</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">set11nRateFlags</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">set11nRateFlags</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rates</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">i</span><span class="o">-&gt;</span><span class="n">rtscts_rate</span><span class="p">,</span> <span class="n">AR_RTSCTSRate</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ar9002_hw_proc_txdesc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">ath_tx_status</span> <span class="o">*</span><span class="n">ts</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_desc</span> <span class="o">*</span><span class="n">ads</span> <span class="o">=</span> <span class="n">AR5416DESC</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus9</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_TxDone</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">;</span>

	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_tstamp</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">AR_SendTimestamp</span><span class="p">;</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_TxOpExceeded</span><span class="p">)</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_status</span> <span class="o">|=</span> <span class="n">ATH9K_TXERR_XTXOP</span><span class="p">;</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">tid</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxTid</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rateindex</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_FinalTxIdx</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_seqnum</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_SeqNum</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus0</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rssi_ctl0</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxRSSIAnt00</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rssi_ctl1</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxRSSIAnt01</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rssi_ctl2</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxRSSIAnt02</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_TxBaStatus</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_flags</span> <span class="o">|=</span> <span class="n">ATH9K_TX_BA</span><span class="p">;</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ba_low</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">AR_BaBitmapLow</span><span class="p">;</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ba_high</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">AR_BaBitmapHigh</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_FrmXmitOK</span><span class="p">)</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_status</span> <span class="o">|=</span> <span class="n">ATH9K_TX_ACKED</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_ExcessiveRetries</span><span class="p">)</span>
			<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_status</span> <span class="o">|=</span> <span class="n">ATH9K_TXERR_XRETRY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_Filtered</span><span class="p">)</span>
			<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_status</span> <span class="o">|=</span> <span class="n">ATH9K_TXERR_FILT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_FIFOUnderrun</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_status</span> <span class="o">|=</span> <span class="n">ATH9K_TXERR_FIFO</span><span class="p">;</span>
			<span class="n">ath9k_hw_updatetxtriglevel</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_TxTimerExpired</span><span class="p">)</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_status</span> <span class="o">|=</span> <span class="n">ATH9K_TXERR_TIMER_EXPIRED</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_DescCfgErr</span><span class="p">)</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_flags</span> <span class="o">|=</span> <span class="n">ATH9K_TX_DESC_CFG_ERR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_TxDataUnderrun</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_flags</span> <span class="o">|=</span> <span class="n">ATH9K_TX_DATA_UNDERRUN</span><span class="p">;</span>
		<span class="n">ath9k_hw_updatetxtriglevel</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR_TxDelimUnderrun</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_flags</span> <span class="o">|=</span> <span class="n">ATH9K_TX_DELIM_UNDERRUN</span><span class="p">;</span>
		<span class="n">ath9k_hw_updatetxtriglevel</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_shortretry</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_RTSFailCnt</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_longretry</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_DataFailCnt</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_virtcol</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_VirtRetryCnt</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">ACCESS_ONCE</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_txstatus5</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rssi</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxRSSICombined</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rssi_ext0</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxRSSIAnt10</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rssi_ext1</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxRSSIAnt11</span><span class="p">);</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">ts_rssi_ext2</span> <span class="o">=</span> <span class="n">MS</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">AR_TxRSSIAnt12</span><span class="p">);</span>

	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">evm0</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">AR_TxEVM0</span><span class="p">;</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">evm1</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">AR_TxEVM1</span><span class="p">;</span>
	<span class="n">ts</span><span class="o">-&gt;</span><span class="n">evm2</span> <span class="o">=</span> <span class="n">ads</span><span class="o">-&gt;</span><span class="n">AR_TxEVM2</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ath9k_hw_setuprxdesc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ath_desc</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span>
			  <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_desc</span> <span class="o">*</span><span class="n">ads</span> <span class="o">=</span> <span class="n">AR5416DESC</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>

	<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl1</span> <span class="o">=</span> <span class="n">size</span> <span class="o">&amp;</span> <span class="n">AR_BufLen</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATH9K_RXDESC_INTREQ</span><span class="p">)</span>
		<span class="n">ads</span><span class="o">-&gt;</span><span class="n">ds_ctl1</span> <span class="o">|=</span> <span class="n">AR_RxIntrReq</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">rx</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ads</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">rx</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ath9k_hw_setuprxdesc</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">ar9002_hw_attach_mac_ops</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ath_hw_ops</span> <span class="o">*</span><span class="n">ops</span> <span class="o">=</span> <span class="n">ath9k_hw_ops</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="n">ops</span><span class="o">-&gt;</span><span class="n">rx_enable</span> <span class="o">=</span> <span class="n">ar9002_hw_rx_enable</span><span class="p">;</span>
	<span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_desc_link</span> <span class="o">=</span> <span class="n">ar9002_hw_set_desc_link</span><span class="p">;</span>
	<span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_isr</span> <span class="o">=</span> <span class="n">ar9002_hw_get_isr</span><span class="p">;</span>
	<span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_txdesc</span> <span class="o">=</span> <span class="n">ar9002_set_txdesc</span><span class="p">;</span>
	<span class="n">ops</span><span class="o">-&gt;</span><span class="n">proc_txdesc</span> <span class="o">=</span> <span class="n">ar9002_hw_proc_txdesc</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
