Analysis & Synthesis report for Reaction-Time-Game
Tue Apr 30 05:21:02 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "seven_seg_decoder_bus:ssd5"
 12. Port Connectivity Checks: "seven_seg_decoder_bus:ssd4"
 13. Port Connectivity Checks: "seven_seg_decoder_bus:ssd1"
 14. Port Connectivity Checks: "fullstate:fs|full_add_subtract13bit:FA1|full_adder_13bit:FA"
 15. Port Connectivity Checks: "fullstate:fs|full_add_subtract13bit:FA1"
 16. Port Connectivity Checks: "fullstate:fs|mux3_8:ma0"
 17. Port Connectivity Checks: "fullstate:fs|mux3_8:ma1"
 18. Port Connectivity Checks: "fullstate:fs|mux3_8:ma2"
 19. Port Connectivity Checks: "fullstate:fs|equals13bit:counterIsSame"
 20. Port Connectivity Checks: "twoBitUpCounterREAL:tb2"
 21. Port Connectivity Checks: "regfile:rf|Mux8:outputMuxQ"
 22. Port Connectivity Checks: "regfile:rf|Mux8:outputMuxP"
 23. Port Connectivity Checks: "regfile:rf|Decoder3to8:decoder"
 24. Port Connectivity Checks: "regfile:rf"
 25. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA13"
 26. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA12"
 27. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA11"
 28. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA10"
 29. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA9"
 30. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA8"
 31. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA7"
 32. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA6"
 33. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA5"
 34. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA4"
 35. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA3"
 36. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA2"
 37. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA1"
 38. Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper"
 39. Port Connectivity Checks: "divideByFiftyThousandCounter:dbftc"
 40. Port Connectivity Checks: "delayCounterWithDone:dc|equals13bit:eq"
 41. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA11"
 42. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA10"
 43. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA9"
 44. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA8"
 45. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA7"
 46. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA6"
 47. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA5"
 48. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA4"
 49. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA3"
 50. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA2"
 51. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA1"
 52. Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 30 05:21:02 2024              ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Standard Edition ;
; Revision Name                      ; Reaction-Time-Game                                 ;
; Top-level Entity Name              ; Reaction_Time_Game                                 ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 0                                                  ;
;     Total combinational functions  ; 0                                                  ;
;     Dedicated logic registers      ; 0                                                  ;
; Total registers                    ; 0                                                  ;
; Total pins                         ; 41                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 0                                                  ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Reaction_Time_Game ; Reaction-Time-Game ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; Reaction_Time_Game.v             ; yes             ; User Verilog HDL File        ; U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v           ;         ;
; seven_seg_decoder_enable.v       ; yes             ; User Verilog HDL File        ; U:/CPRE281/FinalProject/Reaction-Time-Game/seven_seg_decoder_enable.v     ;         ;
; RegisterFile/Register.v          ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Register.v        ;         ;
; RegisterFile/RegisterRow.v       ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/RegisterRow.v     ;         ;
; RegisterFile/Mux8.v              ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Mux8.v            ;         ;
; RegisterFile/Decoder3to8.v       ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Decoder3to8.v     ;         ;
; RegisterFile/regfile.v           ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/regfile.v         ;         ;
; FA.v                             ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/FA.v                           ;         ;
; full_adder_13bit.v               ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v             ;         ;
; full_add_subtract13bit.v         ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/full_add_subtract13bit.v       ;         ;
; mux4to1.v                        ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/mux4to1.v                      ;         ;
; mux3_8.v                         ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/mux3_8.v                       ;         ;
; equals13bit.v                    ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v                  ;         ;
; fullstate.v                      ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v                    ;         ;
; seven_seg_decoder_bus.v          ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/seven_seg_decoder_bus.v        ;         ;
; TFlipFlop.v                      ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/TFlipFlop.v                    ;         ;
; counter/ElevenBitUpCounter.v     ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v   ;         ;
; delayCounterWithDone.v           ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/delayCounterWithDone.v         ;         ;
; counter/ThirteenBitUpCounter.v   ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v ;         ;
; scoreCounterWithDone.v           ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/scoreCounterWithDone.v         ;         ;
; divideByFiftyThousandCounter.v   ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/divideByFiftyThousandCounter.v ;         ;
; twoBitUpCounterREAL.v            ; yes             ; Auto-Found Verilog HDL File  ; U:/CPRE281/FinalProject/Reaction-Time-Game/twoBitUpCounterREAL.v          ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
;                                             ;             ;
; Total combinational functions               ; 0           ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 0           ;
;     -- 3 input functions                    ; 0           ;
;     -- <=2 input functions                  ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 0           ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 41          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; buttonStart ;
; Maximum fan-out                             ; 1           ;
; Total fan-out                               ; 41          ;
; Average fan-out                             ; 0.50        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                             ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name        ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
; |Reaction_Time_Game        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 41   ; 0            ; |Reaction_Time_Game ; Reaction_Time_Game ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+--------------------------------------------------------+---------------------------------------------+
; Register name                                          ; Reason for Removal                          ;
+--------------------------------------------------------+---------------------------------------------+
; fullstate:fs|df0                                       ; Stuck at GND due to stuck port clock        ;
; fullstate:fs|df1                                       ; Stuck at GND due to stuck port clock        ;
; fullstate:fs|df2                                       ; Stuck at GND due to stuck port clock        ;
; regfile:rf|RegisterRow:reg1|Register:register13|regDFF ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register12|regDFF ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register11|regDFF ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register10|regDFF ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register9|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register8|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register7|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register6|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register5|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register4|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register3|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register2|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg1|Register:register1|regDFF  ; Stuck at GND due to stuck port clock_enable ;
; regfile:rf|RegisterRow:reg4|Register:register13|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register12|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register11|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register10|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register9|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register8|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register7|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register6|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register5|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register4|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register3|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register2|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg4|Register:register1|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register13|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register12|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register11|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register10|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register9|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register8|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register7|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register6|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register5|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register4|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register3|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register2|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg3|Register:register1|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register13|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register12|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register11|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register10|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register9|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register8|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register7|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register6|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register5|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register4|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register3|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register2|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg2|Register:register1|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register13|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register12|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register11|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register10|regDFF ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register9|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register8|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register7|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register6|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register5|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register4|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register3|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register2|regDFF  ; Stuck at GND due to stuck port data_in      ;
; regfile:rf|RegisterRow:reg0|Register:register1|regDFF  ; Stuck at GND due to stuck port data_in      ;
; divideByFiftyThousandCounter:dbftc|TFF_inst1           ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_61 ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst16          ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst18          ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst19          ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst2           ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst20          ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_71 ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst25          ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst3           ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_70 ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst6           ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_63 ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|TFF_inst80          ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_68 ; Lost fanout                                 ;
; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_65 ; Lost fanout                                 ;
; Total Number of Removed Registers = 84                 ;                                             ;
+--------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+-----------------------------------------------+-------------------------+---------------------------------------------------------+
; Register name                                 ; Reason for Removal      ; Registers Removed due to This Register                  ;
+-----------------------------------------------+-------------------------+---------------------------------------------------------+
; fullstate:fs|df0                              ; Stuck at GND            ; regfile:rf|RegisterRow:reg1|Register:register12|regDFF, ;
;                                               ; due to stuck port clock ; regfile:rf|RegisterRow:reg1|Register:register10|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg1|Register:register9|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register13|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register12|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register11|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register10|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register9|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register8|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register7|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register6|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register5|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register4|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register3|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register2|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg4|Register:register1|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register13|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register12|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register11|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register10|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register9|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register8|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register7|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register6|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register5|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register4|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register3|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register2|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg3|Register:register1|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register13|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register12|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register11|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register10|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register9|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register8|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register7|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register6|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register5|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register4|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register3|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register2|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg2|Register:register1|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register13|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register12|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register11|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register10|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register9|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register8|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register7|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register6|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register5|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register4|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register3|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register2|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg0|Register:register1|regDFF,  ;
;                                               ;                         ; divideByFiftyThousandCounter:dbftc|TFF_inst25           ;
; fullstate:fs|df2                              ; Stuck at GND            ; regfile:rf|RegisterRow:reg1|Register:register7|regDFF,  ;
;                                               ; due to stuck port clock ; regfile:rf|RegisterRow:reg1|Register:register6|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg1|Register:register5|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg1|Register:register4|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg1|Register:register3|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg1|Register:register2|regDFF,  ;
;                                               ;                         ; regfile:rf|RegisterRow:reg1|Register:register1|regDFF   ;
; divideByFiftyThousandCounter:dbftc|TFF_inst1  ; Lost Fanouts            ; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_61, ;
;                                               ;                         ; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_71, ;
;                                               ;                         ; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_70, ;
;                                               ;                         ; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_63, ;
;                                               ;                         ; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_68, ;
;                                               ;                         ; divideByFiftyThousandCounter:dbftc|SYNTHESIZED_WIRE_65  ;
; fullstate:fs|df1                              ; Stuck at GND            ; regfile:rf|RegisterRow:reg1|Register:register13|regDFF, ;
;                                               ; due to stuck port clock ; regfile:rf|RegisterRow:reg1|Register:register11|regDFF, ;
;                                               ;                         ; regfile:rf|RegisterRow:reg1|Register:register8|regDFF   ;
; divideByFiftyThousandCounter:dbftc|TFF_inst18 ; Lost Fanouts            ; divideByFiftyThousandCounter:dbftc|TFF_inst80           ;
+-----------------------------------------------+-------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Port Connectivity Checks: "seven_seg_decoder_bus:ssd5" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; En   ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "seven_seg_decoder_bus:ssd4" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; X[3..1] ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "seven_seg_decoder_bus:ssd1" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; En   ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullstate:fs|full_add_subtract13bit:FA1|full_adder_13bit:FA"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullstate:fs|full_add_subtract13bit:FA1"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Y[12..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; AddSub   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "fullstate:fs|mux3_8:ma0" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; X7   ; Input ; Info     ; Stuck at GND              ;
; X6   ; Input ; Info     ; Stuck at GND              ;
; X5   ; Input ; Info     ; Stuck at VCC              ;
; X3   ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "fullstate:fs|mux3_8:ma1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; X7   ; Input ; Info     ; Stuck at GND              ;
; X6   ; Input ; Info     ; Stuck at GND              ;
; X5   ; Input ; Info     ; Stuck at GND              ;
; X4   ; Input ; Info     ; Stuck at GND              ;
; X3   ; Input ; Info     ; Stuck at GND              ;
; X2   ; Input ; Info     ; Stuck at VCC              ;
; X0   ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "fullstate:fs|mux3_8:ma2" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; X7   ; Input ; Info     ; Stuck at GND              ;
; X6   ; Input ; Info     ; Stuck at GND              ;
; X5   ; Input ; Info     ; Stuck at VCC              ;
; X4   ; Input ; Info     ; Stuck at VCC              ;
; X3   ; Input ; Info     ; Stuck at VCC              ;
; X2   ; Input ; Info     ; Stuck at GND              ;
; X1   ; Input ; Info     ; Stuck at GND              ;
; X0   ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "fullstate:fs|equals13bit:counterIsSame" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; Y[1..0]  ; Input ; Info     ; Stuck at VCC                         ;
; Y[12..2] ; Input ; Info     ; Stuck at GND                         ;
+----------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "twoBitUpCounterREAL:tb2"                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Q0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q3    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CLRN1 ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "regfile:rf|Mux8:outputMuxQ" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; W7   ; Input ; Info     ; Stuck at GND                 ;
; W6   ; Input ; Info     ; Stuck at GND                 ;
; W5   ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "regfile:rf|Mux8:outputMuxP" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; W7   ; Input ; Info     ; Stuck at GND                 ;
; W6   ; Input ; Info     ; Stuck at GND                 ;
; W5   ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:rf|Decoder3to8:decoder"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[0..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "regfile:rf" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; RP   ; Input ; Info     ; Stuck at GND ;
; CLRN ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA13" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA12" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA11" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA10" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA9" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA8" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA7" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA6" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA5" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA4" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA3" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA2" ;
+---------+-------+----------+------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                          ;
+---------+-------+----------+------------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                     ;
+---------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper|TFlipFlop:TA1"                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; PresetN ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Qn      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper"             ;
+-------+---------+------------------+--------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                ;
+-------+---------+------------------+--------------------------------------------------------+
; Clock ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+-------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "divideByFiftyThousandCounter:dbftc" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|equals13bit:eq" ;
+---------+-------+----------+---------------------------------------+
; Port    ; Type  ; Severity ; Details                               ;
+---------+-------+----------+---------------------------------------+
; X       ; Input ; Info     ; Stuck at VCC                          ;
; Y[1..0] ; Input ; Info     ; Stuck at VCC                          ;
+---------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA11" ;
+---------+-------+----------+----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                        ;
+---------+-------+----------+----------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                   ;
+---------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA10" ;
+---------+-------+----------+----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                        ;
+---------+-------+----------+----------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                   ;
+---------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA9" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA8" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA7" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA6" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA5" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA4" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA3" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA2" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; PresetN ; Input ; Info     ; Stuck at VCC                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA1"                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; PresetN ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Qn      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounterWithDone:dc|ElevenBitUpCounter:upper"                ;
+-------+---------+------------------+--------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                ;
+-------+---------+------------------+--------------------------------------------------------+
; Clock ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+-------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_lcell_comb ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition
    Info: Processing started: Tue Apr 30 05:20:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 22 design units, including 22 entities, in source file reaction_time_game.v
    Info (12023): Found entity 1: Register File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Register.v Line: 4
    Info (12023): Found entity 2: RegisterRow File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/RegisterRow.v Line: 6
    Info (12023): Found entity 3: Mux8 File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Mux8.v Line: 1
    Info (12023): Found entity 4: Decoder3to8 File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Decoder3to8.v Line: 20
    Info (12023): Found entity 5: regfile File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/regfile.v Line: 5
    Info (12023): Found entity 6: FA File: U:/CPRE281/FinalProject/Reaction-Time-Game/FA.v Line: 1
    Info (12023): Found entity 7: full_adder_13bit File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 6
    Info (12023): Found entity 8: full_add_subtract13bit File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_add_subtract13bit.v Line: 5
    Info (12023): Found entity 9: mux4to1 File: U:/CPRE281/FinalProject/Reaction-Time-Game/mux4to1.v Line: 3
    Info (12023): Found entity 10: mux3_8 File: U:/CPRE281/FinalProject/Reaction-Time-Game/mux3_8.v Line: 5
    Info (12023): Found entity 11: equals13bit File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 4
    Info (12023): Found entity 12: fullstate File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 8
    Info (12023): Found entity 13: seven_seg_decoder_enable File: U:/CPRE281/FinalProject/Reaction-Time-Game/seven_seg_decoder_enable.v Line: 4
    Info (12023): Found entity 14: seven_seg_decoder_bus File: U:/CPRE281/FinalProject/Reaction-Time-Game/seven_seg_decoder_bus.v Line: 3
    Info (12023): Found entity 15: TFlipFlop File: U:/CPRE281/FinalProject/Reaction-Time-Game/TFlipFlop.v Line: 22
    Info (12023): Found entity 16: ElevenBitUpCounter File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 2
    Info (12023): Found entity 17: delayCounterWithDone File: U:/CPRE281/FinalProject/Reaction-Time-Game/delayCounterWithDone.v Line: 6
    Info (12023): Found entity 18: ThirteenBitUpCounter File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 2
    Info (12023): Found entity 19: scoreCounterWithDone File: U:/CPRE281/FinalProject/Reaction-Time-Game/scoreCounterWithDone.v Line: 5
    Info (12023): Found entity 20: divideByFiftyThousandCounter File: U:/CPRE281/FinalProject/Reaction-Time-Game/divideByFiftyThousandCounter.v Line: 19
    Info (12023): Found entity 21: twoBitUpCounterREAL File: U:/CPRE281/FinalProject/Reaction-Time-Game/twoBitUpCounterREAL.v Line: 20
    Info (12023): Found entity 22: Reaction_Time_Game File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file seven_seg_decoder_enable.v
Warning (10236): Verilog HDL Implicit Net warning at Register.v(12): created implicit net for "D" File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Register.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(15): created implicit net for "Cnext" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(16): created implicit net for "Cnext1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(17): created implicit net for "Cnext2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(18): created implicit net for "Cnext3" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(19): created implicit net for "Cnext4" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(20): created implicit net for "Cnext5" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(21): created implicit net for "Cnext6" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(22): created implicit net for "Cnext7" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(23): created implicit net for "Cnext8" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(24): created implicit net for "Cnext9" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(25): created implicit net for "Cnext10" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(26): created implicit net for "Cnext11" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at full_adder_13bit.v(27): created implicit net for "CnextOut" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at full_add_subtract13bit.v(28): created implicit net for "_ignore" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_add_subtract13bit.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at mux4to1.v(8): created implicit net for "SW1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/mux4to1.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at mux4to1.v(9): created implicit net for "SW2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/mux4to1.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(9): created implicit net for "R1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(10): created implicit net for "R2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(11): created implicit net for "R3" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(12): created implicit net for "R4" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(13): created implicit net for "R5" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(14): created implicit net for "R6" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(15): created implicit net for "R7" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(16): created implicit net for "R8" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(17): created implicit net for "R9" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(18): created implicit net for "R10" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(19): created implicit net for "R11" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(20): created implicit net for "R12" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at equals13bit.v(21): created implicit net for "R13" File: U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(37): created implicit net for "S2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(37): created implicit net for "S1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(37): created implicit net for "S0" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(38): created implicit net for "delayConterDone" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(41): created implicit net for "N2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(42): created implicit net for "N1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(43): created implicit net for "N0" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at fullstate.v(57): created implicit net for "_ignore" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(10): created implicit net for "QA1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(10): created implicit net for "_ignore" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(11): created implicit net for "cond1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(12): created implicit net for "QA2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(13): created implicit net for "cond2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(14): created implicit net for "QA3" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(15): created implicit net for "cond3" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(16): created implicit net for "QA4" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(17): created implicit net for "cond4" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(18): created implicit net for "QA5" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(19): created implicit net for "cond5" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(20): created implicit net for "QA6" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(21): created implicit net for "cond6" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(22): created implicit net for "QA7" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(23): created implicit net for "cond7" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(24): created implicit net for "QA8" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(25): created implicit net for "cond8" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(26): created implicit net for "QA9" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(27): created implicit net for "cond9" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(28): created implicit net for "QA10" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(29): created implicit net for "cond10" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at ElevenBitUpCounter.v(30): created implicit net for "QA11" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(10): created implicit net for "QA1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(10): created implicit net for "_ignore" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(11): created implicit net for "cond1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(12): created implicit net for "QA2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(13): created implicit net for "cond2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(14): created implicit net for "QA3" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(15): created implicit net for "cond3" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(16): created implicit net for "QA4" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(17): created implicit net for "cond4" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(18): created implicit net for "QA5" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(19): created implicit net for "cond5" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(20): created implicit net for "QA6" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(21): created implicit net for "cond6" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(22): created implicit net for "QA7" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(23): created implicit net for "cond7" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(24): created implicit net for "QA8" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(25): created implicit net for "cond8" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(26): created implicit net for "QA9" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(27): created implicit net for "cond9" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(28): created implicit net for "QA10" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(29): created implicit net for "cond10" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(30): created implicit net for "QA11" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(31): created implicit net for "cond11" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(32): created implicit net for "QA12" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(33): created implicit net for "cond12" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at ThirteenBitUpCounter.v(34): created implicit net for "QA13" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ThirteenBitUpCounter.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at Reaction_Time_Game.v(56): created implicit net for "OnekhzClock" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 56
Info (12127): Elaborating entity "Reaction_Time_Game" for the top level hierarchy
Info (12128): Elaborating entity "delayCounterWithDone" for hierarchy "delayCounterWithDone:dc" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 39
Info (12128): Elaborating entity "ElevenBitUpCounter" for hierarchy "delayCounterWithDone:dc|ElevenBitUpCounter:upper" File: U:/CPRE281/FinalProject/Reaction-Time-Game/delayCounterWithDone.v Line: 13
Info (12128): Elaborating entity "TFlipFlop" for hierarchy "delayCounterWithDone:dc|ElevenBitUpCounter:upper|TFlipFlop:TA1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/counter/ElevenBitUpCounter.v Line: 10
Info (12128): Elaborating entity "equals13bit" for hierarchy "delayCounterWithDone:dc|equals13bit:eq" File: U:/CPRE281/FinalProject/Reaction-Time-Game/delayCounterWithDone.v Line: 15
Info (12128): Elaborating entity "divideByFiftyThousandCounter" for hierarchy "divideByFiftyThousandCounter:dbftc" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 45
Info (12128): Elaborating entity "scoreCounterWithDone" for hierarchy "scoreCounterWithDone:scd" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 47
Info (12128): Elaborating entity "ThirteenBitUpCounter" for hierarchy "scoreCounterWithDone:scd|ThirteenBitUpCounter:upper" File: U:/CPRE281/FinalProject/Reaction-Time-Game/scoreCounterWithDone.v Line: 11
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:rf" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 49
Info (12128): Elaborating entity "Decoder3to8" for hierarchy "regfile:rf|Decoder3to8:decoder" File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/regfile.v Line: 27
Info (12128): Elaborating entity "RegisterRow" for hierarchy "regfile:rf|RegisterRow:reg0" File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/regfile.v Line: 29
Info (12128): Elaborating entity "Register" for hierarchy "regfile:rf|RegisterRow:reg0|Register:register1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/RegisterRow.v Line: 13
Info (12128): Elaborating entity "Mux8" for hierarchy "regfile:rf|Mux8:outputMuxP" File: U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/regfile.v Line: 36
Info (12128): Elaborating entity "twoBitUpCounterREAL" for hierarchy "twoBitUpCounterREAL:tb2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 54
Info (12128): Elaborating entity "fullstate" for hierarchy "fullstate:fs" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 56
Info (12128): Elaborating entity "mux3_8" for hierarchy "fullstate:fs|mux3_8:ma2" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 37
Info (12128): Elaborating entity "mux4to1" for hierarchy "fullstate:fs|mux3_8:ma2|mux4to1:m41SW1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/mux3_8.v Line: 27
Info (12128): Elaborating entity "full_add_subtract13bit" for hierarchy "fullstate:fs|full_add_subtract13bit:FA1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 57
Info (12128): Elaborating entity "full_adder_13bit" for hierarchy "fullstate:fs|full_add_subtract13bit:FA1|full_adder_13bit:FA" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_add_subtract13bit.v Line: 28
Info (12128): Elaborating entity "FA" for hierarchy "fullstate:fs|full_add_subtract13bit:FA1|full_adder_13bit:FA|FA:adder1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v Line: 15
Info (12128): Elaborating entity "seven_seg_decoder_bus" for hierarchy "seven_seg_decoder_bus:ssd1" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 67
Info (12128): Elaborating entity "seven_seg_decoder_enable" for hierarchy "seven_seg_decoder_bus:ssd1|seven_seg_decoder_enable:ssd" File: U:/CPRE281/FinalProject/Reaction-Time-Game/seven_seg_decoder_bus.v Line: 8
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fullstate:fs|_" is missing source, defaulting to GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 56
    Warning (12110): Net "fullstate:fs|S2" is missing source, defaulting to GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 37
    Warning (12110): Net "fullstate:fs|S1" is missing source, defaulting to GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 37
    Warning (12110): Net "fullstate:fs|S0" is missing source, defaulting to GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v Line: 37
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GreenLed" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 15
    Warning (13410): Pin "RedLed" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 16
    Warning (13410): Pin "Screen1[0]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 17
    Warning (13410): Pin "Screen1[1]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 17
    Warning (13410): Pin "Screen1[2]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 17
    Warning (13410): Pin "Screen1[3]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 17
    Warning (13410): Pin "Screen1[4]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 17
    Warning (13410): Pin "Screen1[5]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 17
    Warning (13410): Pin "Screen1[6]" is stuck at VCC File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 17
    Warning (13410): Pin "Screen2[0]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 18
    Warning (13410): Pin "Screen2[1]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 18
    Warning (13410): Pin "Screen2[2]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 18
    Warning (13410): Pin "Screen2[3]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 18
    Warning (13410): Pin "Screen2[4]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 18
    Warning (13410): Pin "Screen2[5]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 18
    Warning (13410): Pin "Screen2[6]" is stuck at VCC File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 18
    Warning (13410): Pin "Screen3[0]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 19
    Warning (13410): Pin "Screen3[1]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 19
    Warning (13410): Pin "Screen3[2]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 19
    Warning (13410): Pin "Screen3[3]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 19
    Warning (13410): Pin "Screen3[4]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 19
    Warning (13410): Pin "Screen3[5]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 19
    Warning (13410): Pin "Screen3[6]" is stuck at VCC File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 19
    Warning (13410): Pin "Screen4[0]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 20
    Warning (13410): Pin "Screen4[1]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 20
    Warning (13410): Pin "Screen4[2]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 20
    Warning (13410): Pin "Screen4[3]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 20
    Warning (13410): Pin "Screen4[4]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 20
    Warning (13410): Pin "Screen4[5]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 20
    Warning (13410): Pin "Screen4[6]" is stuck at VCC File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 20
    Warning (13410): Pin "Screen5[0]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 21
    Warning (13410): Pin "Screen5[1]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 21
    Warning (13410): Pin "Screen5[2]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 21
    Warning (13410): Pin "Screen5[3]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 21
    Warning (13410): Pin "Screen5[4]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 21
    Warning (13410): Pin "Screen5[5]" is stuck at GND File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 21
    Warning (13410): Pin "Screen5[6]" is stuck at VCC File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 21
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "buttonStart" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 11
    Warning (15610): No output dependent on input pin "buttonHit" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 12
    Warning (15610): No output dependent on input pin "buttonReset" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 13
    Warning (15610): No output dependent on input pin "Clock" File: U:/CPRE281/FinalProject/Reaction-Time-Game/Reaction_Time_Game.v Line: 14
Info (21057): Implemented 41 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 37 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Tue Apr 30 05:21:02 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:08


