

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_46_1'
================================================================
* Date:           Sun Apr 10 01:24:37 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.345 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      258|  20.000 ns|  2.580 us|    2|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_46_1  |        0|      256|         3|          1|          1|  0 ~ 255|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_3_fu_99_p2             |         +|   0|  0|  15|           8|           1|
    |ret_V_fu_126_p2          |         +|   0|  0|  24|          17|          13|
    |and_ln1547_fu_160_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1547_1_fu_144_p2  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1547_fu_118_p2    |      icmp|   0|  0|  13|          16|          12|
    |icmp_ln46_fu_93_p2       |      icmp|   0|  0|  11|           8|           8|
    |overflow_1_fu_166_p3     |    select|   0|  0|   8|           1|           8|
    |overflow_2_fu_174_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  96|          70|          70|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    8|         16|
    |i_fu_50                  |   9|          2|    8|         16|
    |overflow_4_fu_46         |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_50                           |   8|   0|    8|          0|
    |icmp_ln46_reg_206                 |   1|   0|    1|          0|
    |lhs_reg_215                       |  16|   0|   16|          0|
    |overflow_4_fu_46                  |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   38|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_46_1|  return value|
|numOfOutputNeurons     |   in|    8|     ap_none|                numOfOutputNeurons|        scalar|
|overflow_4_out         |  out|    8|      ap_vld|                    overflow_4_out|       pointer|
|overflow_4_out_ap_vld  |  out|    1|      ap_vld|                    overflow_4_out|       pointer|
|output_V_address0      |  out|    7|   ap_memory|                          output_V|         array|
|output_V_ce0           |  out|    1|   ap_memory|                          output_V|         array|
|output_V_q0            |   in|   16|   ap_memory|                          output_V|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

