use pgl_device_timing_ids;

timingspec define_arc of device UDID
{

HOLD timing of (posedge UID_CLK : UID_DIN)
{
  thd_udid_din :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (-0.048,-0.130):(-0.048,-0.130))
      (corner "fast" (-0.040,-0.104):(-0.040,-0.104))
    )
  );
};

SETUP timing of (posedge UID_CLK : UID_DIN)
{
  tsu_udid_din :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.372,0.520):(0.372,0.520))
      (corner "fast" (0.310,0.416):(0.310,0.416))
    )
  );
};

HOLD timing of (posedge UID_CLK : UID_LOAD)
{
  thd_udid_load :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (-0.012,-0.090):(-0.012,-0.090))
      (corner "fast" (-0.010,-0.072):(-0.010,-0.072))
    )
  );
};

SETUP timing of (posedge UID_CLK : UID_LOAD)
{
  tsu_udid_load :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.420,0.570):(0.420,0.570))
      (corner "fast" (0.350,0.456):(0.350,0.456))
    )
  );
};

HOLD timing of (posedge UID_CLK : UID_SE)
{
  thd_udid_se :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (-0.036,-0.110):(-0.036,-0.110))
      (corner "fast" (-0.030,-0.088):(-0.030,-0.088))
    )
  );
};

SETUP timing of (posedge UID_CLK : UID_SE)
{
  tsu_udid_se :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.456,0.570):(0.456,0.570))
      (corner "fast" (0.380,0.456):(0.380,0.456))
    )
  );
};

timing of (posedge UID_CLK => UID_DOUT)
{
  tco_udid_dout :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.288,0.360):(0.288,0.360))
      (corner "fast" (0.240,0.288):(0.240,0.288))
    )
  );
};

}
