-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_single is
port (
    ap_ready : OUT STD_LOGIC;
    d_V : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of relu_single is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_fu_16_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln281_fu_24_p1 : STD_LOGIC_VECTOR (7 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        ap_const_lv8_0 when (tmp_fu_16_p3(0) = '1') else 
        trunc_ln281_fu_24_p1;
    tmp_fu_16_p3 <= d_V(8 downto 8);
    trunc_ln281_fu_24_p1 <= d_V(8 - 1 downto 0);
end behav;
