sch2hdl -intstyle ise -family spartan3e -verilog usart_transmiter_drc.vf -w E:/FPGA_Xilinx/USART_updated_3may/usart_transmiter.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_transmiter E:/FPGA_Xilinx/USART_updated_3may/usart_transmiter.sch E:/FPGA_Xilinx/Complete_Fira_1.0/usart_transmiter.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_transmiter E:/FPGA_Xilinx/USART_updated_3may/usart_transmiter.sch E:/FPGA_Xilinx/Complete_Fira_1.0/usart_transmiter.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_transmiter E:/FPGA_Xilinx/USART_updated_3may/usart_transmiter.sch E:/FPGA_Xilinx/Complete_Fira_1.0/usart_transmiter.sym 
