<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_hash_0_0_synth_1" LaunchDir="/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_hash_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sorting_0_0_synth_1" LaunchDir="/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_sorting_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_PWM_0_0_synth_1" LaunchDir="/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_PWM_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_parity2_0_0_synth_1" LaunchDir="/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_parity2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/yao/Class/FPGA/project/lab4/lab4.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_hash_0_0_synth_1"/>
		<Parent Id="design_1_sorting_0_0_synth_1"/>
		<Parent Id="design_1_PWM_0_0_synth_1"/>
		<Parent Id="design_1_parity2_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

