<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › cpm2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cpm2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * General Purpose functions for the global management of the</span>
<span class="cm"> * 8260 Communication Processor Module.</span>
<span class="cm"> * Copyright (c) 1999-2001 Dan Malek &lt;dan@embeddedalley.com&gt;</span>
<span class="cm"> * Copyright (c) 2000 MontaVista Software, Inc (source@mvista.com)</span>
<span class="cm"> *	2.3.99 Updates</span>
<span class="cm"> *</span>
<span class="cm"> * 2006 (c) MontaVista Software, Inc.</span>
<span class="cm"> * Vitaly Bordug &lt;vbordug@ru.mvista.com&gt;</span>
<span class="cm"> * 	Merged to arch/powerpc from arch/ppc/syslib/cpm2_common.c</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public License</span>
<span class="cm"> * version 2. This program is licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * In addition to the individual control of the communication</span>
<span class="cm"> * channels, there are a few functions that globally affect the</span>
<span class="cm"> * communication processor.</span>
<span class="cm"> *</span>
<span class="cm"> * Buffer descriptors must be allocated from the dual ported memory</span>
<span class="cm"> * space.  The allocator for that is here.  When the communication</span>
<span class="cm"> * process is reset, we reclaim the memory available.  There is</span>
<span class="cm"> * currently no deallocator for this memory.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/param.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mpc8260.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/cpm2.h&gt;</span>
<span class="cp">#include &lt;asm/rheap.h&gt;</span>
<span class="cp">#include &lt;asm/fs_pd.h&gt;</span>

<span class="cp">#include &lt;sysdev/fsl_soc.h&gt;</span>

<span class="n">cpm_cpm2_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpmp</span><span class="p">;</span> <span class="cm">/* Pointer to comm processor space */</span>

<span class="cm">/* We allocate this here because it is used almost exclusively for</span>
<span class="cm"> * the communication processor devices.</span>
<span class="cm"> */</span>
<span class="n">cpm2_map_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpm2_immr</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cpm2_immr</span><span class="p">);</span>

<span class="cp">#define CPM_MAP_SIZE	(0x40000)	</span><span class="cm">/* 256k - the PQ3 reserve this amount</span>
<span class="cm">					   of space for CPM as it is larger</span>
<span class="cm">					   than on PQ2 */</span><span class="cp"></span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">cpm2_reset</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_PPC_85xx</span>
	<span class="n">cpm2_immr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">get_immrbase</span><span class="p">()</span> <span class="o">+</span> <span class="mh">0x80000</span><span class="p">,</span> <span class="n">CPM_MAP_SIZE</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">cpm2_immr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">get_immrbase</span><span class="p">(),</span> <span class="n">CPM_MAP_SIZE</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* Reclaim the DP memory for our use.</span>
<span class="cm">	 */</span>
	<span class="n">cpm_muram_init</span><span class="p">();</span>

	<span class="cm">/* Tell everyone where the comm processor resides.</span>
<span class="cm">	 */</span>
	<span class="n">cpmp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpm2_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">;</span>

<span class="cp">#ifndef CONFIG_PPC_EARLY_DEBUG_CPM</span>
	<span class="cm">/* Reset the CPM.</span>
<span class="cm">	 */</span>
	<span class="n">cpm_command</span><span class="p">(</span><span class="n">CPM_CR_RST</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">cmd_lock</span><span class="p">);</span>

<span class="cp">#define MAX_CR_CMD_LOOPS        10000</span>

<span class="kt">int</span> <span class="nf">cpm_command</span><span class="p">(</span><span class="n">u32</span> <span class="n">command</span><span class="p">,</span> <span class="n">u8</span> <span class="n">opcode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmd_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpmp</span><span class="o">-&gt;</span><span class="n">cp_cpcr</span><span class="p">,</span> <span class="n">command</span> <span class="o">|</span> <span class="n">opcode</span> <span class="o">|</span> <span class="n">CPM_CR_FLG</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CR_CMD_LOOPS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpmp</span><span class="o">-&gt;</span><span class="n">cp_cpcr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CPM_CR_FLG</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(): Not able to issue CPM command</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmd_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cpm_command</span><span class="p">);</span>

<span class="cm">/* Set a baud rate generator.  This needs lots of work.  There are</span>
<span class="cm"> * eight BRGs, which can be connected to the CPM channels or output</span>
<span class="cm"> * as clocks.  The BRGs are in two different block of internal</span>
<span class="cm"> * memory mapped space.</span>
<span class="cm"> * The baud rate clock is the system clock divided by something.</span>
<span class="cm"> * It was set up long ago during the initial boot phase and is</span>
<span class="cm"> * is given to us.</span>
<span class="cm"> * Baud rate clocks are zero-based in the driver code (as that maps</span>
<span class="cm"> * to port numbers).  Documentation uses 1-based numbering.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">__cpm2_setbrg</span><span class="p">(</span><span class="n">uint</span> <span class="n">brg</span><span class="p">,</span> <span class="n">uint</span> <span class="n">rate</span><span class="p">,</span> <span class="n">uint</span> <span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">div16</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* This is good enough to get SMCs running.....</span>
<span class="cm">	*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">brg</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bp</span> <span class="o">=</span> <span class="n">cpm2_map_size</span><span class="p">(</span><span class="n">im_brgc1</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">bp</span> <span class="o">=</span> <span class="n">cpm2_map_size</span><span class="p">(</span><span class="n">im_brgc5</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">brg</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">bp</span> <span class="o">+=</span> <span class="n">brg</span><span class="p">;</span>
	<span class="cm">/* Round the clock divider to the nearest integer. */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(((</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">CPM_BRG_EN</span> <span class="o">|</span> <span class="n">src</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div16</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">CPM_BRG_DIV16</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">bp</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">cpm2_unmap</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">__cpm2_setbrg</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">cpm2_clk_setup</span><span class="p">(</span><span class="k">enum</span> <span class="n">cpm_clk_target</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clock</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cpmux_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">im_cpmux</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">clk_map</span><span class="p">[][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_BRG5</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_BRG6</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_BRG7</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_BRG8</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_CLK9</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_CLK10</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_CLK11</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC1</span><span class="p">,</span> <span class="n">CPM_CLK12</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_BRG5</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_BRG6</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_BRG7</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_BRG8</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_CLK13</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_CLK14</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_CLK15</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC2</span><span class="p">,</span> <span class="n">CPM_CLK16</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_BRG5</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_BRG6</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_BRG7</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_BRG8</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_CLK13</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_CLK14</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_CLK15</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_FCC3</span><span class="p">,</span> <span class="n">CPM_CLK16</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK11</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK12</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK3</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK4</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK11</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK12</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK3</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK4</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK5</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK6</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK7</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK8</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK5</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK6</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK7</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK8</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">};</span>

	<span class="n">im_cpmux</span> <span class="o">=</span> <span class="n">cpm2_map</span><span class="p">(</span><span class="n">im_cpmux</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPM_CLK_SCC1</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_scr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPM_CLK_SCC2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_scr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPM_CLK_SCC3</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_scr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPM_CLK_SCC4</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_scr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPM_CLK_FCC1</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_fcr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPM_CLK_FCC2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_fcr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPM_CLK_FCC3</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_fcr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;cpm2_clock_setup: invalid clock target</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_map</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">target</span> <span class="o">&amp;&amp;</span> <span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bits</span> <span class="o">=</span> <span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_map</span><span class="p">))</span>
	    <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">bits</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">CPM_CLK_RTX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bits</span> <span class="o">|=</span> <span class="n">bits</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">CPM_CLK_RX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bits</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">bits</span><span class="p">);</span>

	<span class="n">cpm2_unmap</span><span class="p">(</span><span class="n">im_cpmux</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cpm2_smc_clk_setup</span><span class="p">(</span><span class="k">enum</span> <span class="n">cpm_clk_target</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cpmux_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">im_cpmux</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">clk_map</span><span class="p">[][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_BRG7</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_CLK7</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_CLK9</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_BRG8</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_CLK4</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_CLK15</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
	<span class="p">};</span>

	<span class="n">im_cpmux</span> <span class="o">=</span> <span class="n">cpm2_map</span><span class="p">(</span><span class="n">im_cpmux</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPM_CLK_SMC1</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_smr</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPM_CLK_SMC2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">im_cpmux</span><span class="o">-&gt;</span><span class="n">cmx_smr</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;cpm2_smc_clock_setup: invalid clock target</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_map</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">target</span> <span class="o">&amp;&amp;</span> <span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bits</span> <span class="o">=</span> <span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_map</span><span class="p">))</span>
	    <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">bits</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">out_8</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="p">(</span><span class="n">in_8</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">bits</span><span class="p">);</span>

	<span class="n">cpm2_unmap</span><span class="p">(</span><span class="n">im_cpmux</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">cpm2_ioports</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dir</span><span class="p">,</span> <span class="n">par</span><span class="p">,</span> <span class="n">sor</span><span class="p">,</span> <span class="n">odr</span><span class="p">,</span> <span class="n">dat</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">cpm2_set_pin</span><span class="p">(</span><span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm2_ioports</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">cpm2_ioports</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cpm2_immr</span><span class="o">-&gt;</span><span class="n">im_ioport</span><span class="p">;</span>

	<span class="n">pin</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_OUTPUT</span><span class="p">)</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_GPIO</span><span class="p">))</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">par</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">par</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_SECONDARY</span><span class="p">)</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_OPENDRAIN</span><span class="p">)</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">odr</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="p">[</span><span class="n">port</span><span class="p">].</span><span class="n">odr</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm_init_par_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>

	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm2-pario-bank&quot;</span><span class="p">)</span>
		<span class="n">cpm2_gpiochip_add32</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">cpm_init_par_io</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
