
STM32L010RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000312c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  080031ec  080031ec  000131ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003318  08003318  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003318  08003318  00013318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003320  08003320  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003320  08003320  00013320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003324  08003324  00013324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  2000000c  08003334  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  08003334  000200f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c737  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c19  00000000  00000000  0002c76b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  0002e388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a60  00000000  00000000  0002ee90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011f8f  00000000  00000000  0002f8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b9ff  00000000  00000000  0004187f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006e959  00000000  00000000  0004d27e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bbbd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002798  00000000  00000000  000bbc2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031d4 	.word	0x080031d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080031d4 	.word	0x080031d4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	1c08      	adds	r0, r1, #0
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f82e 	bl	80002c0 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	0415      	lsls	r5, r2, #16
 8000274:	0c2d      	lsrs	r5, r5, #16
 8000276:	000f      	movs	r7, r1
 8000278:	0001      	movs	r1, r0
 800027a:	002e      	movs	r6, r5
 800027c:	46c6      	mov	lr, r8
 800027e:	4684      	mov	ip, r0
 8000280:	0400      	lsls	r0, r0, #16
 8000282:	0c14      	lsrs	r4, r2, #16
 8000284:	0c00      	lsrs	r0, r0, #16
 8000286:	0c09      	lsrs	r1, r1, #16
 8000288:	4346      	muls	r6, r0
 800028a:	434d      	muls	r5, r1
 800028c:	4360      	muls	r0, r4
 800028e:	4361      	muls	r1, r4
 8000290:	1940      	adds	r0, r0, r5
 8000292:	0c34      	lsrs	r4, r6, #16
 8000294:	1824      	adds	r4, r4, r0
 8000296:	b500      	push	{lr}
 8000298:	42a5      	cmp	r5, r4
 800029a:	d903      	bls.n	80002a4 <__aeabi_lmul+0x34>
 800029c:	2080      	movs	r0, #128	; 0x80
 800029e:	0240      	lsls	r0, r0, #9
 80002a0:	4680      	mov	r8, r0
 80002a2:	4441      	add	r1, r8
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	186d      	adds	r5, r5, r1
 80002a8:	4661      	mov	r1, ip
 80002aa:	4359      	muls	r1, r3
 80002ac:	437a      	muls	r2, r7
 80002ae:	0430      	lsls	r0, r6, #16
 80002b0:	1949      	adds	r1, r1, r5
 80002b2:	0424      	lsls	r4, r4, #16
 80002b4:	0c00      	lsrs	r0, r0, #16
 80002b6:	1820      	adds	r0, r4, r0
 80002b8:	1889      	adds	r1, r1, r2
 80002ba:	bc80      	pop	{r7}
 80002bc:	46b8      	mov	r8, r7
 80002be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002c0 <__udivmoddi4>:
 80002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c2:	4657      	mov	r7, sl
 80002c4:	464e      	mov	r6, r9
 80002c6:	4645      	mov	r5, r8
 80002c8:	46de      	mov	lr, fp
 80002ca:	b5e0      	push	{r5, r6, r7, lr}
 80002cc:	0004      	movs	r4, r0
 80002ce:	000d      	movs	r5, r1
 80002d0:	4692      	mov	sl, r2
 80002d2:	4699      	mov	r9, r3
 80002d4:	b083      	sub	sp, #12
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d830      	bhi.n	800033c <__udivmoddi4+0x7c>
 80002da:	d02d      	beq.n	8000338 <__udivmoddi4+0x78>
 80002dc:	4649      	mov	r1, r9
 80002de:	4650      	mov	r0, sl
 80002e0:	f000 f8ba 	bl	8000458 <__clzdi2>
 80002e4:	0029      	movs	r1, r5
 80002e6:	0006      	movs	r6, r0
 80002e8:	0020      	movs	r0, r4
 80002ea:	f000 f8b5 	bl	8000458 <__clzdi2>
 80002ee:	1a33      	subs	r3, r6, r0
 80002f0:	4698      	mov	r8, r3
 80002f2:	3b20      	subs	r3, #32
 80002f4:	469b      	mov	fp, r3
 80002f6:	d433      	bmi.n	8000360 <__udivmoddi4+0xa0>
 80002f8:	465a      	mov	r2, fp
 80002fa:	4653      	mov	r3, sl
 80002fc:	4093      	lsls	r3, r2
 80002fe:	4642      	mov	r2, r8
 8000300:	001f      	movs	r7, r3
 8000302:	4653      	mov	r3, sl
 8000304:	4093      	lsls	r3, r2
 8000306:	001e      	movs	r6, r3
 8000308:	42af      	cmp	r7, r5
 800030a:	d83a      	bhi.n	8000382 <__udivmoddi4+0xc2>
 800030c:	42af      	cmp	r7, r5
 800030e:	d100      	bne.n	8000312 <__udivmoddi4+0x52>
 8000310:	e078      	b.n	8000404 <__udivmoddi4+0x144>
 8000312:	465b      	mov	r3, fp
 8000314:	1ba4      	subs	r4, r4, r6
 8000316:	41bd      	sbcs	r5, r7
 8000318:	2b00      	cmp	r3, #0
 800031a:	da00      	bge.n	800031e <__udivmoddi4+0x5e>
 800031c:	e075      	b.n	800040a <__udivmoddi4+0x14a>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	2301      	movs	r3, #1
 8000328:	465a      	mov	r2, fp
 800032a:	4093      	lsls	r3, r2
 800032c:	9301      	str	r3, [sp, #4]
 800032e:	2301      	movs	r3, #1
 8000330:	4642      	mov	r2, r8
 8000332:	4093      	lsls	r3, r2
 8000334:	9300      	str	r3, [sp, #0]
 8000336:	e028      	b.n	800038a <__udivmoddi4+0xca>
 8000338:	4282      	cmp	r2, r0
 800033a:	d9cf      	bls.n	80002dc <__udivmoddi4+0x1c>
 800033c:	2200      	movs	r2, #0
 800033e:	2300      	movs	r3, #0
 8000340:	9200      	str	r2, [sp, #0]
 8000342:	9301      	str	r3, [sp, #4]
 8000344:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <__udivmoddi4+0x8e>
 800034a:	601c      	str	r4, [r3, #0]
 800034c:	605d      	str	r5, [r3, #4]
 800034e:	9800      	ldr	r0, [sp, #0]
 8000350:	9901      	ldr	r1, [sp, #4]
 8000352:	b003      	add	sp, #12
 8000354:	bcf0      	pop	{r4, r5, r6, r7}
 8000356:	46bb      	mov	fp, r7
 8000358:	46b2      	mov	sl, r6
 800035a:	46a9      	mov	r9, r5
 800035c:	46a0      	mov	r8, r4
 800035e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000360:	4642      	mov	r2, r8
 8000362:	2320      	movs	r3, #32
 8000364:	1a9b      	subs	r3, r3, r2
 8000366:	4652      	mov	r2, sl
 8000368:	40da      	lsrs	r2, r3
 800036a:	4641      	mov	r1, r8
 800036c:	0013      	movs	r3, r2
 800036e:	464a      	mov	r2, r9
 8000370:	408a      	lsls	r2, r1
 8000372:	0017      	movs	r7, r2
 8000374:	4642      	mov	r2, r8
 8000376:	431f      	orrs	r7, r3
 8000378:	4653      	mov	r3, sl
 800037a:	4093      	lsls	r3, r2
 800037c:	001e      	movs	r6, r3
 800037e:	42af      	cmp	r7, r5
 8000380:	d9c4      	bls.n	800030c <__udivmoddi4+0x4c>
 8000382:	2200      	movs	r2, #0
 8000384:	2300      	movs	r3, #0
 8000386:	9200      	str	r2, [sp, #0]
 8000388:	9301      	str	r3, [sp, #4]
 800038a:	4643      	mov	r3, r8
 800038c:	2b00      	cmp	r3, #0
 800038e:	d0d9      	beq.n	8000344 <__udivmoddi4+0x84>
 8000390:	07fb      	lsls	r3, r7, #31
 8000392:	0872      	lsrs	r2, r6, #1
 8000394:	431a      	orrs	r2, r3
 8000396:	4646      	mov	r6, r8
 8000398:	087b      	lsrs	r3, r7, #1
 800039a:	e00e      	b.n	80003ba <__udivmoddi4+0xfa>
 800039c:	42ab      	cmp	r3, r5
 800039e:	d101      	bne.n	80003a4 <__udivmoddi4+0xe4>
 80003a0:	42a2      	cmp	r2, r4
 80003a2:	d80c      	bhi.n	80003be <__udivmoddi4+0xfe>
 80003a4:	1aa4      	subs	r4, r4, r2
 80003a6:	419d      	sbcs	r5, r3
 80003a8:	2001      	movs	r0, #1
 80003aa:	1924      	adds	r4, r4, r4
 80003ac:	416d      	adcs	r5, r5
 80003ae:	2100      	movs	r1, #0
 80003b0:	3e01      	subs	r6, #1
 80003b2:	1824      	adds	r4, r4, r0
 80003b4:	414d      	adcs	r5, r1
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d006      	beq.n	80003c8 <__udivmoddi4+0x108>
 80003ba:	42ab      	cmp	r3, r5
 80003bc:	d9ee      	bls.n	800039c <__udivmoddi4+0xdc>
 80003be:	3e01      	subs	r6, #1
 80003c0:	1924      	adds	r4, r4, r4
 80003c2:	416d      	adcs	r5, r5
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d1f8      	bne.n	80003ba <__udivmoddi4+0xfa>
 80003c8:	9800      	ldr	r0, [sp, #0]
 80003ca:	9901      	ldr	r1, [sp, #4]
 80003cc:	465b      	mov	r3, fp
 80003ce:	1900      	adds	r0, r0, r4
 80003d0:	4169      	adcs	r1, r5
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	db24      	blt.n	8000420 <__udivmoddi4+0x160>
 80003d6:	002b      	movs	r3, r5
 80003d8:	465a      	mov	r2, fp
 80003da:	4644      	mov	r4, r8
 80003dc:	40d3      	lsrs	r3, r2
 80003de:	002a      	movs	r2, r5
 80003e0:	40e2      	lsrs	r2, r4
 80003e2:	001c      	movs	r4, r3
 80003e4:	465b      	mov	r3, fp
 80003e6:	0015      	movs	r5, r2
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	db2a      	blt.n	8000442 <__udivmoddi4+0x182>
 80003ec:	0026      	movs	r6, r4
 80003ee:	409e      	lsls	r6, r3
 80003f0:	0033      	movs	r3, r6
 80003f2:	0026      	movs	r6, r4
 80003f4:	4647      	mov	r7, r8
 80003f6:	40be      	lsls	r6, r7
 80003f8:	0032      	movs	r2, r6
 80003fa:	1a80      	subs	r0, r0, r2
 80003fc:	4199      	sbcs	r1, r3
 80003fe:	9000      	str	r0, [sp, #0]
 8000400:	9101      	str	r1, [sp, #4]
 8000402:	e79f      	b.n	8000344 <__udivmoddi4+0x84>
 8000404:	42a3      	cmp	r3, r4
 8000406:	d8bc      	bhi.n	8000382 <__udivmoddi4+0xc2>
 8000408:	e783      	b.n	8000312 <__udivmoddi4+0x52>
 800040a:	4642      	mov	r2, r8
 800040c:	2320      	movs	r3, #32
 800040e:	2100      	movs	r1, #0
 8000410:	1a9b      	subs	r3, r3, r2
 8000412:	2200      	movs	r2, #0
 8000414:	9100      	str	r1, [sp, #0]
 8000416:	9201      	str	r2, [sp, #4]
 8000418:	2201      	movs	r2, #1
 800041a:	40da      	lsrs	r2, r3
 800041c:	9201      	str	r2, [sp, #4]
 800041e:	e786      	b.n	800032e <__udivmoddi4+0x6e>
 8000420:	4642      	mov	r2, r8
 8000422:	2320      	movs	r3, #32
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	002a      	movs	r2, r5
 8000428:	4646      	mov	r6, r8
 800042a:	409a      	lsls	r2, r3
 800042c:	0023      	movs	r3, r4
 800042e:	40f3      	lsrs	r3, r6
 8000430:	4644      	mov	r4, r8
 8000432:	4313      	orrs	r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	40e2      	lsrs	r2, r4
 8000438:	001c      	movs	r4, r3
 800043a:	465b      	mov	r3, fp
 800043c:	0015      	movs	r5, r2
 800043e:	2b00      	cmp	r3, #0
 8000440:	dad4      	bge.n	80003ec <__udivmoddi4+0x12c>
 8000442:	4642      	mov	r2, r8
 8000444:	002f      	movs	r7, r5
 8000446:	2320      	movs	r3, #32
 8000448:	0026      	movs	r6, r4
 800044a:	4097      	lsls	r7, r2
 800044c:	1a9b      	subs	r3, r3, r2
 800044e:	40de      	lsrs	r6, r3
 8000450:	003b      	movs	r3, r7
 8000452:	4333      	orrs	r3, r6
 8000454:	e7cd      	b.n	80003f2 <__udivmoddi4+0x132>
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__clzdi2>:
 8000458:	b510      	push	{r4, lr}
 800045a:	2900      	cmp	r1, #0
 800045c:	d103      	bne.n	8000466 <__clzdi2+0xe>
 800045e:	f000 f807 	bl	8000470 <__clzsi2>
 8000462:	3020      	adds	r0, #32
 8000464:	e002      	b.n	800046c <__clzdi2+0x14>
 8000466:	1c08      	adds	r0, r1, #0
 8000468:	f000 f802 	bl	8000470 <__clzsi2>
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__clzsi2>:
 8000470:	211c      	movs	r1, #28
 8000472:	2301      	movs	r3, #1
 8000474:	041b      	lsls	r3, r3, #16
 8000476:	4298      	cmp	r0, r3
 8000478:	d301      	bcc.n	800047e <__clzsi2+0xe>
 800047a:	0c00      	lsrs	r0, r0, #16
 800047c:	3910      	subs	r1, #16
 800047e:	0a1b      	lsrs	r3, r3, #8
 8000480:	4298      	cmp	r0, r3
 8000482:	d301      	bcc.n	8000488 <__clzsi2+0x18>
 8000484:	0a00      	lsrs	r0, r0, #8
 8000486:	3908      	subs	r1, #8
 8000488:	091b      	lsrs	r3, r3, #4
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0x22>
 800048e:	0900      	lsrs	r0, r0, #4
 8000490:	3904      	subs	r1, #4
 8000492:	a202      	add	r2, pc, #8	; (adr r2, 800049c <__clzsi2+0x2c>)
 8000494:	5c10      	ldrb	r0, [r2, r0]
 8000496:	1840      	adds	r0, r0, r1
 8000498:	4770      	bx	lr
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	02020304 	.word	0x02020304
 80004a0:	01010101 	.word	0x01010101
	...

080004ac <set_RS>:
} byte_t;

// ----- Private helper functions ----- 

static void set_RS(int state)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS, state);
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	b2da      	uxtb	r2, r3
 80004b8:	23a0      	movs	r3, #160	; 0xa0
 80004ba:	05db      	lsls	r3, r3, #23
 80004bc:	2101      	movs	r1, #1
 80004be:	0018      	movs	r0, r3
 80004c0:	f001 f807 	bl	80014d2 <HAL_GPIO_WritePin>
}
 80004c4:	46c0      	nop			; (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b002      	add	sp, #8
 80004ca:	bd80      	pop	{r7, pc}

080004cc <set_RW>:
static void set_RW(int state)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RW, state);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	b2da      	uxtb	r2, r3
 80004d8:	23a0      	movs	r3, #160	; 0xa0
 80004da:	05db      	lsls	r3, r3, #23
 80004dc:	2102      	movs	r1, #2
 80004de:	0018      	movs	r0, r3
 80004e0:	f000 fff7 	bl	80014d2 <HAL_GPIO_WritePin>
}
 80004e4:	46c0      	nop			; (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b002      	add	sp, #8
 80004ea:	bd80      	pop	{r7, pc}

080004ec <set_E>:
static void set_E(int state)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(E, state);
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	b2da      	uxtb	r2, r3
 80004f8:	2380      	movs	r3, #128	; 0x80
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	4803      	ldr	r0, [pc, #12]	; (800050c <set_E+0x20>)
 80004fe:	0019      	movs	r1, r3
 8000500:	f000 ffe7 	bl	80014d2 <HAL_GPIO_WritePin>
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b002      	add	sp, #8
 800050a:	bd80      	pop	{r7, pc}
 800050c:	50000400 	.word	0x50000400

08000510 <set_DB7>:
static void set_DB7(int state)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB7, state);
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	b2db      	uxtb	r3, r3
 800051c:	4804      	ldr	r0, [pc, #16]	; (8000530 <set_DB7+0x20>)
 800051e:	001a      	movs	r2, r3
 8000520:	2180      	movs	r1, #128	; 0x80
 8000522:	f000 ffd6 	bl	80014d2 <HAL_GPIO_WritePin>
}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	46bd      	mov	sp, r7
 800052a:	b002      	add	sp, #8
 800052c:	bd80      	pop	{r7, pc}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	50000400 	.word	0x50000400

08000534 <set_DB6>:
static void set_DB6(int state)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB6, state);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	b2db      	uxtb	r3, r3
 8000540:	4804      	ldr	r0, [pc, #16]	; (8000554 <set_DB6+0x20>)
 8000542:	001a      	movs	r2, r3
 8000544:	2140      	movs	r1, #64	; 0x40
 8000546:	f000 ffc4 	bl	80014d2 <HAL_GPIO_WritePin>
}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b002      	add	sp, #8
 8000550:	bd80      	pop	{r7, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	50000400 	.word	0x50000400

08000558 <set_DB5>:
static void set_DB5(int state)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB5, state);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	b2db      	uxtb	r3, r3
 8000564:	4804      	ldr	r0, [pc, #16]	; (8000578 <set_DB5+0x20>)
 8000566:	001a      	movs	r2, r3
 8000568:	2120      	movs	r1, #32
 800056a:	f000 ffb2 	bl	80014d2 <HAL_GPIO_WritePin>
}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	b002      	add	sp, #8
 8000574:	bd80      	pop	{r7, pc}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	50000400 	.word	0x50000400

0800057c <set_DB4>:
static void set_DB4(int state)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB4, state);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	b2db      	uxtb	r3, r3
 8000588:	4804      	ldr	r0, [pc, #16]	; (800059c <set_DB4+0x20>)
 800058a:	001a      	movs	r2, r3
 800058c:	2110      	movs	r1, #16
 800058e:	f000 ffa0 	bl	80014d2 <HAL_GPIO_WritePin>
}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b002      	add	sp, #8
 8000598:	bd80      	pop	{r7, pc}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	50000400 	.word	0x50000400

080005a0 <set_DB3>:
static void set_DB3(int state)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB3, state);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	4804      	ldr	r0, [pc, #16]	; (80005c0 <set_DB3+0x20>)
 80005ae:	001a      	movs	r2, r3
 80005b0:	2108      	movs	r1, #8
 80005b2:	f000 ff8e 	bl	80014d2 <HAL_GPIO_WritePin>
}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b002      	add	sp, #8
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	50000400 	.word	0x50000400

080005c4 <set_DB2>:
static void set_DB2(int state)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB2, state);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	4804      	ldr	r0, [pc, #16]	; (80005e4 <set_DB2+0x20>)
 80005d2:	001a      	movs	r2, r3
 80005d4:	2104      	movs	r1, #4
 80005d6:	f000 ff7c 	bl	80014d2 <HAL_GPIO_WritePin>
}
 80005da:	46c0      	nop			; (mov r8, r8)
 80005dc:	46bd      	mov	sp, r7
 80005de:	b002      	add	sp, #8
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	50000400 	.word	0x50000400

080005e8 <set_DB1>:
static void set_DB1(int state)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB1, state);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <set_DB1+0x20>)
 80005f6:	001a      	movs	r2, r3
 80005f8:	2102      	movs	r1, #2
 80005fa:	f000 ff6a 	bl	80014d2 <HAL_GPIO_WritePin>
}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	46bd      	mov	sp, r7
 8000602:	b002      	add	sp, #8
 8000604:	bd80      	pop	{r7, pc}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	50000400 	.word	0x50000400

0800060c <set_DB0>:
static void set_DB0(int state)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB0, state);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	4804      	ldr	r0, [pc, #16]	; (800062c <set_DB0+0x20>)
 800061a:	001a      	movs	r2, r3
 800061c:	2101      	movs	r1, #1
 800061e:	f000 ff58 	bl	80014d2 <HAL_GPIO_WritePin>
}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	b002      	add	sp, #8
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	50000400 	.word	0x50000400

08000630 <get_DB7>:

static int get_DB7()
{
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
    GPIO_PinState state = HAL_GPIO_ReadPin(DB7);
 8000636:	1dfc      	adds	r4, r7, #7
 8000638:	4b08      	ldr	r3, [pc, #32]	; (800065c <get_DB7+0x2c>)
 800063a:	2180      	movs	r1, #128	; 0x80
 800063c:	0018      	movs	r0, r3
 800063e:	f000 ff2b 	bl	8001498 <HAL_GPIO_ReadPin>
 8000642:	0003      	movs	r3, r0
 8000644:	7023      	strb	r3, [r4, #0]
    if(state == GPIO_PIN_SET)
 8000646:	1dfb      	adds	r3, r7, #7
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d101      	bne.n	8000652 <get_DB7+0x22>
        return 1;
 800064e:	2301      	movs	r3, #1
 8000650:	e000      	b.n	8000654 <get_DB7+0x24>
    else
        return 0;
 8000652:	2300      	movs	r3, #0
}
 8000654:	0018      	movs	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	b003      	add	sp, #12
 800065a:	bd90      	pop	{r4, r7, pc}
 800065c:	50000400 	.word	0x50000400

08000660 <sendEnable>:

static void sendEnable()
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
    set_E(1);
 8000664:	2001      	movs	r0, #1
 8000666:	f7ff ff41 	bl	80004ec <set_E>
    set_E(0);
 800066a:	2000      	movs	r0, #0
 800066c:	f7ff ff3e 	bl	80004ec <set_E>
}
 8000670:	46c0      	nop			; (mov r8, r8)
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}

08000676 <waitForBusyFlag>:
static void waitForBusyFlag()
{
 8000676:	b580      	push	{r7, lr}
 8000678:	b082      	sub	sp, #8
 800067a:	af00      	add	r7, sp, #0
    set_RS(0);
 800067c:	2000      	movs	r0, #0
 800067e:	f7ff ff15 	bl	80004ac <set_RS>
    set_RW(1);
 8000682:	2001      	movs	r0, #1
 8000684:	f7ff ff22 	bl	80004cc <set_RW>
    sendEnable();    
 8000688:	f7ff ffea 	bl	8000660 <sendEnable>

    int val = 1;
 800068c:	2301      	movs	r3, #1
 800068e:	607b      	str	r3, [r7, #4]
    while(val != 0)
 8000690:	e003      	b.n	800069a <waitForBusyFlag+0x24>
    {
        val = get_DB7();
 8000692:	f7ff ffcd 	bl	8000630 <get_DB7>
 8000696:	0003      	movs	r3, r0
 8000698:	607b      	str	r3, [r7, #4]
    while(val != 0)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d1f8      	bne.n	8000692 <waitForBusyFlag+0x1c>
    }
}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}

080006aa <sendCommand>:
static void sendCommand()
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	af00      	add	r7, sp, #0
    sendEnable();
 80006ae:	f7ff ffd7 	bl	8000660 <sendEnable>
    waitForBusyFlag();
 80006b2:	f7ff ffe0 	bl	8000676 <waitForBusyFlag>
}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <LCD_Init>:
}

// ----- Public Functions ----- 

void LCD_Init()
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
    //Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	0018      	movs	r0, r3
 80006c6:	2314      	movs	r3, #20
 80006c8:	001a      	movs	r2, r3
 80006ca:	2100      	movs	r1, #0
 80006cc:	f002 fd7a 	bl	80031c4 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	2203      	movs	r2, #3
 80006d4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	2201      	movs	r2, #1
 80006da:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	2201      	movs	r2, #1
 80006e6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e8:	1d3a      	adds	r2, r7, #4
 80006ea:	23a0      	movs	r3, #160	; 0xa0
 80006ec:	05db      	lsls	r3, r3, #23
 80006ee:	0011      	movs	r1, r2
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 fd53 	bl	800119c <HAL_GPIO_Init>

	//Initialize all Output-Pins of Port B
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	4a1b      	ldr	r2, [pc, #108]	; (8000768 <LCD_Init+0xac>)
 80006fa:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	2201      	movs	r2, #1
 8000700:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	2201      	movs	r2, #1
 800070c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	4a16      	ldr	r2, [pc, #88]	; (800076c <LCD_Init+0xb0>)
 8000712:	0019      	movs	r1, r3
 8000714:	0010      	movs	r0, r2
 8000716:	f000 fd41 	bl	800119c <HAL_GPIO_Init>

    //Wait after startup
    HAL_Delay(16);
 800071a:	2010      	movs	r0, #16
 800071c:	f000 fc3c 	bl	8000f98 <HAL_Delay>

    //Reset everything
    set_RS(0);
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff fec3 	bl	80004ac <set_RS>
    set_RW(0);
 8000726:	2000      	movs	r0, #0
 8000728:	f7ff fed0 	bl	80004cc <set_RW>
    set_DB7(0);
 800072c:	2000      	movs	r0, #0
 800072e:	f7ff feef 	bl	8000510 <set_DB7>
    set_DB6(0);
 8000732:	2000      	movs	r0, #0
 8000734:	f7ff fefe 	bl	8000534 <set_DB6>
    set_DB5(0);
 8000738:	2000      	movs	r0, #0
 800073a:	f7ff ff0d 	bl	8000558 <set_DB5>
    set_DB4(0);
 800073e:	2000      	movs	r0, #0
 8000740:	f7ff ff1c 	bl	800057c <set_DB4>
    set_DB3(0);
 8000744:	2000      	movs	r0, #0
 8000746:	f7ff ff2b 	bl	80005a0 <set_DB3>
    set_DB2(0);
 800074a:	2000      	movs	r0, #0
 800074c:	f7ff ff3a 	bl	80005c4 <set_DB2>
    set_DB1(0);
 8000750:	2000      	movs	r0, #0
 8000752:	f7ff ff49 	bl	80005e8 <set_DB1>
    set_DB0(0);
 8000756:	2000      	movs	r0, #0
 8000758:	f7ff ff58 	bl	800060c <set_DB0>

    sendCommand();
 800075c:	f7ff ffa5 	bl	80006aa <sendCommand>
}
 8000760:	46c0      	nop			; (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	b006      	add	sp, #24
 8000766:	bd80      	pop	{r7, pc}
 8000768:	000001ff 	.word	0x000001ff
 800076c:	50000400 	.word	0x50000400

08000770 <LCD_Set8BitMode>:

void LCD_Set8BitMode()
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
    set_RS(0);
 8000774:	2000      	movs	r0, #0
 8000776:	f7ff fe99 	bl	80004ac <set_RS>
    set_RW(0);
 800077a:	2000      	movs	r0, #0
 800077c:	f7ff fea6 	bl	80004cc <set_RW>

    set_DB7(0);
 8000780:	2000      	movs	r0, #0
 8000782:	f7ff fec5 	bl	8000510 <set_DB7>
    set_DB6(0);
 8000786:	2000      	movs	r0, #0
 8000788:	f7ff fed4 	bl	8000534 <set_DB6>
    set_DB5(1); //Configure Function Set
 800078c:	2001      	movs	r0, #1
 800078e:	f7ff fee3 	bl	8000558 <set_DB5>
    set_DB4(1); //8-Bit or 4-Bit
 8000792:	2001      	movs	r0, #1
 8000794:	f7ff fef2 	bl	800057c <set_DB4>
    set_DB3(1); //2 Lines or 1 Line
 8000798:	2001      	movs	r0, #1
 800079a:	f7ff ff01 	bl	80005a0 <set_DB3>
    set_DB2(0); //5x11 or 5x8 Pixel
 800079e:	2000      	movs	r0, #0
 80007a0:	f7ff ff10 	bl	80005c4 <set_DB2>
    set_DB1(0);
 80007a4:	2000      	movs	r0, #0
 80007a6:	f7ff ff1f 	bl	80005e8 <set_DB1>
    set_DB0(0);
 80007aa:	2000      	movs	r0, #0
 80007ac:	f7ff ff2e 	bl	800060c <set_DB0>

    sendCommand();
 80007b0:	f7ff ff7b 	bl	80006aa <sendCommand>
}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <LCD_ClearDisplay>:

void LCD_ClearDisplay()
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
    set_RS(0);
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff fe74 	bl	80004ac <set_RS>
    set_RW(0);
 80007c4:	2000      	movs	r0, #0
 80007c6:	f7ff fe81 	bl	80004cc <set_RW>

    set_DB7(0);
 80007ca:	2000      	movs	r0, #0
 80007cc:	f7ff fea0 	bl	8000510 <set_DB7>
    set_DB6(0);
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff feaf 	bl	8000534 <set_DB6>
    set_DB5(0);
 80007d6:	2000      	movs	r0, #0
 80007d8:	f7ff febe 	bl	8000558 <set_DB5>
    set_DB4(0);
 80007dc:	2000      	movs	r0, #0
 80007de:	f7ff fecd 	bl	800057c <set_DB4>
    set_DB3(0);
 80007e2:	2000      	movs	r0, #0
 80007e4:	f7ff fedc 	bl	80005a0 <set_DB3>
    set_DB2(0);
 80007e8:	2000      	movs	r0, #0
 80007ea:	f7ff feeb 	bl	80005c4 <set_DB2>
    set_DB1(0);
 80007ee:	2000      	movs	r0, #0
 80007f0:	f7ff fefa 	bl	80005e8 <set_DB1>
    set_DB0(1);
 80007f4:	2001      	movs	r0, #1
 80007f6:	f7ff ff09 	bl	800060c <set_DB0>

    sendCommand();
 80007fa:	f7ff ff56 	bl	80006aa <sendCommand>
}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <LCD_ReturnHome>:

void LCD_ReturnHome()
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
    set_RS(0);
 8000808:	2000      	movs	r0, #0
 800080a:	f7ff fe4f 	bl	80004ac <set_RS>
    set_RW(0);
 800080e:	2000      	movs	r0, #0
 8000810:	f7ff fe5c 	bl	80004cc <set_RW>

    set_DB7(0);
 8000814:	2000      	movs	r0, #0
 8000816:	f7ff fe7b 	bl	8000510 <set_DB7>
    set_DB6(0);
 800081a:	2000      	movs	r0, #0
 800081c:	f7ff fe8a 	bl	8000534 <set_DB6>
    set_DB5(0);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff fe99 	bl	8000558 <set_DB5>
    set_DB4(0);
 8000826:	2000      	movs	r0, #0
 8000828:	f7ff fea8 	bl	800057c <set_DB4>
    set_DB3(0);
 800082c:	2000      	movs	r0, #0
 800082e:	f7ff feb7 	bl	80005a0 <set_DB3>
    set_DB2(0);
 8000832:	2000      	movs	r0, #0
 8000834:	f7ff fec6 	bl	80005c4 <set_DB2>
    set_DB1(1);
 8000838:	2001      	movs	r0, #1
 800083a:	f7ff fed5 	bl	80005e8 <set_DB1>
    set_DB0(0);
 800083e:	2000      	movs	r0, #0
 8000840:	f7ff fee4 	bl	800060c <set_DB0>

    sendCommand();
 8000844:	f7ff ff31 	bl	80006aa <sendCommand>
}
 8000848:	46c0      	nop			; (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <LCD_TurnDisplayOn>:

void LCD_TurnDisplayOn()
{
 800084e:	b580      	push	{r7, lr}
 8000850:	af00      	add	r7, sp, #0
    set_RS(0);
 8000852:	2000      	movs	r0, #0
 8000854:	f7ff fe2a 	bl	80004ac <set_RS>
    set_RW(0);
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff fe37 	bl	80004cc <set_RW>

    set_DB7(0);
 800085e:	2000      	movs	r0, #0
 8000860:	f7ff fe56 	bl	8000510 <set_DB7>
    set_DB6(0);
 8000864:	2000      	movs	r0, #0
 8000866:	f7ff fe65 	bl	8000534 <set_DB6>
    set_DB5(0);
 800086a:	2000      	movs	r0, #0
 800086c:	f7ff fe74 	bl	8000558 <set_DB5>
    set_DB4(0);
 8000870:	2000      	movs	r0, #0
 8000872:	f7ff fe83 	bl	800057c <set_DB4>
    set_DB3(1); //Configure Display
 8000876:	2001      	movs	r0, #1
 8000878:	f7ff fe92 	bl	80005a0 <set_DB3>
    set_DB2(1); //Turn On/Off
 800087c:	2001      	movs	r0, #1
 800087e:	f7ff fea1 	bl	80005c4 <set_DB2>
    set_DB1(0); //Cursor settings
 8000882:	2000      	movs	r0, #0
 8000884:	f7ff feb0 	bl	80005e8 <set_DB1>
    set_DB0(0); //Cursor settings
 8000888:	2000      	movs	r0, #0
 800088a:	f7ff febf 	bl	800060c <set_DB0>

    sendCommand();
 800088e:	f7ff ff0c 	bl	80006aa <sendCommand>
}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <LCD_DisplayChar>:

    sendCommand();
}

void LCD_DisplayChar(char c)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	0002      	movs	r2, r0
 80008a0:	1dfb      	adds	r3, r7, #7
 80008a2:	701a      	strb	r2, [r3, #0]
    set_RS(1);
 80008a4:	2001      	movs	r0, #1
 80008a6:	f7ff fe01 	bl	80004ac <set_RS>
    set_RW(0);
 80008aa:	2000      	movs	r0, #0
 80008ac:	f7ff fe0e 	bl	80004cc <set_RW>

    set_DB7(0);
 80008b0:	2000      	movs	r0, #0
 80008b2:	f7ff fe2d 	bl	8000510 <set_DB7>
    set_DB6(1);
 80008b6:	2001      	movs	r0, #1
 80008b8:	f7ff fe3c 	bl	8000534 <set_DB6>
    set_DB5(1);
 80008bc:	2001      	movs	r0, #1
 80008be:	f7ff fe4b 	bl	8000558 <set_DB5>
    set_DB4(0);
 80008c2:	2000      	movs	r0, #0
 80008c4:	f7ff fe5a 	bl	800057c <set_DB4>
    set_DB3(0);
 80008c8:	2000      	movs	r0, #0
 80008ca:	f7ff fe69 	bl	80005a0 <set_DB3>
    set_DB2(0);
 80008ce:	2000      	movs	r0, #0
 80008d0:	f7ff fe78 	bl	80005c4 <set_DB2>
    set_DB1(1);
 80008d4:	2001      	movs	r0, #1
 80008d6:	f7ff fe87 	bl	80005e8 <set_DB1>
    set_DB0(0);
 80008da:	2000      	movs	r0, #0
 80008dc:	f7ff fe96 	bl	800060c <set_DB0>

    sendCommand();
 80008e0:	f7ff fee3 	bl	80006aa <sendCommand>
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b002      	add	sp, #8
 80008ea:	bd80      	pop	{r7, pc}

080008ec <SystemClock_Config>:
UART_HandleTypeDef huart2;

// ----- Functions ----- 

static void SystemClock_Config(void)
{
 80008ec:	b590      	push	{r4, r7, lr}
 80008ee:	b093      	sub	sp, #76	; 0x4c
 80008f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f2:	2414      	movs	r4, #20
 80008f4:	193b      	adds	r3, r7, r4
 80008f6:	0018      	movs	r0, r3
 80008f8:	2334      	movs	r3, #52	; 0x34
 80008fa:	001a      	movs	r2, r3
 80008fc:	2100      	movs	r1, #0
 80008fe:	f002 fc61 	bl	80031c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000902:	003b      	movs	r3, r7
 8000904:	0018      	movs	r0, r3
 8000906:	2314      	movs	r3, #20
 8000908:	001a      	movs	r2, r3
 800090a:	2100      	movs	r1, #0
 800090c:	f002 fc5a 	bl	80031c4 <memset>

  //Configure the main internal regulator output voltage
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000910:	4b22      	ldr	r3, [pc, #136]	; (800099c <SystemClock_Config+0xb0>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a22      	ldr	r2, [pc, #136]	; (80009a0 <SystemClock_Config+0xb4>)
 8000916:	401a      	ands	r2, r3
 8000918:	4b20      	ldr	r3, [pc, #128]	; (800099c <SystemClock_Config+0xb0>)
 800091a:	2180      	movs	r1, #128	; 0x80
 800091c:	0109      	lsls	r1, r1, #4
 800091e:	430a      	orrs	r2, r1
 8000920:	601a      	str	r2, [r3, #0]

  //Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000922:	0021      	movs	r1, r4
 8000924:	187b      	adds	r3, r7, r1
 8000926:	2210      	movs	r2, #16
 8000928:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2201      	movs	r2, #1
 800092e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000930:	187b      	adds	r3, r7, r1
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000936:	187b      	adds	r3, r7, r1
 8000938:	22a0      	movs	r2, #160	; 0xa0
 800093a:	0212      	lsls	r2, r2, #8
 800093c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800093e:	187b      	adds	r3, r7, r1
 8000940:	2200      	movs	r2, #0
 8000942:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000944:	187b      	adds	r3, r7, r1
 8000946:	0018      	movs	r0, r3
 8000948:	f000 fdfc 	bl	8001544 <HAL_RCC_OscConfig>
 800094c:	1e03      	subs	r3, r0, #0
 800094e:	d005      	beq.n	800095c <SystemClock_Config+0x70>
  {
    Error_Handler(&huart2, "HAL_RCC_OscConfig failed!");
 8000950:	4a14      	ldr	r2, [pc, #80]	; (80009a4 <SystemClock_Config+0xb8>)
 8000952:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <SystemClock_Config+0xbc>)
 8000954:	0011      	movs	r1, r2
 8000956:	0018      	movs	r0, r3
 8000958:	f000 fa5d 	bl	8000e16 <Error_Handler>
  }
  
  //Initializes the CPU, AHB and APB buses clocks
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800095c:	003b      	movs	r3, r7
 800095e:	220f      	movs	r2, #15
 8000960:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000962:	003b      	movs	r3, r7
 8000964:	2200      	movs	r2, #0
 8000966:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000968:	003b      	movs	r3, r7
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800096e:	003b      	movs	r3, r7
 8000970:	2200      	movs	r2, #0
 8000972:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000974:	003b      	movs	r3, r7
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800097a:	003b      	movs	r3, r7
 800097c:	2100      	movs	r1, #0
 800097e:	0018      	movs	r0, r3
 8000980:	f001 f95c 	bl	8001c3c <HAL_RCC_ClockConfig>
 8000984:	1e03      	subs	r3, r0, #0
 8000986:	d005      	beq.n	8000994 <SystemClock_Config+0xa8>
  {
    Error_Handler(&huart2, "HAL_RCC_ClockConfig failed!");
 8000988:	4a08      	ldr	r2, [pc, #32]	; (80009ac <SystemClock_Config+0xc0>)
 800098a:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <SystemClock_Config+0xbc>)
 800098c:	0011      	movs	r1, r2
 800098e:	0018      	movs	r0, r3
 8000990:	f000 fa41 	bl	8000e16 <Error_Handler>
  }
}
 8000994:	46c0      	nop			; (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b013      	add	sp, #76	; 0x4c
 800099a:	bd90      	pop	{r4, r7, pc}
 800099c:	40007000 	.word	0x40007000
 80009a0:	ffffe7ff 	.word	0xffffe7ff
 80009a4:	080031ec 	.word	0x080031ec
 80009a8:	2000006c 	.word	0x2000006c
 80009ac:	08003208 	.word	0x08003208

080009b0 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80009b4:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009b6:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <MX_USART2_UART_Init+0x64>)
 80009b8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009bc:	22e1      	movs	r2, #225	; 0xe1
 80009be:	0252      	lsls	r2, r2, #9
 80009c0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009c2:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80009ce:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80009d4:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009d6:	220c      	movs	r2, #12
 80009d8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009da:	4b0d      	ldr	r3, [pc, #52]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009dc:	2200      	movs	r2, #0
 80009de:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e0:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009e6:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ec:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK)
 80009f2:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 80009f4:	0018      	movs	r0, r3
 80009f6:	f001 fee9 	bl	80027cc <HAL_UART_Init>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d005      	beq.n	8000a0a <MX_USART2_UART_Init+0x5a>
	{
		Error_Handler(&huart2, "HAL_UART_Init failed!");
 80009fe:	4a06      	ldr	r2, [pc, #24]	; (8000a18 <MX_USART2_UART_Init+0x68>)
 8000a00:	4b03      	ldr	r3, [pc, #12]	; (8000a10 <MX_USART2_UART_Init+0x60>)
 8000a02:	0011      	movs	r1, r2
 8000a04:	0018      	movs	r0, r3
 8000a06:	f000 fa06 	bl	8000e16 <Error_Handler>
	}
}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	2000006c 	.word	0x2000006c
 8000a14:	40004400 	.word	0x40004400
 8000a18:	08003224 	.word	0x08003224

08000a1c <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b086      	sub	sp, #24
 8000a20:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a22:	2308      	movs	r3, #8
 8000a24:	18fb      	adds	r3, r7, r3
 8000a26:	0018      	movs	r0, r3
 8000a28:	2310      	movs	r3, #16
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	f002 fbc9 	bl	80031c4 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a32:	003b      	movs	r3, r7
 8000a34:	0018      	movs	r0, r3
 8000a36:	2308      	movs	r3, #8
 8000a38:	001a      	movs	r2, r3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	f002 fbc2 	bl	80031c4 <memset>

	//Configure timer 2
	htim2.Instance = TIM2;
 8000a40:	4b26      	ldr	r3, [pc, #152]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a42:	2280      	movs	r2, #128	; 0x80
 8000a44:	05d2      	lsls	r2, r2, #23
 8000a46:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 209; //2.097 MHZ divided by 209 results in 10000 oscillations per second
 8000a48:	4b24      	ldr	r3, [pc, #144]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a4a:	22d1      	movs	r2, #209	; 0xd1
 8000a4c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b23      	ldr	r3, [pc, #140]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 100; //Counter goes up to 100, then starts anew. This results in 100 counter restarts per second (every 10ms)
 8000a54:	4b21      	ldr	r3, [pc, #132]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a56:	2264      	movs	r2, #100	; 0x64
 8000a58:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5a:	4b20      	ldr	r3, [pc, #128]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a60:	4b1e      	ldr	r3, [pc, #120]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a66:	4b1d      	ldr	r3, [pc, #116]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f001 fb0b 	bl	8002084 <HAL_TIM_Base_Init>
 8000a6e:	1e03      	subs	r3, r0, #0
 8000a70:	d005      	beq.n	8000a7e <MX_TIM2_Init+0x62>
	{
		Error_Handler(&huart2, "HAL_TIM_Base_Init failed!");
 8000a72:	4a1b      	ldr	r2, [pc, #108]	; (8000ae0 <MX_TIM2_Init+0xc4>)
 8000a74:	4b1b      	ldr	r3, [pc, #108]	; (8000ae4 <MX_TIM2_Init+0xc8>)
 8000a76:	0011      	movs	r1, r2
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f000 f9cc 	bl	8000e16 <Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; //Use internal clock as a clock source (at 2 MHZ, max. 32 MHZ)
 8000a7e:	2108      	movs	r1, #8
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2280      	movs	r2, #128	; 0x80
 8000a84:	0152      	lsls	r2, r2, #5
 8000a86:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a88:	187a      	adds	r2, r7, r1
 8000a8a:	4b14      	ldr	r3, [pc, #80]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000a8c:	0011      	movs	r1, r2
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f001 fc6c 	bl	800236c <HAL_TIM_ConfigClockSource>
 8000a94:	1e03      	subs	r3, r0, #0
 8000a96:	d005      	beq.n	8000aa4 <MX_TIM2_Init+0x88>
	{
		Error_Handler(&huart2, "HAL_TIM_ConfigClockSource failed!");
 8000a98:	4a13      	ldr	r2, [pc, #76]	; (8000ae8 <MX_TIM2_Init+0xcc>)
 8000a9a:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <MX_TIM2_Init+0xc8>)
 8000a9c:	0011      	movs	r1, r2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f000 f9b9 	bl	8000e16 <Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa4:	003b      	movs	r3, r7
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aaa:	003b      	movs	r3, r7
 8000aac:	2200      	movs	r2, #0
 8000aae:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ab0:	003a      	movs	r2, r7
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000ab4:	0011      	movs	r1, r2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 fe30 	bl	800271c <HAL_TIMEx_MasterConfigSynchronization>
 8000abc:	1e03      	subs	r3, r0, #0
 8000abe:	d005      	beq.n	8000acc <MX_TIM2_Init+0xb0>
	{
		Error_Handler(&huart2, "HAL_TIMEx_MasterConfigSynchronization failed!");
 8000ac0:	4a0a      	ldr	r2, [pc, #40]	; (8000aec <MX_TIM2_Init+0xd0>)
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <MX_TIM2_Init+0xc8>)
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f000 f9a5 	bl	8000e16 <Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim2);
 8000acc:	4b03      	ldr	r3, [pc, #12]	; (8000adc <MX_TIM2_Init+0xc0>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f000 f8e4 	bl	8000c9c <HAL_TIM_MspPostInit>
}
 8000ad4:	46c0      	nop			; (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b006      	add	sp, #24
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	2000002c 	.word	0x2000002c
 8000ae0:	0800323c 	.word	0x0800323c
 8000ae4:	2000006c 	.word	0x2000006c
 8000ae8:	08003258 	.word	0x08003258
 8000aec:	0800327c 	.word	0x0800327c

08000af0 <Port_Init>:

static void Port_Init(void)
{
 8000af0:	b590      	push	{r4, r7, lr}
 8000af2:	b08b      	sub	sp, #44	; 0x2c
 8000af4:	af00      	add	r7, sp, #0
	//Enable GPIO Ports Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	4b28      	ldr	r3, [pc, #160]	; (8000b98 <Port_Init+0xa8>)
 8000af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000afa:	4b27      	ldr	r3, [pc, #156]	; (8000b98 <Port_Init+0xa8>)
 8000afc:	2101      	movs	r1, #1
 8000afe:	430a      	orrs	r2, r1
 8000b00:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b02:	4b25      	ldr	r3, [pc, #148]	; (8000b98 <Port_Init+0xa8>)
 8000b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b06:	2201      	movs	r2, #1
 8000b08:	4013      	ands	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0e:	4b22      	ldr	r3, [pc, #136]	; (8000b98 <Port_Init+0xa8>)
 8000b10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b12:	4b21      	ldr	r3, [pc, #132]	; (8000b98 <Port_Init+0xa8>)
 8000b14:	2102      	movs	r1, #2
 8000b16:	430a      	orrs	r2, r1
 8000b18:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b1a:	4b1f      	ldr	r3, [pc, #124]	; (8000b98 <Port_Init+0xa8>)
 8000b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b1e:	2202      	movs	r2, #2
 8000b20:	4013      	ands	r3, r2
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b26:	4b1c      	ldr	r3, [pc, #112]	; (8000b98 <Port_Init+0xa8>)
 8000b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b2a:	4b1b      	ldr	r3, [pc, #108]	; (8000b98 <Port_Init+0xa8>)
 8000b2c:	2104      	movs	r1, #4
 8000b2e:	430a      	orrs	r2, r1
 8000b30:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b32:	4b19      	ldr	r3, [pc, #100]	; (8000b98 <Port_Init+0xa8>)
 8000b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b36:	2204      	movs	r2, #4
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000b3e:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <Port_Init+0xa8>)
 8000b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b42:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <Port_Init+0xa8>)
 8000b44:	2180      	movs	r1, #128	; 0x80
 8000b46:	430a      	orrs	r2, r1
 8000b48:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b4a:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <Port_Init+0xa8>)
 8000b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b4e:	2280      	movs	r2, #128	; 0x80
 8000b50:	4013      	ands	r3, r2
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]

	//Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b56:	2414      	movs	r4, #20
 8000b58:	193b      	adds	r3, r7, r4
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	2314      	movs	r3, #20
 8000b5e:	001a      	movs	r2, r3
 8000b60:	2100      	movs	r1, #0
 8000b62:	f002 fb2f 	bl	80031c4 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8000b66:	0021      	movs	r1, r4
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	2230      	movs	r2, #48	; 0x30
 8000b6c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6e:	187b      	adds	r3, r7, r1
 8000b70:	2201      	movs	r2, #1
 8000b72:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	187b      	adds	r3, r7, r1
 8000b76:	2200      	movs	r2, #0
 8000b78:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000b7a:	187b      	adds	r3, r7, r1
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b80:	187a      	adds	r2, r7, r1
 8000b82:	23a0      	movs	r3, #160	; 0xa0
 8000b84:	05db      	lsls	r3, r3, #23
 8000b86:	0011      	movs	r1, r2
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f000 fb07 	bl	800119c <HAL_GPIO_Init>
}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b00b      	add	sp, #44	; 0x2c
 8000b94:	bd90      	pop	{r4, r7, pc}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	40021000 	.word	0x40021000

08000b9c <HAL_TIM_PeriodElapsedCallback>:

//Timed interupt callback function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{	
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
	//Variables to keep track of the time
	static unsigned int elapsedTime = 0;
	
	//Check if 1 sec. elapsed
	if((elapsedTime % 1000) == 0)
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	22fa      	movs	r2, #250	; 0xfa
 8000baa:	0091      	lsls	r1, r2, #2
 8000bac:	0018      	movs	r0, r3
 8000bae:	f7ff fb39 	bl	8000224 <__aeabi_uidivmod>
 8000bb2:	1e0b      	subs	r3, r1, #0
 8000bb4:	d105      	bne.n	8000bc2 <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		//Toggle Onboard-LED (1 sec. on and 1 sec. off)
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);			
 8000bb6:	23a0      	movs	r3, #160	; 0xa0
 8000bb8:	05db      	lsls	r3, r3, #23
 8000bba:	2120      	movs	r1, #32
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f000 fca5 	bl	800150c <HAL_GPIO_TogglePin>
	}	

	//Increment elapsed time
	elapsedTime += 10;
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	330a      	adds	r3, #10
 8000bc8:	001a      	movs	r2, r3
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000bcc:	601a      	str	r2, [r3, #0]

	if(elapsedTime > 1000)
 8000bce:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	23fa      	movs	r3, #250	; 0xfa
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d905      	bls.n	8000be6 <HAL_TIM_PeriodElapsedCallback+0x4a>
		elapsedTime -= 1000;
 8000bda:	4b05      	ldr	r3, [pc, #20]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a05      	ldr	r2, [pc, #20]	; (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000be0:	189a      	adds	r2, r3, r2
 8000be2:	4b03      	ldr	r3, [pc, #12]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000be4:	601a      	str	r2, [r3, #0]
}
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	46bd      	mov	sp, r7
 8000bea:	b002      	add	sp, #8
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	20000028 	.word	0x20000028
 8000bf4:	fffffc18 	.word	0xfffffc18

08000bf8 <main>:

int main(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	//Init stuff
	HAL_Init();
 8000bfc:	f000 f95c 	bl	8000eb8 <HAL_Init>
	SystemClock_Config();
 8000c00:	f7ff fe74 	bl	80008ec <SystemClock_Config>
	Port_Init();
 8000c04:	f7ff ff74 	bl	8000af0 <Port_Init>
	MX_TIM2_Init();
 8000c08:	f7ff ff08 	bl	8000a1c <MX_TIM2_Init>
	MX_USART2_UART_Init();
 8000c0c:	f7ff fed0 	bl	80009b0 <MX_USART2_UART_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <main+0x3c>)
 8000c12:	0018      	movs	r0, r3
 8000c14:	f001 fa76 	bl	8002104 <HAL_TIM_Base_Start_IT>

	//LCD stuff
	LCD_Init();
 8000c18:	f7ff fd50 	bl	80006bc <LCD_Init>
	LCD_Set8BitMode();
 8000c1c:	f7ff fda8 	bl	8000770 <LCD_Set8BitMode>
	LCD_ClearDisplay();
 8000c20:	f7ff fdcb 	bl	80007ba <LCD_ClearDisplay>
	LCD_ReturnHome();
 8000c24:	f7ff fdee 	bl	8000804 <LCD_ReturnHome>
	LCD_TurnDisplayOn();
 8000c28:	f7ff fe11 	bl	800084e <LCD_TurnDisplayOn>
	LCD_DisplayChar('c');
 8000c2c:	2063      	movs	r0, #99	; 0x63
 8000c2e:	f7ff fe33 	bl	8000898 <LCD_DisplayChar>
	
	while (1)
 8000c32:	e7fe      	b.n	8000c32 <main+0x3a>
 8000c34:	2000002c 	.word	0x2000002c

08000c38 <HAL_MspInit>:
#include "main.h"

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);

void HAL_MspInit(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c3c:	4b07      	ldr	r3, [pc, #28]	; (8000c5c <HAL_MspInit+0x24>)
 8000c3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c40:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <HAL_MspInit+0x24>)
 8000c42:	2101      	movs	r1, #1
 8000c44:	430a      	orrs	r2, r1
 8000c46:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c48:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <HAL_MspInit+0x24>)
 8000c4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c4c:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <HAL_MspInit+0x24>)
 8000c4e:	2180      	movs	r1, #128	; 0x80
 8000c50:	0549      	lsls	r1, r1, #21
 8000c52:	430a      	orrs	r2, r1
 8000c54:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40021000 	.word	0x40021000

08000c60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	2380      	movs	r3, #128	; 0x80
 8000c6e:	05db      	lsls	r3, r3, #23
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d10d      	bne.n	8000c90 <HAL_TIM_Base_MspInit+0x30>
  {
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c74:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <HAL_TIM_Base_MspInit+0x38>)
 8000c76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c78:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <HAL_TIM_Base_MspInit+0x38>)
 8000c7a:	2101      	movs	r1, #1
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	639a      	str	r2, [r3, #56]	; 0x38

    //TIM2 interrupt Init
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2100      	movs	r1, #0
 8000c84:	200f      	movs	r0, #15
 8000c86:	f000 fa57 	bl	8001138 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c8a:	200f      	movs	r0, #15
 8000c8c:	f000 fa69 	bl	8001162 <HAL_NVIC_EnableIRQ>
  }
}
 8000c90:	46c0      	nop			; (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	b002      	add	sp, #8
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40021000 	.word	0x40021000

08000c9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c9c:	b590      	push	{r4, r7, lr}
 8000c9e:	b089      	sub	sp, #36	; 0x24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	240c      	movs	r4, #12
 8000ca6:	193b      	adds	r3, r7, r4
 8000ca8:	0018      	movs	r0, r3
 8000caa:	2314      	movs	r3, #20
 8000cac:	001a      	movs	r2, r3
 8000cae:	2100      	movs	r1, #0
 8000cb0:	f002 fa88 	bl	80031c4 <memset>
  if(htim->Instance==TIM2)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	2380      	movs	r3, #128	; 0x80
 8000cba:	05db      	lsls	r3, r3, #23
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d123      	bne.n	8000d08 <HAL_TIM_MspPostInit+0x6c>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc0:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <HAL_TIM_MspPostInit+0x74>)
 8000cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <HAL_TIM_MspPostInit+0x74>)
 8000cc6:	2101      	movs	r1, #1
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ccc:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <HAL_TIM_MspPostInit+0x74>)
 8000cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	68bb      	ldr	r3, [r7, #8]

    //TIM2 GPIO Configuration - PA15 ------> TIM2_CH1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000cd8:	193b      	adds	r3, r7, r4
 8000cda:	2280      	movs	r2, #128	; 0x80
 8000cdc:	0212      	lsls	r2, r2, #8
 8000cde:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	0021      	movs	r1, r4
 8000ce2:	187b      	adds	r3, r7, r1
 8000ce4:	2202      	movs	r2, #2
 8000ce6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	2205      	movs	r2, #5
 8000cf8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfa:	187a      	adds	r2, r7, r1
 8000cfc:	23a0      	movs	r3, #160	; 0xa0
 8000cfe:	05db      	lsls	r3, r3, #23
 8000d00:	0011      	movs	r1, r2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f000 fa4a 	bl	800119c <HAL_GPIO_Init>
  }
}
 8000d08:	46c0      	nop			; (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b009      	add	sp, #36	; 0x24
 8000d0e:	bd90      	pop	{r4, r7, pc}
 8000d10:	40021000 	.word	0x40021000

08000d14 <HAL_UART_MspInit>:
    HAL_NVIC_DisableIRQ(TIM2_IRQn);
  }
}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d14:	b590      	push	{r4, r7, lr}
 8000d16:	b089      	sub	sp, #36	; 0x24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1c:	240c      	movs	r4, #12
 8000d1e:	193b      	adds	r3, r7, r4
 8000d20:	0018      	movs	r0, r3
 8000d22:	2314      	movs	r3, #20
 8000d24:	001a      	movs	r2, r3
 8000d26:	2100      	movs	r1, #0
 8000d28:	f002 fa4c 	bl	80031c4 <memset>
  if(huart->Instance==USART2)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a18      	ldr	r2, [pc, #96]	; (8000d94 <HAL_UART_MspInit+0x80>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d129      	bne.n	8000d8a <HAL_UART_MspInit+0x76>
  {
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d36:	4b18      	ldr	r3, [pc, #96]	; (8000d98 <HAL_UART_MspInit+0x84>)
 8000d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d3a:	4b17      	ldr	r3, [pc, #92]	; (8000d98 <HAL_UART_MspInit+0x84>)
 8000d3c:	2180      	movs	r1, #128	; 0x80
 8000d3e:	0289      	lsls	r1, r1, #10
 8000d40:	430a      	orrs	r2, r1
 8000d42:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d44:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <HAL_UART_MspInit+0x84>)
 8000d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d48:	4b13      	ldr	r3, [pc, #76]	; (8000d98 <HAL_UART_MspInit+0x84>)
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	430a      	orrs	r2, r1
 8000d4e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d50:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <HAL_UART_MspInit+0x84>)
 8000d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d54:	2201      	movs	r2, #1
 8000d56:	4013      	ands	r3, r2
 8000d58:	60bb      	str	r3, [r7, #8]
 8000d5a:	68bb      	ldr	r3, [r7, #8]

    //USART2 GPIO Configuration
    //PA2     ------> USART2_TX
    //PA3     ------> USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d5c:	0021      	movs	r1, r4
 8000d5e:	187b      	adds	r3, r7, r1
 8000d60:	220c      	movs	r2, #12
 8000d62:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	187b      	adds	r3, r7, r1
 8000d66:	2202      	movs	r2, #2
 8000d68:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	187b      	adds	r3, r7, r1
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d70:	187b      	adds	r3, r7, r1
 8000d72:	2203      	movs	r2, #3
 8000d74:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000d76:	187b      	adds	r3, r7, r1
 8000d78:	2204      	movs	r2, #4
 8000d7a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7c:	187a      	adds	r2, r7, r1
 8000d7e:	23a0      	movs	r3, #160	; 0xa0
 8000d80:	05db      	lsls	r3, r3, #23
 8000d82:	0011      	movs	r1, r2
 8000d84:	0018      	movs	r0, r3
 8000d86:	f000 fa09 	bl	800119c <HAL_GPIO_Init>
  }
}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b009      	add	sp, #36	; 0x24
 8000d90:	bd90      	pop	{r4, r7, pc}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	40004400 	.word	0x40004400
 8000d98:	40021000 	.word	0x40021000

08000d9c <NMI_Handler>:
#include "stm32l0xx_it.h"

extern TIM_HandleTypeDef htim2;

void NMI_Handler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  while (1)
 8000da0:	e7fe      	b.n	8000da0 <NMI_Handler+0x4>

08000da2 <HardFault_Handler>:

  }
}

void HardFault_Handler(void)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	af00      	add	r7, sp, #0
  while (1)
 8000da6:	e7fe      	b.n	8000da6 <HardFault_Handler+0x4>

08000da8 <SVC_Handler>:

  }
}

void SVC_Handler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0

}
 8000dac:	46c0      	nop			; (mov r8, r8)
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <PendSV_Handler>:


void PendSV_Handler(void)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	af00      	add	r7, sp, #0

}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000dc0:	f000 f8ce 	bl	8000f60 <HAL_IncTick>
}
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
	...

08000dcc <TIM2_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32l0xx.s).                    */
/******************************************************************************/

void TIM2_IRQHandler(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 8000dd0:	4b03      	ldr	r3, [pc, #12]	; (8000de0 <TIM2_IRQHandler+0x14>)
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	f001 f9e2 	bl	800219c <HAL_TIM_IRQHandler>
 8000dd8:	46c0      	nop			; (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	2000002c 	.word	0x2000002c

08000de4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <Print>:
#include "utility.h"

void Print(UART_HandleTypeDef* huart, char* msg)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
 8000df6:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t*)msg, strlen(msg), 100);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f7ff f984 	bl	8000108 <strlen>
 8000e00:	0003      	movs	r3, r0
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	6839      	ldr	r1, [r7, #0]
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	2364      	movs	r3, #100	; 0x64
 8000e0a:	f001 fd33 	bl	8002874 <HAL_UART_Transmit>
}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b002      	add	sp, #8
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <Error_Handler>:

void Error_Handler(UART_HandleTypeDef* huart, char* err_msg)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b082      	sub	sp, #8
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
 8000e1e:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e20:	b672      	cpsid	i
}
 8000e22:	46c0      	nop			; (mov r8, r8)
     __disable_irq();
    while (1)
	{
    	Print(huart, err_msg);
 8000e24:	683a      	ldr	r2, [r7, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	0011      	movs	r1, r2
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f7ff ffdf 	bl	8000dee <Print>
 8000e30:	e7f8      	b.n	8000e24 <Error_Handler+0xe>
	...

08000e34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e34:	4813      	ldr	r0, [pc, #76]	; (8000e84 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e36:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000e38:	4813      	ldr	r0, [pc, #76]	; (8000e88 <LoopForever+0x6>)
    LDR R1, [R0]
 8000e3a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000e3c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000e3e:	4a13      	ldr	r2, [pc, #76]	; (8000e8c <LoopForever+0xa>)
    CMP R1, R2
 8000e40:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000e42:	d105      	bne.n	8000e50 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000e44:	4812      	ldr	r0, [pc, #72]	; (8000e90 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000e46:	4913      	ldr	r1, [pc, #76]	; (8000e94 <LoopForever+0x12>)
    STR R1, [R0]
 8000e48:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000e4a:	4813      	ldr	r0, [pc, #76]	; (8000e98 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000e4c:	4913      	ldr	r1, [pc, #76]	; (8000e9c <LoopForever+0x1a>)
    STR R1, [R0]
 8000e4e:	6001      	str	r1, [r0, #0]

08000e50 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e50:	4813      	ldr	r0, [pc, #76]	; (8000ea0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000e52:	4914      	ldr	r1, [pc, #80]	; (8000ea4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000e54:	4a14      	ldr	r2, [pc, #80]	; (8000ea8 <LoopForever+0x26>)
  movs r3, #0
 8000e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e58:	e002      	b.n	8000e60 <LoopCopyDataInit>

08000e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5e:	3304      	adds	r3, #4

08000e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e64:	d3f9      	bcc.n	8000e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e66:	4a11      	ldr	r2, [pc, #68]	; (8000eac <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000e68:	4c11      	ldr	r4, [pc, #68]	; (8000eb0 <LoopForever+0x2e>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e6c:	e001      	b.n	8000e72 <LoopFillZerobss>

08000e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e70:	3204      	adds	r2, #4

08000e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e74:	d3fb      	bcc.n	8000e6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e76:	f7ff ffb5 	bl	8000de4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e7a:	f002 f97f 	bl	800317c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e7e:	f7ff febb 	bl	8000bf8 <main>

08000e82 <LoopForever>:

LoopForever:
    b LoopForever
 8000e82:	e7fe      	b.n	8000e82 <LoopForever>
   ldr   r0, =_estack
 8000e84:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8000e88:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000e8c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000e90:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000e94:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000e98:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000e9c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000ea0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ea8:	08003328 	.word	0x08003328
  ldr r2, =_sbss
 8000eac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000eb0:	200000f4 	.word	0x200000f4

08000eb4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC1_IRQHandler>
	...

08000eb8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ebe:	1dfb      	adds	r3, r7, #7
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000ec4:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <HAL_Init+0x3c>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <HAL_Init+0x3c>)
 8000eca:	2140      	movs	r1, #64	; 0x40
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f000 f811 	bl	8000ef8 <HAL_InitTick>
 8000ed6:	1e03      	subs	r3, r0, #0
 8000ed8:	d003      	beq.n	8000ee2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000eda:	1dfb      	adds	r3, r7, #7
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
 8000ee0:	e001      	b.n	8000ee6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ee2:	f7ff fea9 	bl	8000c38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ee6:	1dfb      	adds	r3, r7, #7
 8000ee8:	781b      	ldrb	r3, [r3, #0]
}
 8000eea:	0018      	movs	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	b002      	add	sp, #8
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	40022000 	.word	0x40022000

08000ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f00:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <HAL_InitTick+0x5c>)
 8000f02:	681c      	ldr	r4, [r3, #0]
 8000f04:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <HAL_InitTick+0x60>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	0019      	movs	r1, r3
 8000f0a:	23fa      	movs	r3, #250	; 0xfa
 8000f0c:	0098      	lsls	r0, r3, #2
 8000f0e:	f7ff f903 	bl	8000118 <__udivsi3>
 8000f12:	0003      	movs	r3, r0
 8000f14:	0019      	movs	r1, r3
 8000f16:	0020      	movs	r0, r4
 8000f18:	f7ff f8fe 	bl	8000118 <__udivsi3>
 8000f1c:	0003      	movs	r3, r0
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f000 f92f 	bl	8001182 <HAL_SYSTICK_Config>
 8000f24:	1e03      	subs	r3, r0, #0
 8000f26:	d001      	beq.n	8000f2c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e00f      	b.n	8000f4c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d80b      	bhi.n	8000f4a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f32:	6879      	ldr	r1, [r7, #4]
 8000f34:	2301      	movs	r3, #1
 8000f36:	425b      	negs	r3, r3
 8000f38:	2200      	movs	r2, #0
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f000 f8fc 	bl	8001138 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f40:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <HAL_InitTick+0x64>)
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	e000      	b.n	8000f4c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b003      	add	sp, #12
 8000f52:	bd90      	pop	{r4, r7, pc}
 8000f54:	20000000 	.word	0x20000000
 8000f58:	20000008 	.word	0x20000008
 8000f5c:	20000004 	.word	0x20000004

08000f60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f64:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <HAL_IncTick+0x1c>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	001a      	movs	r2, r3
 8000f6a:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <HAL_IncTick+0x20>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	18d2      	adds	r2, r2, r3
 8000f70:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <HAL_IncTick+0x20>)
 8000f72:	601a      	str	r2, [r3, #0]
}
 8000f74:	46c0      	nop			; (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	200000f0 	.word	0x200000f0

08000f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  return uwTick;
 8000f88:	4b02      	ldr	r3, [pc, #8]	; (8000f94 <HAL_GetTick+0x10>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
}
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	200000f0 	.word	0x200000f0

08000f98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa0:	f7ff fff0 	bl	8000f84 <HAL_GetTick>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	d005      	beq.n	8000fbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <HAL_Delay+0x44>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	001a      	movs	r2, r3
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	189b      	adds	r3, r3, r2
 8000fbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	f7ff ffe0 	bl	8000f84 <HAL_GetTick>
 8000fc4:	0002      	movs	r2, r0
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	68fa      	ldr	r2, [r7, #12]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d8f7      	bhi.n	8000fc0 <HAL_Delay+0x28>
  {
  }
}
 8000fd0:	46c0      	nop			; (mov r8, r8)
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b004      	add	sp, #16
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	20000008 	.word	0x20000008

08000fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	0002      	movs	r2, r0
 8000fe8:	1dfb      	adds	r3, r7, #7
 8000fea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fec:	1dfb      	adds	r3, r7, #7
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b7f      	cmp	r3, #127	; 0x7f
 8000ff2:	d809      	bhi.n	8001008 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff4:	1dfb      	adds	r3, r7, #7
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	001a      	movs	r2, r3
 8000ffa:	231f      	movs	r3, #31
 8000ffc:	401a      	ands	r2, r3
 8000ffe:	4b04      	ldr	r3, [pc, #16]	; (8001010 <__NVIC_EnableIRQ+0x30>)
 8001000:	2101      	movs	r1, #1
 8001002:	4091      	lsls	r1, r2
 8001004:	000a      	movs	r2, r1
 8001006:	601a      	str	r2, [r3, #0]
  }
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	b002      	add	sp, #8
 800100e:	bd80      	pop	{r7, pc}
 8001010:	e000e100 	.word	0xe000e100

08001014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	0002      	movs	r2, r0
 800101c:	6039      	str	r1, [r7, #0]
 800101e:	1dfb      	adds	r3, r7, #7
 8001020:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b7f      	cmp	r3, #127	; 0x7f
 8001028:	d828      	bhi.n	800107c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800102a:	4a2f      	ldr	r2, [pc, #188]	; (80010e8 <__NVIC_SetPriority+0xd4>)
 800102c:	1dfb      	adds	r3, r7, #7
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b25b      	sxtb	r3, r3
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	33c0      	adds	r3, #192	; 0xc0
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	589b      	ldr	r3, [r3, r2]
 800103a:	1dfa      	adds	r2, r7, #7
 800103c:	7812      	ldrb	r2, [r2, #0]
 800103e:	0011      	movs	r1, r2
 8001040:	2203      	movs	r2, #3
 8001042:	400a      	ands	r2, r1
 8001044:	00d2      	lsls	r2, r2, #3
 8001046:	21ff      	movs	r1, #255	; 0xff
 8001048:	4091      	lsls	r1, r2
 800104a:	000a      	movs	r2, r1
 800104c:	43d2      	mvns	r2, r2
 800104e:	401a      	ands	r2, r3
 8001050:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	019b      	lsls	r3, r3, #6
 8001056:	22ff      	movs	r2, #255	; 0xff
 8001058:	401a      	ands	r2, r3
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	0018      	movs	r0, r3
 8001060:	2303      	movs	r3, #3
 8001062:	4003      	ands	r3, r0
 8001064:	00db      	lsls	r3, r3, #3
 8001066:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001068:	481f      	ldr	r0, [pc, #124]	; (80010e8 <__NVIC_SetPriority+0xd4>)
 800106a:	1dfb      	adds	r3, r7, #7
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	b25b      	sxtb	r3, r3
 8001070:	089b      	lsrs	r3, r3, #2
 8001072:	430a      	orrs	r2, r1
 8001074:	33c0      	adds	r3, #192	; 0xc0
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800107a:	e031      	b.n	80010e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800107c:	4a1b      	ldr	r2, [pc, #108]	; (80010ec <__NVIC_SetPriority+0xd8>)
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	0019      	movs	r1, r3
 8001084:	230f      	movs	r3, #15
 8001086:	400b      	ands	r3, r1
 8001088:	3b08      	subs	r3, #8
 800108a:	089b      	lsrs	r3, r3, #2
 800108c:	3306      	adds	r3, #6
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	18d3      	adds	r3, r2, r3
 8001092:	3304      	adds	r3, #4
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	1dfa      	adds	r2, r7, #7
 8001098:	7812      	ldrb	r2, [r2, #0]
 800109a:	0011      	movs	r1, r2
 800109c:	2203      	movs	r2, #3
 800109e:	400a      	ands	r2, r1
 80010a0:	00d2      	lsls	r2, r2, #3
 80010a2:	21ff      	movs	r1, #255	; 0xff
 80010a4:	4091      	lsls	r1, r2
 80010a6:	000a      	movs	r2, r1
 80010a8:	43d2      	mvns	r2, r2
 80010aa:	401a      	ands	r2, r3
 80010ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	019b      	lsls	r3, r3, #6
 80010b2:	22ff      	movs	r2, #255	; 0xff
 80010b4:	401a      	ands	r2, r3
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	0018      	movs	r0, r3
 80010bc:	2303      	movs	r3, #3
 80010be:	4003      	ands	r3, r0
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010c4:	4809      	ldr	r0, [pc, #36]	; (80010ec <__NVIC_SetPriority+0xd8>)
 80010c6:	1dfb      	adds	r3, r7, #7
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	001c      	movs	r4, r3
 80010cc:	230f      	movs	r3, #15
 80010ce:	4023      	ands	r3, r4
 80010d0:	3b08      	subs	r3, #8
 80010d2:	089b      	lsrs	r3, r3, #2
 80010d4:	430a      	orrs	r2, r1
 80010d6:	3306      	adds	r3, #6
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	18c3      	adds	r3, r0, r3
 80010dc:	3304      	adds	r3, #4
 80010de:	601a      	str	r2, [r3, #0]
}
 80010e0:	46c0      	nop			; (mov r8, r8)
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b003      	add	sp, #12
 80010e6:	bd90      	pop	{r4, r7, pc}
 80010e8:	e000e100 	.word	0xe000e100
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	1e5a      	subs	r2, r3, #1
 80010fc:	2380      	movs	r3, #128	; 0x80
 80010fe:	045b      	lsls	r3, r3, #17
 8001100:	429a      	cmp	r2, r3
 8001102:	d301      	bcc.n	8001108 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001104:	2301      	movs	r3, #1
 8001106:	e010      	b.n	800112a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <SysTick_Config+0x44>)
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	3a01      	subs	r2, #1
 800110e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001110:	2301      	movs	r3, #1
 8001112:	425b      	negs	r3, r3
 8001114:	2103      	movs	r1, #3
 8001116:	0018      	movs	r0, r3
 8001118:	f7ff ff7c 	bl	8001014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <SysTick_Config+0x44>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001122:	4b04      	ldr	r3, [pc, #16]	; (8001134 <SysTick_Config+0x44>)
 8001124:	2207      	movs	r2, #7
 8001126:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001128:	2300      	movs	r3, #0
}
 800112a:	0018      	movs	r0, r3
 800112c:	46bd      	mov	sp, r7
 800112e:	b002      	add	sp, #8
 8001130:	bd80      	pop	{r7, pc}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	e000e010 	.word	0xe000e010

08001138 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
 8001142:	210f      	movs	r1, #15
 8001144:	187b      	adds	r3, r7, r1
 8001146:	1c02      	adds	r2, r0, #0
 8001148:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800114a:	68ba      	ldr	r2, [r7, #8]
 800114c:	187b      	adds	r3, r7, r1
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b25b      	sxtb	r3, r3
 8001152:	0011      	movs	r1, r2
 8001154:	0018      	movs	r0, r3
 8001156:	f7ff ff5d 	bl	8001014 <__NVIC_SetPriority>
}
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	46bd      	mov	sp, r7
 800115e:	b004      	add	sp, #16
 8001160:	bd80      	pop	{r7, pc}

08001162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	0002      	movs	r2, r0
 800116a:	1dfb      	adds	r3, r7, #7
 800116c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	b25b      	sxtb	r3, r3
 8001174:	0018      	movs	r0, r3
 8001176:	f7ff ff33 	bl	8000fe0 <__NVIC_EnableIRQ>
}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	b002      	add	sp, #8
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	0018      	movs	r0, r3
 800118e:	f7ff ffaf 	bl	80010f0 <SysTick_Config>
 8001192:	0003      	movs	r3, r0
}
 8001194:	0018      	movs	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	b002      	add	sp, #8
 800119a:	bd80      	pop	{r7, pc}

0800119c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80011b2:	e155      	b.n	8001460 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2101      	movs	r1, #1
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	4091      	lsls	r1, r2
 80011be:	000a      	movs	r2, r1
 80011c0:	4013      	ands	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d100      	bne.n	80011cc <HAL_GPIO_Init+0x30>
 80011ca:	e146      	b.n	800145a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d00b      	beq.n	80011ec <HAL_GPIO_Init+0x50>
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d007      	beq.n	80011ec <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011e0:	2b11      	cmp	r3, #17
 80011e2:	d003      	beq.n	80011ec <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	2b12      	cmp	r3, #18
 80011ea:	d130      	bne.n	800124e <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	2203      	movs	r2, #3
 80011f8:	409a      	lsls	r2, r3
 80011fa:	0013      	movs	r3, r2
 80011fc:	43da      	mvns	r2, r3
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	68da      	ldr	r2, [r3, #12]
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	409a      	lsls	r2, r3
 800120e:	0013      	movs	r3, r2
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001222:	2201      	movs	r2, #1
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	409a      	lsls	r2, r3
 8001228:	0013      	movs	r3, r2
 800122a:	43da      	mvns	r2, r3
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	4013      	ands	r3, r2
 8001230:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	091b      	lsrs	r3, r3, #4
 8001238:	2201      	movs	r2, #1
 800123a:	401a      	ands	r2, r3
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	409a      	lsls	r2, r3
 8001240:	0013      	movs	r3, r2
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	4313      	orrs	r3, r2
 8001246:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	68db      	ldr	r3, [r3, #12]
 8001252:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	2203      	movs	r2, #3
 800125a:	409a      	lsls	r2, r3
 800125c:	0013      	movs	r3, r2
 800125e:	43da      	mvns	r2, r3
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	4013      	ands	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	689a      	ldr	r2, [r3, #8]
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	409a      	lsls	r2, r3
 8001270:	0013      	movs	r3, r2
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	4313      	orrs	r3, r2
 8001276:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	2b02      	cmp	r3, #2
 8001284:	d003      	beq.n	800128e <HAL_GPIO_Init+0xf2>
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b12      	cmp	r3, #18
 800128c:	d123      	bne.n	80012d6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	08da      	lsrs	r2, r3, #3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	3208      	adds	r2, #8
 8001296:	0092      	lsls	r2, r2, #2
 8001298:	58d3      	ldr	r3, [r2, r3]
 800129a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	2207      	movs	r2, #7
 80012a0:	4013      	ands	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	220f      	movs	r2, #15
 80012a6:	409a      	lsls	r2, r3
 80012a8:	0013      	movs	r3, r2
 80012aa:	43da      	mvns	r2, r3
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	4013      	ands	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	691a      	ldr	r2, [r3, #16]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	2107      	movs	r1, #7
 80012ba:	400b      	ands	r3, r1
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	409a      	lsls	r2, r3
 80012c0:	0013      	movs	r3, r2
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	08da      	lsrs	r2, r3, #3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3208      	adds	r2, #8
 80012d0:	0092      	lsls	r2, r2, #2
 80012d2:	6939      	ldr	r1, [r7, #16]
 80012d4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	2203      	movs	r2, #3
 80012e2:	409a      	lsls	r2, r3
 80012e4:	0013      	movs	r3, r2
 80012e6:	43da      	mvns	r2, r3
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	4013      	ands	r3, r2
 80012ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2203      	movs	r2, #3
 80012f4:	401a      	ands	r2, r3
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	409a      	lsls	r2, r3
 80012fc:	0013      	movs	r3, r2
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	055b      	lsls	r3, r3, #21
 8001312:	4013      	ands	r3, r2
 8001314:	d100      	bne.n	8001318 <HAL_GPIO_Init+0x17c>
 8001316:	e0a0      	b.n	800145a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001318:	4b57      	ldr	r3, [pc, #348]	; (8001478 <HAL_GPIO_Init+0x2dc>)
 800131a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800131c:	4b56      	ldr	r3, [pc, #344]	; (8001478 <HAL_GPIO_Init+0x2dc>)
 800131e:	2101      	movs	r1, #1
 8001320:	430a      	orrs	r2, r1
 8001322:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001324:	4a55      	ldr	r2, [pc, #340]	; (800147c <HAL_GPIO_Init+0x2e0>)
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	089b      	lsrs	r3, r3, #2
 800132a:	3302      	adds	r3, #2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	589b      	ldr	r3, [r3, r2]
 8001330:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	2203      	movs	r2, #3
 8001336:	4013      	ands	r3, r2
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	220f      	movs	r2, #15
 800133c:	409a      	lsls	r2, r3
 800133e:	0013      	movs	r3, r2
 8001340:	43da      	mvns	r2, r3
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	4013      	ands	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	23a0      	movs	r3, #160	; 0xa0
 800134c:	05db      	lsls	r3, r3, #23
 800134e:	429a      	cmp	r2, r3
 8001350:	d01f      	beq.n	8001392 <HAL_GPIO_Init+0x1f6>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a4a      	ldr	r2, [pc, #296]	; (8001480 <HAL_GPIO_Init+0x2e4>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d019      	beq.n	800138e <HAL_GPIO_Init+0x1f2>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a49      	ldr	r2, [pc, #292]	; (8001484 <HAL_GPIO_Init+0x2e8>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d013      	beq.n	800138a <HAL_GPIO_Init+0x1ee>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a48      	ldr	r2, [pc, #288]	; (8001488 <HAL_GPIO_Init+0x2ec>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d00d      	beq.n	8001386 <HAL_GPIO_Init+0x1ea>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a47      	ldr	r2, [pc, #284]	; (800148c <HAL_GPIO_Init+0x2f0>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d007      	beq.n	8001382 <HAL_GPIO_Init+0x1e6>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a46      	ldr	r2, [pc, #280]	; (8001490 <HAL_GPIO_Init+0x2f4>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d101      	bne.n	800137e <HAL_GPIO_Init+0x1e2>
 800137a:	2305      	movs	r3, #5
 800137c:	e00a      	b.n	8001394 <HAL_GPIO_Init+0x1f8>
 800137e:	2306      	movs	r3, #6
 8001380:	e008      	b.n	8001394 <HAL_GPIO_Init+0x1f8>
 8001382:	2304      	movs	r3, #4
 8001384:	e006      	b.n	8001394 <HAL_GPIO_Init+0x1f8>
 8001386:	2303      	movs	r3, #3
 8001388:	e004      	b.n	8001394 <HAL_GPIO_Init+0x1f8>
 800138a:	2302      	movs	r3, #2
 800138c:	e002      	b.n	8001394 <HAL_GPIO_Init+0x1f8>
 800138e:	2301      	movs	r3, #1
 8001390:	e000      	b.n	8001394 <HAL_GPIO_Init+0x1f8>
 8001392:	2300      	movs	r3, #0
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	2103      	movs	r1, #3
 8001398:	400a      	ands	r2, r1
 800139a:	0092      	lsls	r2, r2, #2
 800139c:	4093      	lsls	r3, r2
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013a4:	4935      	ldr	r1, [pc, #212]	; (800147c <HAL_GPIO_Init+0x2e0>)
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	3302      	adds	r3, #2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013b2:	4b38      	ldr	r3, [pc, #224]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	43da      	mvns	r2, r3
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	4013      	ands	r3, r2
 80013c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685a      	ldr	r2, [r3, #4]
 80013c6:	2380      	movs	r3, #128	; 0x80
 80013c8:	025b      	lsls	r3, r3, #9
 80013ca:	4013      	ands	r3, r2
 80013cc:	d003      	beq.n	80013d6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013d6:	4b2f      	ldr	r3, [pc, #188]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80013dc:	4b2d      	ldr	r3, [pc, #180]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	43da      	mvns	r2, r3
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	4013      	ands	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685a      	ldr	r2, [r3, #4]
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	029b      	lsls	r3, r3, #10
 80013f4:	4013      	ands	r3, r2
 80013f6:	d003      	beq.n	8001400 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001400:	4b24      	ldr	r3, [pc, #144]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001406:	4b23      	ldr	r3, [pc, #140]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	43da      	mvns	r2, r3
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	4013      	ands	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685a      	ldr	r2, [r3, #4]
 800141a:	2380      	movs	r3, #128	; 0x80
 800141c:	035b      	lsls	r3, r3, #13
 800141e:	4013      	ands	r3, r2
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4313      	orrs	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800142a:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001430:	4b18      	ldr	r3, [pc, #96]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	43da      	mvns	r2, r3
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	4013      	ands	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685a      	ldr	r2, [r3, #4]
 8001444:	2380      	movs	r3, #128	; 0x80
 8001446:	039b      	lsls	r3, r3, #14
 8001448:	4013      	ands	r3, r2
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	4313      	orrs	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001454:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <HAL_GPIO_Init+0x2f8>)
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	3301      	adds	r3, #1
 800145e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	40da      	lsrs	r2, r3
 8001468:	1e13      	subs	r3, r2, #0
 800146a:	d000      	beq.n	800146e <HAL_GPIO_Init+0x2d2>
 800146c:	e6a2      	b.n	80011b4 <HAL_GPIO_Init+0x18>
  }
}
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	46c0      	nop			; (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	b006      	add	sp, #24
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40021000 	.word	0x40021000
 800147c:	40010000 	.word	0x40010000
 8001480:	50000400 	.word	0x50000400
 8001484:	50000800 	.word	0x50000800
 8001488:	50000c00 	.word	0x50000c00
 800148c:	50001000 	.word	0x50001000
 8001490:	50001c00 	.word	0x50001c00
 8001494:	40010400 	.word	0x40010400

08001498 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	000a      	movs	r2, r1
 80014a2:	1cbb      	adds	r3, r7, #2
 80014a4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	1cba      	adds	r2, r7, #2
 80014ac:	8812      	ldrh	r2, [r2, #0]
 80014ae:	4013      	ands	r3, r2
 80014b0:	d004      	beq.n	80014bc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80014b2:	230f      	movs	r3, #15
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]
 80014ba:	e003      	b.n	80014c4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014bc:	230f      	movs	r3, #15
 80014be:	18fb      	adds	r3, r7, r3
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80014c4:	230f      	movs	r3, #15
 80014c6:	18fb      	adds	r3, r7, r3
 80014c8:	781b      	ldrb	r3, [r3, #0]
}
 80014ca:	0018      	movs	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b004      	add	sp, #16
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	0008      	movs	r0, r1
 80014dc:	0011      	movs	r1, r2
 80014de:	1cbb      	adds	r3, r7, #2
 80014e0:	1c02      	adds	r2, r0, #0
 80014e2:	801a      	strh	r2, [r3, #0]
 80014e4:	1c7b      	adds	r3, r7, #1
 80014e6:	1c0a      	adds	r2, r1, #0
 80014e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014ea:	1c7b      	adds	r3, r7, #1
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d004      	beq.n	80014fc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014f2:	1cbb      	adds	r3, r7, #2
 80014f4:	881a      	ldrh	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80014fa:	e003      	b.n	8001504 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80014fc:	1cbb      	adds	r3, r7, #2
 80014fe:	881a      	ldrh	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001504:	46c0      	nop			; (mov r8, r8)
 8001506:	46bd      	mov	sp, r7
 8001508:	b002      	add	sp, #8
 800150a:	bd80      	pop	{r7, pc}

0800150c <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	000a      	movs	r2, r1
 8001516:	1cbb      	adds	r3, r7, #2
 8001518:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001520:	1cbb      	adds	r3, r7, #2
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	4013      	ands	r3, r2
 8001528:	041a      	lsls	r2, r3, #16
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	43db      	mvns	r3, r3
 800152e:	1cb9      	adds	r1, r7, #2
 8001530:	8809      	ldrh	r1, [r1, #0]
 8001532:	400b      	ands	r3, r1
 8001534:	431a      	orrs	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	619a      	str	r2, [r3, #24]
}
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	46bd      	mov	sp, r7
 800153e:	b004      	add	sp, #16
 8001540:	bd80      	pop	{r7, pc}
	...

08001544 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001544:	b5b0      	push	{r4, r5, r7, lr}
 8001546:	b08a      	sub	sp, #40	; 0x28
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d102      	bne.n	8001558 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	f000 fb6c 	bl	8001c30 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001558:	4bc8      	ldr	r3, [pc, #800]	; (800187c <HAL_RCC_OscConfig+0x338>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	220c      	movs	r2, #12
 800155e:	4013      	ands	r3, r2
 8001560:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001562:	4bc6      	ldr	r3, [pc, #792]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001564:	68da      	ldr	r2, [r3, #12]
 8001566:	2380      	movs	r3, #128	; 0x80
 8001568:	025b      	lsls	r3, r3, #9
 800156a:	4013      	ands	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2201      	movs	r2, #1
 8001574:	4013      	ands	r3, r2
 8001576:	d100      	bne.n	800157a <HAL_RCC_OscConfig+0x36>
 8001578:	e07d      	b.n	8001676 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	2b08      	cmp	r3, #8
 800157e:	d007      	beq.n	8001590 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	2b0c      	cmp	r3, #12
 8001584:	d112      	bne.n	80015ac <HAL_RCC_OscConfig+0x68>
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	025b      	lsls	r3, r3, #9
 800158c:	429a      	cmp	r2, r3
 800158e:	d10d      	bne.n	80015ac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001590:	4bba      	ldr	r3, [pc, #744]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	2380      	movs	r3, #128	; 0x80
 8001596:	029b      	lsls	r3, r3, #10
 8001598:	4013      	ands	r3, r2
 800159a:	d100      	bne.n	800159e <HAL_RCC_OscConfig+0x5a>
 800159c:	e06a      	b.n	8001674 <HAL_RCC_OscConfig+0x130>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d166      	bne.n	8001674 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	f000 fb42 	bl	8001c30 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	2380      	movs	r3, #128	; 0x80
 80015b2:	025b      	lsls	r3, r3, #9
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d107      	bne.n	80015c8 <HAL_RCC_OscConfig+0x84>
 80015b8:	4bb0      	ldr	r3, [pc, #704]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4baf      	ldr	r3, [pc, #700]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015be:	2180      	movs	r1, #128	; 0x80
 80015c0:	0249      	lsls	r1, r1, #9
 80015c2:	430a      	orrs	r2, r1
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	e027      	b.n	8001618 <HAL_RCC_OscConfig+0xd4>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	23a0      	movs	r3, #160	; 0xa0
 80015ce:	02db      	lsls	r3, r3, #11
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d10e      	bne.n	80015f2 <HAL_RCC_OscConfig+0xae>
 80015d4:	4ba9      	ldr	r3, [pc, #676]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	4ba8      	ldr	r3, [pc, #672]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015da:	2180      	movs	r1, #128	; 0x80
 80015dc:	02c9      	lsls	r1, r1, #11
 80015de:	430a      	orrs	r2, r1
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	4ba6      	ldr	r3, [pc, #664]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4ba5      	ldr	r3, [pc, #660]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015e8:	2180      	movs	r1, #128	; 0x80
 80015ea:	0249      	lsls	r1, r1, #9
 80015ec:	430a      	orrs	r2, r1
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	e012      	b.n	8001618 <HAL_RCC_OscConfig+0xd4>
 80015f2:	4ba2      	ldr	r3, [pc, #648]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	4ba1      	ldr	r3, [pc, #644]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80015f8:	49a1      	ldr	r1, [pc, #644]	; (8001880 <HAL_RCC_OscConfig+0x33c>)
 80015fa:	400a      	ands	r2, r1
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	4b9f      	ldr	r3, [pc, #636]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	2380      	movs	r3, #128	; 0x80
 8001604:	025b      	lsls	r3, r3, #9
 8001606:	4013      	ands	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	4b9b      	ldr	r3, [pc, #620]	; (800187c <HAL_RCC_OscConfig+0x338>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b9a      	ldr	r3, [pc, #616]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001612:	499c      	ldr	r1, [pc, #624]	; (8001884 <HAL_RCC_OscConfig+0x340>)
 8001614:	400a      	ands	r2, r1
 8001616:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d014      	beq.n	800164a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001620:	f7ff fcb0 	bl	8000f84 <HAL_GetTick>
 8001624:	0003      	movs	r3, r0
 8001626:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800162a:	f7ff fcab 	bl	8000f84 <HAL_GetTick>
 800162e:	0002      	movs	r2, r0
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b64      	cmp	r3, #100	; 0x64
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e2f9      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800163c:	4b8f      	ldr	r3, [pc, #572]	; (800187c <HAL_RCC_OscConfig+0x338>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	029b      	lsls	r3, r3, #10
 8001644:	4013      	ands	r3, r2
 8001646:	d0f0      	beq.n	800162a <HAL_RCC_OscConfig+0xe6>
 8001648:	e015      	b.n	8001676 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164a:	f7ff fc9b 	bl	8000f84 <HAL_GetTick>
 800164e:	0003      	movs	r3, r0
 8001650:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001654:	f7ff fc96 	bl	8000f84 <HAL_GetTick>
 8001658:	0002      	movs	r2, r0
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b64      	cmp	r3, #100	; 0x64
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e2e4      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001666:	4b85      	ldr	r3, [pc, #532]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	2380      	movs	r3, #128	; 0x80
 800166c:	029b      	lsls	r3, r3, #10
 800166e:	4013      	ands	r3, r2
 8001670:	d1f0      	bne.n	8001654 <HAL_RCC_OscConfig+0x110>
 8001672:	e000      	b.n	8001676 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001674:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2202      	movs	r2, #2
 800167c:	4013      	ands	r3, r2
 800167e:	d100      	bne.n	8001682 <HAL_RCC_OscConfig+0x13e>
 8001680:	e099      	b.n	80017b6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168a:	2220      	movs	r2, #32
 800168c:	4013      	ands	r3, r2
 800168e:	d009      	beq.n	80016a4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001690:	4b7a      	ldr	r3, [pc, #488]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b79      	ldr	r3, [pc, #484]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001696:	2120      	movs	r1, #32
 8001698:	430a      	orrs	r2, r1
 800169a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	2220      	movs	r2, #32
 80016a0:	4393      	bics	r3, r2
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	2b04      	cmp	r3, #4
 80016a8:	d005      	beq.n	80016b6 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	2b0c      	cmp	r3, #12
 80016ae:	d13e      	bne.n	800172e <HAL_RCC_OscConfig+0x1ea>
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d13b      	bne.n	800172e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80016b6:	4b71      	ldr	r3, [pc, #452]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2204      	movs	r2, #4
 80016bc:	4013      	ands	r3, r2
 80016be:	d004      	beq.n	80016ca <HAL_RCC_OscConfig+0x186>
 80016c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d101      	bne.n	80016ca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e2b2      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ca:	4b6c      	ldr	r3, [pc, #432]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	4a6e      	ldr	r2, [pc, #440]	; (8001888 <HAL_RCC_OscConfig+0x344>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	0019      	movs	r1, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	021a      	lsls	r2, r3, #8
 80016da:	4b68      	ldr	r3, [pc, #416]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80016dc:	430a      	orrs	r2, r1
 80016de:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80016e0:	4b66      	ldr	r3, [pc, #408]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2209      	movs	r2, #9
 80016e6:	4393      	bics	r3, r2
 80016e8:	0019      	movs	r1, r3
 80016ea:	4b64      	ldr	r3, [pc, #400]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80016ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ee:	430a      	orrs	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016f2:	f000 fbeb 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 80016f6:	0001      	movs	r1, r0
 80016f8:	4b60      	ldr	r3, [pc, #384]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	220f      	movs	r2, #15
 8001700:	4013      	ands	r3, r2
 8001702:	4a62      	ldr	r2, [pc, #392]	; (800188c <HAL_RCC_OscConfig+0x348>)
 8001704:	5cd3      	ldrb	r3, [r2, r3]
 8001706:	000a      	movs	r2, r1
 8001708:	40da      	lsrs	r2, r3
 800170a:	4b61      	ldr	r3, [pc, #388]	; (8001890 <HAL_RCC_OscConfig+0x34c>)
 800170c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800170e:	4b61      	ldr	r3, [pc, #388]	; (8001894 <HAL_RCC_OscConfig+0x350>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2513      	movs	r5, #19
 8001714:	197c      	adds	r4, r7, r5
 8001716:	0018      	movs	r0, r3
 8001718:	f7ff fbee 	bl	8000ef8 <HAL_InitTick>
 800171c:	0003      	movs	r3, r0
 800171e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001720:	197b      	adds	r3, r7, r5
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d046      	beq.n	80017b6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001728:	197b      	adds	r3, r7, r5
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	e280      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800172e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001730:	2b00      	cmp	r3, #0
 8001732:	d027      	beq.n	8001784 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001734:	4b51      	ldr	r3, [pc, #324]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2209      	movs	r2, #9
 800173a:	4393      	bics	r3, r2
 800173c:	0019      	movs	r1, r3
 800173e:	4b4f      	ldr	r3, [pc, #316]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001740:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001742:	430a      	orrs	r2, r1
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff fc1d 	bl	8000f84 <HAL_GetTick>
 800174a:	0003      	movs	r3, r0
 800174c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001750:	f7ff fc18 	bl	8000f84 <HAL_GetTick>
 8001754:	0002      	movs	r2, r0
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e266      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001762:	4b46      	ldr	r3, [pc, #280]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	2204      	movs	r2, #4
 8001768:	4013      	ands	r3, r2
 800176a:	d0f1      	beq.n	8001750 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800176c:	4b43      	ldr	r3, [pc, #268]	; (800187c <HAL_RCC_OscConfig+0x338>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	4a45      	ldr	r2, [pc, #276]	; (8001888 <HAL_RCC_OscConfig+0x344>)
 8001772:	4013      	ands	r3, r2
 8001774:	0019      	movs	r1, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	691b      	ldr	r3, [r3, #16]
 800177a:	021a      	lsls	r2, r3, #8
 800177c:	4b3f      	ldr	r3, [pc, #252]	; (800187c <HAL_RCC_OscConfig+0x338>)
 800177e:	430a      	orrs	r2, r1
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	e018      	b.n	80017b6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001784:	4b3d      	ldr	r3, [pc, #244]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4b3c      	ldr	r3, [pc, #240]	; (800187c <HAL_RCC_OscConfig+0x338>)
 800178a:	2101      	movs	r1, #1
 800178c:	438a      	bics	r2, r1
 800178e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001790:	f7ff fbf8 	bl	8000f84 <HAL_GetTick>
 8001794:	0003      	movs	r3, r0
 8001796:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800179a:	f7ff fbf3 	bl	8000f84 <HAL_GetTick>
 800179e:	0002      	movs	r2, r0
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e241      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80017ac:	4b33      	ldr	r3, [pc, #204]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2204      	movs	r2, #4
 80017b2:	4013      	ands	r3, r2
 80017b4:	d1f1      	bne.n	800179a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2210      	movs	r2, #16
 80017bc:	4013      	ands	r3, r2
 80017be:	d100      	bne.n	80017c2 <HAL_RCC_OscConfig+0x27e>
 80017c0:	e0a1      	b.n	8001906 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d140      	bne.n	800184a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017c8:	4b2c      	ldr	r3, [pc, #176]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4013      	ands	r3, r2
 80017d2:	d005      	beq.n	80017e0 <HAL_RCC_OscConfig+0x29c>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e227      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017e0:	4b26      	ldr	r3, [pc, #152]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	4a2c      	ldr	r2, [pc, #176]	; (8001898 <HAL_RCC_OscConfig+0x354>)
 80017e6:	4013      	ands	r3, r2
 80017e8:	0019      	movs	r1, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1a      	ldr	r2, [r3, #32]
 80017ee:	4b23      	ldr	r3, [pc, #140]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80017f0:	430a      	orrs	r2, r1
 80017f2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017f4:	4b21      	ldr	r3, [pc, #132]	; (800187c <HAL_RCC_OscConfig+0x338>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	021b      	lsls	r3, r3, #8
 80017fa:	0a19      	lsrs	r1, r3, #8
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	061a      	lsls	r2, r3, #24
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001804:	430a      	orrs	r2, r1
 8001806:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	0b5b      	lsrs	r3, r3, #13
 800180e:	3301      	adds	r3, #1
 8001810:	2280      	movs	r2, #128	; 0x80
 8001812:	0212      	lsls	r2, r2, #8
 8001814:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	091b      	lsrs	r3, r3, #4
 800181c:	210f      	movs	r1, #15
 800181e:	400b      	ands	r3, r1
 8001820:	491a      	ldr	r1, [pc, #104]	; (800188c <HAL_RCC_OscConfig+0x348>)
 8001822:	5ccb      	ldrb	r3, [r1, r3]
 8001824:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <HAL_RCC_OscConfig+0x34c>)
 8001828:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800182a:	4b1a      	ldr	r3, [pc, #104]	; (8001894 <HAL_RCC_OscConfig+0x350>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2513      	movs	r5, #19
 8001830:	197c      	adds	r4, r7, r5
 8001832:	0018      	movs	r0, r3
 8001834:	f7ff fb60 	bl	8000ef8 <HAL_InitTick>
 8001838:	0003      	movs	r3, r0
 800183a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800183c:	197b      	adds	r3, r7, r5
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d060      	beq.n	8001906 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001844:	197b      	adds	r3, r7, r5
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	e1f2      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d03f      	beq.n	80018d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <HAL_RCC_OscConfig+0x338>)
 8001858:	2180      	movs	r1, #128	; 0x80
 800185a:	0049      	lsls	r1, r1, #1
 800185c:	430a      	orrs	r2, r1
 800185e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001860:	f7ff fb90 	bl	8000f84 <HAL_GetTick>
 8001864:	0003      	movs	r3, r0
 8001866:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001868:	e018      	b.n	800189c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800186a:	f7ff fb8b 	bl	8000f84 <HAL_GetTick>
 800186e:	0002      	movs	r2, r0
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d911      	bls.n	800189c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e1d9      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
 800187c:	40021000 	.word	0x40021000
 8001880:	fffeffff 	.word	0xfffeffff
 8001884:	fffbffff 	.word	0xfffbffff
 8001888:	ffffe0ff 	.word	0xffffe0ff
 800188c:	080032ac 	.word	0x080032ac
 8001890:	20000000 	.word	0x20000000
 8001894:	20000004 	.word	0x20000004
 8001898:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800189c:	4bc9      	ldr	r3, [pc, #804]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4013      	ands	r3, r2
 80018a6:	d0e0      	beq.n	800186a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018a8:	4bc6      	ldr	r3, [pc, #792]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	4ac6      	ldr	r2, [pc, #792]	; (8001bc8 <HAL_RCC_OscConfig+0x684>)
 80018ae:	4013      	ands	r3, r2
 80018b0:	0019      	movs	r1, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a1a      	ldr	r2, [r3, #32]
 80018b6:	4bc3      	ldr	r3, [pc, #780]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80018b8:	430a      	orrs	r2, r1
 80018ba:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018bc:	4bc1      	ldr	r3, [pc, #772]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	021b      	lsls	r3, r3, #8
 80018c2:	0a19      	lsrs	r1, r3, #8
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69db      	ldr	r3, [r3, #28]
 80018c8:	061a      	lsls	r2, r3, #24
 80018ca:	4bbe      	ldr	r3, [pc, #760]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80018cc:	430a      	orrs	r2, r1
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	e019      	b.n	8001906 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80018d2:	4bbc      	ldr	r3, [pc, #752]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	4bbb      	ldr	r3, [pc, #748]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80018d8:	49bc      	ldr	r1, [pc, #752]	; (8001bcc <HAL_RCC_OscConfig+0x688>)
 80018da:	400a      	ands	r2, r1
 80018dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff fb51 	bl	8000f84 <HAL_GetTick>
 80018e2:	0003      	movs	r3, r0
 80018e4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018e8:	f7ff fb4c 	bl	8000f84 <HAL_GetTick>
 80018ec:	0002      	movs	r2, r0
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e19a      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80018fa:	4bb2      	ldr	r3, [pc, #712]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4013      	ands	r3, r2
 8001904:	d1f0      	bne.n	80018e8 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2208      	movs	r2, #8
 800190c:	4013      	ands	r3, r2
 800190e:	d036      	beq.n	800197e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d019      	beq.n	800194c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001918:	4baa      	ldr	r3, [pc, #680]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 800191a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800191c:	4ba9      	ldr	r3, [pc, #676]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 800191e:	2101      	movs	r1, #1
 8001920:	430a      	orrs	r2, r1
 8001922:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001924:	f7ff fb2e 	bl	8000f84 <HAL_GetTick>
 8001928:	0003      	movs	r3, r0
 800192a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800192c:	e008      	b.n	8001940 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800192e:	f7ff fb29 	bl	8000f84 <HAL_GetTick>
 8001932:	0002      	movs	r2, r0
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e177      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001940:	4ba0      	ldr	r3, [pc, #640]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001944:	2202      	movs	r2, #2
 8001946:	4013      	ands	r3, r2
 8001948:	d0f1      	beq.n	800192e <HAL_RCC_OscConfig+0x3ea>
 800194a:	e018      	b.n	800197e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800194c:	4b9d      	ldr	r3, [pc, #628]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 800194e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001950:	4b9c      	ldr	r3, [pc, #624]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001952:	2101      	movs	r1, #1
 8001954:	438a      	bics	r2, r1
 8001956:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001958:	f7ff fb14 	bl	8000f84 <HAL_GetTick>
 800195c:	0003      	movs	r3, r0
 800195e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001960:	e008      	b.n	8001974 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001962:	f7ff fb0f 	bl	8000f84 <HAL_GetTick>
 8001966:	0002      	movs	r2, r0
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d901      	bls.n	8001974 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e15d      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001974:	4b93      	ldr	r3, [pc, #588]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001978:	2202      	movs	r2, #2
 800197a:	4013      	ands	r3, r2
 800197c:	d1f1      	bne.n	8001962 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2204      	movs	r2, #4
 8001984:	4013      	ands	r3, r2
 8001986:	d100      	bne.n	800198a <HAL_RCC_OscConfig+0x446>
 8001988:	e0ae      	b.n	8001ae8 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800198a:	2023      	movs	r0, #35	; 0x23
 800198c:	183b      	adds	r3, r7, r0
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001992:	4b8c      	ldr	r3, [pc, #560]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001994:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001996:	2380      	movs	r3, #128	; 0x80
 8001998:	055b      	lsls	r3, r3, #21
 800199a:	4013      	ands	r3, r2
 800199c:	d109      	bne.n	80019b2 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800199e:	4b89      	ldr	r3, [pc, #548]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80019a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019a2:	4b88      	ldr	r3, [pc, #544]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 80019a4:	2180      	movs	r1, #128	; 0x80
 80019a6:	0549      	lsls	r1, r1, #21
 80019a8:	430a      	orrs	r2, r1
 80019aa:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80019ac:	183b      	adds	r3, r7, r0
 80019ae:	2201      	movs	r2, #1
 80019b0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b2:	4b87      	ldr	r3, [pc, #540]	; (8001bd0 <HAL_RCC_OscConfig+0x68c>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4013      	ands	r3, r2
 80019bc:	d11a      	bne.n	80019f4 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019be:	4b84      	ldr	r3, [pc, #528]	; (8001bd0 <HAL_RCC_OscConfig+0x68c>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	4b83      	ldr	r3, [pc, #524]	; (8001bd0 <HAL_RCC_OscConfig+0x68c>)
 80019c4:	2180      	movs	r1, #128	; 0x80
 80019c6:	0049      	lsls	r1, r1, #1
 80019c8:	430a      	orrs	r2, r1
 80019ca:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019cc:	f7ff fada 	bl	8000f84 <HAL_GetTick>
 80019d0:	0003      	movs	r3, r0
 80019d2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019d6:	f7ff fad5 	bl	8000f84 <HAL_GetTick>
 80019da:	0002      	movs	r2, r0
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b64      	cmp	r3, #100	; 0x64
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e123      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e8:	4b79      	ldr	r3, [pc, #484]	; (8001bd0 <HAL_RCC_OscConfig+0x68c>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2380      	movs	r3, #128	; 0x80
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4013      	ands	r3, r2
 80019f2:	d0f0      	beq.n	80019d6 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d107      	bne.n	8001a10 <HAL_RCC_OscConfig+0x4cc>
 8001a00:	4b70      	ldr	r3, [pc, #448]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a02:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a04:	4b6f      	ldr	r3, [pc, #444]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a06:	2180      	movs	r1, #128	; 0x80
 8001a08:	0049      	lsls	r1, r1, #1
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	651a      	str	r2, [r3, #80]	; 0x50
 8001a0e:	e031      	b.n	8001a74 <HAL_RCC_OscConfig+0x530>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10c      	bne.n	8001a32 <HAL_RCC_OscConfig+0x4ee>
 8001a18:	4b6a      	ldr	r3, [pc, #424]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a1c:	4b69      	ldr	r3, [pc, #420]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a1e:	496b      	ldr	r1, [pc, #428]	; (8001bcc <HAL_RCC_OscConfig+0x688>)
 8001a20:	400a      	ands	r2, r1
 8001a22:	651a      	str	r2, [r3, #80]	; 0x50
 8001a24:	4b67      	ldr	r3, [pc, #412]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a28:	4b66      	ldr	r3, [pc, #408]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a2a:	496a      	ldr	r1, [pc, #424]	; (8001bd4 <HAL_RCC_OscConfig+0x690>)
 8001a2c:	400a      	ands	r2, r1
 8001a2e:	651a      	str	r2, [r3, #80]	; 0x50
 8001a30:	e020      	b.n	8001a74 <HAL_RCC_OscConfig+0x530>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	689a      	ldr	r2, [r3, #8]
 8001a36:	23a0      	movs	r3, #160	; 0xa0
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d10e      	bne.n	8001a5c <HAL_RCC_OscConfig+0x518>
 8001a3e:	4b61      	ldr	r3, [pc, #388]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a42:	4b60      	ldr	r3, [pc, #384]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a44:	2180      	movs	r1, #128	; 0x80
 8001a46:	00c9      	lsls	r1, r1, #3
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	651a      	str	r2, [r3, #80]	; 0x50
 8001a4c:	4b5d      	ldr	r3, [pc, #372]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a50:	4b5c      	ldr	r3, [pc, #368]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a52:	2180      	movs	r1, #128	; 0x80
 8001a54:	0049      	lsls	r1, r1, #1
 8001a56:	430a      	orrs	r2, r1
 8001a58:	651a      	str	r2, [r3, #80]	; 0x50
 8001a5a:	e00b      	b.n	8001a74 <HAL_RCC_OscConfig+0x530>
 8001a5c:	4b59      	ldr	r3, [pc, #356]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a60:	4b58      	ldr	r3, [pc, #352]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a62:	495a      	ldr	r1, [pc, #360]	; (8001bcc <HAL_RCC_OscConfig+0x688>)
 8001a64:	400a      	ands	r2, r1
 8001a66:	651a      	str	r2, [r3, #80]	; 0x50
 8001a68:	4b56      	ldr	r3, [pc, #344]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a6c:	4b55      	ldr	r3, [pc, #340]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a6e:	4959      	ldr	r1, [pc, #356]	; (8001bd4 <HAL_RCC_OscConfig+0x690>)
 8001a70:	400a      	ands	r2, r1
 8001a72:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d015      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a7c:	f7ff fa82 	bl	8000f84 <HAL_GetTick>
 8001a80:	0003      	movs	r3, r0
 8001a82:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a84:	e009      	b.n	8001a9a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a86:	f7ff fa7d 	bl	8000f84 <HAL_GetTick>
 8001a8a:	0002      	movs	r2, r0
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	4a51      	ldr	r2, [pc, #324]	; (8001bd8 <HAL_RCC_OscConfig+0x694>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e0ca      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a9a:	4b4a      	ldr	r3, [pc, #296]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001a9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a9e:	2380      	movs	r3, #128	; 0x80
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d0ef      	beq.n	8001a86 <HAL_RCC_OscConfig+0x542>
 8001aa6:	e014      	b.n	8001ad2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa8:	f7ff fa6c 	bl	8000f84 <HAL_GetTick>
 8001aac:	0003      	movs	r3, r0
 8001aae:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ab0:	e009      	b.n	8001ac6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ab2:	f7ff fa67 	bl	8000f84 <HAL_GetTick>
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	4a46      	ldr	r2, [pc, #280]	; (8001bd8 <HAL_RCC_OscConfig+0x694>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e0b4      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001ac8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001aca:	2380      	movs	r3, #128	; 0x80
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	4013      	ands	r3, r2
 8001ad0:	d1ef      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ad2:	2323      	movs	r3, #35	; 0x23
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d105      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001adc:	4b39      	ldr	r3, [pc, #228]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001ade:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ae0:	4b38      	ldr	r3, [pc, #224]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001ae2:	493e      	ldr	r1, [pc, #248]	; (8001bdc <HAL_RCC_OscConfig+0x698>)
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d100      	bne.n	8001af2 <HAL_RCC_OscConfig+0x5ae>
 8001af0:	e09d      	b.n	8001c2e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	2b0c      	cmp	r3, #12
 8001af6:	d100      	bne.n	8001afa <HAL_RCC_OscConfig+0x5b6>
 8001af8:	e076      	b.n	8001be8 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d145      	bne.n	8001b8e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b02:	4b30      	ldr	r3, [pc, #192]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	4b2f      	ldr	r3, [pc, #188]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b08:	4935      	ldr	r1, [pc, #212]	; (8001be0 <HAL_RCC_OscConfig+0x69c>)
 8001b0a:	400a      	ands	r2, r1
 8001b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0e:	f7ff fa39 	bl	8000f84 <HAL_GetTick>
 8001b12:	0003      	movs	r3, r0
 8001b14:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b18:	f7ff fa34 	bl	8000f84 <HAL_GetTick>
 8001b1c:	0002      	movs	r2, r0
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e082      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b2a:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	2380      	movs	r3, #128	; 0x80
 8001b30:	049b      	lsls	r3, r3, #18
 8001b32:	4013      	ands	r3, r2
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b36:	4b23      	ldr	r3, [pc, #140]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	4a2a      	ldr	r2, [pc, #168]	; (8001be4 <HAL_RCC_OscConfig+0x6a0>)
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	0019      	movs	r1, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b52:	430a      	orrs	r2, r1
 8001b54:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b56:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	0449      	lsls	r1, r1, #17
 8001b60:	430a      	orrs	r2, r1
 8001b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b64:	f7ff fa0e 	bl	8000f84 <HAL_GetTick>
 8001b68:	0003      	movs	r3, r0
 8001b6a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b6c:	e008      	b.n	8001b80 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b6e:	f7ff fa09 	bl	8000f84 <HAL_GetTick>
 8001b72:	0002      	movs	r2, r0
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e057      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	2380      	movs	r3, #128	; 0x80
 8001b86:	049b      	lsls	r3, r3, #18
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d0f0      	beq.n	8001b6e <HAL_RCC_OscConfig+0x62a>
 8001b8c:	e04f      	b.n	8001c2e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001b94:	4912      	ldr	r1, [pc, #72]	; (8001be0 <HAL_RCC_OscConfig+0x69c>)
 8001b96:	400a      	ands	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9a:	f7ff f9f3 	bl	8000f84 <HAL_GetTick>
 8001b9e:	0003      	movs	r3, r0
 8001ba0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ba4:	f7ff f9ee 	bl	8000f84 <HAL_GetTick>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e03c      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bb6:	4b03      	ldr	r3, [pc, #12]	; (8001bc4 <HAL_RCC_OscConfig+0x680>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	2380      	movs	r3, #128	; 0x80
 8001bbc:	049b      	lsls	r3, r3, #18
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x660>
 8001bc2:	e034      	b.n	8001c2e <HAL_RCC_OscConfig+0x6ea>
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	ffff1fff 	.word	0xffff1fff
 8001bcc:	fffffeff 	.word	0xfffffeff
 8001bd0:	40007000 	.word	0x40007000
 8001bd4:	fffffbff 	.word	0xfffffbff
 8001bd8:	00001388 	.word	0x00001388
 8001bdc:	efffffff 	.word	0xefffffff
 8001be0:	feffffff 	.word	0xfeffffff
 8001be4:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d101      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e01d      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bf4:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <HAL_RCC_OscConfig+0x6f4>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	2380      	movs	r3, #128	; 0x80
 8001bfe:	025b      	lsls	r3, r3, #9
 8001c00:	401a      	ands	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d10f      	bne.n	8001c2a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	23f0      	movs	r3, #240	; 0xf0
 8001c0e:	039b      	lsls	r3, r3, #14
 8001c10:	401a      	ands	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d107      	bne.n	8001c2a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	23c0      	movs	r3, #192	; 0xc0
 8001c1e:	041b      	lsls	r3, r3, #16
 8001c20:	401a      	ands	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d001      	beq.n	8001c2e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	0018      	movs	r0, r3
 8001c32:	46bd      	mov	sp, r7
 8001c34:	b00a      	add	sp, #40	; 0x28
 8001c36:	bdb0      	pop	{r4, r5, r7, pc}
 8001c38:	40021000 	.word	0x40021000

08001c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c3c:	b5b0      	push	{r4, r5, r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e128      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c50:	4b96      	ldr	r3, [pc, #600]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2201      	movs	r2, #1
 8001c56:	4013      	ands	r3, r2
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d91e      	bls.n	8001c9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b93      	ldr	r3, [pc, #588]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2201      	movs	r2, #1
 8001c64:	4393      	bics	r3, r2
 8001c66:	0019      	movs	r1, r3
 8001c68:	4b90      	ldr	r3, [pc, #576]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c70:	f7ff f988 	bl	8000f84 <HAL_GetTick>
 8001c74:	0003      	movs	r3, r0
 8001c76:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c78:	e009      	b.n	8001c8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7a:	f7ff f983 	bl	8000f84 <HAL_GetTick>
 8001c7e:	0002      	movs	r2, r0
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	4a8a      	ldr	r2, [pc, #552]	; (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e109      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8e:	4b87      	ldr	r3, [pc, #540]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2201      	movs	r2, #1
 8001c94:	4013      	ands	r3, r2
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d1ee      	bne.n	8001c7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2202      	movs	r2, #2
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d009      	beq.n	8001cba <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ca6:	4b83      	ldr	r3, [pc, #524]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	22f0      	movs	r2, #240	; 0xf0
 8001cac:	4393      	bics	r3, r2
 8001cae:	0019      	movs	r1, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	4b7f      	ldr	r3, [pc, #508]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d100      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0x8a>
 8001cc4:	e089      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d107      	bne.n	8001cde <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cce:	4b79      	ldr	r3, [pc, #484]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	2380      	movs	r3, #128	; 0x80
 8001cd4:	029b      	lsls	r3, r3, #10
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d120      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e0e1      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d107      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ce6:	4b73      	ldr	r3, [pc, #460]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	049b      	lsls	r3, r3, #18
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d114      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e0d5      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d106      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cfe:	4b6d      	ldr	r3, [pc, #436]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2204      	movs	r2, #4
 8001d04:	4013      	ands	r3, r2
 8001d06:	d109      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0ca      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d0c:	4b69      	ldr	r3, [pc, #420]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4013      	ands	r3, r2
 8001d16:	d101      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e0c2      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d1c:	4b65      	ldr	r3, [pc, #404]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	2203      	movs	r2, #3
 8001d22:	4393      	bics	r3, r2
 8001d24:	0019      	movs	r1, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	4b62      	ldr	r3, [pc, #392]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d30:	f7ff f928 	bl	8000f84 <HAL_GetTick>
 8001d34:	0003      	movs	r3, r0
 8001d36:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d111      	bne.n	8001d64 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d40:	e009      	b.n	8001d56 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d42:	f7ff f91f 	bl	8000f84 <HAL_GetTick>
 8001d46:	0002      	movs	r2, r0
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	4a58      	ldr	r2, [pc, #352]	; (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e0a5      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d56:	4b57      	ldr	r3, [pc, #348]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d1ef      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x106>
 8001d62:	e03a      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d111      	bne.n	8001d90 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d6c:	e009      	b.n	8001d82 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d6e:	f7ff f909 	bl	8000f84 <HAL_GetTick>
 8001d72:	0002      	movs	r2, r0
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	4a4d      	ldr	r2, [pc, #308]	; (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e08f      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d82:	4b4c      	ldr	r3, [pc, #304]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	220c      	movs	r2, #12
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b0c      	cmp	r3, #12
 8001d8c:	d1ef      	bne.n	8001d6e <HAL_RCC_ClockConfig+0x132>
 8001d8e:	e024      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d11b      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d98:	e009      	b.n	8001dae <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d9a:	f7ff f8f3 	bl	8000f84 <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	4a42      	ldr	r2, [pc, #264]	; (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e079      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dae:	4b41      	ldr	r3, [pc, #260]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	220c      	movs	r2, #12
 8001db4:	4013      	ands	r3, r2
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d1ef      	bne.n	8001d9a <HAL_RCC_ClockConfig+0x15e>
 8001dba:	e00e      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dbc:	f7ff f8e2 	bl	8000f84 <HAL_GetTick>
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	4a3a      	ldr	r2, [pc, #232]	; (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e068      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001dd0:	4b38      	ldr	r3, [pc, #224]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	220c      	movs	r2, #12
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dda:	4b34      	ldr	r3, [pc, #208]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2201      	movs	r2, #1
 8001de0:	4013      	ands	r3, r2
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d21e      	bcs.n	8001e26 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de8:	4b30      	ldr	r3, [pc, #192]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2201      	movs	r2, #1
 8001dee:	4393      	bics	r3, r2
 8001df0:	0019      	movs	r1, r3
 8001df2:	4b2e      	ldr	r3, [pc, #184]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001dfa:	f7ff f8c3 	bl	8000f84 <HAL_GetTick>
 8001dfe:	0003      	movs	r3, r0
 8001e00:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e02:	e009      	b.n	8001e18 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e04:	f7ff f8be 	bl	8000f84 <HAL_GetTick>
 8001e08:	0002      	movs	r2, r0
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	4a28      	ldr	r2, [pc, #160]	; (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e044      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e18:	4b24      	ldr	r3, [pc, #144]	; (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	4013      	ands	r3, r2
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d1ee      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2204      	movs	r2, #4
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d009      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e30:	4b20      	ldr	r3, [pc, #128]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4a20      	ldr	r2, [pc, #128]	; (8001eb8 <HAL_RCC_ClockConfig+0x27c>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	0019      	movs	r1, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	4b1d      	ldr	r3, [pc, #116]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e40:	430a      	orrs	r2, r1
 8001e42:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2208      	movs	r2, #8
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d00a      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e4e:	4b19      	ldr	r3, [pc, #100]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	4a1a      	ldr	r2, [pc, #104]	; (8001ebc <HAL_RCC_ClockConfig+0x280>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	00da      	lsls	r2, r3, #3
 8001e5e:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e60:	430a      	orrs	r2, r1
 8001e62:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e64:	f000 f832 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8001e68:	0001      	movs	r1, r0
 8001e6a:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	091b      	lsrs	r3, r3, #4
 8001e70:	220f      	movs	r2, #15
 8001e72:	4013      	ands	r3, r2
 8001e74:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <HAL_RCC_ClockConfig+0x284>)
 8001e76:	5cd3      	ldrb	r3, [r2, r3]
 8001e78:	000a      	movs	r2, r1
 8001e7a:	40da      	lsrs	r2, r3
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <HAL_RCC_ClockConfig+0x288>)
 8001e7e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e80:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_RCC_ClockConfig+0x28c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	250b      	movs	r5, #11
 8001e86:	197c      	adds	r4, r7, r5
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f7ff f835 	bl	8000ef8 <HAL_InitTick>
 8001e8e:	0003      	movs	r3, r0
 8001e90:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001e92:	197b      	adds	r3, r7, r5
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001e9a:	197b      	adds	r3, r7, r5
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	e000      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b004      	add	sp, #16
 8001ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eaa:	46c0      	nop			; (mov r8, r8)
 8001eac:	40022000 	.word	0x40022000
 8001eb0:	00001388 	.word	0x00001388
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	fffff8ff 	.word	0xfffff8ff
 8001ebc:	ffffc7ff 	.word	0xffffc7ff
 8001ec0:	080032ac 	.word	0x080032ac
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	20000004 	.word	0x20000004

08001ecc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ecc:	b5b0      	push	{r4, r5, r7, lr}
 8001ece:	b08e      	sub	sp, #56	; 0x38
 8001ed0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001ed2:	4b4c      	ldr	r3, [pc, #304]	; (8002004 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ed8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eda:	230c      	movs	r3, #12
 8001edc:	4013      	ands	r3, r2
 8001ede:	2b0c      	cmp	r3, #12
 8001ee0:	d014      	beq.n	8001f0c <HAL_RCC_GetSysClockFreq+0x40>
 8001ee2:	d900      	bls.n	8001ee6 <HAL_RCC_GetSysClockFreq+0x1a>
 8001ee4:	e07b      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0x112>
 8001ee6:	2b04      	cmp	r3, #4
 8001ee8:	d002      	beq.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x24>
 8001eea:	2b08      	cmp	r3, #8
 8001eec:	d00b      	beq.n	8001f06 <HAL_RCC_GetSysClockFreq+0x3a>
 8001eee:	e076      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001ef0:	4b44      	ldr	r3, [pc, #272]	; (8002004 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2210      	movs	r2, #16
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d002      	beq.n	8001f00 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001efa:	4b43      	ldr	r3, [pc, #268]	; (8002008 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001efc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001efe:	e07c      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001f00:	4b42      	ldr	r3, [pc, #264]	; (800200c <HAL_RCC_GetSysClockFreq+0x140>)
 8001f02:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f04:	e079      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f06:	4b42      	ldr	r3, [pc, #264]	; (8002010 <HAL_RCC_GetSysClockFreq+0x144>)
 8001f08:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f0a:	e076      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f0e:	0c9a      	lsrs	r2, r3, #18
 8001f10:	230f      	movs	r3, #15
 8001f12:	401a      	ands	r2, r3
 8001f14:	4b3f      	ldr	r3, [pc, #252]	; (8002014 <HAL_RCC_GetSysClockFreq+0x148>)
 8001f16:	5c9b      	ldrb	r3, [r3, r2]
 8001f18:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f1c:	0d9a      	lsrs	r2, r3, #22
 8001f1e:	2303      	movs	r3, #3
 8001f20:	4013      	ands	r3, r2
 8001f22:	3301      	adds	r3, #1
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f26:	4b37      	ldr	r3, [pc, #220]	; (8002004 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f28:	68da      	ldr	r2, [r3, #12]
 8001f2a:	2380      	movs	r3, #128	; 0x80
 8001f2c:	025b      	lsls	r3, r3, #9
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d01a      	beq.n	8001f68 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f34:	61bb      	str	r3, [r7, #24]
 8001f36:	2300      	movs	r3, #0
 8001f38:	61fb      	str	r3, [r7, #28]
 8001f3a:	4a35      	ldr	r2, [pc, #212]	; (8002010 <HAL_RCC_GetSysClockFreq+0x144>)
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	69b8      	ldr	r0, [r7, #24]
 8001f40:	69f9      	ldr	r1, [r7, #28]
 8001f42:	f7fe f995 	bl	8000270 <__aeabi_lmul>
 8001f46:	0002      	movs	r2, r0
 8001f48:	000b      	movs	r3, r1
 8001f4a:	0010      	movs	r0, r2
 8001f4c:	0019      	movs	r1, r3
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	f7fe f969 	bl	8000230 <__aeabi_uldivmod>
 8001f5e:	0002      	movs	r2, r0
 8001f60:	000b      	movs	r3, r1
 8001f62:	0013      	movs	r3, r2
 8001f64:	637b      	str	r3, [r7, #52]	; 0x34
 8001f66:	e037      	b.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f68:	4b26      	ldr	r3, [pc, #152]	; (8002004 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2210      	movs	r2, #16
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d01a      	beq.n	8001fa8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	4a23      	ldr	r2, [pc, #140]	; (8002008 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	68b8      	ldr	r0, [r7, #8]
 8001f80:	68f9      	ldr	r1, [r7, #12]
 8001f82:	f7fe f975 	bl	8000270 <__aeabi_lmul>
 8001f86:	0002      	movs	r2, r0
 8001f88:	000b      	movs	r3, r1
 8001f8a:	0010      	movs	r0, r2
 8001f8c:	0019      	movs	r1, r3
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f90:	603b      	str	r3, [r7, #0]
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f7fe f949 	bl	8000230 <__aeabi_uldivmod>
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	000b      	movs	r3, r1
 8001fa2:	0013      	movs	r3, r2
 8001fa4:	637b      	str	r3, [r7, #52]	; 0x34
 8001fa6:	e017      	b.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001faa:	0018      	movs	r0, r3
 8001fac:	2300      	movs	r3, #0
 8001fae:	0019      	movs	r1, r3
 8001fb0:	4a16      	ldr	r2, [pc, #88]	; (800200c <HAL_RCC_GetSysClockFreq+0x140>)
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f7fe f95c 	bl	8000270 <__aeabi_lmul>
 8001fb8:	0002      	movs	r2, r0
 8001fba:	000b      	movs	r3, r1
 8001fbc:	0010      	movs	r0, r2
 8001fbe:	0019      	movs	r1, r3
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	001c      	movs	r4, r3
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	001d      	movs	r5, r3
 8001fc8:	0022      	movs	r2, r4
 8001fca:	002b      	movs	r3, r5
 8001fcc:	f7fe f930 	bl	8000230 <__aeabi_uldivmod>
 8001fd0:	0002      	movs	r2, r0
 8001fd2:	000b      	movs	r3, r1
 8001fd4:	0013      	movs	r3, r2
 8001fd6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fda:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001fdc:	e00d      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001fde:	4b09      	ldr	r3, [pc, #36]	; (8002004 <HAL_RCC_GetSysClockFreq+0x138>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	0b5b      	lsrs	r3, r3, #13
 8001fe4:	2207      	movs	r2, #7
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	3301      	adds	r3, #1
 8001fee:	2280      	movs	r2, #128	; 0x80
 8001ff0:	0212      	lsls	r2, r2, #8
 8001ff2:	409a      	lsls	r2, r3
 8001ff4:	0013      	movs	r3, r2
 8001ff6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ff8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	b00e      	add	sp, #56	; 0x38
 8002002:	bdb0      	pop	{r4, r5, r7, pc}
 8002004:	40021000 	.word	0x40021000
 8002008:	003d0900 	.word	0x003d0900
 800200c:	00f42400 	.word	0x00f42400
 8002010:	007a1200 	.word	0x007a1200
 8002014:	080032c4 	.word	0x080032c4

08002018 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800201c:	4b02      	ldr	r3, [pc, #8]	; (8002028 <HAL_RCC_GetHCLKFreq+0x10>)
 800201e:	681b      	ldr	r3, [r3, #0]
}
 8002020:	0018      	movs	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	20000000 	.word	0x20000000

0800202c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002030:	f7ff fff2 	bl	8002018 <HAL_RCC_GetHCLKFreq>
 8002034:	0001      	movs	r1, r0
 8002036:	4b06      	ldr	r3, [pc, #24]	; (8002050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	0a1b      	lsrs	r3, r3, #8
 800203c:	2207      	movs	r2, #7
 800203e:	4013      	ands	r3, r2
 8002040:	4a04      	ldr	r2, [pc, #16]	; (8002054 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002042:	5cd3      	ldrb	r3, [r2, r3]
 8002044:	40d9      	lsrs	r1, r3
 8002046:	000b      	movs	r3, r1
}
 8002048:	0018      	movs	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	46c0      	nop			; (mov r8, r8)
 8002050:	40021000 	.word	0x40021000
 8002054:	080032bc 	.word	0x080032bc

08002058 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800205c:	f7ff ffdc 	bl	8002018 <HAL_RCC_GetHCLKFreq>
 8002060:	0001      	movs	r1, r0
 8002062:	4b06      	ldr	r3, [pc, #24]	; (800207c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	0adb      	lsrs	r3, r3, #11
 8002068:	2207      	movs	r2, #7
 800206a:	4013      	ands	r3, r2
 800206c:	4a04      	ldr	r2, [pc, #16]	; (8002080 <HAL_RCC_GetPCLK2Freq+0x28>)
 800206e:	5cd3      	ldrb	r3, [r2, r3]
 8002070:	40d9      	lsrs	r1, r3
 8002072:	000b      	movs	r3, r1
}
 8002074:	0018      	movs	r0, r3
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	46c0      	nop			; (mov r8, r8)
 800207c:	40021000 	.word	0x40021000
 8002080:	080032bc 	.word	0x080032bc

08002084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e032      	b.n	80020fc <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2239      	movs	r2, #57	; 0x39
 800209a:	5c9b      	ldrb	r3, [r3, r2]
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d107      	bne.n	80020b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2238      	movs	r2, #56	; 0x38
 80020a6:	2100      	movs	r1, #0
 80020a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	0018      	movs	r0, r3
 80020ae:	f7fe fdd7 	bl	8000c60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2239      	movs	r2, #57	; 0x39
 80020b6:	2102      	movs	r1, #2
 80020b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3304      	adds	r3, #4
 80020c2:	0019      	movs	r1, r3
 80020c4:	0010      	movs	r0, r2
 80020c6:	f000 fa3b 	bl	8002540 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	223e      	movs	r2, #62	; 0x3e
 80020ce:	2101      	movs	r1, #1
 80020d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	223a      	movs	r2, #58	; 0x3a
 80020d6:	2101      	movs	r1, #1
 80020d8:	5499      	strb	r1, [r3, r2]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	223b      	movs	r2, #59	; 0x3b
 80020de:	2101      	movs	r1, #1
 80020e0:	5499      	strb	r1, [r3, r2]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	223c      	movs	r2, #60	; 0x3c
 80020e6:	2101      	movs	r1, #1
 80020e8:	5499      	strb	r1, [r3, r2]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	223d      	movs	r2, #61	; 0x3d
 80020ee:	2101      	movs	r1, #1
 80020f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2239      	movs	r2, #57	; 0x39
 80020f6:	2101      	movs	r1, #1
 80020f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	0018      	movs	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	b002      	add	sp, #8
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2239      	movs	r2, #57	; 0x39
 8002110:	5c9b      	ldrb	r3, [r3, r2]
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b01      	cmp	r3, #1
 8002116:	d001      	beq.n	800211c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e036      	b.n	800218a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2239      	movs	r2, #57	; 0x39
 8002120:	2102      	movs	r1, #2
 8002122:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2101      	movs	r1, #1
 8002130:	430a      	orrs	r2, r1
 8002132:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	2380      	movs	r3, #128	; 0x80
 800213a:	05db      	lsls	r3, r3, #23
 800213c:	429a      	cmp	r2, r3
 800213e:	d009      	beq.n	8002154 <HAL_TIM_Base_Start_IT+0x50>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a13      	ldr	r2, [pc, #76]	; (8002194 <HAL_TIM_Base_Start_IT+0x90>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d004      	beq.n	8002154 <HAL_TIM_Base_Start_IT+0x50>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a12      	ldr	r2, [pc, #72]	; (8002198 <HAL_TIM_Base_Start_IT+0x94>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d111      	bne.n	8002178 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2207      	movs	r2, #7
 800215c:	4013      	ands	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2b06      	cmp	r3, #6
 8002164:	d010      	beq.n	8002188 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2101      	movs	r1, #1
 8002172:	430a      	orrs	r2, r1
 8002174:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002176:	e007      	b.n	8002188 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2101      	movs	r1, #1
 8002184:	430a      	orrs	r2, r1
 8002186:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	0018      	movs	r0, r3
 800218c:	46bd      	mov	sp, r7
 800218e:	b004      	add	sp, #16
 8002190:	bd80      	pop	{r7, pc}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	40010800 	.word	0x40010800
 8002198:	40011400 	.word	0x40011400

0800219c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	2202      	movs	r2, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d124      	bne.n	80021fc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	2202      	movs	r2, #2
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d11d      	bne.n	80021fc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2203      	movs	r2, #3
 80021c6:	4252      	negs	r2, r2
 80021c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2201      	movs	r2, #1
 80021ce:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	2203      	movs	r2, #3
 80021d8:	4013      	ands	r3, r2
 80021da:	d004      	beq.n	80021e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	0018      	movs	r0, r3
 80021e0:	f000 f996 	bl	8002510 <HAL_TIM_IC_CaptureCallback>
 80021e4:	e007      	b.n	80021f6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	0018      	movs	r0, r3
 80021ea:	f000 f989 	bl	8002500 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	0018      	movs	r0, r3
 80021f2:	f000 f995 	bl	8002520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	2204      	movs	r2, #4
 8002204:	4013      	ands	r3, r2
 8002206:	2b04      	cmp	r3, #4
 8002208:	d125      	bne.n	8002256 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	2204      	movs	r2, #4
 8002212:	4013      	ands	r3, r2
 8002214:	2b04      	cmp	r3, #4
 8002216:	d11e      	bne.n	8002256 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2205      	movs	r2, #5
 800221e:	4252      	negs	r2, r2
 8002220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2202      	movs	r2, #2
 8002226:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	699a      	ldr	r2, [r3, #24]
 800222e:	23c0      	movs	r3, #192	; 0xc0
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4013      	ands	r3, r2
 8002234:	d004      	beq.n	8002240 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	0018      	movs	r0, r3
 800223a:	f000 f969 	bl	8002510 <HAL_TIM_IC_CaptureCallback>
 800223e:	e007      	b.n	8002250 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	0018      	movs	r0, r3
 8002244:	f000 f95c 	bl	8002500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	0018      	movs	r0, r3
 800224c:	f000 f968 	bl	8002520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	2208      	movs	r2, #8
 800225e:	4013      	ands	r3, r2
 8002260:	2b08      	cmp	r3, #8
 8002262:	d124      	bne.n	80022ae <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	2208      	movs	r2, #8
 800226c:	4013      	ands	r3, r2
 800226e:	2b08      	cmp	r3, #8
 8002270:	d11d      	bne.n	80022ae <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2209      	movs	r2, #9
 8002278:	4252      	negs	r2, r2
 800227a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2204      	movs	r2, #4
 8002280:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	2203      	movs	r2, #3
 800228a:	4013      	ands	r3, r2
 800228c:	d004      	beq.n	8002298 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	0018      	movs	r0, r3
 8002292:	f000 f93d 	bl	8002510 <HAL_TIM_IC_CaptureCallback>
 8002296:	e007      	b.n	80022a8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	0018      	movs	r0, r3
 800229c:	f000 f930 	bl	8002500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	0018      	movs	r0, r3
 80022a4:	f000 f93c 	bl	8002520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	2210      	movs	r2, #16
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b10      	cmp	r3, #16
 80022ba:	d125      	bne.n	8002308 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	2210      	movs	r2, #16
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b10      	cmp	r3, #16
 80022c8:	d11e      	bne.n	8002308 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2211      	movs	r2, #17
 80022d0:	4252      	negs	r2, r2
 80022d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2208      	movs	r2, #8
 80022d8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	69da      	ldr	r2, [r3, #28]
 80022e0:	23c0      	movs	r3, #192	; 0xc0
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4013      	ands	r3, r2
 80022e6:	d004      	beq.n	80022f2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	0018      	movs	r0, r3
 80022ec:	f000 f910 	bl	8002510 <HAL_TIM_IC_CaptureCallback>
 80022f0:	e007      	b.n	8002302 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	0018      	movs	r0, r3
 80022f6:	f000 f903 	bl	8002500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	0018      	movs	r0, r3
 80022fe:	f000 f90f 	bl	8002520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	2201      	movs	r2, #1
 8002310:	4013      	ands	r3, r2
 8002312:	2b01      	cmp	r3, #1
 8002314:	d10f      	bne.n	8002336 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	2201      	movs	r2, #1
 800231e:	4013      	ands	r3, r2
 8002320:	2b01      	cmp	r3, #1
 8002322:	d108      	bne.n	8002336 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2202      	movs	r2, #2
 800232a:	4252      	negs	r2, r2
 800232c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	0018      	movs	r0, r3
 8002332:	f7fe fc33 	bl	8000b9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	2240      	movs	r2, #64	; 0x40
 800233e:	4013      	ands	r3, r2
 8002340:	2b40      	cmp	r3, #64	; 0x40
 8002342:	d10f      	bne.n	8002364 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	2240      	movs	r2, #64	; 0x40
 800234c:	4013      	ands	r3, r2
 800234e:	2b40      	cmp	r3, #64	; 0x40
 8002350:	d108      	bne.n	8002364 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2241      	movs	r2, #65	; 0x41
 8002358:	4252      	negs	r2, r2
 800235a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	0018      	movs	r0, r3
 8002360:	f000 f8e6 	bl	8002530 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002364:	46c0      	nop			; (mov r8, r8)
 8002366:	46bd      	mov	sp, r7
 8002368:	b002      	add	sp, #8
 800236a:	bd80      	pop	{r7, pc}

0800236c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2238      	movs	r2, #56	; 0x38
 800237a:	5c9b      	ldrb	r3, [r3, r2]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_TIM_ConfigClockSource+0x18>
 8002380:	2302      	movs	r3, #2
 8002382:	e0b7      	b.n	80024f4 <HAL_TIM_ConfigClockSource+0x188>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2238      	movs	r2, #56	; 0x38
 8002388:	2101      	movs	r1, #1
 800238a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2239      	movs	r2, #57	; 0x39
 8002390:	2102      	movs	r1, #2
 8002392:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2277      	movs	r2, #119	; 0x77
 80023a0:	4393      	bics	r3, r2
 80023a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4a55      	ldr	r2, [pc, #340]	; (80024fc <HAL_TIM_ConfigClockSource+0x190>)
 80023a8:	4013      	ands	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2280      	movs	r2, #128	; 0x80
 80023ba:	0192      	lsls	r2, r2, #6
 80023bc:	4293      	cmp	r3, r2
 80023be:	d040      	beq.n	8002442 <HAL_TIM_ConfigClockSource+0xd6>
 80023c0:	2280      	movs	r2, #128	; 0x80
 80023c2:	0192      	lsls	r2, r2, #6
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d900      	bls.n	80023ca <HAL_TIM_ConfigClockSource+0x5e>
 80023c8:	e088      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 80023ca:	2280      	movs	r2, #128	; 0x80
 80023cc:	0152      	lsls	r2, r2, #5
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d100      	bne.n	80023d4 <HAL_TIM_ConfigClockSource+0x68>
 80023d2:	e085      	b.n	80024e0 <HAL_TIM_ConfigClockSource+0x174>
 80023d4:	2280      	movs	r2, #128	; 0x80
 80023d6:	0152      	lsls	r2, r2, #5
 80023d8:	4293      	cmp	r3, r2
 80023da:	d900      	bls.n	80023de <HAL_TIM_ConfigClockSource+0x72>
 80023dc:	e07e      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 80023de:	2b70      	cmp	r3, #112	; 0x70
 80023e0:	d018      	beq.n	8002414 <HAL_TIM_ConfigClockSource+0xa8>
 80023e2:	d900      	bls.n	80023e6 <HAL_TIM_ConfigClockSource+0x7a>
 80023e4:	e07a      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 80023e6:	2b60      	cmp	r3, #96	; 0x60
 80023e8:	d04f      	beq.n	800248a <HAL_TIM_ConfigClockSource+0x11e>
 80023ea:	d900      	bls.n	80023ee <HAL_TIM_ConfigClockSource+0x82>
 80023ec:	e076      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 80023ee:	2b50      	cmp	r3, #80	; 0x50
 80023f0:	d03b      	beq.n	800246a <HAL_TIM_ConfigClockSource+0xfe>
 80023f2:	d900      	bls.n	80023f6 <HAL_TIM_ConfigClockSource+0x8a>
 80023f4:	e072      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 80023f6:	2b40      	cmp	r3, #64	; 0x40
 80023f8:	d057      	beq.n	80024aa <HAL_TIM_ConfigClockSource+0x13e>
 80023fa:	d900      	bls.n	80023fe <HAL_TIM_ConfigClockSource+0x92>
 80023fc:	e06e      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 80023fe:	2b30      	cmp	r3, #48	; 0x30
 8002400:	d063      	beq.n	80024ca <HAL_TIM_ConfigClockSource+0x15e>
 8002402:	d86b      	bhi.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 8002404:	2b20      	cmp	r3, #32
 8002406:	d060      	beq.n	80024ca <HAL_TIM_ConfigClockSource+0x15e>
 8002408:	d868      	bhi.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
 800240a:	2b00      	cmp	r3, #0
 800240c:	d05d      	beq.n	80024ca <HAL_TIM_ConfigClockSource+0x15e>
 800240e:	2b10      	cmp	r3, #16
 8002410:	d05b      	beq.n	80024ca <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002412:	e063      	b.n	80024dc <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	6899      	ldr	r1, [r3, #8]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f000 f95a 	bl	80026dc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2277      	movs	r2, #119	; 0x77
 8002434:	4313      	orrs	r3, r2
 8002436:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	609a      	str	r2, [r3, #8]
      break;
 8002440:	e04f      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6818      	ldr	r0, [r3, #0]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	6899      	ldr	r1, [r3, #8]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f000 f943 	bl	80026dc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2180      	movs	r1, #128	; 0x80
 8002462:	01c9      	lsls	r1, r1, #7
 8002464:	430a      	orrs	r2, r1
 8002466:	609a      	str	r2, [r3, #8]
      break;
 8002468:	e03b      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6818      	ldr	r0, [r3, #0]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	6859      	ldr	r1, [r3, #4]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	001a      	movs	r2, r3
 8002478:	f000 f8b6 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2150      	movs	r1, #80	; 0x50
 8002482:	0018      	movs	r0, r3
 8002484:	f000 f910 	bl	80026a8 <TIM_ITRx_SetConfig>
      break;
 8002488:	e02b      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6818      	ldr	r0, [r3, #0]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	6859      	ldr	r1, [r3, #4]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	001a      	movs	r2, r3
 8002498:	f000 f8d4 	bl	8002644 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2160      	movs	r1, #96	; 0x60
 80024a2:	0018      	movs	r0, r3
 80024a4:	f000 f900 	bl	80026a8 <TIM_ITRx_SetConfig>
      break;
 80024a8:	e01b      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	6859      	ldr	r1, [r3, #4]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	001a      	movs	r2, r3
 80024b8:	f000 f896 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2140      	movs	r1, #64	; 0x40
 80024c2:	0018      	movs	r0, r3
 80024c4:	f000 f8f0 	bl	80026a8 <TIM_ITRx_SetConfig>
      break;
 80024c8:	e00b      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	0019      	movs	r1, r3
 80024d4:	0010      	movs	r0, r2
 80024d6:	f000 f8e7 	bl	80026a8 <TIM_ITRx_SetConfig>
        break;
 80024da:	e002      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80024dc:	46c0      	nop			; (mov r8, r8)
 80024de:	e000      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80024e0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2239      	movs	r2, #57	; 0x39
 80024e6:	2101      	movs	r1, #1
 80024e8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2238      	movs	r2, #56	; 0x38
 80024ee:	2100      	movs	r1, #0
 80024f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	0018      	movs	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	b004      	add	sp, #16
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	ffff00ff 	.word	0xffff00ff

08002500 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002508:	46c0      	nop			; (mov r8, r8)
 800250a:	46bd      	mov	sp, r7
 800250c:	b002      	add	sp, #8
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002518:	46c0      	nop			; (mov r8, r8)
 800251a:	46bd      	mov	sp, r7
 800251c:	b002      	add	sp, #8
 800251e:	bd80      	pop	{r7, pc}

08002520 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	b002      	add	sp, #8
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002538:	46c0      	nop			; (mov r8, r8)
 800253a:	46bd      	mov	sp, r7
 800253c:	b002      	add	sp, #8
 800253e:	bd80      	pop	{r7, pc}

08002540 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	05db      	lsls	r3, r3, #23
 8002556:	429a      	cmp	r2, r3
 8002558:	d007      	beq.n	800256a <TIM_Base_SetConfig+0x2a>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a1f      	ldr	r2, [pc, #124]	; (80025dc <TIM_Base_SetConfig+0x9c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d003      	beq.n	800256a <TIM_Base_SetConfig+0x2a>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a1e      	ldr	r2, [pc, #120]	; (80025e0 <TIM_Base_SetConfig+0xa0>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d108      	bne.n	800257c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2270      	movs	r2, #112	; 0x70
 800256e:	4393      	bics	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	4313      	orrs	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	05db      	lsls	r3, r3, #23
 8002582:	429a      	cmp	r2, r3
 8002584:	d007      	beq.n	8002596 <TIM_Base_SetConfig+0x56>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a14      	ldr	r2, [pc, #80]	; (80025dc <TIM_Base_SetConfig+0x9c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d003      	beq.n	8002596 <TIM_Base_SetConfig+0x56>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a13      	ldr	r2, [pc, #76]	; (80025e0 <TIM_Base_SetConfig+0xa0>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d108      	bne.n	80025a8 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4a12      	ldr	r2, [pc, #72]	; (80025e4 <TIM_Base_SetConfig+0xa4>)
 800259a:	4013      	ands	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2280      	movs	r2, #128	; 0x80
 80025ac:	4393      	bics	r3, r2
 80025ae:	001a      	movs	r2, r3
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	615a      	str	r2, [r3, #20]
}
 80025d4:	46c0      	nop			; (mov r8, r8)
 80025d6:	46bd      	mov	sp, r7
 80025d8:	b004      	add	sp, #16
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40010800 	.word	0x40010800
 80025e0:	40011400 	.word	0x40011400
 80025e4:	fffffcff 	.word	0xfffffcff

080025e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	2201      	movs	r2, #1
 8002600:	4393      	bics	r3, r2
 8002602:	001a      	movs	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	22f0      	movs	r2, #240	; 0xf0
 8002612:	4393      	bics	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	220a      	movs	r2, #10
 8002624:	4393      	bics	r3, r2
 8002626:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	4313      	orrs	r3, r2
 800262e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	621a      	str	r2, [r3, #32]
}
 800263c:	46c0      	nop			; (mov r8, r8)
 800263e:	46bd      	mov	sp, r7
 8002640:	b006      	add	sp, #24
 8002642:	bd80      	pop	{r7, pc}

08002644 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	2210      	movs	r2, #16
 8002656:	4393      	bics	r3, r2
 8002658:	001a      	movs	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	4a0d      	ldr	r2, [pc, #52]	; (80026a4 <TIM_TI2_ConfigInputStage+0x60>)
 800266e:	4013      	ands	r3, r2
 8002670:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	031b      	lsls	r3, r3, #12
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	4313      	orrs	r3, r2
 800267a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	22a0      	movs	r2, #160	; 0xa0
 8002680:	4393      	bics	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	011b      	lsls	r3, r3, #4
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	621a      	str	r2, [r3, #32]
}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	46bd      	mov	sp, r7
 800269e:	b006      	add	sp, #24
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	46c0      	nop			; (mov r8, r8)
 80026a4:	ffff0fff 	.word	0xffff0fff

080026a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2270      	movs	r2, #112	; 0x70
 80026bc:	4393      	bics	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	2207      	movs	r2, #7
 80026c8:	4313      	orrs	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	609a      	str	r2, [r3, #8]
}
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	46bd      	mov	sp, r7
 80026d6:	b004      	add	sp, #16
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	4a09      	ldr	r2, [pc, #36]	; (8002718 <TIM_ETR_SetConfig+0x3c>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	021a      	lsls	r2, r3, #8
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	431a      	orrs	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	4313      	orrs	r3, r2
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	4313      	orrs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	609a      	str	r2, [r3, #8]
}
 8002710:	46c0      	nop			; (mov r8, r8)
 8002712:	46bd      	mov	sp, r7
 8002714:	b006      	add	sp, #24
 8002716:	bd80      	pop	{r7, pc}
 8002718:	ffff00ff 	.word	0xffff00ff

0800271c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2238      	movs	r2, #56	; 0x38
 800272a:	5c9b      	ldrb	r3, [r3, r2]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002730:	2302      	movs	r3, #2
 8002732:	e042      	b.n	80027ba <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2238      	movs	r2, #56	; 0x38
 8002738:	2101      	movs	r1, #1
 800273a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2239      	movs	r2, #57	; 0x39
 8002740:	2102      	movs	r1, #2
 8002742:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2270      	movs	r2, #112	; 0x70
 8002758:	4393      	bics	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	4313      	orrs	r3, r2
 8002764:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68fa      	ldr	r2, [r7, #12]
 800276c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	2380      	movs	r3, #128	; 0x80
 8002774:	05db      	lsls	r3, r3, #23
 8002776:	429a      	cmp	r2, r3
 8002778:	d009      	beq.n	800278e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a11      	ldr	r2, [pc, #68]	; (80027c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d004      	beq.n	800278e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a0f      	ldr	r2, [pc, #60]	; (80027c8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d10c      	bne.n	80027a8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2280      	movs	r2, #128	; 0x80
 8002792:	4393      	bics	r3, r2
 8002794:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	4313      	orrs	r3, r2
 800279e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2239      	movs	r2, #57	; 0x39
 80027ac:	2101      	movs	r1, #1
 80027ae:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2238      	movs	r2, #56	; 0x38
 80027b4:	2100      	movs	r1, #0
 80027b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	0018      	movs	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	b004      	add	sp, #16
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	40010800 	.word	0x40010800
 80027c8:	40011400 	.word	0x40011400

080027cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e044      	b.n	8002868 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d107      	bne.n	80027f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2274      	movs	r2, #116	; 0x74
 80027ea:	2100      	movs	r1, #0
 80027ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	0018      	movs	r0, r3
 80027f2:	f7fe fa8f 	bl	8000d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2224      	movs	r2, #36	; 0x24
 80027fa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2101      	movs	r1, #1
 8002808:	438a      	bics	r2, r1
 800280a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	0018      	movs	r0, r3
 8002810:	f000 f8d8 	bl	80029c4 <UART_SetConfig>
 8002814:	0003      	movs	r3, r0
 8002816:	2b01      	cmp	r3, #1
 8002818:	d101      	bne.n	800281e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e024      	b.n	8002868 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	0018      	movs	r0, r3
 800282a:	f000 fb2d 	bl	8002e88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	490d      	ldr	r1, [pc, #52]	; (8002870 <HAL_UART_Init+0xa4>)
 800283a:	400a      	ands	r2, r1
 800283c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	212a      	movs	r1, #42	; 0x2a
 800284a:	438a      	bics	r2, r1
 800284c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2101      	movs	r1, #1
 800285a:	430a      	orrs	r2, r1
 800285c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	0018      	movs	r0, r3
 8002862:	f000 fbc5 	bl	8002ff0 <UART_CheckIdleState>
 8002866:	0003      	movs	r3, r0
}
 8002868:	0018      	movs	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	b002      	add	sp, #8
 800286e:	bd80      	pop	{r7, pc}
 8002870:	ffffb7ff 	.word	0xffffb7ff

08002874 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08a      	sub	sp, #40	; 0x28
 8002878:	af02      	add	r7, sp, #8
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	603b      	str	r3, [r7, #0]
 8002880:	1dbb      	adds	r3, r7, #6
 8002882:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002888:	2b20      	cmp	r3, #32
 800288a:	d000      	beq.n	800288e <HAL_UART_Transmit+0x1a>
 800288c:	e095      	b.n	80029ba <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_UART_Transmit+0x28>
 8002894:	1dbb      	adds	r3, r7, #6
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e08d      	b.n	80029bc <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	2380      	movs	r3, #128	; 0x80
 80028a6:	015b      	lsls	r3, r3, #5
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d109      	bne.n	80028c0 <HAL_UART_Transmit+0x4c>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d105      	bne.n	80028c0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	2201      	movs	r2, #1
 80028b8:	4013      	ands	r3, r2
 80028ba:	d001      	beq.n	80028c0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e07d      	b.n	80029bc <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2274      	movs	r2, #116	; 0x74
 80028c4:	5c9b      	ldrb	r3, [r3, r2]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d101      	bne.n	80028ce <HAL_UART_Transmit+0x5a>
 80028ca:	2302      	movs	r3, #2
 80028cc:	e076      	b.n	80029bc <HAL_UART_Transmit+0x148>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2274      	movs	r2, #116	; 0x74
 80028d2:	2101      	movs	r1, #1
 80028d4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2280      	movs	r2, #128	; 0x80
 80028da:	2100      	movs	r1, #0
 80028dc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2221      	movs	r2, #33	; 0x21
 80028e2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028e4:	f7fe fb4e 	bl	8000f84 <HAL_GetTick>
 80028e8:	0003      	movs	r3, r0
 80028ea:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	1dba      	adds	r2, r7, #6
 80028f0:	2150      	movs	r1, #80	; 0x50
 80028f2:	8812      	ldrh	r2, [r2, #0]
 80028f4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	1dba      	adds	r2, r7, #6
 80028fa:	2152      	movs	r1, #82	; 0x52
 80028fc:	8812      	ldrh	r2, [r2, #0]
 80028fe:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	2380      	movs	r3, #128	; 0x80
 8002906:	015b      	lsls	r3, r3, #5
 8002908:	429a      	cmp	r2, r3
 800290a:	d108      	bne.n	800291e <HAL_UART_Transmit+0xaa>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d104      	bne.n	800291e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002914:	2300      	movs	r3, #0
 8002916:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	61bb      	str	r3, [r7, #24]
 800291c:	e003      	b.n	8002926 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2274      	movs	r2, #116	; 0x74
 800292a:	2100      	movs	r1, #0
 800292c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800292e:	e02c      	b.n	800298a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	0013      	movs	r3, r2
 800293a:	2200      	movs	r2, #0
 800293c:	2180      	movs	r1, #128	; 0x80
 800293e:	f000 fb9f 	bl	8003080 <UART_WaitOnFlagUntilTimeout>
 8002942:	1e03      	subs	r3, r0, #0
 8002944:	d001      	beq.n	800294a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e038      	b.n	80029bc <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10b      	bne.n	8002968 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	001a      	movs	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	05d2      	lsls	r2, r2, #23
 800295c:	0dd2      	lsrs	r2, r2, #23
 800295e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	3302      	adds	r3, #2
 8002964:	61bb      	str	r3, [r7, #24]
 8002966:	e007      	b.n	8002978 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	781a      	ldrb	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3301      	adds	r3, #1
 8002976:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2252      	movs	r2, #82	; 0x52
 800297c:	5a9b      	ldrh	r3, [r3, r2]
 800297e:	b29b      	uxth	r3, r3
 8002980:	3b01      	subs	r3, #1
 8002982:	b299      	uxth	r1, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2252      	movs	r2, #82	; 0x52
 8002988:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2252      	movs	r2, #82	; 0x52
 800298e:	5a9b      	ldrh	r3, [r3, r2]
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1cc      	bne.n	8002930 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	0013      	movs	r3, r2
 80029a0:	2200      	movs	r2, #0
 80029a2:	2140      	movs	r1, #64	; 0x40
 80029a4:	f000 fb6c 	bl	8003080 <UART_WaitOnFlagUntilTimeout>
 80029a8:	1e03      	subs	r3, r0, #0
 80029aa:	d001      	beq.n	80029b0 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e005      	b.n	80029bc <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	e000      	b.n	80029bc <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80029ba:	2302      	movs	r3, #2
  }
}
 80029bc:	0018      	movs	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	b008      	add	sp, #32
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029c4:	b5b0      	push	{r4, r5, r7, lr}
 80029c6:	b08e      	sub	sp, #56	; 0x38
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029cc:	231a      	movs	r3, #26
 80029ce:	2218      	movs	r2, #24
 80029d0:	4694      	mov	ip, r2
 80029d2:	44bc      	add	ip, r7
 80029d4:	4463      	add	r3, ip
 80029d6:	2200      	movs	r2, #0
 80029d8:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	689a      	ldr	r2, [r3, #8]
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	431a      	orrs	r2, r3
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	431a      	orrs	r2, r3
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4abc      	ldr	r2, [pc, #752]	; (8002cec <UART_SetConfig+0x328>)
 80029fa:	4013      	ands	r3, r2
 80029fc:	0019      	movs	r1, r3
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a04:	430a      	orrs	r2, r1
 8002a06:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	4ab8      	ldr	r2, [pc, #736]	; (8002cf0 <UART_SetConfig+0x32c>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	0019      	movs	r1, r3
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4ab2      	ldr	r2, [pc, #712]	; (8002cf4 <UART_SetConfig+0x330>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d004      	beq.n	8002a3a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a36:	4313      	orrs	r3, r2
 8002a38:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	4aad      	ldr	r2, [pc, #692]	; (8002cf8 <UART_SetConfig+0x334>)
 8002a42:	4013      	ands	r3, r2
 8002a44:	0019      	movs	r1, r3
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4aa9      	ldr	r2, [pc, #676]	; (8002cfc <UART_SetConfig+0x338>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d136      	bne.n	8002ac8 <UART_SetConfig+0x104>
 8002a5a:	4ba9      	ldr	r3, [pc, #676]	; (8002d00 <UART_SetConfig+0x33c>)
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5e:	220c      	movs	r2, #12
 8002a60:	4013      	ands	r3, r2
 8002a62:	2b0c      	cmp	r3, #12
 8002a64:	d020      	beq.n	8002aa8 <UART_SetConfig+0xe4>
 8002a66:	d827      	bhi.n	8002ab8 <UART_SetConfig+0xf4>
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d00d      	beq.n	8002a88 <UART_SetConfig+0xc4>
 8002a6c:	d824      	bhi.n	8002ab8 <UART_SetConfig+0xf4>
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <UART_SetConfig+0xb4>
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d010      	beq.n	8002a98 <UART_SetConfig+0xd4>
 8002a76:	e01f      	b.n	8002ab8 <UART_SetConfig+0xf4>
 8002a78:	231b      	movs	r3, #27
 8002a7a:	2218      	movs	r2, #24
 8002a7c:	4694      	mov	ip, r2
 8002a7e:	44bc      	add	ip, r7
 8002a80:	4463      	add	r3, ip
 8002a82:	2200      	movs	r2, #0
 8002a84:	701a      	strb	r2, [r3, #0]
 8002a86:	e06f      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002a88:	231b      	movs	r3, #27
 8002a8a:	2218      	movs	r2, #24
 8002a8c:	4694      	mov	ip, r2
 8002a8e:	44bc      	add	ip, r7
 8002a90:	4463      	add	r3, ip
 8002a92:	2202      	movs	r2, #2
 8002a94:	701a      	strb	r2, [r3, #0]
 8002a96:	e067      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002a98:	231b      	movs	r3, #27
 8002a9a:	2218      	movs	r2, #24
 8002a9c:	4694      	mov	ip, r2
 8002a9e:	44bc      	add	ip, r7
 8002aa0:	4463      	add	r3, ip
 8002aa2:	2204      	movs	r2, #4
 8002aa4:	701a      	strb	r2, [r3, #0]
 8002aa6:	e05f      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002aa8:	231b      	movs	r3, #27
 8002aaa:	2218      	movs	r2, #24
 8002aac:	4694      	mov	ip, r2
 8002aae:	44bc      	add	ip, r7
 8002ab0:	4463      	add	r3, ip
 8002ab2:	2208      	movs	r2, #8
 8002ab4:	701a      	strb	r2, [r3, #0]
 8002ab6:	e057      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002ab8:	231b      	movs	r3, #27
 8002aba:	2218      	movs	r2, #24
 8002abc:	4694      	mov	ip, r2
 8002abe:	44bc      	add	ip, r7
 8002ac0:	4463      	add	r3, ip
 8002ac2:	2210      	movs	r2, #16
 8002ac4:	701a      	strb	r2, [r3, #0]
 8002ac6:	e04f      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a89      	ldr	r2, [pc, #548]	; (8002cf4 <UART_SetConfig+0x330>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d143      	bne.n	8002b5a <UART_SetConfig+0x196>
 8002ad2:	4b8b      	ldr	r3, [pc, #556]	; (8002d00 <UART_SetConfig+0x33c>)
 8002ad4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ad6:	23c0      	movs	r3, #192	; 0xc0
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	4013      	ands	r3, r2
 8002adc:	22c0      	movs	r2, #192	; 0xc0
 8002ade:	0112      	lsls	r2, r2, #4
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d02a      	beq.n	8002b3a <UART_SetConfig+0x176>
 8002ae4:	22c0      	movs	r2, #192	; 0xc0
 8002ae6:	0112      	lsls	r2, r2, #4
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d82e      	bhi.n	8002b4a <UART_SetConfig+0x186>
 8002aec:	2280      	movs	r2, #128	; 0x80
 8002aee:	0112      	lsls	r2, r2, #4
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d012      	beq.n	8002b1a <UART_SetConfig+0x156>
 8002af4:	2280      	movs	r2, #128	; 0x80
 8002af6:	0112      	lsls	r2, r2, #4
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d826      	bhi.n	8002b4a <UART_SetConfig+0x186>
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d004      	beq.n	8002b0a <UART_SetConfig+0x146>
 8002b00:	2280      	movs	r2, #128	; 0x80
 8002b02:	00d2      	lsls	r2, r2, #3
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d010      	beq.n	8002b2a <UART_SetConfig+0x166>
 8002b08:	e01f      	b.n	8002b4a <UART_SetConfig+0x186>
 8002b0a:	231b      	movs	r3, #27
 8002b0c:	2218      	movs	r2, #24
 8002b0e:	4694      	mov	ip, r2
 8002b10:	44bc      	add	ip, r7
 8002b12:	4463      	add	r3, ip
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
 8002b18:	e026      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002b1a:	231b      	movs	r3, #27
 8002b1c:	2218      	movs	r2, #24
 8002b1e:	4694      	mov	ip, r2
 8002b20:	44bc      	add	ip, r7
 8002b22:	4463      	add	r3, ip
 8002b24:	2202      	movs	r2, #2
 8002b26:	701a      	strb	r2, [r3, #0]
 8002b28:	e01e      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002b2a:	231b      	movs	r3, #27
 8002b2c:	2218      	movs	r2, #24
 8002b2e:	4694      	mov	ip, r2
 8002b30:	44bc      	add	ip, r7
 8002b32:	4463      	add	r3, ip
 8002b34:	2204      	movs	r2, #4
 8002b36:	701a      	strb	r2, [r3, #0]
 8002b38:	e016      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002b3a:	231b      	movs	r3, #27
 8002b3c:	2218      	movs	r2, #24
 8002b3e:	4694      	mov	ip, r2
 8002b40:	44bc      	add	ip, r7
 8002b42:	4463      	add	r3, ip
 8002b44:	2208      	movs	r2, #8
 8002b46:	701a      	strb	r2, [r3, #0]
 8002b48:	e00e      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002b4a:	231b      	movs	r3, #27
 8002b4c:	2218      	movs	r2, #24
 8002b4e:	4694      	mov	ip, r2
 8002b50:	44bc      	add	ip, r7
 8002b52:	4463      	add	r3, ip
 8002b54:	2210      	movs	r2, #16
 8002b56:	701a      	strb	r2, [r3, #0]
 8002b58:	e006      	b.n	8002b68 <UART_SetConfig+0x1a4>
 8002b5a:	231b      	movs	r3, #27
 8002b5c:	2218      	movs	r2, #24
 8002b5e:	4694      	mov	ip, r2
 8002b60:	44bc      	add	ip, r7
 8002b62:	4463      	add	r3, ip
 8002b64:	2210      	movs	r2, #16
 8002b66:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a61      	ldr	r2, [pc, #388]	; (8002cf4 <UART_SetConfig+0x330>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d000      	beq.n	8002b74 <UART_SetConfig+0x1b0>
 8002b72:	e088      	b.n	8002c86 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b74:	231b      	movs	r3, #27
 8002b76:	2218      	movs	r2, #24
 8002b78:	4694      	mov	ip, r2
 8002b7a:	44bc      	add	ip, r7
 8002b7c:	4463      	add	r3, ip
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d01d      	beq.n	8002bc0 <UART_SetConfig+0x1fc>
 8002b84:	dc20      	bgt.n	8002bc8 <UART_SetConfig+0x204>
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	d015      	beq.n	8002bb6 <UART_SetConfig+0x1f2>
 8002b8a:	dc1d      	bgt.n	8002bc8 <UART_SetConfig+0x204>
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d002      	beq.n	8002b96 <UART_SetConfig+0x1d2>
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d005      	beq.n	8002ba0 <UART_SetConfig+0x1dc>
 8002b94:	e018      	b.n	8002bc8 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b96:	f7ff fa49 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 8002b9a:	0003      	movs	r3, r0
 8002b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b9e:	e01d      	b.n	8002bdc <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ba0:	4b57      	ldr	r3, [pc, #348]	; (8002d00 <UART_SetConfig+0x33c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2210      	movs	r2, #16
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d002      	beq.n	8002bb0 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002baa:	4b56      	ldr	r3, [pc, #344]	; (8002d04 <UART_SetConfig+0x340>)
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002bae:	e015      	b.n	8002bdc <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8002bb0:	4b55      	ldr	r3, [pc, #340]	; (8002d08 <UART_SetConfig+0x344>)
 8002bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bb4:	e012      	b.n	8002bdc <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bb6:	f7ff f989 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8002bba:	0003      	movs	r3, r0
 8002bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bbe:	e00d      	b.n	8002bdc <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002bc0:	2380      	movs	r3, #128	; 0x80
 8002bc2:	021b      	lsls	r3, r3, #8
 8002bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bc6:	e009      	b.n	8002bdc <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002bcc:	231a      	movs	r3, #26
 8002bce:	2218      	movs	r2, #24
 8002bd0:	4694      	mov	ip, r2
 8002bd2:	44bc      	add	ip, r7
 8002bd4:	4463      	add	r3, ip
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	701a      	strb	r2, [r3, #0]
        break;
 8002bda:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d100      	bne.n	8002be4 <UART_SetConfig+0x220>
 8002be2:	e139      	b.n	8002e58 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	0013      	movs	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	189b      	adds	r3, r3, r2
 8002bee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d305      	bcc.n	8002c00 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002bfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d907      	bls.n	8002c10 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8002c00:	231a      	movs	r3, #26
 8002c02:	2218      	movs	r2, #24
 8002c04:	4694      	mov	ip, r2
 8002c06:	44bc      	add	ip, r7
 8002c08:	4463      	add	r3, ip
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	701a      	strb	r2, [r3, #0]
 8002c0e:	e123      	b.n	8002e58 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c12:	613b      	str	r3, [r7, #16]
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	6939      	ldr	r1, [r7, #16]
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	000b      	movs	r3, r1
 8002c1e:	0e1b      	lsrs	r3, r3, #24
 8002c20:	0010      	movs	r0, r2
 8002c22:	0205      	lsls	r5, r0, #8
 8002c24:	431d      	orrs	r5, r3
 8002c26:	000b      	movs	r3, r1
 8002c28:	021c      	lsls	r4, r3, #8
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	085b      	lsrs	r3, r3, #1
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	2300      	movs	r3, #0
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	68b8      	ldr	r0, [r7, #8]
 8002c38:	68f9      	ldr	r1, [r7, #12]
 8002c3a:	1900      	adds	r0, r0, r4
 8002c3c:	4169      	adcs	r1, r5
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	603b      	str	r3, [r7, #0]
 8002c44:	2300      	movs	r3, #0
 8002c46:	607b      	str	r3, [r7, #4]
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f7fd faf0 	bl	8000230 <__aeabi_uldivmod>
 8002c50:	0002      	movs	r2, r0
 8002c52:	000b      	movs	r3, r1
 8002c54:	0013      	movs	r3, r2
 8002c56:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c5a:	23c0      	movs	r3, #192	; 0xc0
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d309      	bcc.n	8002c76 <UART_SetConfig+0x2b2>
 8002c62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	035b      	lsls	r3, r3, #13
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d204      	bcs.n	8002c76 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c72:	60da      	str	r2, [r3, #12]
 8002c74:	e0f0      	b.n	8002e58 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8002c76:	231a      	movs	r3, #26
 8002c78:	2218      	movs	r2, #24
 8002c7a:	4694      	mov	ip, r2
 8002c7c:	44bc      	add	ip, r7
 8002c7e:	4463      	add	r3, ip
 8002c80:	2201      	movs	r2, #1
 8002c82:	701a      	strb	r2, [r3, #0]
 8002c84:	e0e8      	b.n	8002e58 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	69da      	ldr	r2, [r3, #28]
 8002c8a:	2380      	movs	r3, #128	; 0x80
 8002c8c:	021b      	lsls	r3, r3, #8
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d000      	beq.n	8002c94 <UART_SetConfig+0x2d0>
 8002c92:	e087      	b.n	8002da4 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8002c94:	231b      	movs	r3, #27
 8002c96:	2218      	movs	r2, #24
 8002c98:	4694      	mov	ip, r2
 8002c9a:	44bc      	add	ip, r7
 8002c9c:	4463      	add	r3, ip
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b08      	cmp	r3, #8
 8002ca2:	d835      	bhi.n	8002d10 <UART_SetConfig+0x34c>
 8002ca4:	009a      	lsls	r2, r3, #2
 8002ca6:	4b19      	ldr	r3, [pc, #100]	; (8002d0c <UART_SetConfig+0x348>)
 8002ca8:	18d3      	adds	r3, r2, r3
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cae:	f7ff f9bd 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 8002cb2:	0003      	movs	r3, r0
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cb6:	e035      	b.n	8002d24 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cb8:	f7ff f9ce 	bl	8002058 <HAL_RCC_GetPCLK2Freq>
 8002cbc:	0003      	movs	r3, r0
 8002cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cc0:	e030      	b.n	8002d24 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cc2:	4b0f      	ldr	r3, [pc, #60]	; (8002d00 <UART_SetConfig+0x33c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d002      	beq.n	8002cd2 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002ccc:	4b0d      	ldr	r3, [pc, #52]	; (8002d04 <UART_SetConfig+0x340>)
 8002cce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002cd0:	e028      	b.n	8002d24 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8002cd2:	4b0d      	ldr	r3, [pc, #52]	; (8002d08 <UART_SetConfig+0x344>)
 8002cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cd6:	e025      	b.n	8002d24 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cd8:	f7ff f8f8 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8002cdc:	0003      	movs	r3, r0
 8002cde:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ce0:	e020      	b.n	8002d24 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ce2:	2380      	movs	r3, #128	; 0x80
 8002ce4:	021b      	lsls	r3, r3, #8
 8002ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ce8:	e01c      	b.n	8002d24 <UART_SetConfig+0x360>
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	efff69f3 	.word	0xefff69f3
 8002cf0:	ffffcfff 	.word	0xffffcfff
 8002cf4:	40004800 	.word	0x40004800
 8002cf8:	fffff4ff 	.word	0xfffff4ff
 8002cfc:	40004400 	.word	0x40004400
 8002d00:	40021000 	.word	0x40021000
 8002d04:	003d0900 	.word	0x003d0900
 8002d08:	00f42400 	.word	0x00f42400
 8002d0c:	080032d0 	.word	0x080032d0
      default:
        pclk = 0U;
 8002d10:	2300      	movs	r3, #0
 8002d12:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002d14:	231a      	movs	r3, #26
 8002d16:	2218      	movs	r2, #24
 8002d18:	4694      	mov	ip, r2
 8002d1a:	44bc      	add	ip, r7
 8002d1c:	4463      	add	r3, ip
 8002d1e:	2201      	movs	r2, #1
 8002d20:	701a      	strb	r2, [r3, #0]
        break;
 8002d22:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d100      	bne.n	8002d2c <UART_SetConfig+0x368>
 8002d2a:	e095      	b.n	8002e58 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d2e:	005a      	lsls	r2, r3, #1
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	085b      	lsrs	r3, r3, #1
 8002d36:	18d2      	adds	r2, r2, r3
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	0019      	movs	r1, r3
 8002d3e:	0010      	movs	r0, r2
 8002d40:	f7fd f9ea 	bl	8000118 <__udivsi3>
 8002d44:	0003      	movs	r3, r0
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4c:	2b0f      	cmp	r3, #15
 8002d4e:	d921      	bls.n	8002d94 <UART_SetConfig+0x3d0>
 8002d50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d52:	2380      	movs	r3, #128	; 0x80
 8002d54:	025b      	lsls	r3, r3, #9
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d21c      	bcs.n	8002d94 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	200e      	movs	r0, #14
 8002d60:	2418      	movs	r4, #24
 8002d62:	193b      	adds	r3, r7, r4
 8002d64:	181b      	adds	r3, r3, r0
 8002d66:	210f      	movs	r1, #15
 8002d68:	438a      	bics	r2, r1
 8002d6a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d6e:	085b      	lsrs	r3, r3, #1
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	2207      	movs	r2, #7
 8002d74:	4013      	ands	r3, r2
 8002d76:	b299      	uxth	r1, r3
 8002d78:	193b      	adds	r3, r7, r4
 8002d7a:	181b      	adds	r3, r3, r0
 8002d7c:	193a      	adds	r2, r7, r4
 8002d7e:	1812      	adds	r2, r2, r0
 8002d80:	8812      	ldrh	r2, [r2, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	193a      	adds	r2, r7, r4
 8002d8c:	1812      	adds	r2, r2, r0
 8002d8e:	8812      	ldrh	r2, [r2, #0]
 8002d90:	60da      	str	r2, [r3, #12]
 8002d92:	e061      	b.n	8002e58 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002d94:	231a      	movs	r3, #26
 8002d96:	2218      	movs	r2, #24
 8002d98:	4694      	mov	ip, r2
 8002d9a:	44bc      	add	ip, r7
 8002d9c:	4463      	add	r3, ip
 8002d9e:	2201      	movs	r2, #1
 8002da0:	701a      	strb	r2, [r3, #0]
 8002da2:	e059      	b.n	8002e58 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002da4:	231b      	movs	r3, #27
 8002da6:	2218      	movs	r2, #24
 8002da8:	4694      	mov	ip, r2
 8002daa:	44bc      	add	ip, r7
 8002dac:	4463      	add	r3, ip
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d822      	bhi.n	8002dfa <UART_SetConfig+0x436>
 8002db4:	009a      	lsls	r2, r3, #2
 8002db6:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <UART_SetConfig+0x4b4>)
 8002db8:	18d3      	adds	r3, r2, r3
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dbe:	f7ff f935 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 8002dc2:	0003      	movs	r3, r0
 8002dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dc6:	e022      	b.n	8002e0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dc8:	f7ff f946 	bl	8002058 <HAL_RCC_GetPCLK2Freq>
 8002dcc:	0003      	movs	r3, r0
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dd0:	e01d      	b.n	8002e0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	; (8002e7c <UART_SetConfig+0x4b8>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2210      	movs	r2, #16
 8002dd8:	4013      	ands	r3, r2
 8002dda:	d002      	beq.n	8002de2 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002ddc:	4b28      	ldr	r3, [pc, #160]	; (8002e80 <UART_SetConfig+0x4bc>)
 8002dde:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002de0:	e015      	b.n	8002e0e <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8002de2:	4b28      	ldr	r3, [pc, #160]	; (8002e84 <UART_SetConfig+0x4c0>)
 8002de4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002de6:	e012      	b.n	8002e0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002de8:	f7ff f870 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8002dec:	0003      	movs	r3, r0
 8002dee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002df0:	e00d      	b.n	8002e0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002df2:	2380      	movs	r3, #128	; 0x80
 8002df4:	021b      	lsls	r3, r3, #8
 8002df6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002df8:	e009      	b.n	8002e0e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002dfe:	231a      	movs	r3, #26
 8002e00:	2218      	movs	r2, #24
 8002e02:	4694      	mov	ip, r2
 8002e04:	44bc      	add	ip, r7
 8002e06:	4463      	add	r3, ip
 8002e08:	2201      	movs	r2, #1
 8002e0a:	701a      	strb	r2, [r3, #0]
        break;
 8002e0c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d021      	beq.n	8002e58 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	085a      	lsrs	r2, r3, #1
 8002e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e1c:	18d2      	adds	r2, r2, r3
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	0019      	movs	r1, r3
 8002e24:	0010      	movs	r0, r2
 8002e26:	f7fd f977 	bl	8000118 <__udivsi3>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e32:	2b0f      	cmp	r3, #15
 8002e34:	d909      	bls.n	8002e4a <UART_SetConfig+0x486>
 8002e36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	025b      	lsls	r3, r3, #9
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d204      	bcs.n	8002e4a <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e46:	60da      	str	r2, [r3, #12]
 8002e48:	e006      	b.n	8002e58 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002e4a:	231a      	movs	r3, #26
 8002e4c:	2218      	movs	r2, #24
 8002e4e:	4694      	mov	ip, r2
 8002e50:	44bc      	add	ip, r7
 8002e52:	4463      	add	r3, ip
 8002e54:	2201      	movs	r2, #1
 8002e56:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	2200      	movs	r2, #0
 8002e62:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002e64:	231a      	movs	r3, #26
 8002e66:	2218      	movs	r2, #24
 8002e68:	4694      	mov	ip, r2
 8002e6a:	44bc      	add	ip, r7
 8002e6c:	4463      	add	r3, ip
 8002e6e:	781b      	ldrb	r3, [r3, #0]
}
 8002e70:	0018      	movs	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	b00e      	add	sp, #56	; 0x38
 8002e76:	bdb0      	pop	{r4, r5, r7, pc}
 8002e78:	080032f4 	.word	0x080032f4
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	003d0900 	.word	0x003d0900
 8002e84:	00f42400 	.word	0x00f42400

08002e88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	2201      	movs	r2, #1
 8002e96:	4013      	ands	r3, r2
 8002e98:	d00b      	beq.n	8002eb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	4a4a      	ldr	r2, [pc, #296]	; (8002fcc <UART_AdvFeatureConfig+0x144>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	4013      	ands	r3, r2
 8002eba:	d00b      	beq.n	8002ed4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	4a43      	ldr	r2, [pc, #268]	; (8002fd0 <UART_AdvFeatureConfig+0x148>)
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	0019      	movs	r1, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	2204      	movs	r2, #4
 8002eda:	4013      	ands	r3, r2
 8002edc:	d00b      	beq.n	8002ef6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	4a3b      	ldr	r2, [pc, #236]	; (8002fd4 <UART_AdvFeatureConfig+0x14c>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	0019      	movs	r1, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efa:	2208      	movs	r2, #8
 8002efc:	4013      	ands	r3, r2
 8002efe:	d00b      	beq.n	8002f18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	4a34      	ldr	r2, [pc, #208]	; (8002fd8 <UART_AdvFeatureConfig+0x150>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	0019      	movs	r1, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	2210      	movs	r2, #16
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d00b      	beq.n	8002f3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	4a2c      	ldr	r2, [pc, #176]	; (8002fdc <UART_AdvFeatureConfig+0x154>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	0019      	movs	r1, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	2220      	movs	r2, #32
 8002f40:	4013      	ands	r3, r2
 8002f42:	d00b      	beq.n	8002f5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	4a25      	ldr	r2, [pc, #148]	; (8002fe0 <UART_AdvFeatureConfig+0x158>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	0019      	movs	r1, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	2240      	movs	r2, #64	; 0x40
 8002f62:	4013      	ands	r3, r2
 8002f64:	d01d      	beq.n	8002fa2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4a1d      	ldr	r2, [pc, #116]	; (8002fe4 <UART_AdvFeatureConfig+0x15c>)
 8002f6e:	4013      	ands	r3, r2
 8002f70:	0019      	movs	r1, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f82:	2380      	movs	r3, #128	; 0x80
 8002f84:	035b      	lsls	r3, r3, #13
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d10b      	bne.n	8002fa2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	4a15      	ldr	r2, [pc, #84]	; (8002fe8 <UART_AdvFeatureConfig+0x160>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	0019      	movs	r1, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa6:	2280      	movs	r2, #128	; 0x80
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d00b      	beq.n	8002fc4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	4a0e      	ldr	r2, [pc, #56]	; (8002fec <UART_AdvFeatureConfig+0x164>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	0019      	movs	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	605a      	str	r2, [r3, #4]
  }
}
 8002fc4:	46c0      	nop			; (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	b002      	add	sp, #8
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	fffdffff 	.word	0xfffdffff
 8002fd0:	fffeffff 	.word	0xfffeffff
 8002fd4:	fffbffff 	.word	0xfffbffff
 8002fd8:	ffff7fff 	.word	0xffff7fff
 8002fdc:	ffffefff 	.word	0xffffefff
 8002fe0:	ffffdfff 	.word	0xffffdfff
 8002fe4:	ffefffff 	.word	0xffefffff
 8002fe8:	ff9fffff 	.word	0xff9fffff
 8002fec:	fff7ffff 	.word	0xfff7ffff

08002ff0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af02      	add	r7, sp, #8
 8002ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2280      	movs	r2, #128	; 0x80
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003000:	f7fd ffc0 	bl	8000f84 <HAL_GetTick>
 8003004:	0003      	movs	r3, r0
 8003006:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2208      	movs	r2, #8
 8003010:	4013      	ands	r3, r2
 8003012:	2b08      	cmp	r3, #8
 8003014:	d10c      	bne.n	8003030 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2280      	movs	r2, #128	; 0x80
 800301a:	0391      	lsls	r1, r2, #14
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	4a17      	ldr	r2, [pc, #92]	; (800307c <UART_CheckIdleState+0x8c>)
 8003020:	9200      	str	r2, [sp, #0]
 8003022:	2200      	movs	r2, #0
 8003024:	f000 f82c 	bl	8003080 <UART_WaitOnFlagUntilTimeout>
 8003028:	1e03      	subs	r3, r0, #0
 800302a:	d001      	beq.n	8003030 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e021      	b.n	8003074 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2204      	movs	r2, #4
 8003038:	4013      	ands	r3, r2
 800303a:	2b04      	cmp	r3, #4
 800303c:	d10c      	bne.n	8003058 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2280      	movs	r2, #128	; 0x80
 8003042:	03d1      	lsls	r1, r2, #15
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	4a0d      	ldr	r2, [pc, #52]	; (800307c <UART_CheckIdleState+0x8c>)
 8003048:	9200      	str	r2, [sp, #0]
 800304a:	2200      	movs	r2, #0
 800304c:	f000 f818 	bl	8003080 <UART_WaitOnFlagUntilTimeout>
 8003050:	1e03      	subs	r3, r0, #0
 8003052:	d001      	beq.n	8003058 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e00d      	b.n	8003074 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2274      	movs	r2, #116	; 0x74
 800306e:	2100      	movs	r1, #0
 8003070:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	0018      	movs	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	b004      	add	sp, #16
 800307a:	bd80      	pop	{r7, pc}
 800307c:	01ffffff 	.word	0x01ffffff

08003080 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	603b      	str	r3, [r7, #0]
 800308c:	1dfb      	adds	r3, r7, #7
 800308e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003090:	e05e      	b.n	8003150 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	3301      	adds	r3, #1
 8003096:	d05b      	beq.n	8003150 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003098:	f7fd ff74 	bl	8000f84 <HAL_GetTick>
 800309c:	0002      	movs	r2, r0
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d302      	bcc.n	80030ae <UART_WaitOnFlagUntilTimeout+0x2e>
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d11b      	bne.n	80030e6 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	492f      	ldr	r1, [pc, #188]	; (8003178 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80030ba:	400a      	ands	r2, r1
 80030bc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2101      	movs	r1, #1
 80030ca:	438a      	bics	r2, r1
 80030cc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2220      	movs	r2, #32
 80030d2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2220      	movs	r2, #32
 80030d8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2274      	movs	r2, #116	; 0x74
 80030de:	2100      	movs	r1, #0
 80030e0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e044      	b.n	8003170 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2204      	movs	r2, #4
 80030ee:	4013      	ands	r3, r2
 80030f0:	d02e      	beq.n	8003150 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	69da      	ldr	r2, [r3, #28]
 80030f8:	2380      	movs	r3, #128	; 0x80
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	401a      	ands	r2, r3
 80030fe:	2380      	movs	r3, #128	; 0x80
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	429a      	cmp	r2, r3
 8003104:	d124      	bne.n	8003150 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2280      	movs	r2, #128	; 0x80
 800310c:	0112      	lsls	r2, r2, #4
 800310e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4917      	ldr	r1, [pc, #92]	; (8003178 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800311c:	400a      	ands	r2, r1
 800311e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2101      	movs	r1, #1
 800312c:	438a      	bics	r2, r1
 800312e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2220      	movs	r2, #32
 8003134:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2220      	movs	r2, #32
 800313a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2280      	movs	r2, #128	; 0x80
 8003140:	2120      	movs	r1, #32
 8003142:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2274      	movs	r2, #116	; 0x74
 8003148:	2100      	movs	r1, #0
 800314a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e00f      	b.n	8003170 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	4013      	ands	r3, r2
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	425a      	negs	r2, r3
 8003160:	4153      	adcs	r3, r2
 8003162:	b2db      	uxtb	r3, r3
 8003164:	001a      	movs	r2, r3
 8003166:	1dfb      	adds	r3, r7, #7
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d091      	beq.n	8003092 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	b004      	add	sp, #16
 8003176:	bd80      	pop	{r7, pc}
 8003178:	fffffe5f 	.word	0xfffffe5f

0800317c <__libc_init_array>:
 800317c:	b570      	push	{r4, r5, r6, lr}
 800317e:	2600      	movs	r6, #0
 8003180:	4d0c      	ldr	r5, [pc, #48]	; (80031b4 <__libc_init_array+0x38>)
 8003182:	4c0d      	ldr	r4, [pc, #52]	; (80031b8 <__libc_init_array+0x3c>)
 8003184:	1b64      	subs	r4, r4, r5
 8003186:	10a4      	asrs	r4, r4, #2
 8003188:	42a6      	cmp	r6, r4
 800318a:	d109      	bne.n	80031a0 <__libc_init_array+0x24>
 800318c:	2600      	movs	r6, #0
 800318e:	f000 f821 	bl	80031d4 <_init>
 8003192:	4d0a      	ldr	r5, [pc, #40]	; (80031bc <__libc_init_array+0x40>)
 8003194:	4c0a      	ldr	r4, [pc, #40]	; (80031c0 <__libc_init_array+0x44>)
 8003196:	1b64      	subs	r4, r4, r5
 8003198:	10a4      	asrs	r4, r4, #2
 800319a:	42a6      	cmp	r6, r4
 800319c:	d105      	bne.n	80031aa <__libc_init_array+0x2e>
 800319e:	bd70      	pop	{r4, r5, r6, pc}
 80031a0:	00b3      	lsls	r3, r6, #2
 80031a2:	58eb      	ldr	r3, [r5, r3]
 80031a4:	4798      	blx	r3
 80031a6:	3601      	adds	r6, #1
 80031a8:	e7ee      	b.n	8003188 <__libc_init_array+0xc>
 80031aa:	00b3      	lsls	r3, r6, #2
 80031ac:	58eb      	ldr	r3, [r5, r3]
 80031ae:	4798      	blx	r3
 80031b0:	3601      	adds	r6, #1
 80031b2:	e7f2      	b.n	800319a <__libc_init_array+0x1e>
 80031b4:	08003320 	.word	0x08003320
 80031b8:	08003320 	.word	0x08003320
 80031bc:	08003320 	.word	0x08003320
 80031c0:	08003324 	.word	0x08003324

080031c4 <memset>:
 80031c4:	0003      	movs	r3, r0
 80031c6:	1882      	adds	r2, r0, r2
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d100      	bne.n	80031ce <memset+0xa>
 80031cc:	4770      	bx	lr
 80031ce:	7019      	strb	r1, [r3, #0]
 80031d0:	3301      	adds	r3, #1
 80031d2:	e7f9      	b.n	80031c8 <memset+0x4>

080031d4 <_init>:
 80031d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031d6:	46c0      	nop			; (mov r8, r8)
 80031d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031da:	bc08      	pop	{r3}
 80031dc:	469e      	mov	lr, r3
 80031de:	4770      	bx	lr

080031e0 <_fini>:
 80031e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e2:	46c0      	nop			; (mov r8, r8)
 80031e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031e6:	bc08      	pop	{r3}
 80031e8:	469e      	mov	lr, r3
 80031ea:	4770      	bx	lr
