{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 10:15:16 2016 " "Info: Processing started: Mon Mar 28 10:15:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "OneHzModCLK " "Info: Detected ripple clock \"OneHzModCLK\" as buffer" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 164 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OneHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register mod_counter\[0\] register mod_counter\[24\] 300.03 MHz 3.333 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 300.03 MHz between source register \"mod_counter\[0\]\" and destination register \"mod_counter\[24\]\" (period= 3.333 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.125 ns + Longest register register " "Info: + Longest register to register delay is 3.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod_counter\[0\] 1 REG LCFF_X19_Y6_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N7; Fanout = 3; REG Node = 'mod_counter\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_counter[0] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.414 ns) 0.747 ns Add0~1 2 COMB LCCOMB_X19_Y6_N8 2 " "Info: 2: + IC(0.333 ns) + CELL(0.414 ns) = 0.747 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mod_counter[0] Add0~1 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.818 ns Add0~3 3 COMB LCCOMB_X19_Y6_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.818 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.889 ns Add0~5 4 COMB LCCOMB_X19_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.889 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.048 ns Add0~7 5 COMB LCCOMB_X19_Y6_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.048 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.119 ns Add0~9 6 COMB LCCOMB_X19_Y6_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.119 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.190 ns Add0~11 7 COMB LCCOMB_X19_Y6_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.190 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.261 ns Add0~13 8 COMB LCCOMB_X19_Y6_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.261 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.332 ns Add0~15 9 COMB LCCOMB_X19_Y6_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.332 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.403 ns Add0~17 10 COMB LCCOMB_X19_Y6_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.403 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.474 ns Add0~19 11 COMB LCCOMB_X19_Y6_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.474 ns; Loc. = LCCOMB_X19_Y6_N26; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.545 ns Add0~21 12 COMB LCCOMB_X19_Y6_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.545 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.691 ns Add0~23 13 COMB LCCOMB_X19_Y6_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.691 ns; Loc. = LCCOMB_X19_Y6_N30; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.762 ns Add0~25 14 COMB LCCOMB_X19_Y5_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.762 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.833 ns Add0~27 15 COMB LCCOMB_X19_Y5_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.833 ns; Loc. = LCCOMB_X19_Y5_N2; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.904 ns Add0~29 16 COMB LCCOMB_X19_Y5_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.904 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.975 ns Add0~31 17 COMB LCCOMB_X19_Y5_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.975 ns; Loc. = LCCOMB_X19_Y5_N6; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.046 ns Add0~33 18 COMB LCCOMB_X19_Y5_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.046 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.117 ns Add0~35 19 COMB LCCOMB_X19_Y5_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.117 ns; Loc. = LCCOMB_X19_Y5_N10; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.188 ns Add0~37 20 COMB LCCOMB_X19_Y5_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.188 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.347 ns Add0~39 21 COMB LCCOMB_X19_Y5_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.347 ns; Loc. = LCCOMB_X19_Y5_N14; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.418 ns Add0~41 22 COMB LCCOMB_X19_Y5_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.418 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.489 ns Add0~43 23 COMB LCCOMB_X19_Y5_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.489 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.560 ns Add0~45 24 COMB LCCOMB_X19_Y5_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.560 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.631 ns Add0~47 25 COMB LCCOMB_X19_Y5_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.631 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'Add0~47'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.041 ns Add0~48 26 COMB LCCOMB_X19_Y5_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.041 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 1; COMB Node = 'Add0~48'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~47 Add0~48 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.125 ns mod_counter\[24\] 27 REG LCFF_X19_Y5_N25 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.125 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'mod_counter\[24\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Add0~48 mod_counter[24] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.792 ns ( 89.34 % ) " "Info: Total cell delay = 2.792 ns ( 89.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.333 ns ( 10.66 % ) " "Info: Total interconnect delay = 0.333 ns ( 10.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { mod_counter[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~48 mod_counter[24] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "3.125 ns" { mod_counter[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~48 {} mod_counter[24] {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clock_50~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50 clock_50~clkctrl } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns mod_counter\[24\] 3 REG LCFF_X19_Y5_N25 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'mod_counter\[24\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clock_50~clkctrl mod_counter[24] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clock_50 clock_50~clkctrl mod_counter[24] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} mod_counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clock_50~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50 clock_50~clkctrl } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns mod_counter\[0\] 3 REG LCFF_X19_Y6_N7 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X19_Y6_N7; Fanout = 3; REG Node = 'mod_counter\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clock_50~clkctrl mod_counter[0] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock_50 clock_50~clkctrl mod_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} mod_counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clock_50 clock_50~clkctrl mod_counter[24] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} mod_counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock_50 clock_50~clkctrl mod_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} mod_counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { mod_counter[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~48 mod_counter[24] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "3.125 ns" { mod_counter[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~48 {} mod_counter[24] {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clock_50 clock_50~clkctrl mod_counter[24] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} mod_counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock_50 clock_50~clkctrl mod_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} mod_counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.STATE7 sw\[15\] clock_50 1.586 ns register " "Info: tsu for register \"state.STATE7\" (data pin = \"sw\[15\]\", clock pin = \"clock_50\") is 1.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.577 ns + Longest pin register " "Info: + Longest pin to register delay is 8.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sw\[15\] 1 PIN PIN_U4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 3; PIN Node = 'sw\[15\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[15] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.121 ns) + CELL(0.371 ns) 7.324 ns Selector11~0 2 COMB LCCOMB_X22_Y6_N30 2 " "Info: 2: + IC(6.121 ns) + CELL(0.371 ns) = 7.324 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 2; COMB Node = 'Selector11~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { sw[15] Selector11~0 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.438 ns) 8.493 ns Selector11~2 3 COMB LCCOMB_X20_Y6_N18 1 " "Info: 3: + IC(0.731 ns) + CELL(0.438 ns) = 8.493 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 1; COMB Node = 'Selector11~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Selector11~0 Selector11~2 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.577 ns state.STATE7 4 REG LCFF_X20_Y6_N19 5 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.577 ns; Loc. = LCFF_X20_Y6_N19; Fanout = 5; REG Node = 'state.STATE7'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector11~2 state.STATE7 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.725 ns ( 20.11 % ) " "Info: Total cell delay = 1.725 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.852 ns ( 79.89 % ) " "Info: Total interconnect delay = 6.852 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.577 ns" { sw[15] Selector11~0 Selector11~2 state.STATE7 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.577 ns" { sw[15] {} sw[15]~combout {} Selector11~0 {} Selector11~2 {} state.STATE7 {} } { 0.000ns 0.000ns 6.121ns 0.731ns 0.000ns } { 0.000ns 0.832ns 0.371ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.955 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50\" to destination register is 6.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.787 ns) 3.527 ns OneHzModCLK 2 REG LCFF_X20_Y6_N25 3 " "Info: 2: + IC(1.741 ns) + CELL(0.787 ns) = 3.527 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { clock_50 OneHzModCLK } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 5.403 ns OneHzModCLK~clkctrl 3 COMB CLKCTRL_G13 20 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.403 ns; Loc. = CLKCTRL_G13; Fanout = 20; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 6.955 ns state.STATE7 4 REG LCFF_X20_Y6_N19 5 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.955 ns; Loc. = LCFF_X20_Y6_N19; Fanout = 5; REG Node = 'state.STATE7'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { OneHzModCLK~clkctrl state.STATE7 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.40 % ) " "Info: Total cell delay = 2.323 ns ( 33.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 66.60 % ) " "Info: Total interconnect delay = 4.632 ns ( 66.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { clock_50 OneHzModCLK OneHzModCLK~clkctrl state.STATE7 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { clock_50 {} clock_50~combout {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE7 {} } { 0.000ns 0.000ns 1.741ns 1.876ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.577 ns" { sw[15] Selector11~0 Selector11~2 state.STATE7 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.577 ns" { sw[15] {} sw[15]~combout {} Selector11~0 {} Selector11~2 {} state.STATE7 {} } { 0.000ns 0.000ns 6.121ns 0.731ns 0.000ns } { 0.000ns 0.832ns 0.371ns 0.438ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { clock_50 OneHzModCLK OneHzModCLK~clkctrl state.STATE7 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { clock_50 {} clock_50~combout {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE7 {} } { 0.000ns 0.000ns 1.741ns 1.876ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50 ledr\[0\] state.STATE2 15.071 ns register " "Info: tco from clock \"clock_50\" to destination pin \"ledr\[0\]\" through register \"state.STATE2\" is 15.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 6.957 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to source register is 6.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.787 ns) 3.527 ns OneHzModCLK 2 REG LCFF_X20_Y6_N25 3 " "Info: 2: + IC(1.741 ns) + CELL(0.787 ns) = 3.527 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { clock_50 OneHzModCLK } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 5.403 ns OneHzModCLK~clkctrl 3 COMB CLKCTRL_G13 20 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.403 ns; Loc. = CLKCTRL_G13; Fanout = 20; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.957 ns state.STATE2 4 REG LCFF_X21_Y6_N19 7 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.957 ns; Loc. = LCFF_X21_Y6_N19; Fanout = 7; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.39 % ) " "Info: Total cell delay = 2.323 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.634 ns ( 66.61 % ) " "Info: Total interconnect delay = 4.634 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { clock_50 OneHzModCLK OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { clock_50 {} clock_50~combout {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE2 {} } { 0.000ns 0.000ns 1.741ns 1.876ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.864 ns + Longest register pin " "Info: + Longest register to pin delay is 7.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.STATE2 1 REG LCFF_X21_Y6_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N19; Fanout = 7; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.STATE2 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.378 ns) 0.710 ns WideOr2~0 2 COMB LCCOMB_X21_Y6_N12 10 " "Info: 2: + IC(0.332 ns) + CELL(0.378 ns) = 0.710 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 10; COMB Node = 'WideOr2~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { state.STATE2 WideOr2~0 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.271 ns) 1.439 ns Selector3~0 3 COMB LCCOMB_X20_Y6_N10 1 " "Info: 3: + IC(0.458 ns) + CELL(0.271 ns) = 1.439 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 1; COMB Node = 'Selector3~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { WideOr2~0 Selector3~0 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.607 ns) + CELL(2.818 ns) 7.864 ns ledr\[0\] 4 PIN PIN_AE23 0 " "Info: 4: + IC(3.607 ns) + CELL(2.818 ns) = 7.864 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ledr\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.425 ns" { Selector3~0 ledr[0] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.467 ns ( 44.09 % ) " "Info: Total cell delay = 3.467 ns ( 44.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.397 ns ( 55.91 % ) " "Info: Total interconnect delay = 4.397 ns ( 55.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { state.STATE2 WideOr2~0 Selector3~0 ledr[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.864 ns" { state.STATE2 {} WideOr2~0 {} Selector3~0 {} ledr[0] {} } { 0.000ns 0.332ns 0.458ns 3.607ns } { 0.000ns 0.378ns 0.271ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { clock_50 OneHzModCLK OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { clock_50 {} clock_50~combout {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE2 {} } { 0.000ns 0.000ns 1.741ns 1.876ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { state.STATE2 WideOr2~0 Selector3~0 ledr[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.864 ns" { state.STATE2 {} WideOr2~0 {} Selector3~0 {} ledr[0] {} } { 0.000ns 0.332ns 0.458ns 3.607ns } { 0.000ns 0.378ns 0.271ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[16\] ledr\[16\] 9.883 ns Longest " "Info: Longest tpd from source pin \"sw\[16\]\" to destination pin \"ledr\[16\]\" is 9.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[16\] 1 PIN PIN_V1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 3; PIN Node = 'sw\[16\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.233 ns) + CELL(2.798 ns) 9.883 ns ledr\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(6.233 ns) + CELL(2.798 ns) = 9.883 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'ledr\[16\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.031 ns" { sw[16] ledr[16] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 36.93 % ) " "Info: Total cell delay = 3.650 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.233 ns ( 63.07 % ) " "Info: Total interconnect delay = 6.233 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { sw[16] ledr[16] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { sw[16] {} sw[16]~combout {} ledr[16] {} } { 0.000ns 0.000ns 6.233ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "waitCounterEW\[0\] sw\[14\] clock_50 0.127 ns register " "Info: th for register \"waitCounterEW\[0\]\" (data pin = \"sw\[14\]\", clock pin = \"clock_50\") is 0.127 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.949 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 6.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.787 ns) 3.527 ns OneHzModCLK 2 REG LCFF_X20_Y6_N25 3 " "Info: 2: + IC(1.741 ns) + CELL(0.787 ns) = 3.527 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { clock_50 OneHzModCLK } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 5.403 ns OneHzModCLK~clkctrl 3 COMB CLKCTRL_G13 20 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.403 ns; Loc. = CLKCTRL_G13; Fanout = 20; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.949 ns waitCounterEW\[0\] 4 REG LCFF_X20_Y7_N25 11 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.949 ns; Loc. = LCFF_X20_Y7_N25; Fanout = 11; REG Node = 'waitCounterEW\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { OneHzModCLK~clkctrl waitCounterEW[0] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.43 % ) " "Info: Total cell delay = 2.323 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 66.57 % ) " "Info: Total interconnect delay = 4.626 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { clock_50 OneHzModCLK OneHzModCLK~clkctrl waitCounterEW[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { clock_50 {} clock_50~combout {} OneHzModCLK {} OneHzModCLK~clkctrl {} waitCounterEW[0] {} } { 0.000ns 0.000ns 1.741ns 1.876ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.088 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw\[14\] 1 PIN PIN_U3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 4; PIN Node = 'sw\[14\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[14] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.012 ns) + CELL(0.150 ns) 7.004 ns waitCounterEW~6 2 COMB LCCOMB_X20_Y7_N24 1 " "Info: 2: + IC(6.012 ns) + CELL(0.150 ns) = 7.004 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 1; COMB Node = 'waitCounterEW~6'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { sw[14] waitCounterEW~6 } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.088 ns waitCounterEW\[0\] 3 REG LCFF_X20_Y7_N25 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.088 ns; Loc. = LCFF_X20_Y7_N25; Fanout = 11; REG Node = 'waitCounterEW\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { waitCounterEW~6 waitCounterEW[0] } "NODE_NAME" } } { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 15.18 % ) " "Info: Total cell delay = 1.076 ns ( 15.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.012 ns ( 84.82 % ) " "Info: Total interconnect delay = 6.012 ns ( 84.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { sw[14] waitCounterEW~6 waitCounterEW[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { sw[14] {} sw[14]~combout {} waitCounterEW~6 {} waitCounterEW[0] {} } { 0.000ns 0.000ns 6.012ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { clock_50 OneHzModCLK OneHzModCLK~clkctrl waitCounterEW[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { clock_50 {} clock_50~combout {} OneHzModCLK {} OneHzModCLK~clkctrl {} waitCounterEW[0] {} } { 0.000ns 0.000ns 1.741ns 1.876ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { sw[14] waitCounterEW~6 waitCounterEW[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { sw[14] {} sw[14]~combout {} waitCounterEW~6 {} waitCounterEW[0] {} } { 0.000ns 0.000ns 6.012ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 10:15:17 2016 " "Info: Processing ended: Mon Mar 28 10:15:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
