<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v"
   type="VERILOG"
   library="avalon_st_adapter_007" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_007" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_007" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_007" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_003" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_011.sv"
   type="SYSTEM_VERILOG"
   library="router_011" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_agent" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_translator" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_customins_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_custom_instruction_master_multi_slave_translator0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="cpu_custom_instruction_master_multi_xconnect" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_customins_master_translator.v"
   type="VERILOG"
   library="cpu_custom_instruction_master_translator" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sysid.v"
   type="VERILOG"
   library="sysid" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sys_clk_timer.v"
   type="VERILOG"
   library="sys_clk_timer" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_wrapper.v"
   type="VERILOG"
   library="nios_custom_instr_floating_point_0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_qsys.v"
   type="VERILOG"
   library="nios_custom_instr_floating_point_0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_hw_qsys.v"
   type="VERILOG"
   library="nios_custom_instr_floating_point_0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_led_pio.v"
   type="VERILOG"
   library="led_pio" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/dma_access.v"
   type="VERILOG"
   library="dma_access_0" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_dma.v"
   type="VERILOG"
   library="dma" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="sdram_my_partner" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="nio2_sys_inst_reset_bfm" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="nio2_sys_inst_clk_bfm" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys.v"
   type="VERILOG"
   library="nio2_sys_inst" />
 <file
   path="nio2_sys/testbench/nio2_sys_tb/simulation/nio2_sys_tb.v"
   type="VERILOG" />
 <topLevel name="nio2_sys_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="nio2_sys_tb.nio2_sys_inst.sdram"
   modelPath="nio2_sys_tb.sdram_my_partner" />
</simPackage>
