
TIMER_PWM_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e60  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002f20  08002f20  00012f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f3c  08002f3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002f3c  08002f3c  00012f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f44  08002f44  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f44  08002f44  00012f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f48  08002f48  00012f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002f4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  2000000c  08002f58  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08002f58  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000073c1  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001696  00000000  00000000  00027438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000858  00000000  00000000  00028ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000065b  00000000  00000000  00029328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012de6  00000000  00000000  00029983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009625  00000000  00000000  0003c769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000761f1  00000000  00000000  00045d8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001d94  00000000  00000000  000bbf80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000bdd14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002f08 	.word	0x08002f08

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002f08 	.word	0x08002f08

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fb1a 	bl	8000ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f84c 	bl	800054c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f9be 	bl	8000834 <MX_GPIO_Init>
  MX_DMA_Init();
 80004b8:	f000 f99e 	bl	80007f8 <MX_DMA_Init>
  MX_TIM2_Init();
 80004bc:	f000 f8a0 	bl	8000600 <MX_TIM2_Init>
  MX_TIM22_Init();
 80004c0:	f000 f91c 	bl	80006fc <MX_TIM22_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, &dutyCycle, sizeof(dutyCycle));
 80004c4:	4a1d      	ldr	r2, [pc, #116]	; (800053c <main+0x94>)
 80004c6:	481e      	ldr	r0, [pc, #120]	; (8000540 <main+0x98>)
 80004c8:	2304      	movs	r3, #4
 80004ca:	2100      	movs	r1, #0
 80004cc:	f001 fe72 	bl	80021b4 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_1);
 80004d0:	4b1c      	ldr	r3, [pc, #112]	; (8000544 <main+0x9c>)
 80004d2:	2100      	movs	r1, #0
 80004d4:	0018      	movs	r0, r3
 80004d6:	f001 fde1 	bl	800209c <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		while (dutyCycle < 100) {
 80004da:	e012      	b.n	8000502 <main+0x5a>
			TIM2->CCR1 = dutyCycle;
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	05db      	lsls	r3, r3, #23
 80004e0:	4a16      	ldr	r2, [pc, #88]	; (800053c <main+0x94>)
 80004e2:	6812      	ldr	r2, [r2, #0]
 80004e4:	635a      	str	r2, [r3, #52]	; 0x34
			TIM22->CCR1 = 100 - dutyCycle;
 80004e6:	4b15      	ldr	r3, [pc, #84]	; (800053c <main+0x94>)
 80004e8:	681a      	ldr	r2, [r3, #0]
 80004ea:	4b17      	ldr	r3, [pc, #92]	; (8000548 <main+0xa0>)
 80004ec:	2164      	movs	r1, #100	; 0x64
 80004ee:	1a8a      	subs	r2, r1, r2
 80004f0:	635a      	str	r2, [r3, #52]	; 0x34
			dutyCycle += 1;
 80004f2:	4b12      	ldr	r3, [pc, #72]	; (800053c <main+0x94>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	1c5a      	adds	r2, r3, #1
 80004f8:	4b10      	ldr	r3, [pc, #64]	; (800053c <main+0x94>)
 80004fa:	601a      	str	r2, [r3, #0]
			HAL_Delay(10);
 80004fc:	200a      	movs	r0, #10
 80004fe:	f000 fb61 	bl	8000bc4 <HAL_Delay>
		while (dutyCycle < 100) {
 8000502:	4b0e      	ldr	r3, [pc, #56]	; (800053c <main+0x94>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	2b63      	cmp	r3, #99	; 0x63
 8000508:	d9e8      	bls.n	80004dc <main+0x34>
		}
		while (dutyCycle != 0) {
 800050a:	e012      	b.n	8000532 <main+0x8a>
			TIM2->CCR1 = dutyCycle;
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	05db      	lsls	r3, r3, #23
 8000510:	4a0a      	ldr	r2, [pc, #40]	; (800053c <main+0x94>)
 8000512:	6812      	ldr	r2, [r2, #0]
 8000514:	635a      	str	r2, [r3, #52]	; 0x34
			TIM22->CCR1 = 100 - dutyCycle;
 8000516:	4b09      	ldr	r3, [pc, #36]	; (800053c <main+0x94>)
 8000518:	681a      	ldr	r2, [r3, #0]
 800051a:	4b0b      	ldr	r3, [pc, #44]	; (8000548 <main+0xa0>)
 800051c:	2164      	movs	r1, #100	; 0x64
 800051e:	1a8a      	subs	r2, r1, r2
 8000520:	635a      	str	r2, [r3, #52]	; 0x34
			dutyCycle -= 1;
 8000522:	4b06      	ldr	r3, [pc, #24]	; (800053c <main+0x94>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	1e5a      	subs	r2, r3, #1
 8000528:	4b04      	ldr	r3, [pc, #16]	; (800053c <main+0x94>)
 800052a:	601a      	str	r2, [r3, #0]
			HAL_Delay(10);
 800052c:	200a      	movs	r0, #10
 800052e:	f000 fb49 	bl	8000bc4 <HAL_Delay>
		while (dutyCycle != 0) {
 8000532:	4b02      	ldr	r3, [pc, #8]	; (800053c <main+0x94>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d1e8      	bne.n	800050c <main+0x64>
		while (dutyCycle < 100) {
 800053a:	e7e2      	b.n	8000502 <main+0x5a>
 800053c:	200000f0 	.word	0x200000f0
 8000540:	20000028 	.word	0x20000028
 8000544:	20000068 	.word	0x20000068
 8000548:	40011400 	.word	0x40011400

0800054c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800054c:	b590      	push	{r4, r7, lr}
 800054e:	b095      	sub	sp, #84	; 0x54
 8000550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000552:	2418      	movs	r4, #24
 8000554:	193b      	adds	r3, r7, r4
 8000556:	0018      	movs	r0, r3
 8000558:	2338      	movs	r3, #56	; 0x38
 800055a:	001a      	movs	r2, r3
 800055c:	2100      	movs	r1, #0
 800055e:	f002 fca7 	bl	8002eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	0018      	movs	r0, r3
 8000566:	2314      	movs	r3, #20
 8000568:	001a      	movs	r2, r3
 800056a:	2100      	movs	r1, #0
 800056c:	f002 fca0 	bl	8002eb0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000570:	4b21      	ldr	r3, [pc, #132]	; (80005f8 <SystemClock_Config+0xac>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a21      	ldr	r2, [pc, #132]	; (80005fc <SystemClock_Config+0xb0>)
 8000576:	401a      	ands	r2, r3
 8000578:	4b1f      	ldr	r3, [pc, #124]	; (80005f8 <SystemClock_Config+0xac>)
 800057a:	2180      	movs	r1, #128	; 0x80
 800057c:	0109      	lsls	r1, r1, #4
 800057e:	430a      	orrs	r2, r1
 8000580:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000582:	0021      	movs	r1, r4
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2201      	movs	r2, #1
 8000588:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2280      	movs	r2, #128	; 0x80
 800058e:	0252      	lsls	r2, r2, #9
 8000590:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000592:	187b      	adds	r3, r7, r1
 8000594:	2202      	movs	r2, #2
 8000596:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2280      	movs	r2, #128	; 0x80
 800059c:	0252      	lsls	r2, r2, #9
 800059e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	22c0      	movs	r2, #192	; 0xc0
 80005a4:	0312      	lsls	r2, r2, #12
 80005a6:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2280      	movs	r2, #128	; 0x80
 80005ac:	03d2      	lsls	r2, r2, #15
 80005ae:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	0018      	movs	r0, r3
 80005b4:	f000 ff38 	bl	8001428 <HAL_RCC_OscConfig>
 80005b8:	1e03      	subs	r3, r0, #0
 80005ba:	d001      	beq.n	80005c0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80005bc:	f000 f968 	bl	8000890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	220f      	movs	r2, #15
 80005c4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	2203      	movs	r2, #3
 80005ca:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	2200      	movs	r2, #0
 80005d6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2101      	movs	r1, #1
 80005e2:	0018      	movs	r0, r3
 80005e4:	f001 fae4 	bl	8001bb0 <HAL_RCC_ClockConfig>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80005ec:	f000 f950 	bl	8000890 <Error_Handler>
  }
}
 80005f0:	46c0      	nop			; (mov r8, r8)
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b015      	add	sp, #84	; 0x54
 80005f6:	bd90      	pop	{r4, r7, pc}
 80005f8:	40007000 	.word	0x40007000
 80005fc:	ffffe7ff 	.word	0xffffe7ff

08000600 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b08a      	sub	sp, #40	; 0x28
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000606:	2318      	movs	r3, #24
 8000608:	18fb      	adds	r3, r7, r3
 800060a:	0018      	movs	r0, r3
 800060c:	2310      	movs	r3, #16
 800060e:	001a      	movs	r2, r3
 8000610:	2100      	movs	r1, #0
 8000612:	f002 fc4d 	bl	8002eb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000616:	2310      	movs	r3, #16
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	0018      	movs	r0, r3
 800061c:	2308      	movs	r3, #8
 800061e:	001a      	movs	r2, r3
 8000620:	2100      	movs	r1, #0
 8000622:	f002 fc45 	bl	8002eb0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000626:	003b      	movs	r3, r7
 8000628:	0018      	movs	r0, r3
 800062a:	2310      	movs	r3, #16
 800062c:	001a      	movs	r2, r3
 800062e:	2100      	movs	r1, #0
 8000630:	f002 fc3e 	bl	8002eb0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000634:	4b30      	ldr	r3, [pc, #192]	; (80006f8 <MX_TIM2_Init+0xf8>)
 8000636:	2280      	movs	r2, #128	; 0x80
 8000638:	05d2      	lsls	r2, r2, #23
 800063a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 800063c:	4b2e      	ldr	r3, [pc, #184]	; (80006f8 <MX_TIM2_Init+0xf8>)
 800063e:	221f      	movs	r2, #31
 8000640:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000642:	4b2d      	ldr	r3, [pc, #180]	; (80006f8 <MX_TIM2_Init+0xf8>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000648:	4b2b      	ldr	r3, [pc, #172]	; (80006f8 <MX_TIM2_Init+0xf8>)
 800064a:	2263      	movs	r2, #99	; 0x63
 800064c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800064e:	4b2a      	ldr	r3, [pc, #168]	; (80006f8 <MX_TIM2_Init+0xf8>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000654:	4b28      	ldr	r3, [pc, #160]	; (80006f8 <MX_TIM2_Init+0xf8>)
 8000656:	2200      	movs	r2, #0
 8000658:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800065a:	4b27      	ldr	r3, [pc, #156]	; (80006f8 <MX_TIM2_Init+0xf8>)
 800065c:	0018      	movs	r0, r3
 800065e:	f001 fc95 	bl	8001f8c <HAL_TIM_Base_Init>
 8000662:	1e03      	subs	r3, r0, #0
 8000664:	d001      	beq.n	800066a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000666:	f000 f913 	bl	8000890 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800066a:	2118      	movs	r1, #24
 800066c:	187b      	adds	r3, r7, r1
 800066e:	2280      	movs	r2, #128	; 0x80
 8000670:	0152      	lsls	r2, r2, #5
 8000672:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000674:	187a      	adds	r2, r7, r1
 8000676:	4b20      	ldr	r3, [pc, #128]	; (80006f8 <MX_TIM2_Init+0xf8>)
 8000678:	0011      	movs	r1, r2
 800067a:	0018      	movs	r0, r3
 800067c:	f001 ffea 	bl	8002654 <HAL_TIM_ConfigClockSource>
 8000680:	1e03      	subs	r3, r0, #0
 8000682:	d001      	beq.n	8000688 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000684:	f000 f904 	bl	8000890 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000688:	4b1b      	ldr	r3, [pc, #108]	; (80006f8 <MX_TIM2_Init+0xf8>)
 800068a:	0018      	movs	r0, r3
 800068c:	f001 fcbe 	bl	800200c <HAL_TIM_PWM_Init>
 8000690:	1e03      	subs	r3, r0, #0
 8000692:	d001      	beq.n	8000698 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000694:	f000 f8fc 	bl	8000890 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000698:	2110      	movs	r1, #16
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2200      	movs	r2, #0
 80006a4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006a6:	187a      	adds	r2, r7, r1
 80006a8:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <MX_TIM2_Init+0xf8>)
 80006aa:	0011      	movs	r1, r2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f002 fba7 	bl	8002e00 <HAL_TIMEx_MasterConfigSynchronization>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d001      	beq.n	80006ba <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80006b6:	f000 f8eb 	bl	8000890 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006ba:	003b      	movs	r3, r7
 80006bc:	2260      	movs	r2, #96	; 0x60
 80006be:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80006c0:	003b      	movs	r3, r7
 80006c2:	2200      	movs	r2, #0
 80006c4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006c6:	003b      	movs	r3, r7
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006cc:	003b      	movs	r3, r7
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006d2:	0039      	movs	r1, r7
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <MX_TIM2_Init+0xf8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	0018      	movs	r0, r3
 80006da:	f001 fef5 	bl	80024c8 <HAL_TIM_PWM_ConfigChannel>
 80006de:	1e03      	subs	r3, r0, #0
 80006e0:	d001      	beq.n	80006e6 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80006e2:	f000 f8d5 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80006e6:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <MX_TIM2_Init+0xf8>)
 80006e8:	0018      	movs	r0, r3
 80006ea:	f000 f93f 	bl	800096c <HAL_TIM_MspPostInit>

}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b00a      	add	sp, #40	; 0x28
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	20000028 	.word	0x20000028

080006fc <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08a      	sub	sp, #40	; 0x28
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000702:	2318      	movs	r3, #24
 8000704:	18fb      	adds	r3, r7, r3
 8000706:	0018      	movs	r0, r3
 8000708:	2310      	movs	r3, #16
 800070a:	001a      	movs	r2, r3
 800070c:	2100      	movs	r1, #0
 800070e:	f002 fbcf 	bl	8002eb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000712:	2310      	movs	r3, #16
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	0018      	movs	r0, r3
 8000718:	2308      	movs	r3, #8
 800071a:	001a      	movs	r2, r3
 800071c:	2100      	movs	r1, #0
 800071e:	f002 fbc7 	bl	8002eb0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000722:	003b      	movs	r3, r7
 8000724:	0018      	movs	r0, r3
 8000726:	2310      	movs	r3, #16
 8000728:	001a      	movs	r2, r3
 800072a:	2100      	movs	r1, #0
 800072c:	f002 fbc0 	bl	8002eb0 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8000730:	4b2f      	ldr	r3, [pc, #188]	; (80007f0 <MX_TIM22_Init+0xf4>)
 8000732:	4a30      	ldr	r2, [pc, #192]	; (80007f4 <MX_TIM22_Init+0xf8>)
 8000734:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 32-1;
 8000736:	4b2e      	ldr	r3, [pc, #184]	; (80007f0 <MX_TIM22_Init+0xf4>)
 8000738:	221f      	movs	r2, #31
 800073a:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 800073c:	4b2c      	ldr	r3, [pc, #176]	; (80007f0 <MX_TIM22_Init+0xf4>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 100-1;
 8000742:	4b2b      	ldr	r3, [pc, #172]	; (80007f0 <MX_TIM22_Init+0xf4>)
 8000744:	2263      	movs	r2, #99	; 0x63
 8000746:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000748:	4b29      	ldr	r3, [pc, #164]	; (80007f0 <MX_TIM22_Init+0xf4>)
 800074a:	2200      	movs	r2, #0
 800074c:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074e:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <MX_TIM22_Init+0xf4>)
 8000750:	2200      	movs	r2, #0
 8000752:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8000754:	4b26      	ldr	r3, [pc, #152]	; (80007f0 <MX_TIM22_Init+0xf4>)
 8000756:	0018      	movs	r0, r3
 8000758:	f001 fc18 	bl	8001f8c <HAL_TIM_Base_Init>
 800075c:	1e03      	subs	r3, r0, #0
 800075e:	d001      	beq.n	8000764 <MX_TIM22_Init+0x68>
  {
    Error_Handler();
 8000760:	f000 f896 	bl	8000890 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000764:	2118      	movs	r1, #24
 8000766:	187b      	adds	r3, r7, r1
 8000768:	2280      	movs	r2, #128	; 0x80
 800076a:	0152      	lsls	r2, r2, #5
 800076c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 800076e:	187a      	adds	r2, r7, r1
 8000770:	4b1f      	ldr	r3, [pc, #124]	; (80007f0 <MX_TIM22_Init+0xf4>)
 8000772:	0011      	movs	r1, r2
 8000774:	0018      	movs	r0, r3
 8000776:	f001 ff6d 	bl	8002654 <HAL_TIM_ConfigClockSource>
 800077a:	1e03      	subs	r3, r0, #0
 800077c:	d001      	beq.n	8000782 <MX_TIM22_Init+0x86>
  {
    Error_Handler();
 800077e:	f000 f887 	bl	8000890 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8000782:	4b1b      	ldr	r3, [pc, #108]	; (80007f0 <MX_TIM22_Init+0xf4>)
 8000784:	0018      	movs	r0, r3
 8000786:	f001 fc41 	bl	800200c <HAL_TIM_PWM_Init>
 800078a:	1e03      	subs	r3, r0, #0
 800078c:	d001      	beq.n	8000792 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 800078e:	f000 f87f 	bl	8000890 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000792:	2110      	movs	r1, #16
 8000794:	187b      	adds	r3, r7, r1
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2200      	movs	r2, #0
 800079e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80007a0:	187a      	adds	r2, r7, r1
 80007a2:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <MX_TIM22_Init+0xf4>)
 80007a4:	0011      	movs	r1, r2
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 fb2a 	bl	8002e00 <HAL_TIMEx_MasterConfigSynchronization>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_TIM22_Init+0xb8>
  {
    Error_Handler();
 80007b0:	f000 f86e 	bl	8000890 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007b4:	003b      	movs	r3, r7
 80007b6:	2260      	movs	r2, #96	; 0x60
 80007b8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007ba:	003b      	movs	r3, r7
 80007bc:	2200      	movs	r2, #0
 80007be:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c0:	003b      	movs	r3, r7
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c6:	003b      	movs	r3, r7
 80007c8:	2200      	movs	r2, #0
 80007ca:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007cc:	0039      	movs	r1, r7
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <MX_TIM22_Init+0xf4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	0018      	movs	r0, r3
 80007d4:	f001 fe78 	bl	80024c8 <HAL_TIM_PWM_ConfigChannel>
 80007d8:	1e03      	subs	r3, r0, #0
 80007da:	d001      	beq.n	80007e0 <MX_TIM22_Init+0xe4>
  {
    Error_Handler();
 80007dc:	f000 f858 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 80007e0:	4b03      	ldr	r3, [pc, #12]	; (80007f0 <MX_TIM22_Init+0xf4>)
 80007e2:	0018      	movs	r0, r3
 80007e4:	f000 f8c2 	bl	800096c <HAL_TIM_MspPostInit>

}
 80007e8:	46c0      	nop			; (mov r8, r8)
 80007ea:	46bd      	mov	sp, r7
 80007ec:	b00a      	add	sp, #40	; 0x28
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20000068 	.word	0x20000068
 80007f4:	40011400 	.word	0x40011400

080007f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <MX_DMA_Init+0x38>)
 8000800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <MX_DMA_Init+0x38>)
 8000804:	2101      	movs	r1, #1
 8000806:	430a      	orrs	r2, r1
 8000808:	631a      	str	r2, [r3, #48]	; 0x30
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <MX_DMA_Init+0x38>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	2201      	movs	r2, #1
 8000810:	4013      	ands	r3, r2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2100      	movs	r1, #0
 800081a:	200b      	movs	r0, #11
 800081c:	f000 faa2 	bl	8000d64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000820:	200b      	movs	r0, #11
 8000822:	f000 fab4 	bl	8000d8e <HAL_NVIC_EnableIRQ>

}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b002      	add	sp, #8
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	40021000 	.word	0x40021000

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800083a:	4b14      	ldr	r3, [pc, #80]	; (800088c <MX_GPIO_Init+0x58>)
 800083c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800083e:	4b13      	ldr	r3, [pc, #76]	; (800088c <MX_GPIO_Init+0x58>)
 8000840:	2180      	movs	r1, #128	; 0x80
 8000842:	430a      	orrs	r2, r1
 8000844:	62da      	str	r2, [r3, #44]	; 0x2c
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <MX_GPIO_Init+0x58>)
 8000848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800084a:	2280      	movs	r2, #128	; 0x80
 800084c:	4013      	ands	r3, r2
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <MX_GPIO_Init+0x58>)
 8000854:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000856:	4b0d      	ldr	r3, [pc, #52]	; (800088c <MX_GPIO_Init+0x58>)
 8000858:	2101      	movs	r1, #1
 800085a:	430a      	orrs	r2, r1
 800085c:	62da      	str	r2, [r3, #44]	; 0x2c
 800085e:	4b0b      	ldr	r3, [pc, #44]	; (800088c <MX_GPIO_Init+0x58>)
 8000860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000862:	2201      	movs	r2, #1
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086a:	4b08      	ldr	r3, [pc, #32]	; (800088c <MX_GPIO_Init+0x58>)
 800086c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800086e:	4b07      	ldr	r3, [pc, #28]	; (800088c <MX_GPIO_Init+0x58>)
 8000870:	2102      	movs	r1, #2
 8000872:	430a      	orrs	r2, r1
 8000874:	62da      	str	r2, [r3, #44]	; 0x2c
 8000876:	4b05      	ldr	r3, [pc, #20]	; (800088c <MX_GPIO_Init+0x58>)
 8000878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800087a:	2202      	movs	r2, #2
 800087c:	4013      	ands	r3, r2
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b004      	add	sp, #16
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	40021000 	.word	0x40021000

08000890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000894:	b672      	cpsid	i
}
 8000896:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000898:	e7fe      	b.n	8000898 <Error_Handler+0x8>
	...

0800089c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <HAL_MspInit+0x24>)
 80008a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <HAL_MspInit+0x24>)
 80008a6:	2101      	movs	r1, #1
 80008a8:	430a      	orrs	r2, r1
 80008aa:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ac:	4b04      	ldr	r3, [pc, #16]	; (80008c0 <HAL_MspInit+0x24>)
 80008ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008b0:	4b03      	ldr	r3, [pc, #12]	; (80008c0 <HAL_MspInit+0x24>)
 80008b2:	2180      	movs	r1, #128	; 0x80
 80008b4:	0549      	lsls	r1, r1, #21
 80008b6:	430a      	orrs	r2, r1
 80008b8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40021000 	.word	0x40021000

080008c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	2380      	movs	r3, #128	; 0x80
 80008d2:	05db      	lsls	r3, r3, #23
 80008d4:	429a      	cmp	r2, r3
 80008d6:	d131      	bne.n	800093c <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008d8:	4b20      	ldr	r3, [pc, #128]	; (800095c <HAL_TIM_Base_MspInit+0x98>)
 80008da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008dc:	4b1f      	ldr	r3, [pc, #124]	; (800095c <HAL_TIM_Base_MspInit+0x98>)
 80008de:	2101      	movs	r1, #1
 80008e0:	430a      	orrs	r2, r1
 80008e2:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 80008e4:	4b1e      	ldr	r3, [pc, #120]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 80008e6:	4a1f      	ldr	r2, [pc, #124]	; (8000964 <HAL_TIM_Base_MspInit+0xa0>)
 80008e8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_8;
 80008ea:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 80008ec:	2208      	movs	r2, #8
 80008ee:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008f0:	4b1b      	ldr	r3, [pc, #108]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80008f6:	4b1a      	ldr	r3, [pc, #104]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80008fc:	4b18      	ldr	r3, [pc, #96]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000902:	4b17      	ldr	r3, [pc, #92]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 8000904:	2280      	movs	r2, #128	; 0x80
 8000906:	0052      	lsls	r2, r2, #1
 8000908:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800090a:	4b15      	ldr	r3, [pc, #84]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 800090c:	2280      	movs	r2, #128	; 0x80
 800090e:	00d2      	lsls	r2, r2, #3
 8000910:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8000912:	4b13      	ldr	r3, [pc, #76]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 8000914:	2200      	movs	r2, #0
 8000916:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000918:	4b11      	ldr	r3, [pc, #68]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 800091a:	2200      	movs	r2, #0
 800091c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 8000920:	0018      	movs	r0, r3
 8000922:	f000 fa51 	bl	8000dc8 <HAL_DMA_Init>
 8000926:	1e03      	subs	r3, r0, #0
 8000928:	d001      	beq.n	800092e <HAL_TIM_Base_MspInit+0x6a>
    {
      Error_Handler();
 800092a:	f7ff ffb1 	bl	8000890 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 8000932:	621a      	str	r2, [r3, #32]
 8000934:	4b0a      	ldr	r3, [pc, #40]	; (8000960 <HAL_TIM_Base_MspInit+0x9c>)
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 800093a:	e00a      	b.n	8000952 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM22)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a09      	ldr	r2, [pc, #36]	; (8000968 <HAL_TIM_Base_MspInit+0xa4>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d105      	bne.n	8000952 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8000946:	4b05      	ldr	r3, [pc, #20]	; (800095c <HAL_TIM_Base_MspInit+0x98>)
 8000948:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800094a:	4b04      	ldr	r3, [pc, #16]	; (800095c <HAL_TIM_Base_MspInit+0x98>)
 800094c:	2120      	movs	r1, #32
 800094e:	430a      	orrs	r2, r1
 8000950:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	b002      	add	sp, #8
 8000958:	bd80      	pop	{r7, pc}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	40021000 	.word	0x40021000
 8000960:	200000a8 	.word	0x200000a8
 8000964:	40020058 	.word	0x40020058
 8000968:	40011400 	.word	0x40011400

0800096c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b08b      	sub	sp, #44	; 0x2c
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	2414      	movs	r4, #20
 8000976:	193b      	adds	r3, r7, r4
 8000978:	0018      	movs	r0, r3
 800097a:	2314      	movs	r3, #20
 800097c:	001a      	movs	r2, r3
 800097e:	2100      	movs	r1, #0
 8000980:	f002 fa96 	bl	8002eb0 <memset>
  if(htim->Instance==TIM2)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	05db      	lsls	r3, r3, #23
 800098c:	429a      	cmp	r2, r3
 800098e:	d123      	bne.n	80009d8 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000990:	4b27      	ldr	r3, [pc, #156]	; (8000a30 <HAL_TIM_MspPostInit+0xc4>)
 8000992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000994:	4b26      	ldr	r3, [pc, #152]	; (8000a30 <HAL_TIM_MspPostInit+0xc4>)
 8000996:	2101      	movs	r1, #1
 8000998:	430a      	orrs	r2, r1
 800099a:	62da      	str	r2, [r3, #44]	; 0x2c
 800099c:	4b24      	ldr	r3, [pc, #144]	; (8000a30 <HAL_TIM_MspPostInit+0xc4>)
 800099e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009a0:	2201      	movs	r2, #1
 80009a2:	4013      	ands	r3, r2
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009a8:	0021      	movs	r1, r4
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	2220      	movs	r2, #32
 80009ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	2202      	movs	r2, #2
 80009b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2205      	movs	r2, #5
 80009c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c8:	187a      	adds	r2, r7, r1
 80009ca:	23a0      	movs	r3, #160	; 0xa0
 80009cc:	05db      	lsls	r3, r3, #23
 80009ce:	0011      	movs	r1, r2
 80009d0:	0018      	movs	r0, r3
 80009d2:	f000 fbb3 	bl	800113c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 80009d6:	e026      	b.n	8000a26 <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM22)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a15      	ldr	r2, [pc, #84]	; (8000a34 <HAL_TIM_MspPostInit+0xc8>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d121      	bne.n	8000a26 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e2:	4b13      	ldr	r3, [pc, #76]	; (8000a30 <HAL_TIM_MspPostInit+0xc4>)
 80009e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009e6:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <HAL_TIM_MspPostInit+0xc4>)
 80009e8:	2102      	movs	r1, #2
 80009ea:	430a      	orrs	r2, r1
 80009ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80009ee:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <HAL_TIM_MspPostInit+0xc4>)
 80009f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f2:	2202      	movs	r2, #2
 80009f4:	4013      	ands	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80009fa:	2114      	movs	r1, #20
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2210      	movs	r2, #16
 8000a00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	2202      	movs	r2, #2
 8000a06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2200      	movs	r2, #0
 8000a12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2204      	movs	r2, #4
 8000a18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	4a06      	ldr	r2, [pc, #24]	; (8000a38 <HAL_TIM_MspPostInit+0xcc>)
 8000a1e:	0019      	movs	r1, r3
 8000a20:	0010      	movs	r0, r2
 8000a22:	f000 fb8b 	bl	800113c <HAL_GPIO_Init>
}
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b00b      	add	sp, #44	; 0x2c
 8000a2c:	bd90      	pop	{r4, r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	40021000 	.word	0x40021000
 8000a34:	40011400 	.word	0x40011400
 8000a38:	50000400 	.word	0x50000400

08000a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <NMI_Handler+0x4>

08000a42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a46:	e7fe      	b.n	8000a46 <HardFault_Handler+0x4>

08000a48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a60:	f000 f894 	bl	8000b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a64:	46c0      	nop			; (mov r8, r8)
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8000a70:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 fa86 	bl	8000f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000a78:	46c0      	nop			; (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	200000a8 	.word	0x200000a8

08000a84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a88:	46c0      	nop			; (mov r8, r8)
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000a90:	480d      	ldr	r0, [pc, #52]	; (8000ac8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a92:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a94:	f7ff fff6 	bl	8000a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a98:	480c      	ldr	r0, [pc, #48]	; (8000acc <LoopForever+0x6>)
  ldr r1, =_edata
 8000a9a:	490d      	ldr	r1, [pc, #52]	; (8000ad0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ad4 <LoopForever+0xe>)
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa0:	e002      	b.n	8000aa8 <LoopCopyDataInit>

08000aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa6:	3304      	adds	r3, #4

08000aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aac:	d3f9      	bcc.n	8000aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aae:	4a0a      	ldr	r2, [pc, #40]	; (8000ad8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ab0:	4c0a      	ldr	r4, [pc, #40]	; (8000adc <LoopForever+0x16>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab4:	e001      	b.n	8000aba <LoopFillZerobss>

08000ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab8:	3204      	adds	r2, #4

08000aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000abc:	d3fb      	bcc.n	8000ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000abe:	f002 f9ff 	bl	8002ec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ac2:	f7ff fcf1 	bl	80004a8 <main>

08000ac6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ac6:	e7fe      	b.n	8000ac6 <LoopForever>
  ldr   r0, =_estack
 8000ac8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ad4:	08002f4c 	.word	0x08002f4c
  ldr r2, =_sbss
 8000ad8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000adc:	200000f8 	.word	0x200000f8

08000ae0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ae0:	e7fe      	b.n	8000ae0 <ADC1_COMP_IRQHandler>
	...

08000ae4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	2200      	movs	r2, #0
 8000aee:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000af0:	4b0b      	ldr	r3, [pc, #44]	; (8000b20 <HAL_Init+0x3c>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <HAL_Init+0x3c>)
 8000af6:	2140      	movs	r1, #64	; 0x40
 8000af8:	430a      	orrs	r2, r1
 8000afa:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000afc:	2000      	movs	r0, #0
 8000afe:	f000 f811 	bl	8000b24 <HAL_InitTick>
 8000b02:	1e03      	subs	r3, r0, #0
 8000b04:	d003      	beq.n	8000b0e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	2201      	movs	r2, #1
 8000b0a:	701a      	strb	r2, [r3, #0]
 8000b0c:	e001      	b.n	8000b12 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b0e:	f7ff fec5 	bl	800089c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
}
 8000b16:	0018      	movs	r0, r3
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	b002      	add	sp, #8
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	40022000 	.word	0x40022000

08000b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b2c:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <HAL_InitTick+0x5c>)
 8000b2e:	681c      	ldr	r4, [r3, #0]
 8000b30:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <HAL_InitTick+0x60>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	0019      	movs	r1, r3
 8000b36:	23fa      	movs	r3, #250	; 0xfa
 8000b38:	0098      	lsls	r0, r3, #2
 8000b3a:	f7ff fae5 	bl	8000108 <__udivsi3>
 8000b3e:	0003      	movs	r3, r0
 8000b40:	0019      	movs	r1, r3
 8000b42:	0020      	movs	r0, r4
 8000b44:	f7ff fae0 	bl	8000108 <__udivsi3>
 8000b48:	0003      	movs	r3, r0
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 f92f 	bl	8000dae <HAL_SYSTICK_Config>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d001      	beq.n	8000b58 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	e00f      	b.n	8000b78 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	d80b      	bhi.n	8000b76 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b5e:	6879      	ldr	r1, [r7, #4]
 8000b60:	2301      	movs	r3, #1
 8000b62:	425b      	negs	r3, r3
 8000b64:	2200      	movs	r2, #0
 8000b66:	0018      	movs	r0, r3
 8000b68:	f000 f8fc 	bl	8000d64 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <HAL_InitTick+0x64>)
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e000      	b.n	8000b78 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	0018      	movs	r0, r3
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	b003      	add	sp, #12
 8000b7e:	bd90      	pop	{r4, r7, pc}
 8000b80:	20000000 	.word	0x20000000
 8000b84:	20000008 	.word	0x20000008
 8000b88:	20000004 	.word	0x20000004

08000b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b90:	4b05      	ldr	r3, [pc, #20]	; (8000ba8 <HAL_IncTick+0x1c>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	001a      	movs	r2, r3
 8000b96:	4b05      	ldr	r3, [pc, #20]	; (8000bac <HAL_IncTick+0x20>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	18d2      	adds	r2, r2, r3
 8000b9c:	4b03      	ldr	r3, [pc, #12]	; (8000bac <HAL_IncTick+0x20>)
 8000b9e:	601a      	str	r2, [r3, #0]
}
 8000ba0:	46c0      	nop			; (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	200000f4 	.word	0x200000f4

08000bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb4:	4b02      	ldr	r3, [pc, #8]	; (8000bc0 <HAL_GetTick+0x10>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
}
 8000bb8:	0018      	movs	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	200000f4 	.word	0x200000f4

08000bc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bcc:	f7ff fff0 	bl	8000bb0 <HAL_GetTick>
 8000bd0:	0003      	movs	r3, r0
 8000bd2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	d005      	beq.n	8000bea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <HAL_Delay+0x44>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	001a      	movs	r2, r3
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	189b      	adds	r3, r3, r2
 8000be8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	f7ff ffe0 	bl	8000bb0 <HAL_GetTick>
 8000bf0:	0002      	movs	r2, r0
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d8f7      	bhi.n	8000bec <HAL_Delay+0x28>
  {
  }
}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	46bd      	mov	sp, r7
 8000c02:	b004      	add	sp, #16
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	20000008 	.word	0x20000008

08000c0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	0002      	movs	r2, r0
 8000c14:	1dfb      	adds	r3, r7, #7
 8000c16:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c18:	1dfb      	adds	r3, r7, #7
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2b7f      	cmp	r3, #127	; 0x7f
 8000c1e:	d809      	bhi.n	8000c34 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c20:	1dfb      	adds	r3, r7, #7
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	001a      	movs	r2, r3
 8000c26:	231f      	movs	r3, #31
 8000c28:	401a      	ands	r2, r3
 8000c2a:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <__NVIC_EnableIRQ+0x30>)
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	4091      	lsls	r1, r2
 8000c30:	000a      	movs	r2, r1
 8000c32:	601a      	str	r2, [r3, #0]
  }
}
 8000c34:	46c0      	nop			; (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	e000e100 	.word	0xe000e100

08000c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c40:	b590      	push	{r4, r7, lr}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	0002      	movs	r2, r0
 8000c48:	6039      	str	r1, [r7, #0]
 8000c4a:	1dfb      	adds	r3, r7, #7
 8000c4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c4e:	1dfb      	adds	r3, r7, #7
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b7f      	cmp	r3, #127	; 0x7f
 8000c54:	d828      	bhi.n	8000ca8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c56:	4a2f      	ldr	r2, [pc, #188]	; (8000d14 <__NVIC_SetPriority+0xd4>)
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	b25b      	sxtb	r3, r3
 8000c5e:	089b      	lsrs	r3, r3, #2
 8000c60:	33c0      	adds	r3, #192	; 0xc0
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	589b      	ldr	r3, [r3, r2]
 8000c66:	1dfa      	adds	r2, r7, #7
 8000c68:	7812      	ldrb	r2, [r2, #0]
 8000c6a:	0011      	movs	r1, r2
 8000c6c:	2203      	movs	r2, #3
 8000c6e:	400a      	ands	r2, r1
 8000c70:	00d2      	lsls	r2, r2, #3
 8000c72:	21ff      	movs	r1, #255	; 0xff
 8000c74:	4091      	lsls	r1, r2
 8000c76:	000a      	movs	r2, r1
 8000c78:	43d2      	mvns	r2, r2
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	019b      	lsls	r3, r3, #6
 8000c82:	22ff      	movs	r2, #255	; 0xff
 8000c84:	401a      	ands	r2, r3
 8000c86:	1dfb      	adds	r3, r7, #7
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	4003      	ands	r3, r0
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c94:	481f      	ldr	r0, [pc, #124]	; (8000d14 <__NVIC_SetPriority+0xd4>)
 8000c96:	1dfb      	adds	r3, r7, #7
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	b25b      	sxtb	r3, r3
 8000c9c:	089b      	lsrs	r3, r3, #2
 8000c9e:	430a      	orrs	r2, r1
 8000ca0:	33c0      	adds	r3, #192	; 0xc0
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ca6:	e031      	b.n	8000d0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ca8:	4a1b      	ldr	r2, [pc, #108]	; (8000d18 <__NVIC_SetPriority+0xd8>)
 8000caa:	1dfb      	adds	r3, r7, #7
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	0019      	movs	r1, r3
 8000cb0:	230f      	movs	r3, #15
 8000cb2:	400b      	ands	r3, r1
 8000cb4:	3b08      	subs	r3, #8
 8000cb6:	089b      	lsrs	r3, r3, #2
 8000cb8:	3306      	adds	r3, #6
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	18d3      	adds	r3, r2, r3
 8000cbe:	3304      	adds	r3, #4
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	1dfa      	adds	r2, r7, #7
 8000cc4:	7812      	ldrb	r2, [r2, #0]
 8000cc6:	0011      	movs	r1, r2
 8000cc8:	2203      	movs	r2, #3
 8000cca:	400a      	ands	r2, r1
 8000ccc:	00d2      	lsls	r2, r2, #3
 8000cce:	21ff      	movs	r1, #255	; 0xff
 8000cd0:	4091      	lsls	r1, r2
 8000cd2:	000a      	movs	r2, r1
 8000cd4:	43d2      	mvns	r2, r2
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	019b      	lsls	r3, r3, #6
 8000cde:	22ff      	movs	r2, #255	; 0xff
 8000ce0:	401a      	ands	r2, r3
 8000ce2:	1dfb      	adds	r3, r7, #7
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	2303      	movs	r3, #3
 8000cea:	4003      	ands	r3, r0
 8000cec:	00db      	lsls	r3, r3, #3
 8000cee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cf0:	4809      	ldr	r0, [pc, #36]	; (8000d18 <__NVIC_SetPriority+0xd8>)
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	001c      	movs	r4, r3
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	4023      	ands	r3, r4
 8000cfc:	3b08      	subs	r3, #8
 8000cfe:	089b      	lsrs	r3, r3, #2
 8000d00:	430a      	orrs	r2, r1
 8000d02:	3306      	adds	r3, #6
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	18c3      	adds	r3, r0, r3
 8000d08:	3304      	adds	r3, #4
 8000d0a:	601a      	str	r2, [r3, #0]
}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b003      	add	sp, #12
 8000d12:	bd90      	pop	{r4, r7, pc}
 8000d14:	e000e100 	.word	0xe000e100
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	1e5a      	subs	r2, r3, #1
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	045b      	lsls	r3, r3, #17
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d301      	bcc.n	8000d34 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d30:	2301      	movs	r3, #1
 8000d32:	e010      	b.n	8000d56 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d34:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <SysTick_Config+0x44>)
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	3a01      	subs	r2, #1
 8000d3a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	425b      	negs	r3, r3
 8000d40:	2103      	movs	r1, #3
 8000d42:	0018      	movs	r0, r3
 8000d44:	f7ff ff7c 	bl	8000c40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d48:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <SysTick_Config+0x44>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d4e:	4b04      	ldr	r3, [pc, #16]	; (8000d60 <SysTick_Config+0x44>)
 8000d50:	2207      	movs	r2, #7
 8000d52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	0018      	movs	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b002      	add	sp, #8
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	e000e010 	.word	0xe000e010

08000d64 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	210f      	movs	r1, #15
 8000d70:	187b      	adds	r3, r7, r1
 8000d72:	1c02      	adds	r2, r0, #0
 8000d74:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d76:	68ba      	ldr	r2, [r7, #8]
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	b25b      	sxtb	r3, r3
 8000d7e:	0011      	movs	r1, r2
 8000d80:	0018      	movs	r0, r3
 8000d82:	f7ff ff5d 	bl	8000c40 <__NVIC_SetPriority>
}
 8000d86:	46c0      	nop			; (mov r8, r8)
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b004      	add	sp, #16
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	0002      	movs	r2, r0
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	b25b      	sxtb	r3, r3
 8000da0:	0018      	movs	r0, r3
 8000da2:	f7ff ff33 	bl	8000c0c <__NVIC_EnableIRQ>
}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	46bd      	mov	sp, r7
 8000daa:	b002      	add	sp, #8
 8000dac:	bd80      	pop	{r7, pc}

08000dae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	0018      	movs	r0, r3
 8000dba:	f7ff ffaf 	bl	8000d1c <SysTick_Config>
 8000dbe:	0003      	movs	r3, r0
}
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b002      	add	sp, #8
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e061      	b.n	8000e9e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a32      	ldr	r2, [pc, #200]	; (8000ea8 <HAL_DMA_Init+0xe0>)
 8000de0:	4694      	mov	ip, r2
 8000de2:	4463      	add	r3, ip
 8000de4:	2114      	movs	r1, #20
 8000de6:	0018      	movs	r0, r3
 8000de8:	f7ff f98e 	bl	8000108 <__udivsi3>
 8000dec:	0003      	movs	r3, r0
 8000dee:	009a      	lsls	r2, r3, #2
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4a2d      	ldr	r2, [pc, #180]	; (8000eac <HAL_DMA_Init+0xe4>)
 8000df8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2225      	movs	r2, #37	; 0x25
 8000dfe:	2102      	movs	r1, #2
 8000e00:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	4a28      	ldr	r2, [pc, #160]	; (8000eb0 <HAL_DMA_Init+0xe8>)
 8000e0e:	4013      	ands	r3, r2
 8000e10:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000e1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	691b      	ldr	r3, [r3, #16]
 8000e20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6a1b      	ldr	r3, [r3, #32]
 8000e38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	68fa      	ldr	r2, [r7, #12]
 8000e46:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	689a      	ldr	r2, [r3, #8]
 8000e4c:	2380      	movs	r3, #128	; 0x80
 8000e4e:	01db      	lsls	r3, r3, #7
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d018      	beq.n	8000e86 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000e54:	4b17      	ldr	r3, [pc, #92]	; (8000eb4 <HAL_DMA_Init+0xec>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5c:	211c      	movs	r1, #28
 8000e5e:	400b      	ands	r3, r1
 8000e60:	210f      	movs	r1, #15
 8000e62:	4099      	lsls	r1, r3
 8000e64:	000b      	movs	r3, r1
 8000e66:	43d9      	mvns	r1, r3
 8000e68:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <HAL_DMA_Init+0xec>)
 8000e6a:	400a      	ands	r2, r1
 8000e6c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <HAL_DMA_Init+0xec>)
 8000e70:	6819      	ldr	r1, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	685a      	ldr	r2, [r3, #4]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7a:	201c      	movs	r0, #28
 8000e7c:	4003      	ands	r3, r0
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <HAL_DMA_Init+0xec>)
 8000e82:	430a      	orrs	r2, r1
 8000e84:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2225      	movs	r2, #37	; 0x25
 8000e90:	2101      	movs	r1, #1
 8000e92:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2224      	movs	r2, #36	; 0x24
 8000e98:	2100      	movs	r1, #0
 8000e9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b004      	add	sp, #16
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	bffdfff8 	.word	0xbffdfff8
 8000eac:	40020000 	.word	0x40020000
 8000eb0:	ffff800f 	.word	0xffff800f
 8000eb4:	400200a8 	.word	0x400200a8

08000eb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
 8000ec4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ec6:	2317      	movs	r3, #23
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	2200      	movs	r2, #0
 8000ecc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	2224      	movs	r2, #36	; 0x24
 8000ed2:	5c9b      	ldrb	r3, [r3, r2]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d101      	bne.n	8000edc <HAL_DMA_Start_IT+0x24>
 8000ed8:	2302      	movs	r3, #2
 8000eda:	e04f      	b.n	8000f7c <HAL_DMA_Start_IT+0xc4>
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	2224      	movs	r2, #36	; 0x24
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	2225      	movs	r2, #37	; 0x25
 8000ee8:	5c9b      	ldrb	r3, [r3, r2]
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d13a      	bne.n	8000f66 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2225      	movs	r2, #37	; 0x25
 8000ef4:	2102      	movs	r1, #2
 8000ef6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2200      	movs	r2, #0
 8000efc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2101      	movs	r1, #1
 8000f0a:	438a      	bics	r2, r1
 8000f0c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	68b9      	ldr	r1, [r7, #8]
 8000f14:	68f8      	ldr	r0, [r7, #12]
 8000f16:	f000 f8e3 	bl	80010e0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d008      	beq.n	8000f34 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	210e      	movs	r1, #14
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	e00f      	b.n	8000f54 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2104      	movs	r1, #4
 8000f40:	438a      	bics	r2, r1
 8000f42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	210a      	movs	r1, #10
 8000f50:	430a      	orrs	r2, r1
 8000f52:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2101      	movs	r1, #1
 8000f60:	430a      	orrs	r2, r1
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	e007      	b.n	8000f76 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	2224      	movs	r2, #36	; 0x24
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000f6e:	2317      	movs	r3, #23
 8000f70:	18fb      	adds	r3, r7, r3
 8000f72:	2202      	movs	r2, #2
 8000f74:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8000f76:	2317      	movs	r3, #23
 8000f78:	18fb      	adds	r3, r7, r3
 8000f7a:	781b      	ldrb	r3, [r3, #0]
}
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	b006      	add	sp, #24
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa0:	221c      	movs	r2, #28
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	409a      	lsls	r2, r3
 8000fa8:	0013      	movs	r3, r2
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	4013      	ands	r3, r2
 8000fae:	d026      	beq.n	8000ffe <HAL_DMA_IRQHandler+0x7a>
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d022      	beq.n	8000ffe <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	d107      	bne.n	8000fd4 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2104      	movs	r1, #4
 8000fd0:	438a      	bics	r2, r1
 8000fd2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd8:	221c      	movs	r2, #28
 8000fda:	401a      	ands	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe0:	2104      	movs	r1, #4
 8000fe2:	4091      	lsls	r1, r2
 8000fe4:	000a      	movs	r2, r1
 8000fe6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d100      	bne.n	8000ff2 <HAL_DMA_IRQHandler+0x6e>
 8000ff0:	e071      	b.n	80010d6 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	0010      	movs	r0, r2
 8000ffa:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8000ffc:	e06b      	b.n	80010d6 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001002:	221c      	movs	r2, #28
 8001004:	4013      	ands	r3, r2
 8001006:	2202      	movs	r2, #2
 8001008:	409a      	lsls	r2, r3
 800100a:	0013      	movs	r3, r2
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	4013      	ands	r3, r2
 8001010:	d02d      	beq.n	800106e <HAL_DMA_IRQHandler+0xea>
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	2202      	movs	r2, #2
 8001016:	4013      	ands	r3, r2
 8001018:	d029      	beq.n	800106e <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2220      	movs	r2, #32
 8001022:	4013      	ands	r3, r2
 8001024:	d10b      	bne.n	800103e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	210a      	movs	r1, #10
 8001032:	438a      	bics	r2, r1
 8001034:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2225      	movs	r2, #37	; 0x25
 800103a:	2101      	movs	r1, #1
 800103c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001042:	221c      	movs	r2, #28
 8001044:	401a      	ands	r2, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104a:	2102      	movs	r1, #2
 800104c:	4091      	lsls	r1, r2
 800104e:	000a      	movs	r2, r1
 8001050:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2224      	movs	r2, #36	; 0x24
 8001056:	2100      	movs	r1, #0
 8001058:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800105e:	2b00      	cmp	r3, #0
 8001060:	d039      	beq.n	80010d6 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	0010      	movs	r0, r2
 800106a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800106c:	e033      	b.n	80010d6 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001072:	221c      	movs	r2, #28
 8001074:	4013      	ands	r3, r2
 8001076:	2208      	movs	r2, #8
 8001078:	409a      	lsls	r2, r3
 800107a:	0013      	movs	r3, r2
 800107c:	68fa      	ldr	r2, [r7, #12]
 800107e:	4013      	ands	r3, r2
 8001080:	d02a      	beq.n	80010d8 <HAL_DMA_IRQHandler+0x154>
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	2208      	movs	r2, #8
 8001086:	4013      	ands	r3, r2
 8001088:	d026      	beq.n	80010d8 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	210e      	movs	r1, #14
 8001096:	438a      	bics	r2, r1
 8001098:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109e:	221c      	movs	r2, #28
 80010a0:	401a      	ands	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	2101      	movs	r1, #1
 80010a8:	4091      	lsls	r1, r2
 80010aa:	000a      	movs	r2, r1
 80010ac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2201      	movs	r2, #1
 80010b2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2225      	movs	r2, #37	; 0x25
 80010b8:	2101      	movs	r1, #1
 80010ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2224      	movs	r2, #36	; 0x24
 80010c0:	2100      	movs	r1, #0
 80010c2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d005      	beq.n	80010d8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	0010      	movs	r0, r2
 80010d4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	46c0      	nop			; (mov r8, r8)
}
 80010da:	46bd      	mov	sp, r7
 80010dc:	b004      	add	sp, #16
 80010de:	bd80      	pop	{r7, pc}

080010e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
 80010ec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f2:	221c      	movs	r2, #28
 80010f4:	401a      	ands	r2, r3
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fa:	2101      	movs	r1, #1
 80010fc:	4091      	lsls	r1, r2
 80010fe:	000a      	movs	r2, r1
 8001100:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	683a      	ldr	r2, [r7, #0]
 8001108:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	2b10      	cmp	r3, #16
 8001110:	d108      	bne.n	8001124 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001122:	e007      	b.n	8001134 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68ba      	ldr	r2, [r7, #8]
 800112a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	60da      	str	r2, [r3, #12]
}
 8001134:	46c0      	nop			; (mov r8, r8)
 8001136:	46bd      	mov	sp, r7
 8001138:	b004      	add	sp, #16
 800113a:	bd80      	pop	{r7, pc}

0800113c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001152:	e14f      	b.n	80013f4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2101      	movs	r1, #1
 800115a:	697a      	ldr	r2, [r7, #20]
 800115c:	4091      	lsls	r1, r2
 800115e:	000a      	movs	r2, r1
 8001160:	4013      	ands	r3, r2
 8001162:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d100      	bne.n	800116c <HAL_GPIO_Init+0x30>
 800116a:	e140      	b.n	80013ee <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	2203      	movs	r2, #3
 8001172:	4013      	ands	r3, r2
 8001174:	2b01      	cmp	r3, #1
 8001176:	d005      	beq.n	8001184 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	2203      	movs	r2, #3
 800117e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001180:	2b02      	cmp	r3, #2
 8001182:	d130      	bne.n	80011e6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	2203      	movs	r2, #3
 8001190:	409a      	lsls	r2, r3
 8001192:	0013      	movs	r3, r2
 8001194:	43da      	mvns	r2, r3
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	68da      	ldr	r2, [r3, #12]
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	409a      	lsls	r2, r3
 80011a6:	0013      	movs	r3, r2
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011ba:	2201      	movs	r2, #1
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	409a      	lsls	r2, r3
 80011c0:	0013      	movs	r3, r2
 80011c2:	43da      	mvns	r2, r3
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	091b      	lsrs	r3, r3, #4
 80011d0:	2201      	movs	r2, #1
 80011d2:	401a      	ands	r2, r3
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	409a      	lsls	r2, r3
 80011d8:	0013      	movs	r3, r2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2203      	movs	r2, #3
 80011ec:	4013      	ands	r3, r2
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d017      	beq.n	8001222 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	2203      	movs	r2, #3
 80011fe:	409a      	lsls	r2, r3
 8001200:	0013      	movs	r3, r2
 8001202:	43da      	mvns	r2, r3
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	689a      	ldr	r2, [r3, #8]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	409a      	lsls	r2, r3
 8001214:	0013      	movs	r3, r2
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2203      	movs	r2, #3
 8001228:	4013      	ands	r3, r2
 800122a:	2b02      	cmp	r3, #2
 800122c:	d123      	bne.n	8001276 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	08da      	lsrs	r2, r3, #3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3208      	adds	r2, #8
 8001236:	0092      	lsls	r2, r2, #2
 8001238:	58d3      	ldr	r3, [r2, r3]
 800123a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	2207      	movs	r2, #7
 8001240:	4013      	ands	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	220f      	movs	r2, #15
 8001246:	409a      	lsls	r2, r3
 8001248:	0013      	movs	r3, r2
 800124a:	43da      	mvns	r2, r3
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	4013      	ands	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	691a      	ldr	r2, [r3, #16]
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	2107      	movs	r1, #7
 800125a:	400b      	ands	r3, r1
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	409a      	lsls	r2, r3
 8001260:	0013      	movs	r3, r2
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	08da      	lsrs	r2, r3, #3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3208      	adds	r2, #8
 8001270:	0092      	lsls	r2, r2, #2
 8001272:	6939      	ldr	r1, [r7, #16]
 8001274:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	2203      	movs	r2, #3
 8001282:	409a      	lsls	r2, r3
 8001284:	0013      	movs	r3, r2
 8001286:	43da      	mvns	r2, r3
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4013      	ands	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	2203      	movs	r2, #3
 8001294:	401a      	ands	r2, r3
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	409a      	lsls	r2, r3
 800129c:	0013      	movs	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	23c0      	movs	r3, #192	; 0xc0
 80012b0:	029b      	lsls	r3, r3, #10
 80012b2:	4013      	ands	r3, r2
 80012b4:	d100      	bne.n	80012b8 <HAL_GPIO_Init+0x17c>
 80012b6:	e09a      	b.n	80013ee <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b8:	4b54      	ldr	r3, [pc, #336]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80012ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012bc:	4b53      	ldr	r3, [pc, #332]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80012be:	2101      	movs	r1, #1
 80012c0:	430a      	orrs	r2, r1
 80012c2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80012c4:	4a52      	ldr	r2, [pc, #328]	; (8001410 <HAL_GPIO_Init+0x2d4>)
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	089b      	lsrs	r3, r3, #2
 80012ca:	3302      	adds	r3, #2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	589b      	ldr	r3, [r3, r2]
 80012d0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	2203      	movs	r2, #3
 80012d6:	4013      	ands	r3, r2
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	220f      	movs	r2, #15
 80012dc:	409a      	lsls	r2, r3
 80012de:	0013      	movs	r3, r2
 80012e0:	43da      	mvns	r2, r3
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	4013      	ands	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	23a0      	movs	r3, #160	; 0xa0
 80012ec:	05db      	lsls	r3, r3, #23
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d019      	beq.n	8001326 <HAL_GPIO_Init+0x1ea>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a47      	ldr	r2, [pc, #284]	; (8001414 <HAL_GPIO_Init+0x2d8>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d013      	beq.n	8001322 <HAL_GPIO_Init+0x1e6>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a46      	ldr	r2, [pc, #280]	; (8001418 <HAL_GPIO_Init+0x2dc>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d00d      	beq.n	800131e <HAL_GPIO_Init+0x1e2>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a45      	ldr	r2, [pc, #276]	; (800141c <HAL_GPIO_Init+0x2e0>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d007      	beq.n	800131a <HAL_GPIO_Init+0x1de>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a44      	ldr	r2, [pc, #272]	; (8001420 <HAL_GPIO_Init+0x2e4>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d101      	bne.n	8001316 <HAL_GPIO_Init+0x1da>
 8001312:	2305      	movs	r3, #5
 8001314:	e008      	b.n	8001328 <HAL_GPIO_Init+0x1ec>
 8001316:	2306      	movs	r3, #6
 8001318:	e006      	b.n	8001328 <HAL_GPIO_Init+0x1ec>
 800131a:	2303      	movs	r3, #3
 800131c:	e004      	b.n	8001328 <HAL_GPIO_Init+0x1ec>
 800131e:	2302      	movs	r3, #2
 8001320:	e002      	b.n	8001328 <HAL_GPIO_Init+0x1ec>
 8001322:	2301      	movs	r3, #1
 8001324:	e000      	b.n	8001328 <HAL_GPIO_Init+0x1ec>
 8001326:	2300      	movs	r3, #0
 8001328:	697a      	ldr	r2, [r7, #20]
 800132a:	2103      	movs	r1, #3
 800132c:	400a      	ands	r2, r1
 800132e:	0092      	lsls	r2, r2, #2
 8001330:	4093      	lsls	r3, r2
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001338:	4935      	ldr	r1, [pc, #212]	; (8001410 <HAL_GPIO_Init+0x2d4>)
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	089b      	lsrs	r3, r3, #2
 800133e:	3302      	adds	r3, #2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001346:	4b37      	ldr	r3, [pc, #220]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	43da      	mvns	r2, r3
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	2380      	movs	r3, #128	; 0x80
 800135c:	035b      	lsls	r3, r3, #13
 800135e:	4013      	ands	r3, r2
 8001360:	d003      	beq.n	800136a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4313      	orrs	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800136a:	4b2e      	ldr	r3, [pc, #184]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001370:	4b2c      	ldr	r3, [pc, #176]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	43da      	mvns	r2, r3
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	4013      	ands	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685a      	ldr	r2, [r3, #4]
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	039b      	lsls	r3, r3, #14
 8001388:	4013      	ands	r3, r2
 800138a:	d003      	beq.n	8001394 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4313      	orrs	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001394:	4b23      	ldr	r3, [pc, #140]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800139a:	4b22      	ldr	r3, [pc, #136]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	43da      	mvns	r2, r3
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	4013      	ands	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	2380      	movs	r3, #128	; 0x80
 80013b0:	029b      	lsls	r3, r3, #10
 80013b2:	4013      	ands	r3, r2
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013be:	4b19      	ldr	r3, [pc, #100]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013c4:	4b17      	ldr	r3, [pc, #92]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	43da      	mvns	r2, r3
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	4013      	ands	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	025b      	lsls	r3, r3, #9
 80013dc:	4013      	ands	r3, r2
 80013de:	d003      	beq.n	80013e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013e8:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <HAL_GPIO_Init+0x2e8>)
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	3301      	adds	r3, #1
 80013f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	40da      	lsrs	r2, r3
 80013fc:	1e13      	subs	r3, r2, #0
 80013fe:	d000      	beq.n	8001402 <HAL_GPIO_Init+0x2c6>
 8001400:	e6a8      	b.n	8001154 <HAL_GPIO_Init+0x18>
  }
}
 8001402:	46c0      	nop			; (mov r8, r8)
 8001404:	46c0      	nop			; (mov r8, r8)
 8001406:	46bd      	mov	sp, r7
 8001408:	b006      	add	sp, #24
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40021000 	.word	0x40021000
 8001410:	40010000 	.word	0x40010000
 8001414:	50000400 	.word	0x50000400
 8001418:	50000800 	.word	0x50000800
 800141c:	50000c00 	.word	0x50000c00
 8001420:	50001c00 	.word	0x50001c00
 8001424:	40010400 	.word	0x40010400

08001428 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b08a      	sub	sp, #40	; 0x28
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d102      	bne.n	800143c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	f000 fbaf 	bl	8001b9a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800143c:	4bcf      	ldr	r3, [pc, #828]	; (800177c <HAL_RCC_OscConfig+0x354>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	220c      	movs	r2, #12
 8001442:	4013      	ands	r3, r2
 8001444:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001446:	4bcd      	ldr	r3, [pc, #820]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001448:	68da      	ldr	r2, [r3, #12]
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	025b      	lsls	r3, r3, #9
 800144e:	4013      	ands	r3, r2
 8001450:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2201      	movs	r2, #1
 8001458:	4013      	ands	r3, r2
 800145a:	d100      	bne.n	800145e <HAL_RCC_OscConfig+0x36>
 800145c:	e07e      	b.n	800155c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800145e:	6a3b      	ldr	r3, [r7, #32]
 8001460:	2b08      	cmp	r3, #8
 8001462:	d007      	beq.n	8001474 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001464:	6a3b      	ldr	r3, [r7, #32]
 8001466:	2b0c      	cmp	r3, #12
 8001468:	d112      	bne.n	8001490 <HAL_RCC_OscConfig+0x68>
 800146a:	69fa      	ldr	r2, [r7, #28]
 800146c:	2380      	movs	r3, #128	; 0x80
 800146e:	025b      	lsls	r3, r3, #9
 8001470:	429a      	cmp	r2, r3
 8001472:	d10d      	bne.n	8001490 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001474:	4bc1      	ldr	r3, [pc, #772]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	029b      	lsls	r3, r3, #10
 800147c:	4013      	ands	r3, r2
 800147e:	d100      	bne.n	8001482 <HAL_RCC_OscConfig+0x5a>
 8001480:	e06b      	b.n	800155a <HAL_RCC_OscConfig+0x132>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d167      	bne.n	800155a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	f000 fb85 	bl	8001b9a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	2380      	movs	r3, #128	; 0x80
 8001496:	025b      	lsls	r3, r3, #9
 8001498:	429a      	cmp	r2, r3
 800149a:	d107      	bne.n	80014ac <HAL_RCC_OscConfig+0x84>
 800149c:	4bb7      	ldr	r3, [pc, #732]	; (800177c <HAL_RCC_OscConfig+0x354>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4bb6      	ldr	r3, [pc, #728]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014a2:	2180      	movs	r1, #128	; 0x80
 80014a4:	0249      	lsls	r1, r1, #9
 80014a6:	430a      	orrs	r2, r1
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	e027      	b.n	80014fc <HAL_RCC_OscConfig+0xd4>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	23a0      	movs	r3, #160	; 0xa0
 80014b2:	02db      	lsls	r3, r3, #11
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d10e      	bne.n	80014d6 <HAL_RCC_OscConfig+0xae>
 80014b8:	4bb0      	ldr	r3, [pc, #704]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4baf      	ldr	r3, [pc, #700]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014be:	2180      	movs	r1, #128	; 0x80
 80014c0:	02c9      	lsls	r1, r1, #11
 80014c2:	430a      	orrs	r2, r1
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	4bad      	ldr	r3, [pc, #692]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4bac      	ldr	r3, [pc, #688]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014cc:	2180      	movs	r1, #128	; 0x80
 80014ce:	0249      	lsls	r1, r1, #9
 80014d0:	430a      	orrs	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	e012      	b.n	80014fc <HAL_RCC_OscConfig+0xd4>
 80014d6:	4ba9      	ldr	r3, [pc, #676]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	4ba8      	ldr	r3, [pc, #672]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014dc:	49a8      	ldr	r1, [pc, #672]	; (8001780 <HAL_RCC_OscConfig+0x358>)
 80014de:	400a      	ands	r2, r1
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	4ba6      	ldr	r3, [pc, #664]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	025b      	lsls	r3, r3, #9
 80014ea:	4013      	ands	r3, r2
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4ba2      	ldr	r3, [pc, #648]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4ba1      	ldr	r3, [pc, #644]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80014f6:	49a3      	ldr	r1, [pc, #652]	; (8001784 <HAL_RCC_OscConfig+0x35c>)
 80014f8:	400a      	ands	r2, r1
 80014fa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d015      	beq.n	8001530 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001504:	f7ff fb54 	bl	8000bb0 <HAL_GetTick>
 8001508:	0003      	movs	r3, r0
 800150a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800150c:	e009      	b.n	8001522 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800150e:	f7ff fb4f 	bl	8000bb0 <HAL_GetTick>
 8001512:	0002      	movs	r2, r0
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b64      	cmp	r3, #100	; 0x64
 800151a:	d902      	bls.n	8001522 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	f000 fb3c 	bl	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001522:	4b96      	ldr	r3, [pc, #600]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	029b      	lsls	r3, r3, #10
 800152a:	4013      	ands	r3, r2
 800152c:	d0ef      	beq.n	800150e <HAL_RCC_OscConfig+0xe6>
 800152e:	e015      	b.n	800155c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff fb3e 	bl	8000bb0 <HAL_GetTick>
 8001534:	0003      	movs	r3, r0
 8001536:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800153a:	f7ff fb39 	bl	8000bb0 <HAL_GetTick>
 800153e:	0002      	movs	r2, r0
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b64      	cmp	r3, #100	; 0x64
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e326      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800154c:	4b8b      	ldr	r3, [pc, #556]	; (800177c <HAL_RCC_OscConfig+0x354>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2380      	movs	r3, #128	; 0x80
 8001552:	029b      	lsls	r3, r3, #10
 8001554:	4013      	ands	r3, r2
 8001556:	d1f0      	bne.n	800153a <HAL_RCC_OscConfig+0x112>
 8001558:	e000      	b.n	800155c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2202      	movs	r2, #2
 8001562:	4013      	ands	r3, r2
 8001564:	d100      	bne.n	8001568 <HAL_RCC_OscConfig+0x140>
 8001566:	e08b      	b.n	8001680 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800156e:	6a3b      	ldr	r3, [r7, #32]
 8001570:	2b04      	cmp	r3, #4
 8001572:	d005      	beq.n	8001580 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001574:	6a3b      	ldr	r3, [r7, #32]
 8001576:	2b0c      	cmp	r3, #12
 8001578:	d13e      	bne.n	80015f8 <HAL_RCC_OscConfig+0x1d0>
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d13b      	bne.n	80015f8 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001580:	4b7e      	ldr	r3, [pc, #504]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2204      	movs	r2, #4
 8001586:	4013      	ands	r3, r2
 8001588:	d004      	beq.n	8001594 <HAL_RCC_OscConfig+0x16c>
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e302      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001594:	4b79      	ldr	r3, [pc, #484]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	4a7b      	ldr	r2, [pc, #492]	; (8001788 <HAL_RCC_OscConfig+0x360>)
 800159a:	4013      	ands	r3, r2
 800159c:	0019      	movs	r1, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	021a      	lsls	r2, r3, #8
 80015a4:	4b75      	ldr	r3, [pc, #468]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80015a6:	430a      	orrs	r2, r1
 80015a8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015aa:	4b74      	ldr	r3, [pc, #464]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2209      	movs	r2, #9
 80015b0:	4393      	bics	r3, r2
 80015b2:	0019      	movs	r1, r3
 80015b4:	4b71      	ldr	r3, [pc, #452]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	430a      	orrs	r2, r1
 80015ba:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015bc:	f000 fc40 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 80015c0:	0001      	movs	r1, r0
 80015c2:	4b6e      	ldr	r3, [pc, #440]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80015c4:	68db      	ldr	r3, [r3, #12]
 80015c6:	091b      	lsrs	r3, r3, #4
 80015c8:	220f      	movs	r2, #15
 80015ca:	4013      	ands	r3, r2
 80015cc:	4a6f      	ldr	r2, [pc, #444]	; (800178c <HAL_RCC_OscConfig+0x364>)
 80015ce:	5cd3      	ldrb	r3, [r2, r3]
 80015d0:	000a      	movs	r2, r1
 80015d2:	40da      	lsrs	r2, r3
 80015d4:	4b6e      	ldr	r3, [pc, #440]	; (8001790 <HAL_RCC_OscConfig+0x368>)
 80015d6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80015d8:	4b6e      	ldr	r3, [pc, #440]	; (8001794 <HAL_RCC_OscConfig+0x36c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2513      	movs	r5, #19
 80015de:	197c      	adds	r4, r7, r5
 80015e0:	0018      	movs	r0, r3
 80015e2:	f7ff fa9f 	bl	8000b24 <HAL_InitTick>
 80015e6:	0003      	movs	r3, r0
 80015e8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80015ea:	197b      	adds	r3, r7, r5
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d046      	beq.n	8001680 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80015f2:	197b      	adds	r3, r7, r5
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	e2d0      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d027      	beq.n	800164e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015fe:	4b5f      	ldr	r3, [pc, #380]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2209      	movs	r2, #9
 8001604:	4393      	bics	r3, r2
 8001606:	0019      	movs	r1, r3
 8001608:	4b5c      	ldr	r3, [pc, #368]	; (800177c <HAL_RCC_OscConfig+0x354>)
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	430a      	orrs	r2, r1
 800160e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff face 	bl	8000bb0 <HAL_GetTick>
 8001614:	0003      	movs	r3, r0
 8001616:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800161a:	f7ff fac9 	bl	8000bb0 <HAL_GetTick>
 800161e:	0002      	movs	r2, r0
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e2b6      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800162c:	4b53      	ldr	r3, [pc, #332]	; (800177c <HAL_RCC_OscConfig+0x354>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2204      	movs	r2, #4
 8001632:	4013      	ands	r3, r2
 8001634:	d0f1      	beq.n	800161a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001636:	4b51      	ldr	r3, [pc, #324]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	4a53      	ldr	r2, [pc, #332]	; (8001788 <HAL_RCC_OscConfig+0x360>)
 800163c:	4013      	ands	r3, r2
 800163e:	0019      	movs	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	021a      	lsls	r2, r3, #8
 8001646:	4b4d      	ldr	r3, [pc, #308]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001648:	430a      	orrs	r2, r1
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	e018      	b.n	8001680 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800164e:	4b4b      	ldr	r3, [pc, #300]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b4a      	ldr	r3, [pc, #296]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001654:	2101      	movs	r1, #1
 8001656:	438a      	bics	r2, r1
 8001658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165a:	f7ff faa9 	bl	8000bb0 <HAL_GetTick>
 800165e:	0003      	movs	r3, r0
 8001660:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001664:	f7ff faa4 	bl	8000bb0 <HAL_GetTick>
 8001668:	0002      	movs	r2, r0
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b02      	cmp	r3, #2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e291      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001676:	4b41      	ldr	r3, [pc, #260]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2204      	movs	r2, #4
 800167c:	4013      	ands	r3, r2
 800167e:	d1f1      	bne.n	8001664 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2210      	movs	r2, #16
 8001686:	4013      	ands	r3, r2
 8001688:	d100      	bne.n	800168c <HAL_RCC_OscConfig+0x264>
 800168a:	e0a1      	b.n	80017d0 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800168c:	6a3b      	ldr	r3, [r7, #32]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d140      	bne.n	8001714 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001692:	4b3a      	ldr	r3, [pc, #232]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	2380      	movs	r3, #128	; 0x80
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4013      	ands	r3, r2
 800169c:	d005      	beq.n	80016aa <HAL_RCC_OscConfig+0x282>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	69db      	ldr	r3, [r3, #28]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e277      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016aa:	4b34      	ldr	r3, [pc, #208]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	4a3a      	ldr	r2, [pc, #232]	; (8001798 <HAL_RCC_OscConfig+0x370>)
 80016b0:	4013      	ands	r3, r2
 80016b2:	0019      	movs	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016b8:	4b30      	ldr	r3, [pc, #192]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80016ba:	430a      	orrs	r2, r1
 80016bc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016be:	4b2f      	ldr	r3, [pc, #188]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	021b      	lsls	r3, r3, #8
 80016c4:	0a19      	lsrs	r1, r3, #8
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6a1b      	ldr	r3, [r3, #32]
 80016ca:	061a      	lsls	r2, r3, #24
 80016cc:	4b2b      	ldr	r3, [pc, #172]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80016ce:	430a      	orrs	r2, r1
 80016d0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d6:	0b5b      	lsrs	r3, r3, #13
 80016d8:	3301      	adds	r3, #1
 80016da:	2280      	movs	r2, #128	; 0x80
 80016dc:	0212      	lsls	r2, r2, #8
 80016de:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80016e0:	4b26      	ldr	r3, [pc, #152]	; (800177c <HAL_RCC_OscConfig+0x354>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	091b      	lsrs	r3, r3, #4
 80016e6:	210f      	movs	r1, #15
 80016e8:	400b      	ands	r3, r1
 80016ea:	4928      	ldr	r1, [pc, #160]	; (800178c <HAL_RCC_OscConfig+0x364>)
 80016ec:	5ccb      	ldrb	r3, [r1, r3]
 80016ee:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016f0:	4b27      	ldr	r3, [pc, #156]	; (8001790 <HAL_RCC_OscConfig+0x368>)
 80016f2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80016f4:	4b27      	ldr	r3, [pc, #156]	; (8001794 <HAL_RCC_OscConfig+0x36c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2513      	movs	r5, #19
 80016fa:	197c      	adds	r4, r7, r5
 80016fc:	0018      	movs	r0, r3
 80016fe:	f7ff fa11 	bl	8000b24 <HAL_InitTick>
 8001702:	0003      	movs	r3, r0
 8001704:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001706:	197b      	adds	r3, r7, r5
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d060      	beq.n	80017d0 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800170e:	197b      	adds	r3, r7, r5
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	e242      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d03f      	beq.n	800179c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800171c:	4b17      	ldr	r3, [pc, #92]	; (800177c <HAL_RCC_OscConfig+0x354>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b16      	ldr	r3, [pc, #88]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001722:	2180      	movs	r1, #128	; 0x80
 8001724:	0049      	lsls	r1, r1, #1
 8001726:	430a      	orrs	r2, r1
 8001728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172a:	f7ff fa41 	bl	8000bb0 <HAL_GetTick>
 800172e:	0003      	movs	r3, r0
 8001730:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001734:	f7ff fa3c 	bl	8000bb0 <HAL_GetTick>
 8001738:	0002      	movs	r2, r0
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e229      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001746:	4b0d      	ldr	r3, [pc, #52]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	2380      	movs	r3, #128	; 0x80
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4013      	ands	r3, r2
 8001750:	d0f0      	beq.n	8001734 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001752:	4b0a      	ldr	r3, [pc, #40]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	4a10      	ldr	r2, [pc, #64]	; (8001798 <HAL_RCC_OscConfig+0x370>)
 8001758:	4013      	ands	r3, r2
 800175a:	0019      	movs	r1, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001762:	430a      	orrs	r2, r1
 8001764:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001766:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	0a19      	lsrs	r1, r3, #8
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	061a      	lsls	r2, r3, #24
 8001774:	4b01      	ldr	r3, [pc, #4]	; (800177c <HAL_RCC_OscConfig+0x354>)
 8001776:	430a      	orrs	r2, r1
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	e029      	b.n	80017d0 <HAL_RCC_OscConfig+0x3a8>
 800177c:	40021000 	.word	0x40021000
 8001780:	fffeffff 	.word	0xfffeffff
 8001784:	fffbffff 	.word	0xfffbffff
 8001788:	ffffe0ff 	.word	0xffffe0ff
 800178c:	08002f20 	.word	0x08002f20
 8001790:	20000000 	.word	0x20000000
 8001794:	20000004 	.word	0x20000004
 8001798:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800179c:	4bbd      	ldr	r3, [pc, #756]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	4bbc      	ldr	r3, [pc, #752]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80017a2:	49bd      	ldr	r1, [pc, #756]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017a4:	400a      	ands	r2, r1
 80017a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a8:	f7ff fa02 	bl	8000bb0 <HAL_GetTick>
 80017ac:	0003      	movs	r3, r0
 80017ae:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017b0:	e008      	b.n	80017c4 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017b2:	f7ff f9fd 	bl	8000bb0 <HAL_GetTick>
 80017b6:	0002      	movs	r2, r0
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d901      	bls.n	80017c4 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e1ea      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017c4:	4bb3      	ldr	r3, [pc, #716]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	2380      	movs	r3, #128	; 0x80
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	4013      	ands	r3, r2
 80017ce:	d1f0      	bne.n	80017b2 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2208      	movs	r2, #8
 80017d6:	4013      	ands	r3, r2
 80017d8:	d036      	beq.n	8001848 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d019      	beq.n	8001816 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e2:	4bac      	ldr	r3, [pc, #688]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80017e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017e6:	4bab      	ldr	r3, [pc, #684]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80017e8:	2101      	movs	r1, #1
 80017ea:	430a      	orrs	r2, r1
 80017ec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ee:	f7ff f9df 	bl	8000bb0 <HAL_GetTick>
 80017f2:	0003      	movs	r3, r0
 80017f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f8:	f7ff f9da 	bl	8000bb0 <HAL_GetTick>
 80017fc:	0002      	movs	r2, r0
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e1c7      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800180a:	4ba2      	ldr	r3, [pc, #648]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800180c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800180e:	2202      	movs	r2, #2
 8001810:	4013      	ands	r3, r2
 8001812:	d0f1      	beq.n	80017f8 <HAL_RCC_OscConfig+0x3d0>
 8001814:	e018      	b.n	8001848 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001816:	4b9f      	ldr	r3, [pc, #636]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001818:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800181a:	4b9e      	ldr	r3, [pc, #632]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800181c:	2101      	movs	r1, #1
 800181e:	438a      	bics	r2, r1
 8001820:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001822:	f7ff f9c5 	bl	8000bb0 <HAL_GetTick>
 8001826:	0003      	movs	r3, r0
 8001828:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800182c:	f7ff f9c0 	bl	8000bb0 <HAL_GetTick>
 8001830:	0002      	movs	r2, r0
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e1ad      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800183e:	4b95      	ldr	r3, [pc, #596]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001842:	2202      	movs	r2, #2
 8001844:	4013      	ands	r3, r2
 8001846:	d1f1      	bne.n	800182c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2204      	movs	r2, #4
 800184e:	4013      	ands	r3, r2
 8001850:	d100      	bne.n	8001854 <HAL_RCC_OscConfig+0x42c>
 8001852:	e0ae      	b.n	80019b2 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001854:	2027      	movs	r0, #39	; 0x27
 8001856:	183b      	adds	r3, r7, r0
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800185c:	4b8d      	ldr	r3, [pc, #564]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800185e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	055b      	lsls	r3, r3, #21
 8001864:	4013      	ands	r3, r2
 8001866:	d109      	bne.n	800187c <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001868:	4b8a      	ldr	r3, [pc, #552]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800186a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800186c:	4b89      	ldr	r3, [pc, #548]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800186e:	2180      	movs	r1, #128	; 0x80
 8001870:	0549      	lsls	r1, r1, #21
 8001872:	430a      	orrs	r2, r1
 8001874:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001876:	183b      	adds	r3, r7, r0
 8001878:	2201      	movs	r2, #1
 800187a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187c:	4b87      	ldr	r3, [pc, #540]	; (8001a9c <HAL_RCC_OscConfig+0x674>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	2380      	movs	r3, #128	; 0x80
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4013      	ands	r3, r2
 8001886:	d11a      	bne.n	80018be <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001888:	4b84      	ldr	r3, [pc, #528]	; (8001a9c <HAL_RCC_OscConfig+0x674>)
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4b83      	ldr	r3, [pc, #524]	; (8001a9c <HAL_RCC_OscConfig+0x674>)
 800188e:	2180      	movs	r1, #128	; 0x80
 8001890:	0049      	lsls	r1, r1, #1
 8001892:	430a      	orrs	r2, r1
 8001894:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001896:	f7ff f98b 	bl	8000bb0 <HAL_GetTick>
 800189a:	0003      	movs	r3, r0
 800189c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a0:	f7ff f986 	bl	8000bb0 <HAL_GetTick>
 80018a4:	0002      	movs	r2, r0
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b64      	cmp	r3, #100	; 0x64
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e173      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b2:	4b7a      	ldr	r3, [pc, #488]	; (8001a9c <HAL_RCC_OscConfig+0x674>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	4013      	ands	r3, r2
 80018bc:	d0f0      	beq.n	80018a0 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689a      	ldr	r2, [r3, #8]
 80018c2:	2380      	movs	r3, #128	; 0x80
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d107      	bne.n	80018da <HAL_RCC_OscConfig+0x4b2>
 80018ca:	4b72      	ldr	r3, [pc, #456]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80018cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ce:	4b71      	ldr	r3, [pc, #452]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80018d0:	2180      	movs	r1, #128	; 0x80
 80018d2:	0049      	lsls	r1, r1, #1
 80018d4:	430a      	orrs	r2, r1
 80018d6:	651a      	str	r2, [r3, #80]	; 0x50
 80018d8:	e031      	b.n	800193e <HAL_RCC_OscConfig+0x516>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10c      	bne.n	80018fc <HAL_RCC_OscConfig+0x4d4>
 80018e2:	4b6c      	ldr	r3, [pc, #432]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80018e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018e6:	4b6b      	ldr	r3, [pc, #428]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80018e8:	496b      	ldr	r1, [pc, #428]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018ea:	400a      	ands	r2, r1
 80018ec:	651a      	str	r2, [r3, #80]	; 0x50
 80018ee:	4b69      	ldr	r3, [pc, #420]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80018f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018f2:	4b68      	ldr	r3, [pc, #416]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80018f4:	496a      	ldr	r1, [pc, #424]	; (8001aa0 <HAL_RCC_OscConfig+0x678>)
 80018f6:	400a      	ands	r2, r1
 80018f8:	651a      	str	r2, [r3, #80]	; 0x50
 80018fa:	e020      	b.n	800193e <HAL_RCC_OscConfig+0x516>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	23a0      	movs	r3, #160	; 0xa0
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	429a      	cmp	r2, r3
 8001906:	d10e      	bne.n	8001926 <HAL_RCC_OscConfig+0x4fe>
 8001908:	4b62      	ldr	r3, [pc, #392]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800190a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800190c:	4b61      	ldr	r3, [pc, #388]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800190e:	2180      	movs	r1, #128	; 0x80
 8001910:	00c9      	lsls	r1, r1, #3
 8001912:	430a      	orrs	r2, r1
 8001914:	651a      	str	r2, [r3, #80]	; 0x50
 8001916:	4b5f      	ldr	r3, [pc, #380]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001918:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800191a:	4b5e      	ldr	r3, [pc, #376]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800191c:	2180      	movs	r1, #128	; 0x80
 800191e:	0049      	lsls	r1, r1, #1
 8001920:	430a      	orrs	r2, r1
 8001922:	651a      	str	r2, [r3, #80]	; 0x50
 8001924:	e00b      	b.n	800193e <HAL_RCC_OscConfig+0x516>
 8001926:	4b5b      	ldr	r3, [pc, #364]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001928:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800192a:	4b5a      	ldr	r3, [pc, #360]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 800192c:	495a      	ldr	r1, [pc, #360]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800192e:	400a      	ands	r2, r1
 8001930:	651a      	str	r2, [r3, #80]	; 0x50
 8001932:	4b58      	ldr	r3, [pc, #352]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001934:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001936:	4b57      	ldr	r3, [pc, #348]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001938:	4959      	ldr	r1, [pc, #356]	; (8001aa0 <HAL_RCC_OscConfig+0x678>)
 800193a:	400a      	ands	r2, r1
 800193c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d015      	beq.n	8001972 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001946:	f7ff f933 	bl	8000bb0 <HAL_GetTick>
 800194a:	0003      	movs	r3, r0
 800194c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800194e:	e009      	b.n	8001964 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001950:	f7ff f92e 	bl	8000bb0 <HAL_GetTick>
 8001954:	0002      	movs	r2, r0
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	4a52      	ldr	r2, [pc, #328]	; (8001aa4 <HAL_RCC_OscConfig+0x67c>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e11a      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001964:	4b4b      	ldr	r3, [pc, #300]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001966:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	4013      	ands	r3, r2
 800196e:	d0ef      	beq.n	8001950 <HAL_RCC_OscConfig+0x528>
 8001970:	e014      	b.n	800199c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001972:	f7ff f91d 	bl	8000bb0 <HAL_GetTick>
 8001976:	0003      	movs	r3, r0
 8001978:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800197a:	e009      	b.n	8001990 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800197c:	f7ff f918 	bl	8000bb0 <HAL_GetTick>
 8001980:	0002      	movs	r2, r0
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	4a47      	ldr	r2, [pc, #284]	; (8001aa4 <HAL_RCC_OscConfig+0x67c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e104      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001990:	4b40      	ldr	r3, [pc, #256]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001992:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001994:	2380      	movs	r3, #128	; 0x80
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4013      	ands	r3, r2
 800199a:	d1ef      	bne.n	800197c <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800199c:	2327      	movs	r3, #39	; 0x27
 800199e:	18fb      	adds	r3, r7, r3
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d105      	bne.n	80019b2 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a6:	4b3b      	ldr	r3, [pc, #236]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80019a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019aa:	4b3a      	ldr	r3, [pc, #232]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80019ac:	493e      	ldr	r1, [pc, #248]	; (8001aa8 <HAL_RCC_OscConfig+0x680>)
 80019ae:	400a      	ands	r2, r1
 80019b0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2220      	movs	r2, #32
 80019b8:	4013      	ands	r3, r2
 80019ba:	d049      	beq.n	8001a50 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d026      	beq.n	8001a12 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80019c4:	4b33      	ldr	r3, [pc, #204]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	4b32      	ldr	r3, [pc, #200]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80019ca:	2101      	movs	r1, #1
 80019cc:	430a      	orrs	r2, r1
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	4b30      	ldr	r3, [pc, #192]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80019d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019d4:	4b2f      	ldr	r3, [pc, #188]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 80019d6:	2101      	movs	r1, #1
 80019d8:	430a      	orrs	r2, r1
 80019da:	635a      	str	r2, [r3, #52]	; 0x34
 80019dc:	4b33      	ldr	r3, [pc, #204]	; (8001aac <HAL_RCC_OscConfig+0x684>)
 80019de:	6a1a      	ldr	r2, [r3, #32]
 80019e0:	4b32      	ldr	r3, [pc, #200]	; (8001aac <HAL_RCC_OscConfig+0x684>)
 80019e2:	2180      	movs	r1, #128	; 0x80
 80019e4:	0189      	lsls	r1, r1, #6
 80019e6:	430a      	orrs	r2, r1
 80019e8:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ea:	f7ff f8e1 	bl	8000bb0 <HAL_GetTick>
 80019ee:	0003      	movs	r3, r0
 80019f0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019f2:	e008      	b.n	8001a06 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019f4:	f7ff f8dc 	bl	8000bb0 <HAL_GetTick>
 80019f8:	0002      	movs	r2, r0
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e0c9      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a06:	4b23      	ldr	r3, [pc, #140]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d0f1      	beq.n	80019f4 <HAL_RCC_OscConfig+0x5cc>
 8001a10:	e01e      	b.n	8001a50 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001a12:	4b20      	ldr	r3, [pc, #128]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001a14:	689a      	ldr	r2, [r3, #8]
 8001a16:	4b1f      	ldr	r3, [pc, #124]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001a18:	2101      	movs	r1, #1
 8001a1a:	438a      	bics	r2, r1
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	4b23      	ldr	r3, [pc, #140]	; (8001aac <HAL_RCC_OscConfig+0x684>)
 8001a20:	6a1a      	ldr	r2, [r3, #32]
 8001a22:	4b22      	ldr	r3, [pc, #136]	; (8001aac <HAL_RCC_OscConfig+0x684>)
 8001a24:	4922      	ldr	r1, [pc, #136]	; (8001ab0 <HAL_RCC_OscConfig+0x688>)
 8001a26:	400a      	ands	r2, r1
 8001a28:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a2a:	f7ff f8c1 	bl	8000bb0 <HAL_GetTick>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a34:	f7ff f8bc 	bl	8000bb0 <HAL_GetTick>
 8001a38:	0002      	movs	r2, r0
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e0a9      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a46:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d1f1      	bne.n	8001a34 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d100      	bne.n	8001a5a <HAL_RCC_OscConfig+0x632>
 8001a58:	e09e      	b.n	8001b98 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	2b0c      	cmp	r3, #12
 8001a5e:	d100      	bne.n	8001a62 <HAL_RCC_OscConfig+0x63a>
 8001a60:	e077      	b.n	8001b52 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d158      	bne.n	8001b1c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a6a:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_RCC_OscConfig+0x66c>)
 8001a70:	4910      	ldr	r1, [pc, #64]	; (8001ab4 <HAL_RCC_OscConfig+0x68c>)
 8001a72:	400a      	ands	r2, r1
 8001a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a76:	f7ff f89b 	bl	8000bb0 <HAL_GetTick>
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a7e:	e01b      	b.n	8001ab8 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a80:	f7ff f896 	bl	8000bb0 <HAL_GetTick>
 8001a84:	0002      	movs	r2, r0
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d914      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e083      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
 8001a92:	46c0      	nop			; (mov r8, r8)
 8001a94:	40021000 	.word	0x40021000
 8001a98:	fffffeff 	.word	0xfffffeff
 8001a9c:	40007000 	.word	0x40007000
 8001aa0:	fffffbff 	.word	0xfffffbff
 8001aa4:	00001388 	.word	0x00001388
 8001aa8:	efffffff 	.word	0xefffffff
 8001aac:	40010000 	.word	0x40010000
 8001ab0:	ffffdfff 	.word	0xffffdfff
 8001ab4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ab8:	4b3a      	ldr	r3, [pc, #232]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	049b      	lsls	r3, r3, #18
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d1dd      	bne.n	8001a80 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ac4:	4b37      	ldr	r3, [pc, #220]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	4a37      	ldr	r2, [pc, #220]	; (8001ba8 <HAL_RCC_OscConfig+0x780>)
 8001aca:	4013      	ands	r3, r2
 8001acc:	0019      	movs	r1, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001adc:	431a      	orrs	r2, r3
 8001ade:	4b31      	ldr	r3, [pc, #196]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ae4:	4b2f      	ldr	r3, [pc, #188]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	4b2e      	ldr	r3, [pc, #184]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001aea:	2180      	movs	r1, #128	; 0x80
 8001aec:	0449      	lsls	r1, r1, #17
 8001aee:	430a      	orrs	r2, r1
 8001af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af2:	f7ff f85d 	bl	8000bb0 <HAL_GetTick>
 8001af6:	0003      	movs	r3, r0
 8001af8:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001afc:	f7ff f858 	bl	8000bb0 <HAL_GetTick>
 8001b00:	0002      	movs	r2, r0
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e045      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b0e:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	049b      	lsls	r3, r3, #18
 8001b16:	4013      	ands	r3, r2
 8001b18:	d0f0      	beq.n	8001afc <HAL_RCC_OscConfig+0x6d4>
 8001b1a:	e03d      	b.n	8001b98 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1c:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b20      	ldr	r3, [pc, #128]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001b22:	4922      	ldr	r1, [pc, #136]	; (8001bac <HAL_RCC_OscConfig+0x784>)
 8001b24:	400a      	ands	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b28:	f7ff f842 	bl	8000bb0 <HAL_GetTick>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b30:	e008      	b.n	8001b44 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b32:	f7ff f83d 	bl	8000bb0 <HAL_GetTick>
 8001b36:	0002      	movs	r2, r0
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e02a      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b44:	4b17      	ldr	r3, [pc, #92]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	049b      	lsls	r3, r3, #18
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d1f0      	bne.n	8001b32 <HAL_RCC_OscConfig+0x70a>
 8001b50:	e022      	b.n	8001b98 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d101      	bne.n	8001b5e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e01d      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b5e:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <HAL_RCC_OscConfig+0x77c>)
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b64:	69fa      	ldr	r2, [r7, #28]
 8001b66:	2380      	movs	r3, #128	; 0x80
 8001b68:	025b      	lsls	r3, r3, #9
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d10f      	bne.n	8001b94 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b74:	69fa      	ldr	r2, [r7, #28]
 8001b76:	23f0      	movs	r3, #240	; 0xf0
 8001b78:	039b      	lsls	r3, r3, #14
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d107      	bne.n	8001b94 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b84:	69fa      	ldr	r2, [r7, #28]
 8001b86:	23c0      	movs	r3, #192	; 0xc0
 8001b88:	041b      	lsls	r3, r3, #16
 8001b8a:	401a      	ands	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e000      	b.n	8001b9a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	b00a      	add	sp, #40	; 0x28
 8001ba0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	ff02ffff 	.word	0xff02ffff
 8001bac:	feffffff 	.word	0xfeffffff

08001bb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb0:	b5b0      	push	{r4, r5, r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e128      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bc4:	4b96      	ldr	r3, [pc, #600]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	4013      	ands	r3, r2
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d91e      	bls.n	8001c10 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd2:	4b93      	ldr	r3, [pc, #588]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4393      	bics	r3, r2
 8001bda:	0019      	movs	r1, r3
 8001bdc:	4b90      	ldr	r3, [pc, #576]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	430a      	orrs	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001be4:	f7fe ffe4 	bl	8000bb0 <HAL_GetTick>
 8001be8:	0003      	movs	r3, r0
 8001bea:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bec:	e009      	b.n	8001c02 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bee:	f7fe ffdf 	bl	8000bb0 <HAL_GetTick>
 8001bf2:	0002      	movs	r2, r0
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	4a8a      	ldr	r2, [pc, #552]	; (8001e24 <HAL_RCC_ClockConfig+0x274>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e109      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	4b87      	ldr	r3, [pc, #540]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2201      	movs	r2, #1
 8001c08:	4013      	ands	r3, r2
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d1ee      	bne.n	8001bee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2202      	movs	r2, #2
 8001c16:	4013      	ands	r3, r2
 8001c18:	d009      	beq.n	8001c2e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c1a:	4b83      	ldr	r3, [pc, #524]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	22f0      	movs	r2, #240	; 0xf0
 8001c20:	4393      	bics	r3, r2
 8001c22:	0019      	movs	r1, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	4b7f      	ldr	r3, [pc, #508]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2201      	movs	r2, #1
 8001c34:	4013      	ands	r3, r2
 8001c36:	d100      	bne.n	8001c3a <HAL_RCC_ClockConfig+0x8a>
 8001c38:	e089      	b.n	8001d4e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d107      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c42:	4b79      	ldr	r3, [pc, #484]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	2380      	movs	r3, #128	; 0x80
 8001c48:	029b      	lsls	r3, r3, #10
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d120      	bne.n	8001c90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e0e1      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b03      	cmp	r3, #3
 8001c58:	d107      	bne.n	8001c6a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c5a:	4b73      	ldr	r3, [pc, #460]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	2380      	movs	r3, #128	; 0x80
 8001c60:	049b      	lsls	r3, r3, #18
 8001c62:	4013      	ands	r3, r2
 8001c64:	d114      	bne.n	8001c90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e0d5      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d106      	bne.n	8001c80 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c72:	4b6d      	ldr	r3, [pc, #436]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2204      	movs	r2, #4
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d109      	bne.n	8001c90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e0ca      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c80:	4b69      	ldr	r3, [pc, #420]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	2380      	movs	r3, #128	; 0x80
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d101      	bne.n	8001c90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e0c2      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c90:	4b65      	ldr	r3, [pc, #404]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	2203      	movs	r2, #3
 8001c96:	4393      	bics	r3, r2
 8001c98:	0019      	movs	r1, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	4b62      	ldr	r3, [pc, #392]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ca4:	f7fe ff84 	bl	8000bb0 <HAL_GetTick>
 8001ca8:	0003      	movs	r3, r0
 8001caa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d111      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cb4:	e009      	b.n	8001cca <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb6:	f7fe ff7b 	bl	8000bb0 <HAL_GetTick>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	4a58      	ldr	r2, [pc, #352]	; (8001e24 <HAL_RCC_ClockConfig+0x274>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e0a5      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cca:	4b57      	ldr	r3, [pc, #348]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	220c      	movs	r2, #12
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d1ef      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0x106>
 8001cd6:	e03a      	b.n	8001d4e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d111      	bne.n	8001d04 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ce0:	e009      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce2:	f7fe ff65 	bl	8000bb0 <HAL_GetTick>
 8001ce6:	0002      	movs	r2, r0
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	4a4d      	ldr	r2, [pc, #308]	; (8001e24 <HAL_RCC_ClockConfig+0x274>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e08f      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cf6:	4b4c      	ldr	r3, [pc, #304]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	220c      	movs	r2, #12
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2b0c      	cmp	r3, #12
 8001d00:	d1ef      	bne.n	8001ce2 <HAL_RCC_ClockConfig+0x132>
 8001d02:	e024      	b.n	8001d4e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d11b      	bne.n	8001d44 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d0c:	e009      	b.n	8001d22 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d0e:	f7fe ff4f 	bl	8000bb0 <HAL_GetTick>
 8001d12:	0002      	movs	r2, r0
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	4a42      	ldr	r2, [pc, #264]	; (8001e24 <HAL_RCC_ClockConfig+0x274>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e079      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d22:	4b41      	ldr	r3, [pc, #260]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	220c      	movs	r2, #12
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	d1ef      	bne.n	8001d0e <HAL_RCC_ClockConfig+0x15e>
 8001d2e:	e00e      	b.n	8001d4e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d30:	f7fe ff3e 	bl	8000bb0 <HAL_GetTick>
 8001d34:	0002      	movs	r2, r0
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	4a3a      	ldr	r2, [pc, #232]	; (8001e24 <HAL_RCC_ClockConfig+0x274>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e068      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d44:	4b38      	ldr	r3, [pc, #224]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	220c      	movs	r2, #12
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	d1f0      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d4e:	4b34      	ldr	r3, [pc, #208]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2201      	movs	r2, #1
 8001d54:	4013      	ands	r3, r2
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d21e      	bcs.n	8001d9a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5c:	4b30      	ldr	r3, [pc, #192]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2201      	movs	r2, #1
 8001d62:	4393      	bics	r3, r2
 8001d64:	0019      	movs	r1, r3
 8001d66:	4b2e      	ldr	r3, [pc, #184]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d6e:	f7fe ff1f 	bl	8000bb0 <HAL_GetTick>
 8001d72:	0003      	movs	r3, r0
 8001d74:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d76:	e009      	b.n	8001d8c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d78:	f7fe ff1a 	bl	8000bb0 <HAL_GetTick>
 8001d7c:	0002      	movs	r2, r0
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	4a28      	ldr	r2, [pc, #160]	; (8001e24 <HAL_RCC_ClockConfig+0x274>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e044      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8c:	4b24      	ldr	r3, [pc, #144]	; (8001e20 <HAL_RCC_ClockConfig+0x270>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2201      	movs	r2, #1
 8001d92:	4013      	ands	r3, r2
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d1ee      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2204      	movs	r2, #4
 8001da0:	4013      	ands	r3, r2
 8001da2:	d009      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001da4:	4b20      	ldr	r3, [pc, #128]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	4a20      	ldr	r2, [pc, #128]	; (8001e2c <HAL_RCC_ClockConfig+0x27c>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	0019      	movs	r1, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	68da      	ldr	r2, [r3, #12]
 8001db2:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001db4:	430a      	orrs	r2, r1
 8001db6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2208      	movs	r2, #8
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d00a      	beq.n	8001dd8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dc2:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	4a1a      	ldr	r2, [pc, #104]	; (8001e30 <HAL_RCC_ClockConfig+0x280>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	0019      	movs	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	00da      	lsls	r2, r3, #3
 8001dd2:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dd8:	f000 f832 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 8001ddc:	0001      	movs	r1, r0
 8001dde:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_RCC_ClockConfig+0x278>)
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	091b      	lsrs	r3, r3, #4
 8001de4:	220f      	movs	r2, #15
 8001de6:	4013      	ands	r3, r2
 8001de8:	4a12      	ldr	r2, [pc, #72]	; (8001e34 <HAL_RCC_ClockConfig+0x284>)
 8001dea:	5cd3      	ldrb	r3, [r2, r3]
 8001dec:	000a      	movs	r2, r1
 8001dee:	40da      	lsrs	r2, r3
 8001df0:	4b11      	ldr	r3, [pc, #68]	; (8001e38 <HAL_RCC_ClockConfig+0x288>)
 8001df2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001df4:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_RCC_ClockConfig+0x28c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	250b      	movs	r5, #11
 8001dfa:	197c      	adds	r4, r7, r5
 8001dfc:	0018      	movs	r0, r3
 8001dfe:	f7fe fe91 	bl	8000b24 <HAL_InitTick>
 8001e02:	0003      	movs	r3, r0
 8001e04:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001e06:	197b      	adds	r3, r7, r5
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d002      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001e0e:	197b      	adds	r3, r7, r5
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	e000      	b.n	8001e16 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	0018      	movs	r0, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	b004      	add	sp, #16
 8001e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e1e:	46c0      	nop			; (mov r8, r8)
 8001e20:	40022000 	.word	0x40022000
 8001e24:	00001388 	.word	0x00001388
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	fffff8ff 	.word	0xfffff8ff
 8001e30:	ffffc7ff 	.word	0xffffc7ff
 8001e34:	08002f20 	.word	0x08002f20
 8001e38:	20000000 	.word	0x20000000
 8001e3c:	20000004 	.word	0x20000004

08001e40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e40:	b5b0      	push	{r4, r5, r7, lr}
 8001e42:	b08e      	sub	sp, #56	; 0x38
 8001e44:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001e46:	4b4c      	ldr	r3, [pc, #304]	; (8001f78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e4e:	230c      	movs	r3, #12
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b0c      	cmp	r3, #12
 8001e54:	d014      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x40>
 8001e56:	d900      	bls.n	8001e5a <HAL_RCC_GetSysClockFreq+0x1a>
 8001e58:	e07b      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x112>
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	d002      	beq.n	8001e64 <HAL_RCC_GetSysClockFreq+0x24>
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d00b      	beq.n	8001e7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001e62:	e076      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e64:	4b44      	ldr	r3, [pc, #272]	; (8001f78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2210      	movs	r2, #16
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d002      	beq.n	8001e74 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001e6e:	4b43      	ldr	r3, [pc, #268]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001e70:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001e72:	e07c      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001e74:	4b42      	ldr	r3, [pc, #264]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x140>)
 8001e76:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e78:	e079      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e7a:	4b42      	ldr	r3, [pc, #264]	; (8001f84 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e7c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e7e:	e076      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e82:	0c9a      	lsrs	r2, r3, #18
 8001e84:	230f      	movs	r3, #15
 8001e86:	401a      	ands	r2, r3
 8001e88:	4b3f      	ldr	r3, [pc, #252]	; (8001f88 <HAL_RCC_GetSysClockFreq+0x148>)
 8001e8a:	5c9b      	ldrb	r3, [r3, r2]
 8001e8c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e90:	0d9a      	lsrs	r2, r3, #22
 8001e92:	2303      	movs	r3, #3
 8001e94:	4013      	ands	r3, r2
 8001e96:	3301      	adds	r3, #1
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e9a:	4b37      	ldr	r3, [pc, #220]	; (8001f78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	2380      	movs	r3, #128	; 0x80
 8001ea0:	025b      	lsls	r3, r3, #9
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d01a      	beq.n	8001edc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea8:	61bb      	str	r3, [r7, #24]
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	4a35      	ldr	r2, [pc, #212]	; (8001f84 <HAL_RCC_GetSysClockFreq+0x144>)
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	69b8      	ldr	r0, [r7, #24]
 8001eb4:	69f9      	ldr	r1, [r7, #28]
 8001eb6:	f7fe f9d3 	bl	8000260 <__aeabi_lmul>
 8001eba:	0002      	movs	r2, r0
 8001ebc:	000b      	movs	r3, r1
 8001ebe:	0010      	movs	r0, r2
 8001ec0:	0019      	movs	r1, r3
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec4:	613b      	str	r3, [r7, #16]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f7fe f9a7 	bl	8000220 <__aeabi_uldivmod>
 8001ed2:	0002      	movs	r2, r0
 8001ed4:	000b      	movs	r3, r1
 8001ed6:	0013      	movs	r3, r2
 8001ed8:	637b      	str	r3, [r7, #52]	; 0x34
 8001eda:	e037      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001edc:	4b26      	ldr	r3, [pc, #152]	; (8001f78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2210      	movs	r2, #16
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d01a      	beq.n	8001f1c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	4a23      	ldr	r2, [pc, #140]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	68b8      	ldr	r0, [r7, #8]
 8001ef4:	68f9      	ldr	r1, [r7, #12]
 8001ef6:	f7fe f9b3 	bl	8000260 <__aeabi_lmul>
 8001efa:	0002      	movs	r2, r0
 8001efc:	000b      	movs	r3, r1
 8001efe:	0010      	movs	r0, r2
 8001f00:	0019      	movs	r1, r3
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	603b      	str	r3, [r7, #0]
 8001f06:	2300      	movs	r3, #0
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f7fe f987 	bl	8000220 <__aeabi_uldivmod>
 8001f12:	0002      	movs	r2, r0
 8001f14:	000b      	movs	r3, r1
 8001f16:	0013      	movs	r3, r2
 8001f18:	637b      	str	r3, [r7, #52]	; 0x34
 8001f1a:	e017      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f1e:	0018      	movs	r0, r3
 8001f20:	2300      	movs	r3, #0
 8001f22:	0019      	movs	r1, r3
 8001f24:	4a16      	ldr	r2, [pc, #88]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x140>)
 8001f26:	2300      	movs	r3, #0
 8001f28:	f7fe f99a 	bl	8000260 <__aeabi_lmul>
 8001f2c:	0002      	movs	r2, r0
 8001f2e:	000b      	movs	r3, r1
 8001f30:	0010      	movs	r0, r2
 8001f32:	0019      	movs	r1, r3
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	001c      	movs	r4, r3
 8001f38:	2300      	movs	r3, #0
 8001f3a:	001d      	movs	r5, r3
 8001f3c:	0022      	movs	r2, r4
 8001f3e:	002b      	movs	r3, r5
 8001f40:	f7fe f96e 	bl	8000220 <__aeabi_uldivmod>
 8001f44:	0002      	movs	r2, r0
 8001f46:	000b      	movs	r3, r1
 8001f48:	0013      	movs	r3, r2
 8001f4a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001f4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f50:	e00d      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001f52:	4b09      	ldr	r3, [pc, #36]	; (8001f78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	0b5b      	lsrs	r3, r3, #13
 8001f58:	2207      	movs	r2, #7
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	3301      	adds	r3, #1
 8001f62:	2280      	movs	r2, #128	; 0x80
 8001f64:	0212      	lsls	r2, r2, #8
 8001f66:	409a      	lsls	r2, r3
 8001f68:	0013      	movs	r3, r2
 8001f6a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f6c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f70:	0018      	movs	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b00e      	add	sp, #56	; 0x38
 8001f76:	bdb0      	pop	{r4, r5, r7, pc}
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	003d0900 	.word	0x003d0900
 8001f80:	00f42400 	.word	0x00f42400
 8001f84:	007a1200 	.word	0x007a1200
 8001f88:	08002f30 	.word	0x08002f30

08001f8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e032      	b.n	8002004 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2239      	movs	r2, #57	; 0x39
 8001fa2:	5c9b      	ldrb	r3, [r3, r2]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d107      	bne.n	8001fba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2238      	movs	r2, #56	; 0x38
 8001fae:	2100      	movs	r1, #0
 8001fb0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f7fe fc85 	bl	80008c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2239      	movs	r2, #57	; 0x39
 8001fbe:	2102      	movs	r1, #2
 8001fc0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	0019      	movs	r1, r3
 8001fcc:	0010      	movs	r0, r2
 8001fce:	f000 fd01 	bl	80029d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	223e      	movs	r2, #62	; 0x3e
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	223a      	movs	r2, #58	; 0x3a
 8001fde:	2101      	movs	r1, #1
 8001fe0:	5499      	strb	r1, [r3, r2]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	223b      	movs	r2, #59	; 0x3b
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	5499      	strb	r1, [r3, r2]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	223c      	movs	r2, #60	; 0x3c
 8001fee:	2101      	movs	r1, #1
 8001ff0:	5499      	strb	r1, [r3, r2]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	223d      	movs	r2, #61	; 0x3d
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2239      	movs	r2, #57	; 0x39
 8001ffe:	2101      	movs	r1, #1
 8002000:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	0018      	movs	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	b002      	add	sp, #8
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e032      	b.n	8002084 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2239      	movs	r2, #57	; 0x39
 8002022:	5c9b      	ldrb	r3, [r3, r2]
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d107      	bne.n	800203a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2238      	movs	r2, #56	; 0x38
 800202e:	2100      	movs	r1, #0
 8002030:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	0018      	movs	r0, r3
 8002036:	f000 f829 	bl	800208c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2239      	movs	r2, #57	; 0x39
 800203e:	2102      	movs	r1, #2
 8002040:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	3304      	adds	r3, #4
 800204a:	0019      	movs	r1, r3
 800204c:	0010      	movs	r0, r2
 800204e:	f000 fcc1 	bl	80029d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	223e      	movs	r2, #62	; 0x3e
 8002056:	2101      	movs	r1, #1
 8002058:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	223a      	movs	r2, #58	; 0x3a
 800205e:	2101      	movs	r1, #1
 8002060:	5499      	strb	r1, [r3, r2]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	223b      	movs	r2, #59	; 0x3b
 8002066:	2101      	movs	r1, #1
 8002068:	5499      	strb	r1, [r3, r2]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	223c      	movs	r2, #60	; 0x3c
 800206e:	2101      	movs	r1, #1
 8002070:	5499      	strb	r1, [r3, r2]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	223d      	movs	r2, #61	; 0x3d
 8002076:	2101      	movs	r1, #1
 8002078:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2239      	movs	r2, #57	; 0x39
 800207e:	2101      	movs	r1, #1
 8002080:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	0018      	movs	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	b002      	add	sp, #8
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002094:	46c0      	nop			; (mov r8, r8)
 8002096:	46bd      	mov	sp, r7
 8002098:	b002      	add	sp, #8
 800209a:	bd80      	pop	{r7, pc}

0800209c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d108      	bne.n	80020be <HAL_TIM_PWM_Start+0x22>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	223a      	movs	r2, #58	; 0x3a
 80020b0:	5c9b      	ldrb	r3, [r3, r2]
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	3b01      	subs	r3, #1
 80020b6:	1e5a      	subs	r2, r3, #1
 80020b8:	4193      	sbcs	r3, r2
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	e01f      	b.n	80020fe <HAL_TIM_PWM_Start+0x62>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	2b04      	cmp	r3, #4
 80020c2:	d108      	bne.n	80020d6 <HAL_TIM_PWM_Start+0x3a>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	223b      	movs	r2, #59	; 0x3b
 80020c8:	5c9b      	ldrb	r3, [r3, r2]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	1e5a      	subs	r2, r3, #1
 80020d0:	4193      	sbcs	r3, r2
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	e013      	b.n	80020fe <HAL_TIM_PWM_Start+0x62>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d108      	bne.n	80020ee <HAL_TIM_PWM_Start+0x52>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	223c      	movs	r2, #60	; 0x3c
 80020e0:	5c9b      	ldrb	r3, [r3, r2]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	3b01      	subs	r3, #1
 80020e6:	1e5a      	subs	r2, r3, #1
 80020e8:	4193      	sbcs	r3, r2
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	e007      	b.n	80020fe <HAL_TIM_PWM_Start+0x62>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	223d      	movs	r2, #61	; 0x3d
 80020f2:	5c9b      	ldrb	r3, [r3, r2]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	3b01      	subs	r3, #1
 80020f8:	1e5a      	subs	r2, r3, #1
 80020fa:	4193      	sbcs	r3, r2
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e04d      	b.n	80021a2 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d104      	bne.n	8002116 <HAL_TIM_PWM_Start+0x7a>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	223a      	movs	r2, #58	; 0x3a
 8002110:	2102      	movs	r1, #2
 8002112:	5499      	strb	r1, [r3, r2]
 8002114:	e013      	b.n	800213e <HAL_TIM_PWM_Start+0xa2>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	2b04      	cmp	r3, #4
 800211a:	d104      	bne.n	8002126 <HAL_TIM_PWM_Start+0x8a>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	223b      	movs	r2, #59	; 0x3b
 8002120:	2102      	movs	r1, #2
 8002122:	5499      	strb	r1, [r3, r2]
 8002124:	e00b      	b.n	800213e <HAL_TIM_PWM_Start+0xa2>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	2b08      	cmp	r3, #8
 800212a:	d104      	bne.n	8002136 <HAL_TIM_PWM_Start+0x9a>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	223c      	movs	r2, #60	; 0x3c
 8002130:	2102      	movs	r1, #2
 8002132:	5499      	strb	r1, [r3, r2]
 8002134:	e003      	b.n	800213e <HAL_TIM_PWM_Start+0xa2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	223d      	movs	r2, #61	; 0x3d
 800213a:	2102      	movs	r1, #2
 800213c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6839      	ldr	r1, [r7, #0]
 8002144:	2201      	movs	r2, #1
 8002146:	0018      	movs	r0, r3
 8002148:	f000 fe36 	bl	8002db8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	05db      	lsls	r3, r3, #23
 8002154:	429a      	cmp	r2, r3
 8002156:	d009      	beq.n	800216c <HAL_TIM_PWM_Start+0xd0>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a13      	ldr	r2, [pc, #76]	; (80021ac <HAL_TIM_PWM_Start+0x110>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d004      	beq.n	800216c <HAL_TIM_PWM_Start+0xd0>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a12      	ldr	r2, [pc, #72]	; (80021b0 <HAL_TIM_PWM_Start+0x114>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d111      	bne.n	8002190 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	2207      	movs	r2, #7
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2b06      	cmp	r3, #6
 800217c:	d010      	beq.n	80021a0 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2101      	movs	r1, #1
 800218a:	430a      	orrs	r2, r1
 800218c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800218e:	e007      	b.n	80021a0 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2101      	movs	r1, #1
 800219c:	430a      	orrs	r2, r1
 800219e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	0018      	movs	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	b004      	add	sp, #16
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	40010800 	.word	0x40010800
 80021b0:	40011400 	.word	0x40011400

080021b4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	001a      	movs	r2, r3
 80021c2:	1cbb      	adds	r3, r7, #2
 80021c4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021c6:	2317      	movs	r3, #23
 80021c8:	18fb      	adds	r3, r7, r3
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d108      	bne.n	80021e6 <HAL_TIM_PWM_Start_DMA+0x32>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	223a      	movs	r2, #58	; 0x3a
 80021d8:	5c9b      	ldrb	r3, [r3, r2]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	3b02      	subs	r3, #2
 80021de:	425a      	negs	r2, r3
 80021e0:	4153      	adcs	r3, r2
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	e01f      	b.n	8002226 <HAL_TIM_PWM_Start_DMA+0x72>
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	2b04      	cmp	r3, #4
 80021ea:	d108      	bne.n	80021fe <HAL_TIM_PWM_Start_DMA+0x4a>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	223b      	movs	r2, #59	; 0x3b
 80021f0:	5c9b      	ldrb	r3, [r3, r2]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	3b02      	subs	r3, #2
 80021f6:	425a      	negs	r2, r3
 80021f8:	4153      	adcs	r3, r2
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	e013      	b.n	8002226 <HAL_TIM_PWM_Start_DMA+0x72>
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	2b08      	cmp	r3, #8
 8002202:	d108      	bne.n	8002216 <HAL_TIM_PWM_Start_DMA+0x62>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	223c      	movs	r2, #60	; 0x3c
 8002208:	5c9b      	ldrb	r3, [r3, r2]
 800220a:	b2db      	uxtb	r3, r3
 800220c:	3b02      	subs	r3, #2
 800220e:	425a      	negs	r2, r3
 8002210:	4153      	adcs	r3, r2
 8002212:	b2db      	uxtb	r3, r3
 8002214:	e007      	b.n	8002226 <HAL_TIM_PWM_Start_DMA+0x72>
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	223d      	movs	r2, #61	; 0x3d
 800221a:	5c9b      	ldrb	r3, [r3, r2]
 800221c:	b2db      	uxtb	r3, r3
 800221e:	3b02      	subs	r3, #2
 8002220:	425a      	negs	r2, r3
 8002222:	4153      	adcs	r3, r2
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800222a:	2302      	movs	r3, #2
 800222c:	e13d      	b.n	80024aa <HAL_TIM_PWM_Start_DMA+0x2f6>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d108      	bne.n	8002246 <HAL_TIM_PWM_Start_DMA+0x92>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	223a      	movs	r2, #58	; 0x3a
 8002238:	5c9b      	ldrb	r3, [r3, r2]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	3b01      	subs	r3, #1
 800223e:	425a      	negs	r2, r3
 8002240:	4153      	adcs	r3, r2
 8002242:	b2db      	uxtb	r3, r3
 8002244:	e01f      	b.n	8002286 <HAL_TIM_PWM_Start_DMA+0xd2>
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	2b04      	cmp	r3, #4
 800224a:	d108      	bne.n	800225e <HAL_TIM_PWM_Start_DMA+0xaa>
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	223b      	movs	r2, #59	; 0x3b
 8002250:	5c9b      	ldrb	r3, [r3, r2]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	3b01      	subs	r3, #1
 8002256:	425a      	negs	r2, r3
 8002258:	4153      	adcs	r3, r2
 800225a:	b2db      	uxtb	r3, r3
 800225c:	e013      	b.n	8002286 <HAL_TIM_PWM_Start_DMA+0xd2>
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	2b08      	cmp	r3, #8
 8002262:	d108      	bne.n	8002276 <HAL_TIM_PWM_Start_DMA+0xc2>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	223c      	movs	r2, #60	; 0x3c
 8002268:	5c9b      	ldrb	r3, [r3, r2]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	3b01      	subs	r3, #1
 800226e:	425a      	negs	r2, r3
 8002270:	4153      	adcs	r3, r2
 8002272:	b2db      	uxtb	r3, r3
 8002274:	e007      	b.n	8002286 <HAL_TIM_PWM_Start_DMA+0xd2>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	223d      	movs	r2, #61	; 0x3d
 800227a:	5c9b      	ldrb	r3, [r3, r2]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	3b01      	subs	r3, #1
 8002280:	425a      	negs	r2, r3
 8002282:	4153      	adcs	r3, r2
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d025      	beq.n	80022d6 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <HAL_TIM_PWM_Start_DMA+0xe4>
 8002290:	1cbb      	adds	r3, r7, #2
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d101      	bne.n	800229c <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e106      	b.n	80024aa <HAL_TIM_PWM_Start_DMA+0x2f6>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d104      	bne.n	80022ac <HAL_TIM_PWM_Start_DMA+0xf8>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	223a      	movs	r2, #58	; 0x3a
 80022a6:	2102      	movs	r1, #2
 80022a8:	5499      	strb	r1, [r3, r2]
 80022aa:	e016      	b.n	80022da <HAL_TIM_PWM_Start_DMA+0x126>
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	2b04      	cmp	r3, #4
 80022b0:	d104      	bne.n	80022bc <HAL_TIM_PWM_Start_DMA+0x108>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	223b      	movs	r2, #59	; 0x3b
 80022b6:	2102      	movs	r1, #2
 80022b8:	5499      	strb	r1, [r3, r2]
 80022ba:	e00e      	b.n	80022da <HAL_TIM_PWM_Start_DMA+0x126>
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d104      	bne.n	80022cc <HAL_TIM_PWM_Start_DMA+0x118>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	223c      	movs	r2, #60	; 0x3c
 80022c6:	2102      	movs	r1, #2
 80022c8:	5499      	strb	r1, [r3, r2]
 80022ca:	e006      	b.n	80022da <HAL_TIM_PWM_Start_DMA+0x126>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	223d      	movs	r2, #61	; 0x3d
 80022d0:	2102      	movs	r1, #2
 80022d2:	5499      	strb	r1, [r3, r2]
 80022d4:	e001      	b.n	80022da <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e0e7      	b.n	80024aa <HAL_TIM_PWM_Start_DMA+0x2f6>
  }

  switch (Channel)
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	2b0c      	cmp	r3, #12
 80022de:	d100      	bne.n	80022e2 <HAL_TIM_PWM_Start_DMA+0x12e>
 80022e0:	e080      	b.n	80023e4 <HAL_TIM_PWM_Start_DMA+0x230>
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	2b0c      	cmp	r3, #12
 80022e6:	d900      	bls.n	80022ea <HAL_TIM_PWM_Start_DMA+0x136>
 80022e8:	e0a1      	b.n	800242e <HAL_TIM_PWM_Start_DMA+0x27a>
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d054      	beq.n	800239a <HAL_TIM_PWM_Start_DMA+0x1e6>
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b08      	cmp	r3, #8
 80022f4:	d900      	bls.n	80022f8 <HAL_TIM_PWM_Start_DMA+0x144>
 80022f6:	e09a      	b.n	800242e <HAL_TIM_PWM_Start_DMA+0x27a>
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_TIM_PWM_Start_DMA+0x152>
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	2b04      	cmp	r3, #4
 8002302:	d025      	beq.n	8002350 <HAL_TIM_PWM_Start_DMA+0x19c>
 8002304:	e093      	b.n	800242e <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	4a6a      	ldr	r2, [pc, #424]	; (80024b4 <HAL_TIM_PWM_Start_DMA+0x300>)
 800230c:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	4a69      	ldr	r2, [pc, #420]	; (80024b8 <HAL_TIM_PWM_Start_DMA+0x304>)
 8002314:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a68      	ldr	r2, [pc, #416]	; (80024bc <HAL_TIM_PWM_Start_DMA+0x308>)
 800231c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6a18      	ldr	r0, [r3, #32]
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	3334      	adds	r3, #52	; 0x34
 800232a:	001a      	movs	r2, r3
 800232c:	1cbb      	adds	r3, r7, #2
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	f7fe fdc2 	bl	8000eb8 <HAL_DMA_Start_IT>
 8002334:	1e03      	subs	r3, r0, #0
 8002336:	d001      	beq.n	800233c <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e0b6      	b.n	80024aa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2180      	movs	r1, #128	; 0x80
 8002348:	0089      	lsls	r1, r1, #2
 800234a:	430a      	orrs	r2, r1
 800234c:	60da      	str	r2, [r3, #12]
      break;
 800234e:	e073      	b.n	8002438 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002354:	4a57      	ldr	r2, [pc, #348]	; (80024b4 <HAL_TIM_PWM_Start_DMA+0x300>)
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	4a56      	ldr	r2, [pc, #344]	; (80024b8 <HAL_TIM_PWM_Start_DMA+0x304>)
 800235e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	4a55      	ldr	r2, [pc, #340]	; (80024bc <HAL_TIM_PWM_Start_DMA+0x308>)
 8002366:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	3338      	adds	r3, #56	; 0x38
 8002374:	001a      	movs	r2, r3
 8002376:	1cbb      	adds	r3, r7, #2
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	f7fe fd9d 	bl	8000eb8 <HAL_DMA_Start_IT>
 800237e:	1e03      	subs	r3, r0, #0
 8002380:	d001      	beq.n	8002386 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e091      	b.n	80024aa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2180      	movs	r1, #128	; 0x80
 8002392:	00c9      	lsls	r1, r1, #3
 8002394:	430a      	orrs	r2, r1
 8002396:	60da      	str	r2, [r3, #12]
      break;
 8002398:	e04e      	b.n	8002438 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	4a45      	ldr	r2, [pc, #276]	; (80024b4 <HAL_TIM_PWM_Start_DMA+0x300>)
 80023a0:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a6:	4a44      	ldr	r2, [pc, #272]	; (80024b8 <HAL_TIM_PWM_Start_DMA+0x304>)
 80023a8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ae:	4a43      	ldr	r2, [pc, #268]	; (80024bc <HAL_TIM_PWM_Start_DMA+0x308>)
 80023b0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	333c      	adds	r3, #60	; 0x3c
 80023be:	001a      	movs	r2, r3
 80023c0:	1cbb      	adds	r3, r7, #2
 80023c2:	881b      	ldrh	r3, [r3, #0]
 80023c4:	f7fe fd78 	bl	8000eb8 <HAL_DMA_Start_IT>
 80023c8:	1e03      	subs	r3, r0, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e06c      	b.n	80024aa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2180      	movs	r1, #128	; 0x80
 80023dc:	0109      	lsls	r1, r1, #4
 80023de:	430a      	orrs	r2, r1
 80023e0:	60da      	str	r2, [r3, #12]
      break;
 80023e2:	e029      	b.n	8002438 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e8:	4a32      	ldr	r2, [pc, #200]	; (80024b4 <HAL_TIM_PWM_Start_DMA+0x300>)
 80023ea:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f0:	4a31      	ldr	r2, [pc, #196]	; (80024b8 <HAL_TIM_PWM_Start_DMA+0x304>)
 80023f2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f8:	4a30      	ldr	r2, [pc, #192]	; (80024bc <HAL_TIM_PWM_Start_DMA+0x308>)
 80023fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	3340      	adds	r3, #64	; 0x40
 8002408:	001a      	movs	r2, r3
 800240a:	1cbb      	adds	r3, r7, #2
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	f7fe fd53 	bl	8000eb8 <HAL_DMA_Start_IT>
 8002412:	1e03      	subs	r3, r0, #0
 8002414:	d001      	beq.n	800241a <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e047      	b.n	80024aa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2180      	movs	r1, #128	; 0x80
 8002426:	0149      	lsls	r1, r1, #5
 8002428:	430a      	orrs	r2, r1
 800242a:	60da      	str	r2, [r3, #12]
      break;
 800242c:	e004      	b.n	8002438 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 800242e:	2317      	movs	r3, #23
 8002430:	18fb      	adds	r3, r7, r3
 8002432:	2201      	movs	r2, #1
 8002434:	701a      	strb	r2, [r3, #0]
      break;
 8002436:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002438:	2317      	movs	r3, #23
 800243a:	18fb      	adds	r3, r7, r3
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d130      	bne.n	80024a4 <HAL_TIM_PWM_Start_DMA+0x2f0>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68b9      	ldr	r1, [r7, #8]
 8002448:	2201      	movs	r2, #1
 800244a:	0018      	movs	r0, r3
 800244c:	f000 fcb4 	bl	8002db8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	2380      	movs	r3, #128	; 0x80
 8002456:	05db      	lsls	r3, r3, #23
 8002458:	429a      	cmp	r2, r3
 800245a:	d009      	beq.n	8002470 <HAL_TIM_PWM_Start_DMA+0x2bc>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a17      	ldr	r2, [pc, #92]	; (80024c0 <HAL_TIM_PWM_Start_DMA+0x30c>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d004      	beq.n	8002470 <HAL_TIM_PWM_Start_DMA+0x2bc>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a16      	ldr	r2, [pc, #88]	; (80024c4 <HAL_TIM_PWM_Start_DMA+0x310>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d111      	bne.n	8002494 <HAL_TIM_PWM_Start_DMA+0x2e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	2207      	movs	r2, #7
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2b06      	cmp	r3, #6
 8002480:	d010      	beq.n	80024a4 <HAL_TIM_PWM_Start_DMA+0x2f0>
      {
        __HAL_TIM_ENABLE(htim);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2101      	movs	r1, #1
 800248e:	430a      	orrs	r2, r1
 8002490:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002492:	e007      	b.n	80024a4 <HAL_TIM_PWM_Start_DMA+0x2f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2101      	movs	r1, #1
 80024a0:	430a      	orrs	r2, r1
 80024a2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80024a4:	2317      	movs	r3, #23
 80024a6:	18fb      	adds	r3, r7, r3
 80024a8:	781b      	ldrb	r3, [r3, #0]
}
 80024aa:	0018      	movs	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	b006      	add	sp, #24
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	080028c1 	.word	0x080028c1
 80024b8:	0800296b 	.word	0x0800296b
 80024bc:	0800282d 	.word	0x0800282d
 80024c0:	40010800 	.word	0x40010800
 80024c4:	40011400 	.word	0x40011400

080024c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024d4:	2317      	movs	r3, #23
 80024d6:	18fb      	adds	r3, r7, r3
 80024d8:	2200      	movs	r2, #0
 80024da:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2238      	movs	r2, #56	; 0x38
 80024e0:	5c9b      	ldrb	r3, [r3, r2]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d101      	bne.n	80024ea <HAL_TIM_PWM_ConfigChannel+0x22>
 80024e6:	2302      	movs	r3, #2
 80024e8:	e0ad      	b.n	8002646 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2238      	movs	r2, #56	; 0x38
 80024ee:	2101      	movs	r1, #1
 80024f0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b0c      	cmp	r3, #12
 80024f6:	d100      	bne.n	80024fa <HAL_TIM_PWM_ConfigChannel+0x32>
 80024f8:	e076      	b.n	80025e8 <HAL_TIM_PWM_ConfigChannel+0x120>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b0c      	cmp	r3, #12
 80024fe:	d900      	bls.n	8002502 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002500:	e095      	b.n	800262e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b08      	cmp	r3, #8
 8002506:	d04e      	beq.n	80025a6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b08      	cmp	r3, #8
 800250c:	d900      	bls.n	8002510 <HAL_TIM_PWM_ConfigChannel+0x48>
 800250e:	e08e      	b.n	800262e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_TIM_PWM_ConfigChannel+0x56>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b04      	cmp	r3, #4
 800251a:	d021      	beq.n	8002560 <HAL_TIM_PWM_ConfigChannel+0x98>
 800251c:	e087      	b.n	800262e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	0011      	movs	r1, r2
 8002526:	0018      	movs	r0, r3
 8002528:	f000 faa8 	bl	8002a7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699a      	ldr	r2, [r3, #24]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2108      	movs	r1, #8
 8002538:	430a      	orrs	r2, r1
 800253a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	699a      	ldr	r2, [r3, #24]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2104      	movs	r1, #4
 8002548:	438a      	bics	r2, r1
 800254a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6999      	ldr	r1, [r3, #24]
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	619a      	str	r2, [r3, #24]
      break;
 800255e:	e06b      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	0011      	movs	r1, r2
 8002568:	0018      	movs	r0, r3
 800256a:	f000 fac3 	bl	8002af4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	699a      	ldr	r2, [r3, #24]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2180      	movs	r1, #128	; 0x80
 800257a:	0109      	lsls	r1, r1, #4
 800257c:	430a      	orrs	r2, r1
 800257e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	699a      	ldr	r2, [r3, #24]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4931      	ldr	r1, [pc, #196]	; (8002650 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800258c:	400a      	ands	r2, r1
 800258e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6999      	ldr	r1, [r3, #24]
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	021a      	lsls	r2, r3, #8
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	430a      	orrs	r2, r1
 80025a2:	619a      	str	r2, [r3, #24]
      break;
 80025a4:	e048      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	0011      	movs	r1, r2
 80025ae:	0018      	movs	r0, r3
 80025b0:	f000 fae2 	bl	8002b78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	69da      	ldr	r2, [r3, #28]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2108      	movs	r1, #8
 80025c0:	430a      	orrs	r2, r1
 80025c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	69da      	ldr	r2, [r3, #28]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2104      	movs	r1, #4
 80025d0:	438a      	bics	r2, r1
 80025d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	69d9      	ldr	r1, [r3, #28]
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	61da      	str	r2, [r3, #28]
      break;
 80025e6:	e027      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	0011      	movs	r1, r2
 80025f0:	0018      	movs	r0, r3
 80025f2:	f000 fb01 	bl	8002bf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	69da      	ldr	r2, [r3, #28]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2180      	movs	r1, #128	; 0x80
 8002602:	0109      	lsls	r1, r1, #4
 8002604:	430a      	orrs	r2, r1
 8002606:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	69da      	ldr	r2, [r3, #28]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	490f      	ldr	r1, [pc, #60]	; (8002650 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002614:	400a      	ands	r2, r1
 8002616:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	69d9      	ldr	r1, [r3, #28]
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	021a      	lsls	r2, r3, #8
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	61da      	str	r2, [r3, #28]
      break;
 800262c:	e004      	b.n	8002638 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800262e:	2317      	movs	r3, #23
 8002630:	18fb      	adds	r3, r7, r3
 8002632:	2201      	movs	r2, #1
 8002634:	701a      	strb	r2, [r3, #0]
      break;
 8002636:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2238      	movs	r2, #56	; 0x38
 800263c:	2100      	movs	r1, #0
 800263e:	5499      	strb	r1, [r3, r2]

  return status;
 8002640:	2317      	movs	r3, #23
 8002642:	18fb      	adds	r3, r7, r3
 8002644:	781b      	ldrb	r3, [r3, #0]
}
 8002646:	0018      	movs	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	b006      	add	sp, #24
 800264c:	bd80      	pop	{r7, pc}
 800264e:	46c0      	nop			; (mov r8, r8)
 8002650:	fffffbff 	.word	0xfffffbff

08002654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800265e:	230f      	movs	r3, #15
 8002660:	18fb      	adds	r3, r7, r3
 8002662:	2200      	movs	r2, #0
 8002664:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2238      	movs	r2, #56	; 0x38
 800266a:	5c9b      	ldrb	r3, [r3, r2]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d101      	bne.n	8002674 <HAL_TIM_ConfigClockSource+0x20>
 8002670:	2302      	movs	r3, #2
 8002672:	e0bc      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x19a>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2238      	movs	r2, #56	; 0x38
 8002678:	2101      	movs	r1, #1
 800267a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2239      	movs	r2, #57	; 0x39
 8002680:	2102      	movs	r1, #2
 8002682:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	2277      	movs	r2, #119	; 0x77
 8002690:	4393      	bics	r3, r2
 8002692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	4a58      	ldr	r2, [pc, #352]	; (80027f8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002698:	4013      	ands	r3, r2
 800269a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68ba      	ldr	r2, [r7, #8]
 80026a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2280      	movs	r2, #128	; 0x80
 80026aa:	0192      	lsls	r2, r2, #6
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d040      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0xde>
 80026b0:	2280      	movs	r2, #128	; 0x80
 80026b2:	0192      	lsls	r2, r2, #6
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d900      	bls.n	80026ba <HAL_TIM_ConfigClockSource+0x66>
 80026b8:	e088      	b.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026ba:	2280      	movs	r2, #128	; 0x80
 80026bc:	0152      	lsls	r2, r2, #5
 80026be:	4293      	cmp	r3, r2
 80026c0:	d100      	bne.n	80026c4 <HAL_TIM_ConfigClockSource+0x70>
 80026c2:	e088      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x182>
 80026c4:	2280      	movs	r2, #128	; 0x80
 80026c6:	0152      	lsls	r2, r2, #5
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d900      	bls.n	80026ce <HAL_TIM_ConfigClockSource+0x7a>
 80026cc:	e07e      	b.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026ce:	2b70      	cmp	r3, #112	; 0x70
 80026d0:	d018      	beq.n	8002704 <HAL_TIM_ConfigClockSource+0xb0>
 80026d2:	d900      	bls.n	80026d6 <HAL_TIM_ConfigClockSource+0x82>
 80026d4:	e07a      	b.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026d6:	2b60      	cmp	r3, #96	; 0x60
 80026d8:	d04f      	beq.n	800277a <HAL_TIM_ConfigClockSource+0x126>
 80026da:	d900      	bls.n	80026de <HAL_TIM_ConfigClockSource+0x8a>
 80026dc:	e076      	b.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026de:	2b50      	cmp	r3, #80	; 0x50
 80026e0:	d03b      	beq.n	800275a <HAL_TIM_ConfigClockSource+0x106>
 80026e2:	d900      	bls.n	80026e6 <HAL_TIM_ConfigClockSource+0x92>
 80026e4:	e072      	b.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026e6:	2b40      	cmp	r3, #64	; 0x40
 80026e8:	d057      	beq.n	800279a <HAL_TIM_ConfigClockSource+0x146>
 80026ea:	d900      	bls.n	80026ee <HAL_TIM_ConfigClockSource+0x9a>
 80026ec:	e06e      	b.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026ee:	2b30      	cmp	r3, #48	; 0x30
 80026f0:	d063      	beq.n	80027ba <HAL_TIM_ConfigClockSource+0x166>
 80026f2:	d86b      	bhi.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026f4:	2b20      	cmp	r3, #32
 80026f6:	d060      	beq.n	80027ba <HAL_TIM_ConfigClockSource+0x166>
 80026f8:	d868      	bhi.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d05d      	beq.n	80027ba <HAL_TIM_ConfigClockSource+0x166>
 80026fe:	2b10      	cmp	r3, #16
 8002700:	d05b      	beq.n	80027ba <HAL_TIM_ConfigClockSource+0x166>
 8002702:	e063      	b.n	80027cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002714:	f000 fb30 	bl	8002d78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	2277      	movs	r2, #119	; 0x77
 8002724:	4313      	orrs	r3, r2
 8002726:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68ba      	ldr	r2, [r7, #8]
 800272e:	609a      	str	r2, [r3, #8]
      break;
 8002730:	e052      	b.n	80027d8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002742:	f000 fb19 	bl	8002d78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2180      	movs	r1, #128	; 0x80
 8002752:	01c9      	lsls	r1, r1, #7
 8002754:	430a      	orrs	r2, r1
 8002756:	609a      	str	r2, [r3, #8]
      break;
 8002758:	e03e      	b.n	80027d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002766:	001a      	movs	r2, r3
 8002768:	f000 fa8c 	bl	8002c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2150      	movs	r1, #80	; 0x50
 8002772:	0018      	movs	r0, r3
 8002774:	f000 fae6 	bl	8002d44 <TIM_ITRx_SetConfig>
      break;
 8002778:	e02e      	b.n	80027d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002786:	001a      	movs	r2, r3
 8002788:	f000 faaa 	bl	8002ce0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2160      	movs	r1, #96	; 0x60
 8002792:	0018      	movs	r0, r3
 8002794:	f000 fad6 	bl	8002d44 <TIM_ITRx_SetConfig>
      break;
 8002798:	e01e      	b.n	80027d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027a6:	001a      	movs	r2, r3
 80027a8:	f000 fa6c 	bl	8002c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2140      	movs	r1, #64	; 0x40
 80027b2:	0018      	movs	r0, r3
 80027b4:	f000 fac6 	bl	8002d44 <TIM_ITRx_SetConfig>
      break;
 80027b8:	e00e      	b.n	80027d8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	0019      	movs	r1, r3
 80027c4:	0010      	movs	r0, r2
 80027c6:	f000 fabd 	bl	8002d44 <TIM_ITRx_SetConfig>
      break;
 80027ca:	e005      	b.n	80027d8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80027cc:	230f      	movs	r3, #15
 80027ce:	18fb      	adds	r3, r7, r3
 80027d0:	2201      	movs	r2, #1
 80027d2:	701a      	strb	r2, [r3, #0]
      break;
 80027d4:	e000      	b.n	80027d8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80027d6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2239      	movs	r2, #57	; 0x39
 80027dc:	2101      	movs	r1, #1
 80027de:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2238      	movs	r2, #56	; 0x38
 80027e4:	2100      	movs	r1, #0
 80027e6:	5499      	strb	r1, [r3, r2]

  return status;
 80027e8:	230f      	movs	r3, #15
 80027ea:	18fb      	adds	r3, r7, r3
 80027ec:	781b      	ldrb	r3, [r3, #0]
}
 80027ee:	0018      	movs	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	b004      	add	sp, #16
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	ffff00ff 	.word	0xffff00ff

080027fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b002      	add	sp, #8
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b002      	add	sp, #8
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002824:	46c0      	nop			; (mov r8, r8)
 8002826:	46bd      	mov	sp, r7
 8002828:	b002      	add	sp, #8
 800282a:	bd80      	pop	{r7, pc}

0800282c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002838:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	429a      	cmp	r2, r3
 8002842:	d107      	bne.n	8002854 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2201      	movs	r2, #1
 8002848:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	223a      	movs	r2, #58	; 0x3a
 800284e:	2101      	movs	r1, #1
 8002850:	5499      	strb	r1, [r3, r2]
 8002852:	e02a      	b.n	80028aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	429a      	cmp	r2, r3
 800285c:	d107      	bne.n	800286e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2202      	movs	r2, #2
 8002862:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	223b      	movs	r2, #59	; 0x3b
 8002868:	2101      	movs	r1, #1
 800286a:	5499      	strb	r1, [r3, r2]
 800286c:	e01d      	b.n	80028aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	429a      	cmp	r2, r3
 8002876:	d107      	bne.n	8002888 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2204      	movs	r2, #4
 800287c:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	223c      	movs	r2, #60	; 0x3c
 8002882:	2101      	movs	r1, #1
 8002884:	5499      	strb	r1, [r3, r2]
 8002886:	e010      	b.n	80028aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	429a      	cmp	r2, r3
 8002890:	d107      	bne.n	80028a2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2208      	movs	r2, #8
 8002896:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	223d      	movs	r2, #61	; 0x3d
 800289c:	2101      	movs	r1, #1
 800289e:	5499      	strb	r1, [r3, r2]
 80028a0:	e003      	b.n	80028aa <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2239      	movs	r2, #57	; 0x39
 80028a6:	2101      	movs	r1, #1
 80028a8:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	0018      	movs	r0, r3
 80028ae:	f7ff ffb5 	bl	800281c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	761a      	strb	r2, [r3, #24]
}
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	b004      	add	sp, #16
 80028be:	bd80      	pop	{r7, pc}

080028c0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028cc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d10b      	bne.n	80028f0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2201      	movs	r2, #1
 80028dc:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d136      	bne.n	8002954 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	223a      	movs	r2, #58	; 0x3a
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]
 80028ee:	e031      	b.n	8002954 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d10b      	bne.n	8002912 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2202      	movs	r2, #2
 80028fe:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	69db      	ldr	r3, [r3, #28]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d125      	bne.n	8002954 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	223b      	movs	r2, #59	; 0x3b
 800290c:	2101      	movs	r1, #1
 800290e:	5499      	strb	r1, [r3, r2]
 8002910:	e020      	b.n	8002954 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	429a      	cmp	r2, r3
 800291a:	d10b      	bne.n	8002934 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2204      	movs	r2, #4
 8002920:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d114      	bne.n	8002954 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	223c      	movs	r2, #60	; 0x3c
 800292e:	2101      	movs	r1, #1
 8002930:	5499      	strb	r1, [r3, r2]
 8002932:	e00f      	b.n	8002954 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	429a      	cmp	r2, r3
 800293c:	d10a      	bne.n	8002954 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2208      	movs	r2, #8
 8002942:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	69db      	ldr	r3, [r3, #28]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d103      	bne.n	8002954 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	223d      	movs	r2, #61	; 0x3d
 8002950:	2101      	movs	r1, #1
 8002952:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	0018      	movs	r0, r3
 8002958:	f7ff ff50 	bl	80027fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	761a      	strb	r2, [r3, #24]
}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	46bd      	mov	sp, r7
 8002966:	b004      	add	sp, #16
 8002968:	bd80      	pop	{r7, pc}

0800296a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b084      	sub	sp, #16
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002976:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	429a      	cmp	r2, r3
 8002980:	d103      	bne.n	800298a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2201      	movs	r2, #1
 8002986:	761a      	strb	r2, [r3, #24]
 8002988:	e019      	b.n	80029be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	429a      	cmp	r2, r3
 8002992:	d103      	bne.n	800299c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2202      	movs	r2, #2
 8002998:	761a      	strb	r2, [r3, #24]
 800299a:	e010      	b.n	80029be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d103      	bne.n	80029ae <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2204      	movs	r2, #4
 80029aa:	761a      	strb	r2, [r3, #24]
 80029ac:	e007      	b.n	80029be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d102      	bne.n	80029be <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2208      	movs	r2, #8
 80029bc:	761a      	strb	r2, [r3, #24]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	0018      	movs	r0, r3
 80029c2:	f7ff ff23 	bl	800280c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	761a      	strb	r2, [r3, #24]
}
 80029cc:	46c0      	nop			; (mov r8, r8)
 80029ce:	46bd      	mov	sp, r7
 80029d0:	b004      	add	sp, #16
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	2380      	movs	r3, #128	; 0x80
 80029e8:	05db      	lsls	r3, r3, #23
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d007      	beq.n	80029fe <TIM_Base_SetConfig+0x2a>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a1f      	ldr	r2, [pc, #124]	; (8002a70 <TIM_Base_SetConfig+0x9c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d003      	beq.n	80029fe <TIM_Base_SetConfig+0x2a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a1e      	ldr	r2, [pc, #120]	; (8002a74 <TIM_Base_SetConfig+0xa0>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d108      	bne.n	8002a10 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2270      	movs	r2, #112	; 0x70
 8002a02:	4393      	bics	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	05db      	lsls	r3, r3, #23
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d007      	beq.n	8002a2a <TIM_Base_SetConfig+0x56>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a14      	ldr	r2, [pc, #80]	; (8002a70 <TIM_Base_SetConfig+0x9c>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d003      	beq.n	8002a2a <TIM_Base_SetConfig+0x56>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a13      	ldr	r2, [pc, #76]	; (8002a74 <TIM_Base_SetConfig+0xa0>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d108      	bne.n	8002a3c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4a12      	ldr	r2, [pc, #72]	; (8002a78 <TIM_Base_SetConfig+0xa4>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2280      	movs	r2, #128	; 0x80
 8002a40:	4393      	bics	r3, r2
 8002a42:	001a      	movs	r2, r3
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	615a      	str	r2, [r3, #20]
}
 8002a68:	46c0      	nop			; (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b004      	add	sp, #16
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40010800 	.word	0x40010800
 8002a74:	40011400 	.word	0x40011400
 8002a78:	fffffcff 	.word	0xfffffcff

08002a7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4393      	bics	r3, r2
 8002a8e:	001a      	movs	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2270      	movs	r2, #112	; 0x70
 8002aaa:	4393      	bics	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2203      	movs	r2, #3
 8002ab2:	4393      	bics	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	4393      	bics	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	621a      	str	r2, [r3, #32]
}
 8002aec:	46c0      	nop			; (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b006      	add	sp, #24
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	2210      	movs	r2, #16
 8002b04:	4393      	bics	r3, r2
 8002b06:	001a      	movs	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4a13      	ldr	r2, [pc, #76]	; (8002b70 <TIM_OC2_SetConfig+0x7c>)
 8002b22:	4013      	ands	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	4a12      	ldr	r2, [pc, #72]	; (8002b74 <TIM_OC2_SetConfig+0x80>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	021b      	lsls	r3, r3, #8
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	4393      	bics	r3, r2
 8002b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	621a      	str	r2, [r3, #32]
}
 8002b68:	46c0      	nop			; (mov r8, r8)
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b006      	add	sp, #24
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	ffff8fff 	.word	0xffff8fff
 8002b74:	fffffcff 	.word	0xfffffcff

08002b78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	4a1a      	ldr	r2, [pc, #104]	; (8002bf0 <TIM_OC3_SetConfig+0x78>)
 8002b88:	401a      	ands	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2270      	movs	r2, #112	; 0x70
 8002ba4:	4393      	bics	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2203      	movs	r2, #3
 8002bac:	4393      	bics	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	4a0d      	ldr	r2, [pc, #52]	; (8002bf4 <TIM_OC3_SetConfig+0x7c>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	021b      	lsls	r3, r3, #8
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	621a      	str	r2, [r3, #32]
}
 8002be8:	46c0      	nop			; (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b006      	add	sp, #24
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	fffffeff 	.word	0xfffffeff
 8002bf4:	fffffdff 	.word	0xfffffdff

08002bf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a1b      	ldr	r3, [r3, #32]
 8002c06:	4a1b      	ldr	r2, [pc, #108]	; (8002c74 <TIM_OC4_SetConfig+0x7c>)
 8002c08:	401a      	ands	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4a15      	ldr	r2, [pc, #84]	; (8002c78 <TIM_OC4_SetConfig+0x80>)
 8002c24:	4013      	ands	r3, r2
 8002c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4a14      	ldr	r2, [pc, #80]	; (8002c7c <TIM_OC4_SetConfig+0x84>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	021b      	lsls	r3, r3, #8
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	4a10      	ldr	r2, [pc, #64]	; (8002c80 <TIM_OC4_SetConfig+0x88>)
 8002c40:	4013      	ands	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	031b      	lsls	r3, r3, #12
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	621a      	str	r2, [r3, #32]
}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	b006      	add	sp, #24
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	ffffefff 	.word	0xffffefff
 8002c78:	ffff8fff 	.word	0xffff8fff
 8002c7c:	fffffcff 	.word	0xfffffcff
 8002c80:	ffffdfff 	.word	0xffffdfff

08002c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	4393      	bics	r3, r2
 8002c9e:	001a      	movs	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	22f0      	movs	r2, #240	; 0xf0
 8002cae:	4393      	bics	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	220a      	movs	r2, #10
 8002cc0:	4393      	bics	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	621a      	str	r2, [r3, #32]
}
 8002cd8:	46c0      	nop			; (mov r8, r8)
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	b006      	add	sp, #24
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	2210      	movs	r2, #16
 8002cf2:	4393      	bics	r3, r2
 8002cf4:	001a      	movs	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	4a0d      	ldr	r2, [pc, #52]	; (8002d40 <TIM_TI2_ConfigInputStage+0x60>)
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	031b      	lsls	r3, r3, #12
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	22a0      	movs	r2, #160	; 0xa0
 8002d1c:	4393      	bics	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	621a      	str	r2, [r3, #32]
}
 8002d36:	46c0      	nop			; (mov r8, r8)
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	b006      	add	sp, #24
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	46c0      	nop			; (mov r8, r8)
 8002d40:	ffff0fff 	.word	0xffff0fff

08002d44 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2270      	movs	r2, #112	; 0x70
 8002d58:	4393      	bics	r3, r2
 8002d5a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	2207      	movs	r2, #7
 8002d64:	4313      	orrs	r3, r2
 8002d66:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	609a      	str	r2, [r3, #8]
}
 8002d6e:	46c0      	nop			; (mov r8, r8)
 8002d70:	46bd      	mov	sp, r7
 8002d72:	b004      	add	sp, #16
 8002d74:	bd80      	pop	{r7, pc}
	...

08002d78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	4a09      	ldr	r2, [pc, #36]	; (8002db4 <TIM_ETR_SetConfig+0x3c>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	021a      	lsls	r2, r3, #8
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	609a      	str	r2, [r3, #8]
}
 8002dac:	46c0      	nop			; (mov r8, r8)
 8002dae:	46bd      	mov	sp, r7
 8002db0:	b006      	add	sp, #24
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	ffff00ff 	.word	0xffff00ff

08002db8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	221f      	movs	r2, #31
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2201      	movs	r2, #1
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	0013      	movs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	43d2      	mvns	r2, r2
 8002dda:	401a      	ands	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6a1a      	ldr	r2, [r3, #32]
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	211f      	movs	r1, #31
 8002de8:	400b      	ands	r3, r1
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	4099      	lsls	r1, r3
 8002dee:	000b      	movs	r3, r1
 8002df0:	431a      	orrs	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	621a      	str	r2, [r3, #32]
}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b006      	add	sp, #24
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2238      	movs	r2, #56	; 0x38
 8002e0e:	5c9b      	ldrb	r3, [r3, r2]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d101      	bne.n	8002e18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e14:	2302      	movs	r3, #2
 8002e16:	e042      	b.n	8002e9e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2238      	movs	r2, #56	; 0x38
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2239      	movs	r2, #57	; 0x39
 8002e24:	2102      	movs	r1, #2
 8002e26:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2270      	movs	r2, #112	; 0x70
 8002e3c:	4393      	bics	r3, r2
 8002e3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68fa      	ldr	r2, [r7, #12]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	2380      	movs	r3, #128	; 0x80
 8002e58:	05db      	lsls	r3, r3, #23
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d009      	beq.n	8002e72 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a11      	ldr	r2, [pc, #68]	; (8002ea8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d004      	beq.n	8002e72 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a0f      	ldr	r2, [pc, #60]	; (8002eac <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d10c      	bne.n	8002e8c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2280      	movs	r2, #128	; 0x80
 8002e76:	4393      	bics	r3, r2
 8002e78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2239      	movs	r2, #57	; 0x39
 8002e90:	2101      	movs	r1, #1
 8002e92:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2238      	movs	r2, #56	; 0x38
 8002e98:	2100      	movs	r1, #0
 8002e9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	b004      	add	sp, #16
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	40010800 	.word	0x40010800
 8002eac:	40011400 	.word	0x40011400

08002eb0 <memset>:
 8002eb0:	0003      	movs	r3, r0
 8002eb2:	1882      	adds	r2, r0, r2
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d100      	bne.n	8002eba <memset+0xa>
 8002eb8:	4770      	bx	lr
 8002eba:	7019      	strb	r1, [r3, #0]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	e7f9      	b.n	8002eb4 <memset+0x4>

08002ec0 <__libc_init_array>:
 8002ec0:	b570      	push	{r4, r5, r6, lr}
 8002ec2:	2600      	movs	r6, #0
 8002ec4:	4c0c      	ldr	r4, [pc, #48]	; (8002ef8 <__libc_init_array+0x38>)
 8002ec6:	4d0d      	ldr	r5, [pc, #52]	; (8002efc <__libc_init_array+0x3c>)
 8002ec8:	1b64      	subs	r4, r4, r5
 8002eca:	10a4      	asrs	r4, r4, #2
 8002ecc:	42a6      	cmp	r6, r4
 8002ece:	d109      	bne.n	8002ee4 <__libc_init_array+0x24>
 8002ed0:	2600      	movs	r6, #0
 8002ed2:	f000 f819 	bl	8002f08 <_init>
 8002ed6:	4c0a      	ldr	r4, [pc, #40]	; (8002f00 <__libc_init_array+0x40>)
 8002ed8:	4d0a      	ldr	r5, [pc, #40]	; (8002f04 <__libc_init_array+0x44>)
 8002eda:	1b64      	subs	r4, r4, r5
 8002edc:	10a4      	asrs	r4, r4, #2
 8002ede:	42a6      	cmp	r6, r4
 8002ee0:	d105      	bne.n	8002eee <__libc_init_array+0x2e>
 8002ee2:	bd70      	pop	{r4, r5, r6, pc}
 8002ee4:	00b3      	lsls	r3, r6, #2
 8002ee6:	58eb      	ldr	r3, [r5, r3]
 8002ee8:	4798      	blx	r3
 8002eea:	3601      	adds	r6, #1
 8002eec:	e7ee      	b.n	8002ecc <__libc_init_array+0xc>
 8002eee:	00b3      	lsls	r3, r6, #2
 8002ef0:	58eb      	ldr	r3, [r5, r3]
 8002ef2:	4798      	blx	r3
 8002ef4:	3601      	adds	r6, #1
 8002ef6:	e7f2      	b.n	8002ede <__libc_init_array+0x1e>
 8002ef8:	08002f44 	.word	0x08002f44
 8002efc:	08002f44 	.word	0x08002f44
 8002f00:	08002f48 	.word	0x08002f48
 8002f04:	08002f44 	.word	0x08002f44

08002f08 <_init>:
 8002f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f0e:	bc08      	pop	{r3}
 8002f10:	469e      	mov	lr, r3
 8002f12:	4770      	bx	lr

08002f14 <_fini>:
 8002f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f16:	46c0      	nop			; (mov r8, r8)
 8002f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f1a:	bc08      	pop	{r3}
 8002f1c:	469e      	mov	lr, r3
 8002f1e:	4770      	bx	lr
