Oh no...

Cycle: 2
RARS instruction number: 3	Instruction: andi x6,x5,-16
Expected:	Register Write to Reg: 0x06 Val: 0x12345670
Got     :	Register Write to Reg: 0x06 Val: 0x00000000
Incorrect write

Cycle: 3
RARS instruction number: 4	Instruction: auipc x7,64528
Expected:	Register Write to Reg: 0x07 Val: 0x1001000C
Got     :	Register Write to Reg: 0x07 Val: 0x0FC1000C
Incorrect write

Cycle: 4
RARS instruction number: 5	Instruction: addi x7,x7,-12
Expected:	Register Write to Reg: 0x07 Val: 0x10010000
Got     :	Register Write to Reg: 0x07 Val: 0x0FC10000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


