

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Fri Mar 15 10:03:20 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        modeComputer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.50|     6.705|        0.94|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   17|  1073741841|   17|  1073741841|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                          |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |         Loop Name        | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- memcpy.sectionData.ram  |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        |- mainXLoop_mainYLoop     |    0|           0|  11 ~ 14 |          -|          -|               0|    no    |
        | + visitedLoop            |    3|           3|         4|          3|          1|               0|    yes   |
        | + freqXLoop_freqYLoop    |    0|           0|         9|          2|          1|               0|    yes   |
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|   1171|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|     12|   1306|   1215|
|Memory           |       32|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    479|
|Register         |        0|      -|   1572|     32|
+-----------------+---------+-------+-------+-------+
|Total            |       34|     13|   2878|   2897|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       28|     16|      8|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |toplevel_AXILiteS_s_axi_U  |toplevel_AXILiteS_s_axi  |        0|      0|  296|  488|
    |toplevel_MAXI_m_axi_U      |toplevel_MAXI_m_axi      |        2|      0|  512|  580|
    |toplevel_mul_32nsdEe_U2    |toplevel_mul_32nsdEe     |        0|      4|  166|   49|
    |toplevel_mul_32s_cud_U1    |toplevel_mul_32s_cud     |        0|      4|  166|   49|
    |toplevel_mul_32s_cud_U3    |toplevel_mul_32s_cud     |        0|      4|  166|   49|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|     12| 1306| 1215|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |toplevel_mac_mulaeOg_U4  |toplevel_mac_mulaeOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sectionData_U  |toplevel_sectionDbkb  |       16|  0|   0|  6750|   32|     1|       216000|
    |visited_U      |toplevel_visited      |       16|  0|   0|  6750|   32|     1|       216000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |       32|  0|   0| 13500|   64|     2|       432000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_598_p2                        |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_next1_fu_508_p2     |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_747_p2      |     +    |      0|  0|  71|          64|           1|
    |indvar_next_fu_466_p2              |     +    |      0|  0|  37|          30|           1|
    |r_V_1_fu_578_p2                    |     +    |      0|  0|  19|           2|          14|
    |r_V_3_fu_720_p2                    |     +    |      0|  0|  52|          45|           1|
    |r_V_4_fu_731_p2                    |     +    |      0|  0|  52|          45|           2|
    |r_V_5_fu_822_p2                    |     +    |      0|  0|  19|           1|          14|
    |r_V_6_fu_833_p2                    |     +    |      0|  0|  19|           2|          14|
    |r_V_fu_567_p2                      |     +    |      0|  0|  19|           1|          14|
    |result_V_fu_858_p2                 |     +    |      0|  0|  12|           1|          12|
    |tmp_15_i_fu_631_p2                 |     +    |      0|  0|  21|          15|           1|
    |tmp_17_i_fu_641_p2                 |     +    |      0|  0|  21|          15|           2|
    |tmp_6_i_fu_706_p2                  |     +    |      0|  0|  12|          12|           1|
    |tmp_i2_fu_789_p2                   |     +    |      0|  0|  39|          32|          32|
    |x_1_fu_766_p2                      |     +    |      0|  0|  39|           1|          32|
    |x_s_fu_527_p2                      |     +    |      0|  0|  39|           1|          32|
    |y_1_fu_901_p2                      |     +    |      0|  0|  39|          32|           1|
    |y_2_fu_784_p2                      |     +    |      0|  0|  39|           1|          32|
    |current_V_1_fu_809_p2              |     -    |      0|  0|  17|          13|          13|
    |current_V_fu_554_p2                |     -    |      0|  0|  17|          13|          13|
    |r_V_2_fu_691_p2                    |     -    |      0|  0|  21|          15|          15|
    |tmp_13_i_fu_620_p2                 |     -    |      0|  0|  21|          15|          15|
    |tmp_fu_433_p2                      |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_tran27to28_state26    |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_666_p2                     |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_864_p2                     |    and   |      0|  0|   2|           1|           1|
    |val_assign_1_fu_868_p2             |    and   |      0|  0|   2|           1|           1|
    |val_assign_fu_672_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_514_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten1_fu_503_p2        |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_742_p2         |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_461_p2                 |   icmp   |      0|  0|  18|          30|          30|
    |exitcond_i5_fu_753_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_10_fu_890_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_24_i_i1_fu_853_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_24_i_i_fu_661_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_593_p2                    |   icmp   |      0|  0|  13|          12|          12|
    |tmp_i_i1_6_fu_848_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i1_fu_843_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_4_fu_656_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_651_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state42                   |    or    |      0|  0|   2|           1|           1|
    |tmp_23_agg_result_V_1_fu_880_p3    |  select  |      0|  0|  12|           1|          12|
    |tmp_23_agg_result_V_s_fu_873_p3    |  select  |      0|  0|  12|           1|          12|
    |x_cast_mid2_v_fu_533_p3            |  select  |      0|  0|  32|           1|          32|
    |x_i_mid2_fu_772_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_i_mid2_fu_758_p3                 |  select  |      0|  0|  32|           1|           1|
    |y_mid2_fu_519_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1171|         923|         871|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |MAXI_blk_n_AR                            |    9|          2|    1|          2|
    |MAXI_blk_n_R                             |    9|          2|    1|          2|
    |agg_result_V_1_i_reg_382                 |    9|          2|   12|         24|
    |agg_result_V_load_i_reg_394              |    9|          2|   12|         24|
    |ap_NS_fsm                                |  149|         33|    1|         33|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4                  |    9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_353_p4             |    9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_364_p4  |    9|          2|   64|        128|
    |ap_phi_mux_indvar_phi_fu_308_p4          |    9|          2|   30|         60|
    |ap_phi_mux_x_i_phi_fu_375_p4             |    9|          2|   32|         64|
    |ap_phi_mux_y_i_phi_fu_410_p4             |    9|          2|   32|         64|
    |ap_sig_ioackin_MAXI_ARREADY              |    9|          2|    1|          2|
    |i_i_reg_349                              |    9|          2|   12|         24|
    |indvar_flatten9_reg_316                  |    9|          2|   64|        128|
    |indvar_flatten_reg_360                   |    9|          2|   64|        128|
    |indvar_reg_304                           |    9|          2|   30|         60|
    |numberOfPixelsVisted                     |    9|          2|   12|         24|
    |p_0111_1_fu_128                          |    9|          2|   12|         24|
    |sectionData_address0                     |   27|          5|   13|         65|
    |sectionData_address1                     |   21|          4|   13|         52|
    |visited_address0                         |   21|          4|   13|         52|
    |visited_address1                         |   21|          4|   13|         52|
    |visited_d1                               |   15|          3|   32|         96|
    |x_i_reg_371                              |    9|          2|   32|         64|
    |x_reg_327                                |    9|          2|   32|         64|
    |y_i_reg_406                              |    9|          2|   32|         64|
    |y_reg_338                                |    9|          2|   32|         64|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  479|        103|  609|       1398|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |MAXI_addr_read_reg_962           |  32|   0|   32|          0|
    |agg_result_V_1_i_reg_382         |  12|   0|   12|          0|
    |agg_result_V_load_i_reg_394      |  12|   0|   12|          0|
    |ap_CS_fsm                        |  32|   0|   32|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_exit_tran_regpp1              |   1|   0|    2|          1|
    |ap_reg_ioackin_MAXI_ARREADY      |   1|   0|    1|          0|
    |b_1_data_reg                     |  32|   0|   32|          0|
    |b_1_vld_reg                      |   1|   0|    1|          0|
    |bound_reg_989                    |  64|   0|   64|          0|
    |current_V_1_reg_1156             |  13|   0|   13|          0|
    |current_V_reg_1029               |  13|   0|   13|          0|
    |exitcond_flatten_reg_1125        |   1|   0|    1|          0|
    |exitcond_reg_953                 |   1|   0|    1|          0|
    |exitcond_reg_953_pp0_iter1_reg   |   1|   0|    1|          0|
    |g_1_data_reg                     |  32|   0|   32|          0|
    |g_1_vld_reg                      |   1|   0|    1|          0|
    |height_0_data_reg                |  32|   0|   32|          0|
    |height_0_vld_reg                 |   0|   0|    1|          1|
    |height_read_reg_923              |  32|   0|   32|          0|
    |i_i_reg_349                      |  12|   0|   12|          0|
    |i_reg_1085                       |  12|   0|   12|          0|
    |indvar_flatten9_reg_316          |  64|   0|   64|          0|
    |indvar_flatten_next1_reg_998     |  64|   0|   64|          0|
    |indvar_flatten_next_reg_1129     |  64|   0|   64|          0|
    |indvar_flatten_reg_360           |  64|   0|   64|          0|
    |indvar_next_reg_957              |  30|   0|   30|          0|
    |indvar_reg_304                   |  30|   0|   30|          0|
    |indvar_reg_304_pp0_iter1_reg     |  30|   0|   30|          0|
    |length_r_0_data_reg              |  32|   0|   32|          0|
    |length_r_0_vld_reg               |   0|   0|    1|          1|
    |length_read_reg_916              |  32|   0|   32|          0|
    |lhs_V_3_cast_reg_1167            |  13|   0|   14|          1|
    |numberOfPixelsVisted             |  12|   0|   12|          0|
    |numberOfPixelsVisted_1_reg_1073  |  12|   0|   12|          0|
    |p_0111_1_fu_128                  |  12|   0|   12|          0|
    |r_1_data_reg                     |  32|   0|   32|          0|
    |r_1_vld_reg                      |   1|   0|    1|          0|
    |r_V_2_cast_reg_1120              |  44|   0|   44|          0|
    |ram1_reg_911                     |  30|   0|   30|          0|
    |result_V_reg_1197                |  12|   0|   12|          0|
    |sectionData_load_1_reg_1057      |  32|   0|   32|          0|
    |sectionData_load_2_reg_1065      |  32|   0|   32|          0|
    |sectionData_load_reg_1039        |  32|   0|   32|          0|
    |tmp_11_reg_984                   |  13|   0|   13|          0|
    |tmp_12_reg_1013                  |  13|   0|   13|          0|
    |tmp_13_i_reg_1090                |  15|   0|   15|          0|
    |tmp_13_reg_1018                  |  13|   0|   13|          0|
    |tmp_24_i_i1_reg_1192             |   1|   0|    1|          0|
    |tmp_4_reg_1023                   |  13|   0|   13|          0|
    |tmp_9_reg_936                    |  30|   0|   30|          0|
    |tmp_i1_5_reg_1151                |  32|   0|   32|          0|
    |tmp_i_i1_6_reg_1187              |   1|   0|    1|          0|
    |tmp_i_i1_reg_1182                |   1|   0|    1|          0|
    |tmp_i_i_reg_1111                 |   1|   0|    1|          0|
    |tmp_i_reg_1081                   |   1|   0|    1|          0|
    |tmp_reg_931                      |  32|   0|   32|          0|
    |val_assign_reg_1116              |   1|   0|    1|          0|
    |x_cast_mid2_v_reg_1008           |  32|   0|   32|          0|
    |x_i_mid2_reg_1140                |  32|   0|   32|          0|
    |x_i_mid2_reg_1140_pp2_iter1_reg  |  32|   0|   32|          0|
    |x_i_reg_371                      |  32|   0|   32|          0|
    |x_reg_327                        |  32|   0|   32|          0|
    |y_2_reg_1146                     |  32|   0|   32|          0|
    |y_i_mid2_reg_1134                |  32|   0|   32|          0|
    |y_i_reg_406                      |  32|   0|   32|          0|
    |y_mid2_reg_1003                  |  32|   0|   32|          0|
    |y_reg_338                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1125        |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1572|  32| 1513|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   toplevel   | return value |
|m_axi_MAXI_AWVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WVALID       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WREADY       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WDATA        | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WSTRB        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WLAST        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WID          | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WUSER        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RDATA        |  in |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RLAST        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-1 : II = 3, D = 4, States = { 24 25 26 27 }
  Pipeline-2 : II = 2, D = 9, States = { 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond_flatten1)
	42  / (exitcond_flatten1)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / (tmp_i & val_assign)
	29  / (!tmp_i)
	24  / (tmp_i & !val_assign)
28 --> 
	41  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	40  / (exitcond_flatten)
	32  / (!exitcond_flatten)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	31  / true
40 --> 
	41  / true
41 --> 
	19  / true
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)"   --->   Operation 43 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)"   --->   Operation 44 'partselect' 'ram1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 45 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [2/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 46 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 47 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 47 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 48 [1/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 48 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_8 = shl i32 %length_read, 2" [modeComputer/src/toplevel.cpp:74]   --->   Operation 49 'shl' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp = sub i32 %tmp_8, %length_read" [modeComputer/src/toplevel.cpp:74]   --->   Operation 50 'sub' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 51 [3/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:74]   --->   Operation 51 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 52 [2/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:74]   --->   Operation 52 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 53 [1/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:74]   --->   Operation 53 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %tmp_7 to i30" [modeComputer/src/toplevel.cpp:74]   --->   Operation 54 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.56>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = zext i30 %ram1 to i64"   --->   Operation 55 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_1"   --->   Operation 56 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_add_i32_shr_cast7 = zext i30 %tmp_9 to i32" [modeComputer/src/toplevel.cpp:74]   --->   Operation 57 'zext' 'p_add_i32_shr_cast7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [7/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast7)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 58 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 6.56>
ST_7 : Operation 59 [6/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast7)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 59 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.56>
ST_8 : Operation 60 [5/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast7)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 60 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 6.56>
ST_9 : Operation 61 [4/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast7)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 61 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.56>
ST_10 : Operation 62 [3/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast7)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 62 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.56>
ST_11 : Operation 63 [2/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast7)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 63 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.56>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !104"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !108"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !112"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %r) nounwind, !map !116"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %g) nounwind, !map !120"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b) nounwind, !map !124"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !128"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind"   --->   Operation 71 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:66]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:66]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:68]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:69]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %g, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:70]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %b, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:71]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:72]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast7)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 80 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 81 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 2.49>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%indvar = phi i30 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 82 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (2.46ns)   --->   "%exitcond = icmp eq i30 %indvar, %tmp_9" [modeComputer/src/toplevel.cpp:74]   --->   Operation 83 'icmp' 'exitcond' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)"   --->   Operation 84 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (2.49ns)   --->   "%indvar_next = add i30 %indvar, 1"   --->   Operation 85 'add' 'indvar_next' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body" [modeComputer/src/toplevel.cpp:74]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.56>
ST_14 : Operation 87 [1/1] (6.56ns)   --->   "%MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:74]   --->   Operation 87 'read' 'MAXI_addr_read' <Predicate = (!exitcond)> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"   --->   Operation 88 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)"   --->   Operation 89 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_sectionDat)"   --->   Operation 90 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%indvar1 = zext i30 %indvar to i64"   --->   Operation 91 'zext' 'indvar1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%sectionData_addr = getelementptr [6750 x i32]* @sectionData, i64 0, i64 %indvar1" [modeComputer/src/toplevel.cpp:74]   --->   Operation 92 'getelementptr' 'sectionData_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %MAXI_addr_read, i32* %sectionData_addr, align 4" [modeComputer/src/toplevel.cpp:74]   --->   Operation 93 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"   --->   Operation 94 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 95 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 5.74>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%p_0111_1 = alloca i12"   --->   Operation 96 'alloca' 'p_0111_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (1.76ns)   --->   "store i12 0, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:76]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%cast = zext i32 %length_read to i64" [modeComputer/src/toplevel.cpp:74]   --->   Operation 98 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %height_read to i64" [modeComputer/src/toplevel.cpp:74]   --->   Operation 99 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast3, %cast" [modeComputer/src/toplevel.cpp:74]   --->   Operation 100 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (1.76ns)   --->   "store i12 0, i12* %p_0111_1"   --->   Operation 101 'store' <Predicate = true> <Delay = 1.76>

State 17 <SV = 14> <Delay = 5.74>
ST_17 : Operation 102 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast3, %cast" [modeComputer/src/toplevel.cpp:74]   --->   Operation 102 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 5.74>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %length_read to i13" [modeComputer/src/toplevel.cpp:88]   --->   Operation 103 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast3, %cast" [modeComputer/src/toplevel.cpp:74]   --->   Operation 104 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/1] (1.76ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:81]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 16> <Delay = 3.75>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i64 [ 0, %burst.rd.end ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 106 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %burst.rd.end ], [ %x_cast_mid2_v, %._crit_edge ]" [modeComputer/src/toplevel.cpp:88]   --->   Operation 107 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %burst.rd.end ], [ %y_1, %._crit_edge ]"   --->   Operation 108 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:83]   --->   Operation 109 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (2.77ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten9, %bound" [modeComputer/src/toplevel.cpp:74]   --->   Operation 110 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (3.52ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten9, 1"   --->   Operation 111 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %7, label %.reset8" [modeComputer/src/toplevel.cpp:74]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (2.47ns)   --->   "%exitcond1 = icmp ne i32 %y, %height_read" [modeComputer/src/toplevel.cpp:84]   --->   Operation 113 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.69ns)   --->   "%y_mid2 = select i1 %exitcond1, i32 %y, i32 0" [modeComputer/src/toplevel.cpp:84]   --->   Operation 114 'select' 'y_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (2.55ns)   --->   "%x_s = add i32 1, %x" [modeComputer/src/toplevel.cpp:81]   --->   Operation 115 'add' 'x_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.69ns)   --->   "%x_cast_mid2_v = select i1 %exitcond1, i32 %x, i32 %x_s" [modeComputer/src/toplevel.cpp:88]   --->   Operation 116 'select' 'x_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %x_cast_mid2_v to i13" [modeComputer/src/toplevel.cpp:88]   --->   Operation 117 'trunc' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %y_mid2 to i13" [modeComputer/src/toplevel.cpp:88]   --->   Operation 118 'trunc' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 119 [2/2] (0.00ns)   --->   "ret i32 1" [modeComputer/src/toplevel.cpp:111]   --->   Operation 119 'ret' <Predicate = (exitcond_flatten1)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 6.38>
ST_20 : Operation 120 [1/1] (3.36ns)   --->   "%tmp_3 = mul i13 %tmp_13, %tmp_11" [modeComputer/src/toplevel.cpp:88]   --->   Operation 120 'mul' 'tmp_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 121 [1/1] (3.02ns)   --->   "%tmp_4 = add i13 %tmp_12, %tmp_3" [modeComputer/src/toplevel.cpp:88]   --->   Operation 121 'add' 'tmp_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 18> <Delay = 4.93>
ST_21 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node current_V)   --->   "%tmp_14 = shl i13 %tmp_4, 2" [modeComputer/src/toplevel.cpp:88]   --->   Operation 122 'shl' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (1.67ns) (out node of the LUT)   --->   "%current_V = sub i13 %tmp_14, %tmp_4" [modeComputer/src/toplevel.cpp:88]   --->   Operation 123 'sub' 'current_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = zext i13 %current_V to i64" [modeComputer/src/toplevel.cpp:89]   --->   Operation 124 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%sectionData_addr_1 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_6" [modeComputer/src/toplevel.cpp:89]   --->   Operation 125 'getelementptr' 'sectionData_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [2/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:89]   --->   Operation 126 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 22 <SV = 19> <Delay = 4.93>
ST_22 : Operation 127 [1/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:89]   --->   Operation 127 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i13 %current_V to i14" [modeComputer/src/toplevel.cpp:89]   --->   Operation 128 'zext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (1.67ns)   --->   "%r_V = add i14 1, %lhs_V_cast" [modeComputer/src/toplevel.cpp:89]   --->   Operation 129 'add' 'r_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = zext i14 %r_V to i64" [modeComputer/src/toplevel.cpp:89]   --->   Operation 130 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%sectionData_addr_2 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_5" [modeComputer/src/toplevel.cpp:89]   --->   Operation 131 'getelementptr' 'sectionData_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [2/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:89]   --->   Operation 132 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_22 : Operation 133 [1/1] (1.67ns)   --->   "%r_V_1 = add i14 2, %lhs_V_cast" [modeComputer/src/toplevel.cpp:89]   --->   Operation 133 'add' 'r_V_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_s = zext i14 %r_V_1 to i64" [modeComputer/src/toplevel.cpp:89]   --->   Operation 134 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%sectionData_addr_3 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_s" [modeComputer/src/toplevel.cpp:89]   --->   Operation 135 'getelementptr' 'sectionData_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [2/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:89]   --->   Operation 136 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 23 <SV = 20> <Delay = 3.25>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:83]   --->   Operation 137 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @mainXLoop_mainYLoop_s)"   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 139 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:83]   --->   Operation 140 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:84]   --->   Operation 141 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:84]   --->   Operation 142 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:86]   --->   Operation 143 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:89]   --->   Operation 144 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_23 : Operation 145 [1/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:89]   --->   Operation 145 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%numberOfPixelsVisted_1 = load i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 146 'load' 'numberOfPixelsVisted_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (1.76ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 147 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 21> <Delay = 5.06>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%i_i = phi i12 [ 0, %.reset8 ], [ %i, %4 ]"   --->   Operation 148 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (1.99ns)   --->   "%tmp_i = icmp ult i12 %i_i, %numberOfPixelsVisted_1" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 149 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (1.54ns)   --->   "%i = add i12 %i_i, 1" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 150 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %3, label %inVisited.exit" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%i_i_cast5 = zext i12 %i_i to i15" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 152 'zext' 'i_i_cast5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl_i = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %i_i, i2 0)" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 153 'bitconcatenate' 'p_shl_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i14 %p_shl_i to i15" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 154 'zext' 'p_shl_i_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (1.81ns)   --->   "%tmp_13_i = sub i15 %p_shl_i_cast, %i_i_cast5" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 155 'sub' 'tmp_13_i' <Predicate = (tmp_i)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_14_i = sext i15 %tmp_13_i to i64" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 156 'sext' 'tmp_14_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_14_i" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 157 'getelementptr' 'visited_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 158 [2/2] (3.25ns)   --->   "%visited_load = load i32* %visited_addr, align 4" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 158 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 25 <SV = 22> <Delay = 5.72>
ST_25 : Operation 159 [1/2] (3.25ns)   --->   "%visited_load = load i32* %visited_addr, align 4" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 159 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 160 [1/1] (1.94ns)   --->   "%tmp_15_i = add i15 %tmp_13_i, 1" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 160 'add' 'tmp_15_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_16_i = sext i15 %tmp_15_i to i64" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 161 'sext' 'tmp_16_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%visited_addr_1 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_16_i" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 162 'getelementptr' 'visited_addr_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 163 [2/2] (3.25ns)   --->   "%visited_load_1 = load i32* %visited_addr_1, align 4" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 163 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 164 [1/1] (1.94ns)   --->   "%tmp_17_i = add i15 %tmp_13_i, 2" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 164 'add' 'tmp_17_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_18_i = sext i15 %tmp_17_i to i64" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 165 'sext' 'tmp_18_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%visited_addr_2 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_18_i" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 166 'getelementptr' 'visited_addr_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 167 [2/2] (3.25ns)   --->   "%visited_load_2 = load i32* %visited_addr_2, align 4" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 167 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 168 [1/1] (2.47ns)   --->   "%tmp_i_i = icmp eq i32 %sectionData_load, %visited_load" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 168 'icmp' 'tmp_i_i' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 6.70>
ST_26 : Operation 169 [1/2] (3.25ns)   --->   "%visited_load_1 = load i32* %visited_addr_1, align 4" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 169 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_26 : Operation 170 [1/2] (3.25ns)   --->   "%visited_load_2 = load i32* %visited_addr_2, align 4" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 170 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_26 : Operation 171 [1/1] (2.47ns)   --->   "%tmp_i_i_4 = icmp eq i32 %sectionData_load_1, %visited_load_1" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 171 'icmp' 'tmp_i_i_4' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (2.47ns)   --->   "%tmp_24_i_i = icmp eq i32 %sectionData_load_2, %visited_load_2" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 172 'icmp' 'tmp_24_i_i' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp1 = and i1 %tmp_i_i_4, %tmp_24_i_i" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 173 'and' 'tmp1' <Predicate = (tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign = and i1 %tmp1, %tmp_i_i" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 174 'and' 'val_assign' <Predicate = (tmp_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 175 'specloopname' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_19_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 176 'specregionbegin' 'tmp_19_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:89]   --->   Operation 177 'speclooptripcount' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:24->modeComputer/src/toplevel.cpp:89]   --->   Operation 178 'specpipeline' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %val_assign, label %._crit_edge.loopexit, label %4" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89]   --->   Operation 179 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_19_i) nounwind" [modeComputer/src/toplevel.cpp:29->modeComputer/src/toplevel.cpp:89]   --->   Operation 180 'specregionend' 'empty' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:22->modeComputer/src/toplevel.cpp:89]   --->   Operation 181 'br' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>

State 28 <SV = 25> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 22> <Delay = 5.06>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%lhs_V_1_cast3 = zext i12 %numberOfPixelsVisted_1 to i15" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 183 'zext' 'lhs_V_1_cast3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %numberOfPixelsVisted_1, i2 0)" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 184 'bitconcatenate' 'p_shl_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl_i1_cast = zext i14 %p_shl_i1 to i15" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 185 'zext' 'p_shl_i1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (1.81ns)   --->   "%r_V_2 = sub i15 %p_shl_i1_cast, %lhs_V_1_cast3" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 186 'sub' 'r_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i15 %r_V_2 to i44" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 187 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i44 %r_V_2_cast to i64" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 188 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "%visited_addr_3 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_i1" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 189 'getelementptr' 'visited_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (3.25ns)   --->   "store i32 %sectionData_load, i32* %visited_addr_3, align 4" [modeComputer/src/toplevel.cpp:35->modeComputer/src/toplevel.cpp:93]   --->   Operation 190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_29 : Operation 191 [1/1] (1.54ns)   --->   "%tmp_6_i = add i12 %numberOfPixelsVisted_1, 1" [modeComputer/src/toplevel.cpp:39->modeComputer/src/toplevel.cpp:93]   --->   Operation 191 'add' 'tmp_6_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (1.76ns)   --->   "store i12 %tmp_6_i, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:39->modeComputer/src/toplevel.cpp:93]   --->   Operation 192 'store' <Predicate = true> <Delay = 1.76>

State 30 <SV = 23> <Delay = 6.24>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%lhs_V = zext i44 %r_V_2_cast to i45" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:93]   --->   Operation 193 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (2.98ns)   --->   "%r_V_3 = add nsw i45 %lhs_V, 1" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:93]   --->   Operation 194 'add' 'r_V_3' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i45 %r_V_3 to i64" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:93]   --->   Operation 195 'zext' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%visited_addr_4 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_3_i" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:93]   --->   Operation 196 'getelementptr' 'visited_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (3.25ns)   --->   "store i32 %sectionData_load_1, i32* %visited_addr_4, align 4" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:93]   --->   Operation 197 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_30 : Operation 198 [1/1] (2.98ns)   --->   "%r_V_4 = add nsw i45 %lhs_V, 2" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:93]   --->   Operation 198 'add' 'r_V_4' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i45 %r_V_4 to i64" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:93]   --->   Operation 199 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%visited_addr_5 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_5_i" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:93]   --->   Operation 200 'getelementptr' 'visited_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (3.25ns)   --->   "store i32 %sectionData_load_2, i32* %visited_addr_5, align 4" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:93]   --->   Operation 201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_30 : Operation 202 [1/1] (1.76ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:47->modeComputer/src/toplevel.cpp:97]   --->   Operation 202 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 24> <Delay = 3.75>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %inVisited.exit ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 203 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ 0, %inVisited.exit ], [ %x_i_mid2, %.reset ]" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 204 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%agg_result_V_1_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_23_agg_result_V_s, %.reset ]" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 205 'phi' 'agg_result_V_1_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%agg_result_V_load_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_23_agg_result_V_1, %.reset ]" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 206 'phi' 'agg_result_V_load_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ 0, %inVisited.exit ], [ %y_2, %.reset ]"   --->   Operation 207 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:49->modeComputer/src/toplevel.cpp:97]   --->   Operation 208 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [modeComputer/src/toplevel.cpp:74]   --->   Operation 209 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 210 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 210 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %getFrequency.exit, label %.reset" [modeComputer/src/toplevel.cpp:74]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (2.47ns)   --->   "%exitcond_i5 = icmp eq i32 %y_i, %height_read" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 212 'icmp' 'exitcond_i5' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [1/1] (0.69ns)   --->   "%y_i_mid2 = select i1 %exitcond_i5, i32 0, i32 %y_i" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 213 'select' 'y_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (2.55ns)   --->   "%x_1 = add nsw i32 1, %x_i" [modeComputer/src/toplevel.cpp:47->modeComputer/src/toplevel.cpp:97]   --->   Operation 214 'add' 'x_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 215 [1/1] (0.69ns)   --->   "%x_i_mid2 = select i1 %exitcond_i5, i32 %x_1, i32 %x_i" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 215 'select' 'x_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 25> <Delay = 5.74>
ST_32 : Operation 216 [3/3] (5.74ns)   --->   "%tmp_i1_5 = mul i32 %y_i_mid2, %length_read" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 216 'mul' 'tmp_i1_5' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [1/1] (2.55ns)   --->   "%y_2 = add nsw i32 1, %y_i_mid2" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 217 'add' 'y_2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 5.74>
ST_33 : Operation 218 [2/3] (5.74ns)   --->   "%tmp_i1_5 = mul i32 %y_i_mid2, %length_read" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 218 'mul' 'tmp_i1_5' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 5.74>
ST_34 : Operation 219 [1/3] (5.74ns)   --->   "%tmp_i1_5 = mul i32 %y_i_mid2, %length_read" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 219 'mul' 'tmp_i1_5' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.23>
ST_35 : Operation 220 [1/1] (2.55ns)   --->   "%tmp_i2 = add i32 %tmp_i1_5, %x_i_mid2" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 220 'add' 'tmp_i2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tmp_i2 to i13" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 221 'trunc' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_i2 to i11" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 222 'trunc' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl_i2 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_16, i2 0)" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 223 'bitconcatenate' 'p_shl_i2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (1.67ns)   --->   "%current_V_1 = sub i13 %p_shl_i2, %tmp_15" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:97]   --->   Operation 224 'sub' 'current_V_1' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.93>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_20_i = zext i13 %current_V_1 to i64" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 225 'zext' 'tmp_20_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%sectionData_addr_4 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_20_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 226 'getelementptr' 'sectionData_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 227 [2/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 227 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_36 : Operation 228 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i13 %current_V_1 to i14" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 228 'zext' 'lhs_V_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 229 [1/1] (1.67ns)   --->   "%r_V_5 = add i14 1, %lhs_V_3_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 229 'add' 'r_V_5' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_21_i = zext i14 %r_V_5 to i64" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 230 'zext' 'tmp_21_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 231 [1/1] (0.00ns)   --->   "%sectionData_addr_5 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_21_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 231 'getelementptr' 'sectionData_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 232 [2/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 232 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 37 <SV = 30> <Delay = 5.72>
ST_37 : Operation 233 [1/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 233 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_37 : Operation 234 [1/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 234 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_37 : Operation 235 [1/1] (1.67ns)   --->   "%r_V_6 = add i14 2, %lhs_V_3_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 235 'add' 'r_V_6' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_22_i = zext i14 %r_V_6 to i64" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 236 'zext' 'tmp_22_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%sectionData_addr_6 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_22_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 237 'getelementptr' 'sectionData_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_37 : Operation 238 [2/2] (3.25ns)   --->   "%sectionData_load_5 = load i32* %sectionData_addr_6, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 238 'load' 'sectionData_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_37 : Operation 239 [1/1] (2.47ns)   --->   "%tmp_i_i1 = icmp eq i32 %sectionData_load_3, %sectionData_load" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 239 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 240 [1/1] (2.47ns)   --->   "%tmp_i_i1_6 = icmp eq i32 %sectionData_load_4, %sectionData_load_1" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 240 'icmp' 'tmp_i_i1_6' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 5.72>
ST_38 : Operation 241 [1/2] (3.25ns)   --->   "%sectionData_load_5 = load i32* %sectionData_addr_6, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 241 'load' 'sectionData_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_38 : Operation 242 [1/1] (2.47ns)   --->   "%tmp_24_i_i1 = icmp eq i32 %sectionData_load_5, %sectionData_load_2" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 242 'icmp' 'tmp_24_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 243 [1/1] (1.54ns)   --->   "%result_V = add i12 1, %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:57->modeComputer/src/toplevel.cpp:97]   --->   Operation 243 'add' 'result_V' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 1.67>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:49->modeComputer/src/toplevel.cpp:97]   --->   Operation 244 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @freqXLoop_freqYLoop_s)"   --->   Operation 245 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 246 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:49->modeComputer/src/toplevel.cpp:97]   --->   Operation 247 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 248 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 249 'specregionbegin' 'tmp_25_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:52->modeComputer/src/toplevel.cpp:97]   --->   Operation 250 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node val_assign_1)   --->   "%tmp2 = and i1 %tmp_i_i1_6, %tmp_24_i_i1" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 251 'and' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 252 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign_1 = and i1 %tmp2, %tmp_i_i1" [modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 252 'and' 'val_assign_1' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 253 [1/1] (0.69ns)   --->   "%tmp_23_agg_result_V_s = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_1_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 253 'select' 'tmp_23_agg_result_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 254 [1/1] (0.69ns)   --->   "%tmp_23_agg_result_V_1 = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 254 'select' 'tmp_23_agg_result_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 255 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_25_i) nounwind" [modeComputer/src/toplevel.cpp:59->modeComputer/src/toplevel.cpp:97]   --->   Operation 255 'specregionend' 'empty_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 256 [1/1] (0.00ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:97]   --->   Operation 256 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 40 <SV = 25> <Delay = 1.99>
ST_40 : Operation 257 [1/1] (0.00ns)   --->   "%p_0111_1_load = load i12* %p_0111_1" [modeComputer/src/toplevel.cpp:101]   --->   Operation 257 'load' 'p_0111_1_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 258 [1/1] (1.99ns)   --->   "%tmp_10 = icmp ult i12 %agg_result_V_1_i, %p_0111_1_load" [modeComputer/src/toplevel.cpp:101]   --->   Operation 258 'icmp' 'tmp_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %._crit_edge, label %6" [modeComputer/src/toplevel.cpp:101]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 260 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %r, i32 %sectionData_load)" [modeComputer/src/toplevel.cpp:103]   --->   Operation 260 'write' <Predicate = (!tmp_10)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 261 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %g, i32 %sectionData_load_1)" [modeComputer/src/toplevel.cpp:104]   --->   Operation 261 'write' <Predicate = (!tmp_10)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 262 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %b, i32 %sectionData_load_2)" [modeComputer/src/toplevel.cpp:105]   --->   Operation 262 'write' <Predicate = (!tmp_10)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 263 [1/1] (1.76ns)   --->   "store i12 %agg_result_V_1_i, i12* %p_0111_1" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:97]   --->   Operation 263 'store' <Predicate = (!tmp_10)> <Delay = 1.76>

State 41 <SV = 26> <Delay = 2.55>
ST_41 : Operation 264 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %r, i32 %sectionData_load)" [modeComputer/src/toplevel.cpp:103]   --->   Operation 264 'write' <Predicate = (!tmp_i & !tmp_10)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_41 : Operation 265 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %g, i32 %sectionData_load_1)" [modeComputer/src/toplevel.cpp:104]   --->   Operation 265 'write' <Predicate = (!tmp_i & !tmp_10)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_41 : Operation 266 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %b, i32 %sectionData_load_2)" [modeComputer/src/toplevel.cpp:105]   --->   Operation 266 'write' <Predicate = (!tmp_i & !tmp_10)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_41 : Operation 267 [1/1] (0.00ns)   --->   "br label %._crit_edge" [modeComputer/src/toplevel.cpp:106]   --->   Operation 267 'br' <Predicate = (!tmp_i & !tmp_10)> <Delay = 0.00>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_2) nounwind" [modeComputer/src/toplevel.cpp:108]   --->   Operation 268 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (2.55ns)   --->   "%y_1 = add i32 %y_mid2, 1" [modeComputer/src/toplevel.cpp:84]   --->   Operation 269 'add' 'y_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 270 [1/1] (0.00ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:84]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 17> <Delay = 0.00>
ST_42 : Operation 271 [1/2] (0.00ns)   --->   "ret i32 1" [modeComputer/src/toplevel.cpp:111]   --->   Operation 271 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ MAXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sectionData]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ numberOfPixelsVisted]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ visited]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ram_read               (read             ) [ 0000000000000000000000000000000000000000000]
ram1                   (partselect       ) [ 0011111000000000000000000000000000000000000]
length_read            (read             ) [ 0001111111111111111111111111111111111111110]
height_read            (read             ) [ 0001111111111111111111111111111111111111110]
tmp_8                  (shl              ) [ 0000000000000000000000000000000000000000000]
tmp                    (sub              ) [ 0001110000000000000000000000000000000000000]
tmp_7                  (mul              ) [ 0000000000000000000000000000000000000000000]
tmp_9                  (trunc            ) [ 0000001111111111000000000000000000000000000]
tmp_1                  (zext             ) [ 0000000000000000000000000000000000000000000]
MAXI_addr              (getelementptr    ) [ 0000000111111111000000000000000000000000000]
p_add_i32_shr_cast7    (zext             ) [ 0000000111111000000000000000000000000000000]
StgValue_64            (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_65            (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_66            (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_67            (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_68            (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_69            (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_70            (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_71            (spectopmodule    ) [ 0000000000000000000000000000000000000000000]
StgValue_72            (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_73            (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_74            (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_75            (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_76            (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_77            (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_78            (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_79            (specinterface    ) [ 0000000000000000000000000000000000000000000]
MAXI_addr_rd_req       (readreq          ) [ 0000000000000000000000000000000000000000000]
StgValue_81            (br               ) [ 0000000000001111000000000000000000000000000]
indvar                 (phi              ) [ 0000000000000111000000000000000000000000000]
exitcond               (icmp             ) [ 0000000000000111000000000000000000000000000]
StgValue_84            (speclooptripcount) [ 0000000000000000000000000000000000000000000]
indvar_next            (add              ) [ 0000000000001111000000000000000000000000000]
StgValue_86            (br               ) [ 0000000000000000000000000000000000000000000]
MAXI_addr_read         (read             ) [ 0000000000000101000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_89            (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_90            (specloopname     ) [ 0000000000000000000000000000000000000000000]
indvar1                (zext             ) [ 0000000000000000000000000000000000000000000]
sectionData_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000]
StgValue_93            (store            ) [ 0000000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_95            (br               ) [ 0000000000001111000000000000000000000000000]
p_0111_1               (alloca           ) [ 0000000000000000111111111111111111111111110]
StgValue_97            (store            ) [ 0000000000000000000000000000000000000000000]
cast                   (zext             ) [ 0000000000000000011000000000000000000000000]
cast3                  (zext             ) [ 0000000000000000011000000000000000000000000]
StgValue_101           (store            ) [ 0000000000000000000000000000000000000000000]
tmp_11                 (trunc            ) [ 0000000000000000000111111111111111111111110]
bound                  (mul              ) [ 0000000000000000000111111111111111111111110]
StgValue_105           (br               ) [ 0000000000000000001111111111111111111111110]
indvar_flatten9        (phi              ) [ 0000000000000000000100000000000000000000000]
x                      (phi              ) [ 0000000000000000000100000000000000000000000]
y                      (phi              ) [ 0000000000000000000100000000000000000000000]
StgValue_109           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
exitcond_flatten1      (icmp             ) [ 0000000000000000000111111111111111111111110]
indvar_flatten_next1   (add              ) [ 0000000000000000001111111111111111111111110]
StgValue_112           (br               ) [ 0000000000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 0000000000000000000000000000000000000000000]
y_mid2                 (select           ) [ 0000000000000000000011111111111111111111110]
x_s                    (add              ) [ 0000000000000000000000000000000000000000000]
x_cast_mid2_v          (select           ) [ 0000000000000000001111111111111111111111110]
tmp_12                 (trunc            ) [ 0000000000000000000010000000000000000000000]
tmp_13                 (trunc            ) [ 0000000000000000000010000000000000000000000]
tmp_3                  (mul              ) [ 0000000000000000000000000000000000000000000]
tmp_4                  (add              ) [ 0000000000000000000001000000000000000000000]
tmp_14                 (shl              ) [ 0000000000000000000000000000000000000000000]
current_V              (sub              ) [ 0000000000000000000000100000000000000000000]
tmp_6                  (zext             ) [ 0000000000000000000000000000000000000000000]
sectionData_addr_1     (getelementptr    ) [ 0000000000000000000000100000000000000000000]
sectionData_load       (load             ) [ 0000000000000000000000011111111111111111110]
lhs_V_cast             (zext             ) [ 0000000000000000000000000000000000000000000]
r_V                    (add              ) [ 0000000000000000000000000000000000000000000]
tmp_5                  (zext             ) [ 0000000000000000000000000000000000000000000]
sectionData_addr_2     (getelementptr    ) [ 0000000000000000000000010000000000000000000]
r_V_1                  (add              ) [ 0000000000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 0000000000000000000000000000000000000000000]
sectionData_addr_3     (getelementptr    ) [ 0000000000000000000000010000000000000000000]
StgValue_137           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_138           (specloopname     ) [ 0000000000000000000000000000000000000000000]
StgValue_139           (speclooptripcount) [ 0000000000000000000000000000000000000000000]
StgValue_140           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_141           (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_2                  (specregionbegin  ) [ 0000000000000000000000001111111111111111110]
StgValue_143           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
sectionData_load_1     (load             ) [ 0000000000000000000000001111111111111111110]
sectionData_load_2     (load             ) [ 0000000000000000000000001111111111111111110]
numberOfPixelsVisted_1 (load             ) [ 0000000000000000000000001111010000000000000]
StgValue_147           (br               ) [ 0000000000000000000111111111111111111111110]
i_i                    (phi              ) [ 0000000000000000000000001000000000000000000]
tmp_i                  (icmp             ) [ 0000000000000000000111111111111111111111110]
i                      (add              ) [ 0000000000000000000111111111111111111111110]
StgValue_151           (br               ) [ 0000000000000000000000000000000000000000000]
i_i_cast5              (zext             ) [ 0000000000000000000000000000000000000000000]
p_shl_i                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
p_shl_i_cast           (zext             ) [ 0000000000000000000000000000000000000000000]
tmp_13_i               (sub              ) [ 0000000000000000000000000100000000000000000]
tmp_14_i               (sext             ) [ 0000000000000000000000000000000000000000000]
visited_addr           (getelementptr    ) [ 0000000000000000000000000100000000000000000]
visited_load           (load             ) [ 0000000000000000000000000000000000000000000]
tmp_15_i               (add              ) [ 0000000000000000000000000000000000000000000]
tmp_16_i               (sext             ) [ 0000000000000000000000000000000000000000000]
visited_addr_1         (getelementptr    ) [ 0000000000000000000000000010000000000000000]
tmp_17_i               (add              ) [ 0000000000000000000000000000000000000000000]
tmp_18_i               (sext             ) [ 0000000000000000000000000000000000000000000]
visited_addr_2         (getelementptr    ) [ 0000000000000000000000000010000000000000000]
tmp_i_i                (icmp             ) [ 0000000000000000000000000010000000000000000]
visited_load_1         (load             ) [ 0000000000000000000000000000000000000000000]
visited_load_2         (load             ) [ 0000000000000000000000000000000000000000000]
tmp_i_i_4              (icmp             ) [ 0000000000000000000000000000000000000000000]
tmp_24_i_i             (icmp             ) [ 0000000000000000000000000000000000000000000]
tmp1                   (and              ) [ 0000000000000000000000000000000000000000000]
val_assign             (and              ) [ 0000000000000000000000001001000000000000000]
StgValue_175           (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_19_i               (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_177           (speclooptripcount) [ 0000000000000000000000000000000000000000000]
StgValue_178           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_179           (br               ) [ 0000000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_181           (br               ) [ 0000000000000000000111111111111111111111110]
StgValue_182           (br               ) [ 0000000000000000000000000000000000000000000]
lhs_V_1_cast3          (zext             ) [ 0000000000000000000000000000000000000000000]
p_shl_i1               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
p_shl_i1_cast          (zext             ) [ 0000000000000000000000000000000000000000000]
r_V_2                  (sub              ) [ 0000000000000000000000000000000000000000000]
r_V_2_cast             (sext             ) [ 0000000000000000000000000000001000000000000]
tmp_i1                 (zext             ) [ 0000000000000000000000000000000000000000000]
visited_addr_3         (getelementptr    ) [ 0000000000000000000000000000000000000000000]
StgValue_190           (store            ) [ 0000000000000000000000000000000000000000000]
tmp_6_i                (add              ) [ 0000000000000000000000000000000000000000000]
StgValue_192           (store            ) [ 0000000000000000000000000000000000000000000]
lhs_V                  (zext             ) [ 0000000000000000000000000000000000000000000]
r_V_3                  (add              ) [ 0000000000000000000000000000000000000000000]
tmp_3_i                (zext             ) [ 0000000000000000000000000000000000000000000]
visited_addr_4         (getelementptr    ) [ 0000000000000000000000000000000000000000000]
StgValue_197           (store            ) [ 0000000000000000000000000000000000000000000]
r_V_4                  (add              ) [ 0000000000000000000000000000000000000000000]
tmp_5_i                (zext             ) [ 0000000000000000000000000000000000000000000]
visited_addr_5         (getelementptr    ) [ 0000000000000000000000000000000000000000000]
StgValue_201           (store            ) [ 0000000000000000000000000000000000000000000]
StgValue_202           (br               ) [ 0000000000000000000111111111111111111111110]
indvar_flatten         (phi              ) [ 0000000000000000000000000000000100000000000]
x_i                    (phi              ) [ 0000000000000000000000000000000100000000000]
agg_result_V_1_i       (phi              ) [ 0000000000000000000000000000000111111111100]
agg_result_V_load_i    (phi              ) [ 0000000000000000000000000000000111111111000]
y_i                    (phi              ) [ 0000000000000000000000000000000100000000000]
StgValue_208           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 0000000000000000000111111111111111111111110]
indvar_flatten_next    (add              ) [ 0000000000000000000111111111111111111111110]
StgValue_211           (br               ) [ 0000000000000000000000000000000000000000000]
exitcond_i5            (icmp             ) [ 0000000000000000000000000000000000000000000]
y_i_mid2               (select           ) [ 0000000000000000000000000000000111100000000]
x_1                    (add              ) [ 0000000000000000000000000000000000000000000]
x_i_mid2               (select           ) [ 0000000000000000000111111111111111111111110]
y_2                    (add              ) [ 0000000000000000000111111111111111111111110]
tmp_i1_5               (mul              ) [ 0000000000000000000000000000000100010000000]
tmp_i2                 (add              ) [ 0000000000000000000000000000000000000000000]
tmp_15                 (trunc            ) [ 0000000000000000000000000000000000000000000]
tmp_16                 (trunc            ) [ 0000000000000000000000000000000000000000000]
p_shl_i2               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
current_V_1            (sub              ) [ 0000000000000000000000000000000010001000000]
tmp_20_i               (zext             ) [ 0000000000000000000000000000000000000000000]
sectionData_addr_4     (getelementptr    ) [ 0000000000000000000000000000000100000100000]
lhs_V_3_cast           (zext             ) [ 0000000000000000000000000000000100000100000]
r_V_5                  (add              ) [ 0000000000000000000000000000000000000000000]
tmp_21_i               (zext             ) [ 0000000000000000000000000000000000000000000]
sectionData_addr_5     (getelementptr    ) [ 0000000000000000000000000000000100000100000]
sectionData_load_3     (load             ) [ 0000000000000000000000000000000000000000000]
sectionData_load_4     (load             ) [ 0000000000000000000000000000000000000000000]
r_V_6                  (add              ) [ 0000000000000000000000000000000000000000000]
tmp_22_i               (zext             ) [ 0000000000000000000000000000000000000000000]
sectionData_addr_6     (getelementptr    ) [ 0000000000000000000000000000000010000010000]
tmp_i_i1               (icmp             ) [ 0000000000000000000000000000000110000011000]
tmp_i_i1_6             (icmp             ) [ 0000000000000000000000000000000110000011000]
sectionData_load_5     (load             ) [ 0000000000000000000000000000000000000000000]
tmp_24_i_i1            (icmp             ) [ 0000000000000000000000000000000100000001000]
result_V               (add              ) [ 0000000000000000000000000000000100000001000]
StgValue_244           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_245           (specloopname     ) [ 0000000000000000000000000000000000000000000]
StgValue_246           (speclooptripcount) [ 0000000000000000000000000000000000000000000]
StgValue_247           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_248           (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_25_i               (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_250           (specpipeline     ) [ 0000000000000000000000000000000000000000000]
tmp2                   (and              ) [ 0000000000000000000000000000000000000000000]
val_assign_1           (and              ) [ 0000000000000000000000000000000000000000000]
tmp_23_agg_result_V_s  (select           ) [ 0000000000000000000111111111111111111111110]
tmp_23_agg_result_V_1  (select           ) [ 0000000000000000000111111111111111111111110]
empty_7                (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_256           (br               ) [ 0000000000000000000111111111111111111111110]
p_0111_1_load          (load             ) [ 0000000000000000000000000000000000000000000]
tmp_10                 (icmp             ) [ 0000000000000000000111111111111111111111110]
StgValue_259           (br               ) [ 0000000000000000000000000000000000000000000]
StgValue_263           (store            ) [ 0000000000000000000000000000000000000000000]
StgValue_264           (write            ) [ 0000000000000000000000000000000000000000000]
StgValue_265           (write            ) [ 0000000000000000000000000000000000000000000]
StgValue_266           (write            ) [ 0000000000000000000000000000000000000000000]
StgValue_267           (br               ) [ 0000000000000000000000000000000000000000000]
empty_8                (specregionend    ) [ 0000000000000000000000000000000000000000000]
y_1                    (add              ) [ 0000000000000000001111111111111111111111110]
StgValue_270           (br               ) [ 0000000000000000001111111111111111111111110]
StgValue_271           (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MAXI">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAXI"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="length_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="g">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sectionData">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sectionData"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="numberOfPixelsVisted">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numberOfPixelsVisted"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="visited">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="visited"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="toplevel_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_sectionDat"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mainXLoop_mainYLoop_s"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="freqXLoop_freqYLoop_s"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="p_0111_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0111_1/16 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ram_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ram_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_readreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="30" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="MAXI_addr_rd_req/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="MAXI_addr_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="8"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MAXI_addr_read/14 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="6"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_260/40 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="5"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_261/40 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="5"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_262/40 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sectionData_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="30" slack="0"/>
<pin id="186" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr/15 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="13" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="218" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="219" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
<pin id="221" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_93/15 sectionData_load/21 sectionData_load_1/22 sectionData_load_2/22 sectionData_load_3/36 sectionData_load_4/36 sectionData_load_5/37 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sectionData_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="13" slack="0"/>
<pin id="199" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_1/21 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sectionData_addr_2_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="14" slack="0"/>
<pin id="207" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_2/22 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sectionData_addr_3_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="14" slack="0"/>
<pin id="215" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_3/22 "/>
</bind>
</comp>

<comp id="223" class="1004" name="visited_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="15" slack="0"/>
<pin id="227" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr/24 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="3"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="13" slack="3"/>
<pin id="252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
<pin id="254" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="visited_load/24 visited_load_1/25 visited_load_2/25 StgValue_190/29 StgValue_197/30 StgValue_201/30 "/>
</bind>
</comp>

<comp id="236" class="1004" name="visited_addr_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="15" slack="0"/>
<pin id="240" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_1/25 "/>
</bind>
</comp>

<comp id="244" class="1004" name="visited_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="15" slack="0"/>
<pin id="248" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_2/25 "/>
</bind>
</comp>

<comp id="256" class="1004" name="visited_addr_3_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="44" slack="0"/>
<pin id="260" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_3/29 "/>
</bind>
</comp>

<comp id="264" class="1004" name="visited_addr_4_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="45" slack="0"/>
<pin id="268" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_4/30 "/>
</bind>
</comp>

<comp id="272" class="1004" name="visited_addr_5_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="45" slack="0"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_5/30 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sectionData_addr_4_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="13" slack="0"/>
<pin id="284" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_4/36 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sectionData_addr_5_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="14" slack="0"/>
<pin id="292" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_5/36 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sectionData_addr_6_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="14" slack="0"/>
<pin id="300" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_6/37 "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="30" slack="1"/>
<pin id="306" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="30" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/13 "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten9_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten9 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten9_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="64" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten9/19 "/>
</bind>
</comp>

<comp id="327" class="1005" name="x_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="x_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/19 "/>
</bind>
</comp>

<comp id="338" class="1005" name="y_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="y_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="32" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/19 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_i_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="12" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/24 "/>
</bind>
</comp>

<comp id="360" class="1005" name="indvar_flatten_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="indvar_flatten_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="64" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/31 "/>
</bind>
</comp>

<comp id="371" class="1005" name="x_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_i (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="x_i_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i/31 "/>
</bind>
</comp>

<comp id="382" class="1005" name="agg_result_V_1_i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="1"/>
<pin id="384" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="agg_result_V_1_i_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="12" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_1_i/31 "/>
</bind>
</comp>

<comp id="394" class="1005" name="agg_result_V_load_i_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="1"/>
<pin id="396" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load_i (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="agg_result_V_load_i_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="12" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load_i/31 "/>
</bind>
</comp>

<comp id="406" class="1005" name="y_i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_i (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="y_i_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="32" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i/31 "/>
</bind>
</comp>

<comp id="417" class="1004" name="ram1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="30" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="3" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ram1/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_8_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_9_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="30" slack="5"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="MAXI_addr_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MAXI_addr/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_add_i32_shr_cast7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="30" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_add_i32_shr_cast7/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="exitcond_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="30" slack="0"/>
<pin id="463" dir="0" index="1" bw="30" slack="8"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="indvar_next_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="30" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="indvar1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="30" slack="2"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/15 "/>
</bind>
</comp>

<comp id="477" class="1004" name="StgValue_97_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="12" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/16 "/>
</bind>
</comp>

<comp id="483" class="1004" name="cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="12"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/16 "/>
</bind>
</comp>

<comp id="486" class="1004" name="cast3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="12"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/16 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/16 "/>
</bind>
</comp>

<comp id="495" class="1004" name="StgValue_101_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="12" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_11_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="14"/>
<pin id="502" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="503" class="1004" name="exitcond_flatten1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="1"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/19 "/>
</bind>
</comp>

<comp id="508" class="1004" name="indvar_flatten_next1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/19 "/>
</bind>
</comp>

<comp id="514" class="1004" name="exitcond1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="15"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/19 "/>
</bind>
</comp>

<comp id="519" class="1004" name="y_mid2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="32" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/19 "/>
</bind>
</comp>

<comp id="527" class="1004" name="x_s_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_s/19 "/>
</bind>
</comp>

<comp id="533" class="1004" name="x_cast_mid2_v_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_cast_mid2_v/19 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_12_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_13_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/19 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_14_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="1"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_14/21 "/>
</bind>
</comp>

<comp id="554" class="1004" name="current_V_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="0"/>
<pin id="556" dir="0" index="1" bw="13" slack="1"/>
<pin id="557" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_V/21 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_6_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="13" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="564" class="1004" name="lhs_V_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="1"/>
<pin id="566" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/22 "/>
</bind>
</comp>

<comp id="567" class="1004" name="r_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="13" slack="0"/>
<pin id="570" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/22 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="578" class="1004" name="r_V_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="0" index="1" bw="13" slack="0"/>
<pin id="581" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/22 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_s_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="589" class="1004" name="numberOfPixelsVisted_1_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="numberOfPixelsVisted_1/23 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="0"/>
<pin id="595" dir="0" index="1" bw="12" slack="1"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/24 "/>
</bind>
</comp>

<comp id="598" class="1004" name="i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="604" class="1004" name="i_i_cast5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast5/24 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_shl_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="0" index="1" bw="12" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/24 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_shl_i_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="0"/>
<pin id="618" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/24 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_13_i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="14" slack="0"/>
<pin id="622" dir="0" index="1" bw="12" slack="0"/>
<pin id="623" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13_i/24 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_14_i_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_i/24 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_15_i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="15" slack="1"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/25 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_16_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="15" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_i/25 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_17_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="1"/>
<pin id="643" dir="0" index="1" bw="3" slack="0"/>
<pin id="644" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_i/25 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_18_i_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="15" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_i/25 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_i_i_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="3"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/25 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_i_i_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="3"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_4/26 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_24_i_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="3"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i_i/26 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/26 "/>
</bind>
</comp>

<comp id="672" class="1004" name="val_assign_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="1"/>
<pin id="675" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign/26 "/>
</bind>
</comp>

<comp id="677" class="1004" name="lhs_V_1_cast3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="2"/>
<pin id="679" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast3/29 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_shl_i1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="14" slack="0"/>
<pin id="682" dir="0" index="1" bw="12" slack="2"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i1/29 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_shl_i1_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="0"/>
<pin id="689" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i1_cast/29 "/>
</bind>
</comp>

<comp id="691" class="1004" name="r_V_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="14" slack="0"/>
<pin id="693" dir="0" index="1" bw="12" slack="0"/>
<pin id="694" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/29 "/>
</bind>
</comp>

<comp id="697" class="1004" name="r_V_2_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="15" slack="0"/>
<pin id="699" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2_cast/29 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_i1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="15" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/29 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_6_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="2"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i/29 "/>
</bind>
</comp>

<comp id="711" class="1004" name="StgValue_192_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="0" index="1" bw="12" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_192/29 "/>
</bind>
</comp>

<comp id="717" class="1004" name="lhs_V_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="15" slack="1"/>
<pin id="719" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/30 "/>
</bind>
</comp>

<comp id="720" class="1004" name="r_V_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="44" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/30 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_3_i_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="45" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/30 "/>
</bind>
</comp>

<comp id="731" class="1004" name="r_V_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="44" slack="0"/>
<pin id="733" dir="0" index="1" bw="3" slack="0"/>
<pin id="734" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/30 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_5_i_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="45" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/30 "/>
</bind>
</comp>

<comp id="742" class="1004" name="exitcond_flatten_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="0"/>
<pin id="744" dir="0" index="1" bw="64" slack="9"/>
<pin id="745" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/31 "/>
</bind>
</comp>

<comp id="747" class="1004" name="indvar_flatten_next_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/31 "/>
</bind>
</comp>

<comp id="753" class="1004" name="exitcond_i5_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="23"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/31 "/>
</bind>
</comp>

<comp id="758" class="1004" name="y_i_mid2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="32" slack="0"/>
<pin id="762" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_i_mid2/31 "/>
</bind>
</comp>

<comp id="766" class="1004" name="x_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/31 "/>
</bind>
</comp>

<comp id="772" class="1004" name="x_i_mid2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="0" index="2" bw="32" slack="0"/>
<pin id="776" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_i_mid2/31 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="0" index="1" bw="32" slack="24"/>
<pin id="783" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i1_5/32 "/>
</bind>
</comp>

<comp id="784" class="1004" name="y_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="1"/>
<pin id="787" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/32 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_i2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="0" index="1" bw="32" slack="4"/>
<pin id="792" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i2/35 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_15_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/35 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_16_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/35 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_shl_i2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="13" slack="0"/>
<pin id="803" dir="0" index="1" bw="11" slack="0"/>
<pin id="804" dir="0" index="2" bw="1" slack="0"/>
<pin id="805" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i2/35 "/>
</bind>
</comp>

<comp id="809" class="1004" name="current_V_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="0"/>
<pin id="811" dir="0" index="1" bw="13" slack="0"/>
<pin id="812" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_V_1/35 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_20_i_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="13" slack="1"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i/36 "/>
</bind>
</comp>

<comp id="819" class="1004" name="lhs_V_3_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="13" slack="1"/>
<pin id="821" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/36 "/>
</bind>
</comp>

<comp id="822" class="1004" name="r_V_5_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="13" slack="0"/>
<pin id="825" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/36 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_21_i_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i/36 "/>
</bind>
</comp>

<comp id="833" class="1004" name="r_V_6_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="0"/>
<pin id="835" dir="0" index="1" bw="13" slack="1"/>
<pin id="836" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_6/37 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_22_i_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_i/37 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_i_i1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="11"/>
<pin id="846" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1/37 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_i_i1_6_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="10"/>
<pin id="851" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1_6/37 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_24_i_i1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="11"/>
<pin id="856" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i_i1/38 "/>
</bind>
</comp>

<comp id="858" class="1004" name="result_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="12" slack="7"/>
<pin id="861" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/38 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="2"/>
<pin id="866" dir="0" index="1" bw="1" slack="1"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/39 "/>
</bind>
</comp>

<comp id="868" class="1004" name="val_assign_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="2"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign_1/39 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_23_agg_result_V_s_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="12" slack="1"/>
<pin id="876" dir="0" index="2" bw="12" slack="8"/>
<pin id="877" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23_agg_result_V_s/39 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_23_agg_result_V_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="12" slack="1"/>
<pin id="883" dir="0" index="2" bw="12" slack="8"/>
<pin id="884" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23_agg_result_V_1/39 "/>
</bind>
</comp>

<comp id="887" class="1004" name="p_0111_1_load_load_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="12" slack="12"/>
<pin id="889" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0111_1_load/40 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_10_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="1"/>
<pin id="892" dir="0" index="1" bw="12" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/40 "/>
</bind>
</comp>

<comp id="896" class="1004" name="StgValue_263_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="1"/>
<pin id="898" dir="0" index="1" bw="12" slack="12"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_263/40 "/>
</bind>
</comp>

<comp id="901" class="1004" name="y_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="10"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/41 "/>
</bind>
</comp>

<comp id="906" class="1007" name="grp_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="13" slack="1"/>
<pin id="908" dir="0" index="1" bw="13" slack="2"/>
<pin id="909" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="910" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3/20 tmp_4/20 "/>
</bind>
</comp>

<comp id="911" class="1005" name="ram1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="30" slack="5"/>
<pin id="913" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="ram1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="length_read_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="12"/>
<pin id="918" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="height_read_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_9_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="30" slack="1"/>
<pin id="938" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="942" class="1005" name="MAXI_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr "/>
</bind>
</comp>

<comp id="948" class="1005" name="p_add_i32_shr_cast7_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_add_i32_shr_cast7 "/>
</bind>
</comp>

<comp id="953" class="1005" name="exitcond_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="957" class="1005" name="indvar_next_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="30" slack="0"/>
<pin id="959" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="962" class="1005" name="MAXI_addr_read_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr_read "/>
</bind>
</comp>

<comp id="967" class="1005" name="p_0111_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="12" slack="0"/>
<pin id="969" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="p_0111_1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="cast_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="64" slack="1"/>
<pin id="976" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="979" class="1005" name="cast3_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="64" slack="1"/>
<pin id="981" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_11_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="13" slack="2"/>
<pin id="986" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="989" class="1005" name="bound_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="1"/>
<pin id="991" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="998" class="1005" name="indvar_flatten_next1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="0"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="y_mid2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="10"/>
<pin id="1005" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="x_cast_mid2_v_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_cast_mid2_v "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_12_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="1"/>
<pin id="1015" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_13_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="13" slack="1"/>
<pin id="1020" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_4_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="13" slack="1"/>
<pin id="1025" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="current_V_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="13" slack="1"/>
<pin id="1031" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="current_V "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sectionData_addr_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="13" slack="1"/>
<pin id="1036" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="sectionData_load_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="3"/>
<pin id="1041" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sectionData_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="sectionData_addr_2_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="13" slack="1"/>
<pin id="1049" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sectionData_addr_3_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="13" slack="1"/>
<pin id="1054" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_3 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sectionData_load_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="3"/>
<pin id="1059" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sectionData_load_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sectionData_load_2_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="3"/>
<pin id="1067" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sectionData_load_2 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="numberOfPixelsVisted_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="12" slack="1"/>
<pin id="1075" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="numberOfPixelsVisted_1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_i_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="1"/>
<pin id="1083" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1085" class="1005" name="i_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="12" slack="0"/>
<pin id="1087" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_13_i_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="15" slack="1"/>
<pin id="1092" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="1096" class="1005" name="visited_addr_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="13" slack="1"/>
<pin id="1098" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr "/>
</bind>
</comp>

<comp id="1101" class="1005" name="visited_addr_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="13" slack="1"/>
<pin id="1103" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="visited_addr_2_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="13" slack="1"/>
<pin id="1108" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_i_i_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1116" class="1005" name="val_assign_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="1"/>
<pin id="1118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="1120" class="1005" name="r_V_2_cast_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="44" slack="1"/>
<pin id="1122" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2_cast "/>
</bind>
</comp>

<comp id="1125" class="1005" name="exitcond_flatten_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1129" class="1005" name="indvar_flatten_next_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="64" slack="0"/>
<pin id="1131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1134" class="1005" name="y_i_mid2_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_i_mid2 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="x_i_mid2_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_i_mid2 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="y_2_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="1"/>
<pin id="1148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp_i1_5_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="1"/>
<pin id="1153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_5 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="current_V_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="13" slack="1"/>
<pin id="1158" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="current_V_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="sectionData_addr_4_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="13" slack="1"/>
<pin id="1164" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_4 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="lhs_V_3_cast_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="14" slack="1"/>
<pin id="1169" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_3_cast "/>
</bind>
</comp>

<comp id="1172" class="1005" name="sectionData_addr_5_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="13" slack="1"/>
<pin id="1174" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_5 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="sectionData_addr_6_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="13" slack="1"/>
<pin id="1179" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_6 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_i_i1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="2"/>
<pin id="1184" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_i_i1_6_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="2"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i1_6 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp_24_i_i1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i_i1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="result_V_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="12" slack="1"/>
<pin id="1199" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_23_agg_result_V_s_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="12" slack="1"/>
<pin id="1205" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_agg_result_V_s "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_23_agg_result_V_1_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="12" slack="1"/>
<pin id="1210" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_agg_result_V_1 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="tmp_10_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="1"/>
<pin id="1215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="y_1_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="126" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="126" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="126" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="66" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="296" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="88" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="88" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="132" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="24" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="431"><net_src comp="138" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="24" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="138" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="446"><net_src comp="439" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="450" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="465"><net_src comp="308" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="308" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="304" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="481"><net_src comp="88" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="16" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="507"><net_src comp="320" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="320" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="92" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="342" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="342" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="34" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="331" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="514" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="331" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="519" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="571"><net_src comp="96" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="582"><net_src comp="98" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="564" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="592"><net_src comp="16" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="353" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="353" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="104" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="353" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="106" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="353" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="108" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="604" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="635"><net_src comp="110" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="645"><net_src comp="112" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="655"><net_src comp="230" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="230" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="230" pin="7"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="656" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="685"><net_src comp="106" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="108" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="690"><net_src comp="680" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="677" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="710"><net_src comp="104" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="16" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="116" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="735"><net_src comp="717" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="118" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="746"><net_src comp="364" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="364" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="92" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="410" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="34" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="410" pin="4"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="58" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="375" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="753" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="375" pin="4"/><net_sink comp="772" pin=2"/></net>

<net id="788"><net_src comp="58" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="796"><net_src comp="789" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="120" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="108" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="801" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="793" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="815" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="826"><net_src comp="96" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="837"><net_src comp="98" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="833" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="847"><net_src comp="189" pin="7"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="189" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="189" pin="7"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="104" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="394" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="872"><net_src comp="864" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="382" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="885"><net_src comp="868" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="394" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="894"><net_src comp="382" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="382" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="58" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="914"><net_src comp="417" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="919"><net_src comp="138" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="926"><net_src comp="144" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="934"><net_src comp="433" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="939"><net_src comp="443" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="945"><net_src comp="450" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="951"><net_src comp="457" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="956"><net_src comp="461" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="466" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="965"><net_src comp="156" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="970"><net_src comp="128" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="977"><net_src comp="483" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="982"><net_src comp="486" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="987"><net_src comp="500" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="992"><net_src comp="489" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1001"><net_src comp="508" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1006"><net_src comp="519" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1011"><net_src comp="533" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1016"><net_src comp="541" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1021"><net_src comp="545" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1026"><net_src comp="906" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1032"><net_src comp="554" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1037"><net_src comp="195" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1042"><net_src comp="189" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1046"><net_src comp="1039" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1050"><net_src comp="203" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1055"><net_src comp="211" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1060"><net_src comp="189" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1063"><net_src comp="1057" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1064"><net_src comp="1057" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1068"><net_src comp="189" pin="7"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="1071"><net_src comp="1065" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1072"><net_src comp="1065" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1076"><net_src comp="589" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1080"><net_src comp="1073" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1084"><net_src comp="593" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="598" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1093"><net_src comp="620" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1099"><net_src comp="223" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1104"><net_src comp="236" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1109"><net_src comp="244" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1114"><net_src comp="651" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1119"><net_src comp="672" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="697" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1128"><net_src comp="742" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="747" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1137"><net_src comp="758" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1143"><net_src comp="772" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1149"><net_src comp="784" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1154"><net_src comp="780" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1159"><net_src comp="809" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1165"><net_src comp="280" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1170"><net_src comp="819" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1175"><net_src comp="288" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1180"><net_src comp="296" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1185"><net_src comp="843" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1190"><net_src comp="848" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1195"><net_src comp="853" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1200"><net_src comp="858" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1206"><net_src comp="873" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1211"><net_src comp="880" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1216"><net_src comp="890" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="901" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="342" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {41 }
	Port: g | {41 }
	Port: b | {41 }
	Port: sectionData | {15 }
	Port: numberOfPixelsVisted | {16 29 }
	Port: visited | {29 30 }
 - Input state : 
	Port: toplevel : MAXI | {6 7 8 9 10 11 12 14 }
	Port: toplevel : ram | {1 }
	Port: toplevel : length_r | {1 }
	Port: toplevel : height | {1 }
	Port: toplevel : sectionData | {21 22 23 36 37 38 }
	Port: toplevel : numberOfPixelsVisted | {23 }
	Port: toplevel : visited | {24 25 26 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		tmp_9 : 1
	State 6
		MAXI_addr : 1
		MAXI_addr_rd_req : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		exitcond : 1
		indvar_next : 1
		StgValue_86 : 2
	State 14
	State 15
		sectionData_addr : 1
		StgValue_93 : 2
		burstread_rend : 1
	State 16
		bound : 1
		StgValue_101 : 1
	State 17
	State 18
	State 19
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_112 : 2
		exitcond1 : 1
		y_mid2 : 2
		x_s : 1
		x_cast_mid2_v : 2
		tmp_12 : 3
		tmp_13 : 3
	State 20
		tmp_4 : 1
	State 21
		tmp_6 : 1
		sectionData_addr_1 : 2
		sectionData_load : 3
	State 22
		r_V : 1
		tmp_5 : 2
		sectionData_addr_2 : 3
		sectionData_load_1 : 4
		r_V_1 : 1
		tmp_s : 2
		sectionData_addr_3 : 3
		sectionData_load_2 : 4
	State 23
	State 24
		tmp_i : 1
		i : 1
		StgValue_151 : 2
		i_i_cast5 : 1
		p_shl_i : 1
		p_shl_i_cast : 2
		tmp_13_i : 3
		tmp_14_i : 4
		visited_addr : 5
		visited_load : 6
	State 25
		tmp_16_i : 1
		visited_addr_1 : 2
		visited_load_1 : 3
		tmp_18_i : 1
		visited_addr_2 : 2
		visited_load_2 : 3
		tmp_i_i : 1
	State 26
		tmp_i_i_4 : 1
		tmp_24_i_i : 1
		tmp1 : 2
		val_assign : 2
	State 27
		empty : 1
	State 28
	State 29
		p_shl_i1_cast : 1
		r_V_2 : 2
		r_V_2_cast : 3
		tmp_i1 : 4
		visited_addr_3 : 5
		StgValue_190 : 6
		StgValue_192 : 1
	State 30
		r_V_3 : 1
		tmp_3_i : 2
		visited_addr_4 : 3
		StgValue_197 : 4
		r_V_4 : 1
		tmp_5_i : 2
		visited_addr_5 : 3
		StgValue_201 : 4
	State 31
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_211 : 2
		exitcond_i5 : 1
		y_i_mid2 : 2
		x_1 : 1
		x_i_mid2 : 2
	State 32
	State 33
	State 34
	State 35
		tmp_15 : 1
		tmp_16 : 1
		p_shl_i2 : 2
		current_V_1 : 3
	State 36
		sectionData_addr_4 : 1
		sectionData_load_3 : 2
		r_V_5 : 1
		tmp_21_i : 2
		sectionData_addr_5 : 3
		sectionData_load_4 : 4
	State 37
		tmp_22_i : 1
		sectionData_addr_6 : 2
		sectionData_load_5 : 3
		tmp_i_i1 : 1
		tmp_i_i1_6 : 1
	State 38
		tmp_24_i_i1 : 1
	State 39
		empty_7 : 1
	State 40
		tmp_10 : 1
		StgValue_259 : 2
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_439          |    4    |   166   |    49   |
|    mul   |          grp_fu_489          |    4    |   166   |    49   |
|          |          grp_fu_780          |    4    |   166   |    49   |
|----------|------------------------------|---------|---------|---------|
|          |      indvar_next_fu_466      |    0    |    0    |    37   |
|          |  indvar_flatten_next1_fu_508 |    0    |    0    |    71   |
|          |          x_s_fu_527          |    0    |    0    |    39   |
|          |          r_V_fu_567          |    0    |    0    |    17   |
|          |         r_V_1_fu_578         |    0    |    0    |    17   |
|          |           i_fu_598           |    0    |    0    |    12   |
|          |        tmp_15_i_fu_631       |    0    |    0    |    21   |
|          |        tmp_17_i_fu_641       |    0    |    0    |    21   |
|          |        tmp_6_i_fu_706        |    0    |    0    |    12   |
|    add   |         r_V_3_fu_720         |    0    |    0    |    51   |
|          |         r_V_4_fu_731         |    0    |    0    |    51   |
|          |  indvar_flatten_next_fu_747  |    0    |    0    |    71   |
|          |          x_1_fu_766          |    0    |    0    |    39   |
|          |          y_2_fu_784          |    0    |    0    |    39   |
|          |         tmp_i2_fu_789        |    0    |    0    |    39   |
|          |         r_V_5_fu_822         |    0    |    0    |    17   |
|          |         r_V_6_fu_833         |    0    |    0    |    17   |
|          |        result_V_fu_858       |    0    |    0    |    12   |
|          |          y_1_fu_901          |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |        exitcond_fu_461       |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_503   |    0    |    0    |    29   |
|          |       exitcond1_fu_514       |    0    |    0    |    18   |
|          |         tmp_i_fu_593         |    0    |    0    |    13   |
|          |        tmp_i_i_fu_651        |    0    |    0    |    18   |
|          |       tmp_i_i_4_fu_656       |    0    |    0    |    18   |
|   icmp   |       tmp_24_i_i_fu_661      |    0    |    0    |    18   |
|          |    exitcond_flatten_fu_742   |    0    |    0    |    29   |
|          |      exitcond_i5_fu_753      |    0    |    0    |    18   |
|          |        tmp_i_i1_fu_843       |    0    |    0    |    18   |
|          |       tmp_i_i1_6_fu_848      |    0    |    0    |    18   |
|          |      tmp_24_i_i1_fu_853      |    0    |    0    |    18   |
|          |         tmp_10_fu_890        |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |         y_mid2_fu_519        |    0    |    0    |    32   |
|          |     x_cast_mid2_v_fu_533     |    0    |    0    |    32   |
|  select  |        y_i_mid2_fu_758       |    0    |    0    |    32   |
|          |        x_i_mid2_fu_772       |    0    |    0    |    32   |
|          | tmp_23_agg_result_V_s_fu_873 |    0    |    0    |    12   |
|          | tmp_23_agg_result_V_1_fu_880 |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_433          |    0    |    0    |    39   |
|          |       current_V_fu_554       |    0    |    0    |    17   |
|    sub   |        tmp_13_i_fu_620       |    0    |    0    |    19   |
|          |         r_V_2_fu_691         |    0    |    0    |    19   |
|          |      current_V_1_fu_809      |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_666         |    0    |    0    |    2    |
|    and   |       val_assign_fu_672      |    0    |    0    |    2    |
|          |          tmp2_fu_864         |    0    |    0    |    2    |
|          |      val_assign_1_fu_868     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_906          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     ram_read_read_fu_132     |    0    |    0    |    0    |
|   read   |        grp_read_fu_138       |    0    |    0    |    0    |
|          |        grp_read_fu_144       |    0    |    0    |    0    |
|          |  MAXI_addr_read_read_fu_156  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_150      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       grp_write_fu_161       |    0    |    0    |    0    |
|   write  |       grp_write_fu_168       |    0    |    0    |    0    |
|          |       grp_write_fu_175       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|          ram1_fu_417         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_8_fu_427         |    0    |    0    |    0    |
|          |         tmp_14_fu_549        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_443         |    0    |    0    |    0    |
|          |         tmp_11_fu_500        |    0    |    0    |    0    |
|   trunc  |         tmp_12_fu_541        |    0    |    0    |    0    |
|          |         tmp_13_fu_545        |    0    |    0    |    0    |
|          |         tmp_15_fu_793        |    0    |    0    |    0    |
|          |         tmp_16_fu_797        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_447         |    0    |    0    |    0    |
|          |  p_add_i32_shr_cast7_fu_457  |    0    |    0    |    0    |
|          |        indvar1_fu_472        |    0    |    0    |    0    |
|          |          cast_fu_483         |    0    |    0    |    0    |
|          |         cast3_fu_486         |    0    |    0    |    0    |
|          |         tmp_6_fu_559         |    0    |    0    |    0    |
|          |       lhs_V_cast_fu_564      |    0    |    0    |    0    |
|          |         tmp_5_fu_573         |    0    |    0    |    0    |
|          |         tmp_s_fu_584         |    0    |    0    |    0    |
|          |       i_i_cast5_fu_604       |    0    |    0    |    0    |
|   zext   |      p_shl_i_cast_fu_616     |    0    |    0    |    0    |
|          |     lhs_V_1_cast3_fu_677     |    0    |    0    |    0    |
|          |     p_shl_i1_cast_fu_687     |    0    |    0    |    0    |
|          |         tmp_i1_fu_701        |    0    |    0    |    0    |
|          |         lhs_V_fu_717         |    0    |    0    |    0    |
|          |        tmp_3_i_fu_726        |    0    |    0    |    0    |
|          |        tmp_5_i_fu_737        |    0    |    0    |    0    |
|          |        tmp_20_i_fu_815       |    0    |    0    |    0    |
|          |      lhs_V_3_cast_fu_819     |    0    |    0    |    0    |
|          |        tmp_21_i_fu_828       |    0    |    0    |    0    |
|          |        tmp_22_i_fu_838       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        p_shl_i_fu_608        |    0    |    0    |    0    |
|bitconcatenate|        p_shl_i1_fu_680       |    0    |    0    |    0    |
|          |        p_shl_i2_fu_801       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_14_i_fu_626       |    0    |    0    |    0    |
|   sext   |        tmp_16_i_fu_636       |    0    |    0    |    0    |
|          |        tmp_18_i_fu_646       |    0    |    0    |    0    |
|          |       r_V_2_cast_fu_697      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    13   |   498   |   1286  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|sectionData|   16   |    0   |    0   |
|  visited  |   16   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   32   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     MAXI_addr_read_reg_962    |   32   |
|       MAXI_addr_reg_942       |   32   |
|    agg_result_V_1_i_reg_382   |   12   |
|  agg_result_V_load_i_reg_394  |   12   |
|         bound_reg_989         |   64   |
|         cast3_reg_979         |   64   |
|          cast_reg_974         |   64   |
|      current_V_1_reg_1156     |   13   |
|       current_V_reg_1029      |   13   |
|   exitcond_flatten_reg_1125   |    1   |
|        exitcond_reg_953       |    1   |
|      height_read_reg_923      |   32   |
|          i_i_reg_349          |   12   |
|           i_reg_1085          |   12   |
|    indvar_flatten9_reg_316    |   64   |
|  indvar_flatten_next1_reg_998 |   64   |
|  indvar_flatten_next_reg_1129 |   64   |
|     indvar_flatten_reg_360    |   64   |
|      indvar_next_reg_957      |   30   |
|         indvar_reg_304        |   30   |
|      length_read_reg_916      |   32   |
|     lhs_V_3_cast_reg_1167     |   14   |
|numberOfPixelsVisted_1_reg_1073|   12   |
|        p_0111_1_reg_967       |   12   |
|  p_add_i32_shr_cast7_reg_948  |   32   |
|      r_V_2_cast_reg_1120      |   44   |
|          ram1_reg_911         |   30   |
|       result_V_reg_1197       |   12   |
|  sectionData_addr_1_reg_1034  |   13   |
|  sectionData_addr_2_reg_1047  |   13   |
|  sectionData_addr_3_reg_1052  |   13   |
|  sectionData_addr_4_reg_1162  |   13   |
|  sectionData_addr_5_reg_1172  |   13   |
|  sectionData_addr_6_reg_1177  |   13   |
|  sectionData_load_1_reg_1057  |   32   |
|  sectionData_load_2_reg_1065  |   32   |
|   sectionData_load_reg_1039   |   32   |
|        tmp_10_reg_1213        |    1   |
|         tmp_11_reg_984        |   13   |
|        tmp_12_reg_1013        |   13   |
|       tmp_13_i_reg_1090       |   15   |
|        tmp_13_reg_1018        |   13   |
| tmp_23_agg_result_V_1_reg_1208|   12   |
| tmp_23_agg_result_V_s_reg_1203|   12   |
|      tmp_24_i_i1_reg_1192     |    1   |
|         tmp_4_reg_1023        |   13   |
|         tmp_9_reg_936         |   30   |
|       tmp_i1_5_reg_1151       |   32   |
|      tmp_i_i1_6_reg_1187      |    1   |
|       tmp_i_i1_reg_1182       |    1   |
|        tmp_i_i_reg_1111       |    1   |
|         tmp_i_reg_1081        |    1   |
|          tmp_reg_931          |   32   |
|      val_assign_reg_1116      |    1   |
|    visited_addr_1_reg_1101    |   13   |
|    visited_addr_2_reg_1106    |   13   |
|     visited_addr_reg_1096     |   13   |
|     x_cast_mid2_v_reg_1008    |   32   |
|       x_i_mid2_reg_1140       |   32   |
|          x_i_reg_371          |   32   |
|           x_reg_327           |   32   |
|          y_1_reg_1217         |   32   |
|          y_2_reg_1146         |   32   |
|       y_i_mid2_reg_1134       |   32   |
|          y_i_reg_406          |   32   |
|        y_mid2_reg_1003        |   32   |
|           y_reg_338           |   32   |
+-------------------------------+--------+
|             Total             |  1593  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_readreq_fu_150     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_readreq_fu_150     |  p2  |   2  |  30  |   60   ||    9    |
|      grp_access_fu_189      |  p0  |   7  |  13  |   91   ||    38   |
|      grp_access_fu_189      |  p2  |   6  |   0  |    0   ||    33   |
|      grp_access_fu_230      |  p0  |   5  |  13  |   65   ||    27   |
|      grp_access_fu_230      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_230      |  p4  |   2  |  13  |   26   ||    9    |
|        indvar_reg_304       |  p0  |   2  |  30  |   60   ||    9    |
|   agg_result_V_1_i_reg_382  |  p0  |   2  |  12  |   24   ||    9    |
| agg_result_V_load_i_reg_394 |  p0  |   2  |  12  |   24   ||    9    |
|          grp_fu_489         |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_489         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_906         |  p0  |   2  |  13  |   26   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   568  || 23.6164 ||   200   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    -   |   498  |  1286  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   200  |
|  Register |    -   |    -   |    -   |  1593  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   13   |   23   |  2091  |  1486  |
+-----------+--------+--------+--------+--------+--------+
