<stg><name>image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %threshold

]]></Node>
<StgValue><ssdm name="threshold_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %input_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_image

]]></Node>
<StgValue><ssdm name="input_image_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %output_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_image

]]></Node>
<StgValue><ssdm name="output_image_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.body:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.body:2 %gmem_addr = getelementptr i8 %gmem, i64 %output_image_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.body:3 %gmem_addr_1 = getelementptr i8 %gmem, i64 %input_image_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:5 %icmp_ln11 = icmp_eq  i32 %i_1, i32 %mul_read

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:6 %add_ln11 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:7 %br_ln11 = br i1 %icmp_ln11, void %for.body.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:6 %store_ln11 = store i32 %add_ln11, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:1 %input_pixel_reg = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="input_pixel_reg"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
for.body.split:2 %zext_ln14 = zext i8 %input_pixel_reg

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:3 %icmp_ln14 = icmp_ugt  i32 %zext_ln14, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:4 %output_pixel_req = select i1 %icmp_ln14, i8 %trunc_ln_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:0 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.body.split:5 %write_ln15 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %output_pixel_req, i1 1

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:7 %br_ln11 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="47" name="output_image" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_image"/></StgValue>
</port>
<port id="48" name="input_image" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_image"/></StgValue>
</port>
<port id="49" name="mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul"/></StgValue>
</port>
<port id="50" name="threshold" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="threshold"/></StgValue>
</port>
<port id="51" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="i" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="gmem" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="58" from="empty_1" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="63" from="empty_2" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="68" from="empty_3" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="70" from="empty_4" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="empty_2" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="77" from="empty_2" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="78" from="empty_2" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i8" to="trunc_ln_read" fromId="82" toId="9">
</dataflow>
<dataflow id="84" from="trunc_ln" to="trunc_ln_read" fromId="51" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i32" to="threshold_read" fromId="85" toId="10">
</dataflow>
<dataflow id="87" from="threshold" to="threshold_read" fromId="50" toId="10">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i32" to="mul_read" fromId="85" toId="11">
</dataflow>
<dataflow id="89" from="mul" to="mul_read" fromId="49" toId="11">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i64" to="input_image_read" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="input_image" to="input_image_read" fromId="48" toId="12">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i64" to="output_image_read" fromId="90" toId="13">
</dataflow>
<dataflow id="94" from="output_image" to="output_image_read" fromId="47" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_59" to="store_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="96" from="i" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="97" from="i" to="i_1" fromId="7" toId="16">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="gmem" to="specbitsmap_ln0" fromId="46" toId="17">
</dataflow>
<dataflow id="101" from="gmem" to="gmem_addr" fromId="46" toId="18">
</dataflow>
<dataflow id="102" from="output_image_read" to="gmem_addr" fromId="13" toId="18">
</dataflow>
<dataflow id="103" from="gmem" to="gmem_addr_1" fromId="46" toId="19">
</dataflow>
<dataflow id="104" from="input_image_read" to="gmem_addr_1" fromId="12" toId="19">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="20">
</dataflow>
<dataflow id="112" from="p_str" to="specpipeline_ln0" fromId="111" toId="20">
</dataflow>
<dataflow id="113" from="i_1" to="icmp_ln11" fromId="16" toId="21">
</dataflow>
<dataflow id="114" from="mul_read" to="icmp_ln11" fromId="11" toId="21">
</dataflow>
<dataflow id="115" from="i_1" to="add_ln11" fromId="16" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_52" to="add_ln11" fromId="52" toId="22">
</dataflow>
<dataflow id="117" from="icmp_ln11" to="br_ln11" fromId="21" toId="23">
</dataflow>
<dataflow id="118" from="add_ln11" to="store_ln11" fromId="22" toId="24">
</dataflow>
<dataflow id="119" from="i" to="store_ln11" fromId="7" toId="24">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.m_axi.p1i8" to="input_pixel_reg" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="gmem_addr_1" to="input_pixel_reg" fromId="19" toId="25">
</dataflow>
<dataflow id="123" from="input_pixel_reg" to="zext_ln14" fromId="25" toId="26">
</dataflow>
<dataflow id="124" from="zext_ln14" to="icmp_ln14" fromId="26" toId="27">
</dataflow>
<dataflow id="125" from="threshold_read" to="icmp_ln14" fromId="10" toId="27">
</dataflow>
<dataflow id="126" from="icmp_ln14" to="output_pixel_req" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="trunc_ln_read" to="output_pixel_req" fromId="9" toId="28">
</dataflow>
<dataflow id="129" from="StgValue_128" to="output_pixel_req" fromId="128" toId="28">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="130" toId="29">
</dataflow>
<dataflow id="133" from="empty_10" to="specloopname_ln11" fromId="132" toId="29">
</dataflow>
<dataflow id="135" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln15" fromId="134" toId="30">
</dataflow>
<dataflow id="136" from="gmem_addr" to="write_ln15" fromId="18" toId="30">
</dataflow>
<dataflow id="137" from="output_pixel_req" to="write_ln15" fromId="28" toId="30">
</dataflow>
<dataflow id="139" from="StgValue_138" to="write_ln15" fromId="138" toId="30">
</dataflow>
<dataflow id="140" from="icmp_ln11" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="141" from="icmp_ln11" to="StgValue_4" fromId="21" toId="4">
</dataflow>
</dataflows>


</stg>
