a   PNR Testcase Generation::  DesignName = INVx1
a   Output File:
a   /home1/eto10/PNR_VFET/pinLayouts_T2_OB/INVx1.pinLayout
a   Width of Routing Clip    = 2
i   ===InstanceInfo===
i   InstID Type Width
i   insMM1_0 PMOS 1
i   insMM0_0 NMOS 1
i   ===PinInfo===
i   PinID NetID InstID PinName PinDirection PinLength
i   pin0 net0 insMM0_0 S s 1
i   pin1 net1 insMM0_0 G s 1
i   pin2 net2 insMM0_0 D s 1
i   pin3 net3 insMM1_0 S s 1
i   pin4 net1 insMM1_0 G t 1
i   pin5 net2 insMM1_0 D t 1
i   pin6 net3 ext VDD t -1 P
i   pin7 net0 ext VSS t -1 P
i   pin8 net1 ext A t -1 I
i   pin9 net2 ext Y t -1 O
i   ===NetInfo===
i   NetID N-PinNet PinList
i   net0 2PinNet pin7 pin0
i   net1 3PinNet pin8 pin4 pin1
i   net2 3PinNet pin9 pin5 pin2
i   net3 2PinNet pin6 pin3
