;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #12, @200
	CMP -207, <-120
	SUB -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB 12, @10
	SUB -207, <120
	SUB 12, @10
	SUB #72, 200
	SUB #72, 200
	SUB #72, 200
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	SUB @-127, 100
	CMP @0, @2
	SUB 12, @10
	SLT 20, @12
	SLT 20, @12
	CMP -207, <-120
	CMP -207, <-120
	SUB #12, @200
	SUB 0, 0
	SLT 15, @0
	SUB -0, 0
	SUB -0, 0
	SUB 0, 10
	SUB #12, @200
	SUB #12, @200
	SUB -207, <-120
	SUB #0, 0
	SUB #0, 0
	ADD 270, 60
	SUB 12, @10
	SUB #12, @200
	CMP <0, @12
	MOV -4, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -4, <-20
