{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 10:12:55 2018 " "Info: Processing started: Tue Oct 09 10:12:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DFF0~latch " "Warning: Node \"DFF0~latch\" is a latch" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register DFF0~_emulated DFF0~_emulated 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"DFF0~_emulated\" and destination register \"DFF0~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.942 ns + Longest register register " "Info: + Longest register to register delay is 1.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFF0~_emulated 1 REG LCFF_X64_Y19_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 0.445 ns DFF0~head_lut 2 COMB LCCOMB_X64_Y19_N2 17 " "Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 17; COMB Node = 'DFF0~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { DFF0~_emulated DFF0~head_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.420 ns) 1.150 ns inst16~2 3 COMB LCCOMB_X64_Y19_N20 1 " "Info: 3: + IC(0.285 ns) + CELL(0.420 ns) = 1.150 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 1; COMB Node = 'inst16~2'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { DFF0~head_lut inst16~2 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 16 496 560 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 1.858 ns DFF0~data_lut 4 COMB LCCOMB_X64_Y19_N0 1 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 1.858 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'DFF0~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { inst16~2 DFF0~data_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.942 ns DFF0~_emulated 5 REG LCFF_X64_Y19_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.942 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DFF0~data_lut DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.092 ns ( 56.23 % ) " "Info: Total cell delay = 1.092 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 43.77 % ) " "Info: Total interconnect delay = 0.850 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { DFF0~_emulated DFF0~head_lut inst16~2 DFF0~data_lut DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { DFF0~_emulated {} DFF0~head_lut {} inst16~2 {} DFF0~data_lut {} DFF0~_emulated {} } { 0.000ns 0.295ns 0.285ns 0.270ns 0.000ns } { 0.000ns 0.150ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.537 ns) 2.730 ns DFF0~_emulated 2 REG LCFF_X64_Y19_N1 1 " "Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.25 % ) " "Info: Total cell delay = 1.399 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 48.75 % ) " "Info: Total interconnect delay = 1.331 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.730 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.537 ns) 2.730 ns DFF0~_emulated 2 REG LCFF_X64_Y19_N1 1 " "Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.25 % ) " "Info: Total cell delay = 1.399 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 48.75 % ) " "Info: Total interconnect delay = 1.331 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { DFF0~_emulated DFF0~head_lut inst16~2 DFF0~data_lut DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { DFF0~_emulated {} DFF0~head_lut {} inst16~2 {} DFF0~data_lut {} DFF0~_emulated {} } { 0.000ns 0.295ns 0.285ns 0.270ns 0.000ns } { 0.000ns 0.150ns 0.420ns 0.438ns 0.084ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { DFF0~_emulated {} } {  } {  } "" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DFF0~_emulated SW\[1\] KEY\[0\] 0.571 ns register " "Info: tsu for register \"DFF0~_emulated\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 0.571 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.337 ns + Longest pin register " "Info: + Longest pin to register delay is 3.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 128 -88 80 144 "SW\[0\]" "" } { 168 -88 80 184 "SW\[1\]" "" } { 184 -88 80 200 "SW\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.437 ns) 1.840 ns DFF0~head_lut 2 COMB LCCOMB_X64_Y19_N2 17 " "Info: 2: + IC(0.404 ns) + CELL(0.437 ns) = 1.840 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 17; COMB Node = 'DFF0~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { SW[1] DFF0~head_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.420 ns) 2.545 ns inst16~2 3 COMB LCCOMB_X64_Y19_N20 1 " "Info: 3: + IC(0.285 ns) + CELL(0.420 ns) = 2.545 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 1; COMB Node = 'inst16~2'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { DFF0~head_lut inst16~2 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 16 496 560 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 3.253 ns DFF0~data_lut 4 COMB LCCOMB_X64_Y19_N0 1 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 3.253 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'DFF0~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { inst16~2 DFF0~data_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.337 ns DFF0~_emulated 5 REG LCFF_X64_Y19_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.337 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DFF0~data_lut DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 71.26 % ) " "Info: Total cell delay = 2.378 ns ( 71.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.959 ns ( 28.74 % ) " "Info: Total interconnect delay = 0.959 ns ( 28.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { SW[1] DFF0~head_lut inst16~2 DFF0~data_lut DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { SW[1] {} SW[1]~combout {} DFF0~head_lut {} inst16~2 {} DFF0~data_lut {} DFF0~_emulated {} } { 0.000ns 0.000ns 0.404ns 0.285ns 0.270ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.730 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.537 ns) 2.730 ns DFF0~_emulated 2 REG LCFF_X64_Y19_N1 1 " "Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.25 % ) " "Info: Total cell delay = 1.399 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 48.75 % ) " "Info: Total interconnect delay = 1.331 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { SW[1] DFF0~head_lut inst16~2 DFF0~data_lut DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { SW[1] {} SW[1]~combout {} DFF0~head_lut {} inst16~2 {} DFF0~data_lut {} DFF0~_emulated {} } { 0.000ns 0.000ns 0.404ns 0.285ns 0.270ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.420ns 0.438ns 0.084ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF0~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[0\] DFF2~_emulated 11.758 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[0\]\" through register \"DFF2~_emulated\" is 11.758 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.730 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.537 ns) 2.730 ns DFF2~_emulated 2 REG LCFF_X64_Y19_N17 1 " "Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N17; Fanout = 1; REG Node = 'DFF2~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { KEY[0] DFF2~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 256 320 200 "DFF2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.25 % ) " "Info: Total cell delay = 1.399 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 48.75 % ) " "Info: Total interconnect delay = 1.331 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF2~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 256 320 200 "DFF2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.778 ns + Longest register pin " "Info: + Longest register to pin delay is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFF2~_emulated 1 REG LCFF_X64_Y19_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N17; Fanout = 1; REG Node = 'DFF2~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF2~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 256 320 200 "DFF2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.275 ns) 0.592 ns DFF2~head_lut 2 COMB LCCOMB_X64_Y19_N10 17 " "Info: 2: + IC(0.317 ns) + CELL(0.275 ns) = 0.592 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 17; COMB Node = 'DFF2~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { DFF2~_emulated DFF2~head_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 256 320 200 "DFF2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.438 ns) 2.812 ns 7447:NSTATE\|38 3 COMB LCCOMB_X64_Y4_N10 1 " "Info: 3: + IC(1.782 ns) + CELL(0.438 ns) = 2.812 ns; Loc. = LCCOMB_X64_Y4_N10; Fanout = 1; COMB Node = '7447:NSTATE\|38'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { DFF2~head_lut 7447:NSTATE|38 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "e:/serveforktmt/quartus9/quartus/libraries/others/maxplus2/7447.bdf" { { 1032 592 656 1104 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(2.798 ns) 8.778 ns HEX0\[0\] 4 PIN PIN_AF10 0 " "Info: 4: + IC(3.168 ns) + CELL(2.798 ns) = 8.778 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.966 ns" { 7447:NSTATE|38 HEX0[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.511 ns ( 40.00 % ) " "Info: Total cell delay = 3.511 ns ( 40.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.267 ns ( 60.00 % ) " "Info: Total interconnect delay = 5.267 ns ( 60.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { DFF2~_emulated DFF2~head_lut 7447:NSTATE|38 HEX0[0] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { DFF2~_emulated {} DFF2~head_lut {} 7447:NSTATE|38 {} HEX0[0] {} } { 0.000ns 0.317ns 1.782ns 3.168ns } { 0.000ns 0.275ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF2~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { DFF2~_emulated DFF2~head_lut 7447:NSTATE|38 HEX0[0] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { DFF2~_emulated {} DFF2~head_lut {} 7447:NSTATE|38 {} HEX0[0] {} } { 0.000ns 0.317ns 1.782ns 3.168ns } { 0.000ns 0.275ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX0\[5\] 10.086 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX0\[5\]\" is 10.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 128 -88 80 144 "SW\[0\]" "" } { 168 -88 80 184 "SW\[1\]" "" } { 184 -88 80 200 "SW\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.437 ns) 1.843 ns DFF1~head_lut 2 COMB LCCOMB_X64_Y19_N14 18 " "Info: 2: + IC(0.407 ns) + CELL(0.437 ns) = 1.843 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 18; COMB Node = 'DFF1~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { SW[1] DFF1~head_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.413 ns) 3.062 ns 7447:NSTATE\|86 3 COMB LCCOMB_X64_Y19_N26 1 " "Info: 3: + IC(0.806 ns) + CELL(0.413 ns) = 3.062 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = '7447:NSTATE\|86'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { DFF1~head_lut 7447:NSTATE|86 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "e:/serveforktmt/quartus9/quartus/libraries/others/maxplus2/7447.bdf" { { 872 680 744 912 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.236 ns) + CELL(2.788 ns) 10.086 ns HEX0\[5\] 4 PIN PIN_V14 0 " "Info: 4: + IC(4.236 ns) + CELL(2.788 ns) = 10.086 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'HEX0\[5\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.024 ns" { 7447:NSTATE|86 HEX0[5] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.637 ns ( 45.97 % ) " "Info: Total cell delay = 4.637 ns ( 45.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.449 ns ( 54.03 % ) " "Info: Total interconnect delay = 5.449 ns ( 54.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.086 ns" { SW[1] DFF1~head_lut 7447:NSTATE|86 HEX0[5] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "10.086 ns" { SW[1] {} SW[1]~combout {} DFF1~head_lut {} 7447:NSTATE|86 {} HEX0[5] {} } { 0.000ns 0.000ns 0.407ns 0.806ns 4.236ns } { 0.000ns 0.999ns 0.437ns 0.413ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFF1~_emulated SW\[0\] KEY\[0\] 0.855 ns register " "Info: th for register \"DFF1~_emulated\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 0.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.730 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.537 ns) 2.730 ns DFF1~_emulated 2 REG LCFF_X64_Y19_N13 1 " "Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N13; Fanout = 1; REG Node = 'DFF1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { KEY[0] DFF1~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.25 % ) " "Info: Total cell delay = 1.399 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 48.75 % ) " "Info: Total interconnect delay = 1.331 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF1~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.141 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 7; PIN Node = 'SW\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 128 -88 80 144 "SW\[0\]" "" } { 168 -88 80 184 "SW\[1\]" "" } { 184 -88 80 200 "SW\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.438 ns) 2.057 ns DFF1~data_lut 2 COMB LCCOMB_X64_Y19_N12 1 " "Info: 2: + IC(0.620 ns) + CELL(0.438 ns) = 2.057 ns; Loc. = LCCOMB_X64_Y19_N12; Fanout = 1; COMB Node = 'DFF1~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { SW[0] DFF1~data_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.141 ns DFF1~_emulated 3 REG LCFF_X64_Y19_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.141 ns; Loc. = LCFF_X64_Y19_N13; Fanout = 1; REG Node = 'DFF1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DFF1~data_lut DFF1~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 71.04 % ) " "Info: Total cell delay = 1.521 ns ( 71.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.620 ns ( 28.96 % ) " "Info: Total interconnect delay = 0.620 ns ( 28.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { SW[0] DFF1~data_lut DFF1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.141 ns" { SW[0] {} SW[0]~combout {} DFF1~data_lut {} DFF1~_emulated {} } { 0.000ns 0.000ns 0.620ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { KEY[0] DFF1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { KEY[0] {} KEY[0]~combout {} DFF1~_emulated {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.862ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { SW[0] DFF1~data_lut DFF1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.141 ns" { SW[0] {} SW[0]~combout {} DFF1~data_lut {} DFF1~_emulated {} } { 0.000ns 0.000ns 0.620ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 09 10:12:55 2018 " "Info: Processing ended: Tue Oct 09 10:12:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
