
barometer driver for uav project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009424  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  08009538  08009538  00019538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a50  08009a50  00020250  2**0
                  CONTENTS
  4 .ARM          00000000  08009a50  08009a50  00020250  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009a50  08009a50  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a50  08009a50  00019a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a54  08009a54  00019a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  08009a58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000250  08009ca8  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08009ca8  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008162  00000000  00000000  00020279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019e6  00000000  00000000  000283db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  00029dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007a8  00000000  00000000  0002a650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001856b  00000000  00000000  0002adf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5a5  00000000  00000000  00043363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084992  00000000  00000000  0004e908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d329a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003980  00000000  00000000  000d32ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000250 	.word	0x20000250
 800012c:	00000000 	.word	0x00000000
 8000130:	0800951c 	.word	0x0800951c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000254 	.word	0x20000254
 800014c:	0800951c 	.word	0x0800951c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2iz>:
 8001024:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30f      	bcc.n	800104e <__aeabi_f2iz+0x2a>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d90d      	bls.n	8001054 <__aeabi_f2iz+0x30>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001044:	fa23 f002 	lsr.w	r0, r3, r2
 8001048:	bf18      	it	ne
 800104a:	4240      	negne	r0, r0
 800104c:	4770      	bx	lr
 800104e:	f04f 0000 	mov.w	r0, #0
 8001052:	4770      	bx	lr
 8001054:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001058:	d101      	bne.n	800105e <__aeabi_f2iz+0x3a>
 800105a:	0242      	lsls	r2, r0, #9
 800105c:	d105      	bne.n	800106a <__aeabi_f2iz+0x46>
 800105e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001062:	bf08      	it	eq
 8001064:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001068:	4770      	bx	lr
 800106a:	f04f 0000 	mov.w	r0, #0
 800106e:	4770      	bx	lr

08001070 <__aeabi_d2lz>:
 8001070:	b538      	push	{r3, r4, r5, lr}
 8001072:	4605      	mov	r5, r0
 8001074:	460c      	mov	r4, r1
 8001076:	2200      	movs	r2, #0
 8001078:	2300      	movs	r3, #0
 800107a:	4628      	mov	r0, r5
 800107c:	4621      	mov	r1, r4
 800107e:	f7ff fc9d 	bl	80009bc <__aeabi_dcmplt>
 8001082:	b928      	cbnz	r0, 8001090 <__aeabi_d2lz+0x20>
 8001084:	4628      	mov	r0, r5
 8001086:	4621      	mov	r1, r4
 8001088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800108c:	f000 b80a 	b.w	80010a4 <__aeabi_d2ulz>
 8001090:	4628      	mov	r0, r5
 8001092:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001096:	f000 f805 	bl	80010a4 <__aeabi_d2ulz>
 800109a:	4240      	negs	r0, r0
 800109c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010a0:	bd38      	pop	{r3, r4, r5, pc}
 80010a2:	bf00      	nop

080010a4 <__aeabi_d2ulz>:
 80010a4:	b5d0      	push	{r4, r6, r7, lr}
 80010a6:	2200      	movs	r2, #0
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <__aeabi_d2ulz+0x34>)
 80010aa:	4606      	mov	r6, r0
 80010ac:	460f      	mov	r7, r1
 80010ae:	f7ff fa13 	bl	80004d8 <__aeabi_dmul>
 80010b2:	f7ff fce9 	bl	8000a88 <__aeabi_d2uiz>
 80010b6:	4604      	mov	r4, r0
 80010b8:	f7ff f994 	bl	80003e4 <__aeabi_ui2d>
 80010bc:	2200      	movs	r2, #0
 80010be:	4b07      	ldr	r3, [pc, #28]	; (80010dc <__aeabi_d2ulz+0x38>)
 80010c0:	f7ff fa0a 	bl	80004d8 <__aeabi_dmul>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4630      	mov	r0, r6
 80010ca:	4639      	mov	r1, r7
 80010cc:	f7ff f84c 	bl	8000168 <__aeabi_dsub>
 80010d0:	f7ff fcda 	bl	8000a88 <__aeabi_d2uiz>
 80010d4:	4621      	mov	r1, r4
 80010d6:	bdd0      	pop	{r4, r6, r7, pc}
 80010d8:	3df00000 	.word	0x3df00000
 80010dc:	41f00000 	.word	0x41f00000

080010e0 <BMP180_write_parmeters>:
 *  Created on: Sep 9, 2024
 *      Author: kirollous hazem
 */
#include "BMP180 hardware interface.h"
extern I2C_HandleTypeDef hi2c1;//i got the hi2c1 from the main.c
uint8_t BMP180_write_parmeters(uint8_t sla,uint8_t *Data,uint8_t length){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
 80010ec:	4613      	mov	r3, r2
 80010ee:	71bb      	strb	r3, [r7, #6]


	HAL_StatusTypeDef ok = HAL_I2C_Master_Transmit(&hi2c1, //this transmit to confirm which reg address i want to reach
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	b299      	uxth	r1, r3
 80010f8:	79bb      	ldrb	r3, [r7, #6]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	2264      	movs	r2, #100	; 0x64
 80010fe:	9200      	str	r2, [sp, #0]
 8001100:	683a      	ldr	r2, [r7, #0]
 8001102:	4807      	ldr	r0, [pc, #28]	; (8001120 <BMP180_write_parmeters+0x40>)
 8001104:	f000 ff22 	bl	8001f4c <HAL_I2C_Master_Transmit>
 8001108:	4603      	mov	r3, r0
 800110a:	73fb      	strb	r3, [r7, #15]
			sla << 1 /*we shifted by on to creat the last bit we removed to make it generic in the generic driver
			 then now we re return the last bit to make the transmit function abl to handle the last bit*/
			 ,Data, length, 100);
	return (ok == HAL_OK) ? 1 : 0;
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	2b00      	cmp	r3, #0
 8001110:	bf0c      	ite	eq
 8001112:	2301      	moveq	r3, #1
 8001114:	2300      	movne	r3, #0
 8001116:	b2db      	uxtb	r3, r3
}
 8001118:	4618      	mov	r0, r3
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	2000026c 	.word	0x2000026c

08001124 <BMP180_read_parmeters>:





uint8_t BMP180_read_parmeters(uint8_t sla,uint8_t *Data,uint8_t length){
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af02      	add	r7, sp, #8
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
 8001130:	4613      	mov	r3, r2
 8001132:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ok = HAL_I2C_Master_Receive(&hi2c1, //this transmit to confirm which reg address i want to reach
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	b29b      	uxth	r3, r3
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	b299      	uxth	r1, r3
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	b29b      	uxth	r3, r3
 8001140:	2264      	movs	r2, #100	; 0x64
 8001142:	9200      	str	r2, [sp, #0]
 8001144:	683a      	ldr	r2, [r7, #0]
 8001146:	4807      	ldr	r0, [pc, #28]	; (8001164 <BMP180_read_parmeters+0x40>)
 8001148:	f000 fffe 	bl	8002148 <HAL_I2C_Master_Receive>
 800114c:	4603      	mov	r3, r0
 800114e:	73fb      	strb	r3, [r7, #15]
				sla<<1 ,Data, length, 100);
		return (ok == HAL_OK) ? 1 : 0;
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	2b00      	cmp	r3, #0
 8001154:	bf0c      	ite	eq
 8001156:	2301      	moveq	r3, #1
 8001158:	2300      	movne	r3, #0
 800115a:	b2db      	uxtb	r3, r3


}
 800115c:	4618      	mov	r0, r3
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	2000026c 	.word	0x2000026c

08001168 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800116e:	f000 faa3 	bl	80016b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001172:	f000 f845 	bl	8001200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001176:	f000 f8b7 	bl	80012e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800117a:	f000 f887 	bl	800128c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
 bmp_180_init(&B);
 800117e:	481b      	ldr	r0, [pc, #108]	; (80011ec <main+0x84>)
 8001180:	f002 fa12 	bl	80035a8 <bmp_180_init>
  Alcd_Init(&lcd1, 2, 0);
 8001184:	2200      	movs	r2, #0
 8001186:	2102      	movs	r1, #2
 8001188:	4819      	ldr	r0, [pc, #100]	; (80011f0 <main+0x88>)
 800118a:	f002 fd43 	bl	8003c14 <Alcd_Init>
  	// Alcd_PutAt(&lcd1,1,0,"HAzEM");
  	Alcd_PutAt_n(&lcd1, 0, 0, "kiroo", Str_Len("kiroo"));
 800118e:	4819      	ldr	r0, [pc, #100]	; (80011f4 <main+0x8c>)
 8001190:	f002 fe68 	bl	8003e64 <Str_Len>
 8001194:	4603      	mov	r3, r0
 8001196:	b2db      	uxtb	r3, r3
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	4b16      	ldr	r3, [pc, #88]	; (80011f4 <main+0x8c>)
 800119c:	2200      	movs	r2, #0
 800119e:	2100      	movs	r1, #0
 80011a0:	4813      	ldr	r0, [pc, #76]	; (80011f0 <main+0x88>)
 80011a2:	f002 fdf2 	bl	8003d8a <Alcd_PutAt_n>
  	Alcd_Clear(&lcd1);
 80011a6:	4812      	ldr	r0, [pc, #72]	; (80011f0 <main+0x88>)
 80011a8:	f002 fe08 	bl	8003dbc <Alcd_Clear>
  	HAL_Delay(100);
 80011ac:	2064      	movs	r0, #100	; 0x64
 80011ae:	f000 fae5 	bl	800177c <HAL_Delay>
	 data[0]=0xaa;
	 HAL_I2C_Master_Transmit(&hi2c1,0x77<<1, data, 1, 100);
	 HAL_I2C_Master_Receive(&hi2c1,0x77<<1, data, 1, 100);*/

	float alt;
  bmp_180_read_altitude(&B, &alt);
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4619      	mov	r1, r3
 80011b6:	480d      	ldr	r0, [pc, #52]	; (80011ec <main+0x84>)
 80011b8:	f002 fbf6 	bl	80039a8 <bmp_180_read_altitude>
	  sprintf(sprintf_buffer, "%.2f", alt);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f932 	bl	8000428 <__aeabi_f2d>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	490b      	ldr	r1, [pc, #44]	; (80011f8 <main+0x90>)
 80011ca:	480c      	ldr	r0, [pc, #48]	; (80011fc <main+0x94>)
 80011cc:	f003 fd04 	bl	8004bd8 <siprintf>
	  		Alcd_PutAt_n(&lcd1, 0, 0,sprintf_buffer , strlen(sprintf_buffer));
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <main+0x94>)
 80011d2:	f7fe ffbd 	bl	8000150 <strlen>
 80011d6:	4603      	mov	r3, r0
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	4b07      	ldr	r3, [pc, #28]	; (80011fc <main+0x94>)
 80011de:	2200      	movs	r2, #0
 80011e0:	2100      	movs	r1, #0
 80011e2:	4803      	ldr	r0, [pc, #12]	; (80011f0 <main+0x88>)
 80011e4:	f002 fdd1 	bl	8003d8a <Alcd_PutAt_n>
  {
 80011e8:	e7e3      	b.n	80011b2 <main+0x4a>
 80011ea:	bf00      	nop
 80011ec:	20000020 	.word	0x20000020
 80011f0:	20000000 	.word	0x20000000
 80011f4:	08009538 	.word	0x08009538
 80011f8:	08009540 	.word	0x08009540
 80011fc:	200002c0 	.word	0x200002c0

08001200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b090      	sub	sp, #64	; 0x40
 8001204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001206:	f107 0318 	add.w	r3, r7, #24
 800120a:	2228      	movs	r2, #40	; 0x28
 800120c:	2100      	movs	r1, #0
 800120e:	4618      	mov	r0, r3
 8001210:	f002 fe68 	bl	8003ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
 8001220:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001222:	2301      	movs	r3, #1
 8001224:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001226:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800122a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800122c:	2300      	movs	r3, #0
 800122e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001230:	2301      	movs	r3, #1
 8001232:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001234:	2302      	movs	r3, #2
 8001236:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001238:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800123c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800123e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001242:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001244:	f107 0318 	add.w	r3, r7, #24
 8001248:	4618      	mov	r0, r3
 800124a:	f001 fd6f 	bl	8002d2c <HAL_RCC_OscConfig>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001254:	f000 f876 	bl	8001344 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001258:	230f      	movs	r3, #15
 800125a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125c:	2302      	movs	r3, #2
 800125e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001264:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001268:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	2102      	movs	r1, #2
 8001272:	4618      	mov	r0, r3
 8001274:	f001 ffdc 	bl	8003230 <HAL_RCC_ClockConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800127e:	f000 f861 	bl	8001344 <Error_Handler>
  }
}
 8001282:	bf00      	nop
 8001284:	3740      	adds	r7, #64	; 0x40
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <MX_I2C1_Init+0x50>)
 8001292:	4a13      	ldr	r2, [pc, #76]	; (80012e0 <MX_I2C1_Init+0x54>)
 8001294:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001296:	4b11      	ldr	r3, [pc, #68]	; (80012dc <MX_I2C1_Init+0x50>)
 8001298:	4a12      	ldr	r2, [pc, #72]	; (80012e4 <MX_I2C1_Init+0x58>)
 800129a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800129c:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <MX_I2C1_Init+0x50>)
 80012aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b0:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <MX_I2C1_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <MX_I2C1_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012bc:	4b07      	ldr	r3, [pc, #28]	; (80012dc <MX_I2C1_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <MX_I2C1_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012c8:	4804      	ldr	r0, [pc, #16]	; (80012dc <MX_I2C1_Init+0x50>)
 80012ca:	f000 fcfb 	bl	8001cc4 <HAL_I2C_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012d4:	f000 f836 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	2000026c 	.word	0x2000026c
 80012e0:	40005400 	.word	0x40005400
 80012e4:	000186a0 	.word	0x000186a0

080012e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ee:	4b14      	ldr	r3, [pc, #80]	; (8001340 <MX_GPIO_Init+0x58>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	4a13      	ldr	r2, [pc, #76]	; (8001340 <MX_GPIO_Init+0x58>)
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	6193      	str	r3, [r2, #24]
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_GPIO_Init+0x58>)
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	f003 0320 	and.w	r3, r3, #32
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <MX_GPIO_Init+0x58>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	4a0d      	ldr	r2, [pc, #52]	; (8001340 <MX_GPIO_Init+0x58>)
 800130c:	f043 0304 	orr.w	r3, r3, #4
 8001310:	6193      	str	r3, [r2, #24]
 8001312:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <MX_GPIO_Init+0x58>)
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131e:	4b08      	ldr	r3, [pc, #32]	; (8001340 <MX_GPIO_Init+0x58>)
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	4a07      	ldr	r2, [pc, #28]	; (8001340 <MX_GPIO_Init+0x58>)
 8001324:	f043 0308 	orr.w	r3, r3, #8
 8001328:	6193      	str	r3, [r2, #24]
 800132a:	4b05      	ldr	r3, [pc, #20]	; (8001340 <MX_GPIO_Init+0x58>)
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001336:	bf00      	nop
 8001338:	3714      	adds	r7, #20
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr
 8001340:	40021000 	.word	0x40021000

08001344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001348:	b672      	cpsid	i
}
 800134a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800134c:	e7fe      	b.n	800134c <Error_Handler+0x8>
	...

08001350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <HAL_MspInit+0x5c>)
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	4a14      	ldr	r2, [pc, #80]	; (80013ac <HAL_MspInit+0x5c>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6193      	str	r3, [r2, #24]
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <HAL_MspInit+0x5c>)
 8001364:	699b      	ldr	r3, [r3, #24]
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800136e:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <HAL_MspInit+0x5c>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	4a0e      	ldr	r2, [pc, #56]	; (80013ac <HAL_MspInit+0x5c>)
 8001374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001378:	61d3      	str	r3, [r2, #28]
 800137a:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <HAL_MspInit+0x5c>)
 800137c:	69db      	ldr	r3, [r3, #28]
 800137e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <HAL_MspInit+0x60>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	4a04      	ldr	r2, [pc, #16]	; (80013b0 <HAL_MspInit+0x60>)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a2:	bf00      	nop
 80013a4:	3714      	adds	r7, #20
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010000 	.word	0x40010000

080013b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a15      	ldr	r2, [pc, #84]	; (8001424 <HAL_I2C_MspInit+0x70>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d123      	bne.n	800141c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d4:	4b14      	ldr	r3, [pc, #80]	; (8001428 <HAL_I2C_MspInit+0x74>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a13      	ldr	r2, [pc, #76]	; (8001428 <HAL_I2C_MspInit+0x74>)
 80013da:	f043 0308 	orr.w	r3, r3, #8
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b11      	ldr	r3, [pc, #68]	; (8001428 <HAL_I2C_MspInit+0x74>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0308 	and.w	r3, r3, #8
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ec:	23c0      	movs	r3, #192	; 0xc0
 80013ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013f0:	2312      	movs	r3, #18
 80013f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013f4:	2303      	movs	r3, #3
 80013f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	480b      	ldr	r0, [pc, #44]	; (800142c <HAL_I2C_MspInit+0x78>)
 8001400:	f000 fac4 	bl	800198c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <HAL_I2C_MspInit+0x74>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	4a07      	ldr	r2, [pc, #28]	; (8001428 <HAL_I2C_MspInit+0x74>)
 800140a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800140e:	61d3      	str	r3, [r2, #28]
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <HAL_I2C_MspInit+0x74>)
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800141c:	bf00      	nop
 800141e:	3720      	adds	r7, #32
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40005400 	.word	0x40005400
 8001428:	40021000 	.word	0x40021000
 800142c:	40010c00 	.word	0x40010c00

08001430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001434:	e7fe      	b.n	8001434 <NMI_Handler+0x4>

08001436 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001436:	b480      	push	{r7}
 8001438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800143a:	e7fe      	b.n	800143a <HardFault_Handler+0x4>

0800143c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001440:	e7fe      	b.n	8001440 <MemManage_Handler+0x4>

08001442 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001446:	e7fe      	b.n	8001446 <BusFault_Handler+0x4>

08001448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800144c:	e7fe      	b.n	800144c <UsageFault_Handler+0x4>

0800144e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr

0800145a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr

08001466 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800146a:	bf00      	nop
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr

08001472 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001476:	f000 f965 	bl	8001744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}

0800147e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
  return 1;
 8001482:	2301      	movs	r3, #1
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr

0800148c <_kill>:

int _kill(int pid, int sig)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001496:	f002 fcfb 	bl	8003e90 <__errno>
 800149a:	4603      	mov	r3, r0
 800149c:	2216      	movs	r2, #22
 800149e:	601a      	str	r2, [r3, #0]
  return -1;
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <_exit>:

void _exit (int status)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014b4:	f04f 31ff 	mov.w	r1, #4294967295
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ffe7 	bl	800148c <_kill>
  while (1) {}    /* Make sure we hang here */
 80014be:	e7fe      	b.n	80014be <_exit+0x12>

080014c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	e00a      	b.n	80014e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014d2:	f3af 8000 	nop.w
 80014d6:	4601      	mov	r1, r0
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	1c5a      	adds	r2, r3, #1
 80014dc:	60ba      	str	r2, [r7, #8]
 80014de:	b2ca      	uxtb	r2, r1
 80014e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	3301      	adds	r3, #1
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	697a      	ldr	r2, [r7, #20]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	dbf0      	blt.n	80014d2 <_read+0x12>
  }

  return len;
 80014f0:	687b      	ldr	r3, [r7, #4]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b086      	sub	sp, #24
 80014fe:	af00      	add	r7, sp, #0
 8001500:	60f8      	str	r0, [r7, #12]
 8001502:	60b9      	str	r1, [r7, #8]
 8001504:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
 800150a:	e009      	b.n	8001520 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	1c5a      	adds	r2, r3, #1
 8001510:	60ba      	str	r2, [r7, #8]
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	4618      	mov	r0, r3
 8001516:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3301      	adds	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbf1      	blt.n	800150c <_write+0x12>
  }
  return len;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_close>:

int _close(int file)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800153a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800153e:	4618      	mov	r0, r3
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001558:	605a      	str	r2, [r3, #4]
  return 0;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr

08001566 <_isatty>:

int _isatty(int file)
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800156e:	2301      	movs	r3, #1
}
 8001570:	4618      	mov	r0, r3
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr

0800157a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800157a:	b480      	push	{r7}
 800157c:	b085      	sub	sp, #20
 800157e:	af00      	add	r7, sp, #0
 8001580:	60f8      	str	r0, [r7, #12]
 8001582:	60b9      	str	r1, [r7, #8]
 8001584:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
	...

08001594 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800159c:	4a14      	ldr	r2, [pc, #80]	; (80015f0 <_sbrk+0x5c>)
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <_sbrk+0x60>)
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a8:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <_sbrk+0x64>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d102      	bne.n	80015b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <_sbrk+0x64>)
 80015b2:	4a12      	ldr	r2, [pc, #72]	; (80015fc <_sbrk+0x68>)
 80015b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015b6:	4b10      	ldr	r3, [pc, #64]	; (80015f8 <_sbrk+0x64>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4413      	add	r3, r2
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d207      	bcs.n	80015d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c4:	f002 fc64 	bl	8003e90 <__errno>
 80015c8:	4603      	mov	r3, r0
 80015ca:	220c      	movs	r2, #12
 80015cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	e009      	b.n	80015e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <_sbrk+0x64>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015da:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	4a05      	ldr	r2, [pc, #20]	; (80015f8 <_sbrk+0x64>)
 80015e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015e6:	68fb      	ldr	r3, [r7, #12]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20005000 	.word	0x20005000
 80015f4:	00000400 	.word	0x00000400
 80015f8:	200002d4 	.word	0x200002d4
 80015fc:	200002f0 	.word	0x200002f0

08001600 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800160c:	f7ff fff8 	bl	8001600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001610:	480b      	ldr	r0, [pc, #44]	; (8001640 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001612:	490c      	ldr	r1, [pc, #48]	; (8001644 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001614:	4a0c      	ldr	r2, [pc, #48]	; (8001648 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001616:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001618:	e002      	b.n	8001620 <LoopCopyDataInit>

0800161a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800161a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800161c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800161e:	3304      	adds	r3, #4

08001620 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001620:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001622:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001624:	d3f9      	bcc.n	800161a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001626:	4a09      	ldr	r2, [pc, #36]	; (800164c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001628:	4c09      	ldr	r4, [pc, #36]	; (8001650 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800162a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800162c:	e001      	b.n	8001632 <LoopFillZerobss>

0800162e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800162e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001630:	3204      	adds	r2, #4

08001632 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001632:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001634:	d3fb      	bcc.n	800162e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001636:	f002 fc31 	bl	8003e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800163a:	f7ff fd95 	bl	8001168 <main>
  bx lr
 800163e:	4770      	bx	lr
  ldr r0, =_sdata
 8001640:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001644:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8001648:	08009a58 	.word	0x08009a58
  ldr r2, =_sbss
 800164c:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8001650:	200002ec 	.word	0x200002ec

08001654 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001654:	e7fe      	b.n	8001654 <ADC1_2_IRQHandler>
	...

08001658 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <DWT_Delay_Init+0x58>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	4a13      	ldr	r2, [pc, #76]	; (80016b0 <DWT_Delay_Init+0x58>)
 8001662:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001666:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001668:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <DWT_Delay_Init+0x58>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	4a10      	ldr	r2, [pc, #64]	; (80016b0 <DWT_Delay_Init+0x58>)
 800166e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001672:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001674:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <DWT_Delay_Init+0x5c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0e      	ldr	r2, [pc, #56]	; (80016b4 <DWT_Delay_Init+0x5c>)
 800167a:	f023 0301 	bic.w	r3, r3, #1
 800167e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <DWT_Delay_Init+0x5c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0b      	ldr	r2, [pc, #44]	; (80016b4 <DWT_Delay_Init+0x5c>)
 8001686:	f043 0301 	orr.w	r3, r3, #1
 800168a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <DWT_Delay_Init+0x5c>)
 800168e:	2200      	movs	r2, #0
 8001690:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001692:	bf00      	nop
     __ASM volatile ("NOP");
 8001694:	bf00      	nop
  __ASM volatile ("NOP");
 8001696:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <DWT_Delay_Init+0x5c>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80016a0:	2300      	movs	r3, #0
 80016a2:	e000      	b.n	80016a6 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80016a4:	2301      	movs	r3, #1
  }
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000edf0 	.word	0xe000edf0
 80016b4:	e0001000 	.word	0xe0001000

080016b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016bc:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <HAL_Init+0x28>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a07      	ldr	r2, [pc, #28]	; (80016e0 <HAL_Init+0x28>)
 80016c2:	f043 0310 	orr.w	r3, r3, #16
 80016c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c8:	2003      	movs	r0, #3
 80016ca:	f000 f92b 	bl	8001924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ce:	200f      	movs	r0, #15
 80016d0:	f000 f808 	bl	80016e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d4:	f7ff fe3c 	bl	8001350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40022000 	.word	0x40022000

080016e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_InitTick+0x54>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4b12      	ldr	r3, [pc, #72]	; (800173c <HAL_InitTick+0x58>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80016fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f935 	bl	8001972 <HAL_SYSTICK_Config>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e00e      	b.n	8001730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b0f      	cmp	r3, #15
 8001716:	d80a      	bhi.n	800172e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001718:	2200      	movs	r2, #0
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	f04f 30ff 	mov.w	r0, #4294967295
 8001720:	f000 f90b 	bl	800193a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001724:	4a06      	ldr	r2, [pc, #24]	; (8001740 <HAL_InitTick+0x5c>)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	e000      	b.n	8001730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
}
 8001730:	4618      	mov	r0, r3
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000070 	.word	0x20000070
 800173c:	20000078 	.word	0x20000078
 8001740:	20000074 	.word	0x20000074

08001744 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <HAL_IncTick+0x1c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	4b05      	ldr	r3, [pc, #20]	; (8001764 <HAL_IncTick+0x20>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4413      	add	r3, r2
 8001754:	4a03      	ldr	r2, [pc, #12]	; (8001764 <HAL_IncTick+0x20>)
 8001756:	6013      	str	r3, [r2, #0]
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr
 8001760:	20000078 	.word	0x20000078
 8001764:	200002d8 	.word	0x200002d8

08001768 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  return uwTick;
 800176c:	4b02      	ldr	r3, [pc, #8]	; (8001778 <HAL_GetTick+0x10>)
 800176e:	681b      	ldr	r3, [r3, #0]
}
 8001770:	4618      	mov	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr
 8001778:	200002d8 	.word	0x200002d8

0800177c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff fff0 	bl	8001768 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001794:	d005      	beq.n	80017a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <HAL_Delay+0x44>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4413      	add	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017a2:	bf00      	nop
 80017a4:	f7ff ffe0 	bl	8001768 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d8f7      	bhi.n	80017a4 <HAL_Delay+0x28>
  {
  }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000078 	.word	0x20000078

080017c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d4:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017e0:	4013      	ands	r3, r2
 80017e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f6:	4a04      	ldr	r2, [pc, #16]	; (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	60d3      	str	r3, [r2, #12]
}
 80017fc:	bf00      	nop
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001810:	4b04      	ldr	r3, [pc, #16]	; (8001824 <__NVIC_GetPriorityGrouping+0x18>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	f003 0307 	and.w	r3, r3, #7
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db0a      	blt.n	8001852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	490c      	ldr	r1, [pc, #48]	; (8001874 <__NVIC_SetPriority+0x4c>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	440b      	add	r3, r1
 800184c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001850:	e00a      	b.n	8001868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4908      	ldr	r1, [pc, #32]	; (8001878 <__NVIC_SetPriority+0x50>)
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	3b04      	subs	r3, #4
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	440b      	add	r3, r1
 8001866:	761a      	strb	r2, [r3, #24]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000e100 	.word	0xe000e100
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800187c:	b480      	push	{r7}
 800187e:	b089      	sub	sp, #36	; 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f1c3 0307 	rsb	r3, r3, #7
 8001896:	2b04      	cmp	r3, #4
 8001898:	bf28      	it	cs
 800189a:	2304      	movcs	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d902      	bls.n	80018ac <NVIC_EncodePriority+0x30>
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3b03      	subs	r3, #3
 80018aa:	e000      	b.n	80018ae <NVIC_EncodePriority+0x32>
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	401a      	ands	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	4313      	orrs	r3, r2
         );
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3724      	adds	r7, #36	; 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018f0:	d301      	bcc.n	80018f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00f      	b.n	8001916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <SysTick_Config+0x40>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fe:	210f      	movs	r1, #15
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f7ff ff90 	bl	8001828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <SysTick_Config+0x40>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <SysTick_Config+0x40>)
 8001910:	2207      	movs	r2, #7
 8001912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	e000e010 	.word	0xe000e010

08001924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff ff49 	bl	80017c4 <__NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800194c:	f7ff ff5e 	bl	800180c <__NVIC_GetPriorityGrouping>
 8001950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	6978      	ldr	r0, [r7, #20]
 8001958:	f7ff ff90 	bl	800187c <NVIC_EncodePriority>
 800195c:	4602      	mov	r2, r0
 800195e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001962:	4611      	mov	r1, r2
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff5f 	bl	8001828 <__NVIC_SetPriority>
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ffb0 	bl	80018e0 <SysTick_Config>
 8001980:	4603      	mov	r3, r0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800198c:	b480      	push	{r7}
 800198e:	b08b      	sub	sp, #44	; 0x2c
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800199a:	2300      	movs	r3, #0
 800199c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800199e:	e169      	b.n	8001c74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019a0:	2201      	movs	r2, #1
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	4013      	ands	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	f040 8158 	bne.w	8001c6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	4a9a      	ldr	r2, [pc, #616]	; (8001c2c <HAL_GPIO_Init+0x2a0>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d05e      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019c8:	4a98      	ldr	r2, [pc, #608]	; (8001c2c <HAL_GPIO_Init+0x2a0>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d875      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019ce:	4a98      	ldr	r2, [pc, #608]	; (8001c30 <HAL_GPIO_Init+0x2a4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d058      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019d4:	4a96      	ldr	r2, [pc, #600]	; (8001c30 <HAL_GPIO_Init+0x2a4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d86f      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019da:	4a96      	ldr	r2, [pc, #600]	; (8001c34 <HAL_GPIO_Init+0x2a8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d052      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019e0:	4a94      	ldr	r2, [pc, #592]	; (8001c34 <HAL_GPIO_Init+0x2a8>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d869      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019e6:	4a94      	ldr	r2, [pc, #592]	; (8001c38 <HAL_GPIO_Init+0x2ac>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d04c      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019ec:	4a92      	ldr	r2, [pc, #584]	; (8001c38 <HAL_GPIO_Init+0x2ac>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d863      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019f2:	4a92      	ldr	r2, [pc, #584]	; (8001c3c <HAL_GPIO_Init+0x2b0>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d046      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019f8:	4a90      	ldr	r2, [pc, #576]	; (8001c3c <HAL_GPIO_Init+0x2b0>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d85d      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019fe:	2b12      	cmp	r3, #18
 8001a00:	d82a      	bhi.n	8001a58 <HAL_GPIO_Init+0xcc>
 8001a02:	2b12      	cmp	r3, #18
 8001a04:	d859      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 8001a06:	a201      	add	r2, pc, #4	; (adr r2, 8001a0c <HAL_GPIO_Init+0x80>)
 8001a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a0c:	08001a87 	.word	0x08001a87
 8001a10:	08001a61 	.word	0x08001a61
 8001a14:	08001a73 	.word	0x08001a73
 8001a18:	08001ab5 	.word	0x08001ab5
 8001a1c:	08001abb 	.word	0x08001abb
 8001a20:	08001abb 	.word	0x08001abb
 8001a24:	08001abb 	.word	0x08001abb
 8001a28:	08001abb 	.word	0x08001abb
 8001a2c:	08001abb 	.word	0x08001abb
 8001a30:	08001abb 	.word	0x08001abb
 8001a34:	08001abb 	.word	0x08001abb
 8001a38:	08001abb 	.word	0x08001abb
 8001a3c:	08001abb 	.word	0x08001abb
 8001a40:	08001abb 	.word	0x08001abb
 8001a44:	08001abb 	.word	0x08001abb
 8001a48:	08001abb 	.word	0x08001abb
 8001a4c:	08001abb 	.word	0x08001abb
 8001a50:	08001a69 	.word	0x08001a69
 8001a54:	08001a7d 	.word	0x08001a7d
 8001a58:	4a79      	ldr	r2, [pc, #484]	; (8001c40 <HAL_GPIO_Init+0x2b4>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d013      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a5e:	e02c      	b.n	8001aba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	623b      	str	r3, [r7, #32]
          break;
 8001a66:	e029      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	623b      	str	r3, [r7, #32]
          break;
 8001a70:	e024      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	3308      	adds	r3, #8
 8001a78:	623b      	str	r3, [r7, #32]
          break;
 8001a7a:	e01f      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	330c      	adds	r3, #12
 8001a82:	623b      	str	r3, [r7, #32]
          break;
 8001a84:	e01a      	b.n	8001abc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d102      	bne.n	8001a94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a8e:	2304      	movs	r3, #4
 8001a90:	623b      	str	r3, [r7, #32]
          break;
 8001a92:	e013      	b.n	8001abc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d105      	bne.n	8001aa8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	69fa      	ldr	r2, [r7, #28]
 8001aa4:	611a      	str	r2, [r3, #16]
          break;
 8001aa6:	e009      	b.n	8001abc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	615a      	str	r2, [r3, #20]
          break;
 8001ab2:	e003      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
          break;
 8001ab8:	e000      	b.n	8001abc <HAL_GPIO_Init+0x130>
          break;
 8001aba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2bff      	cmp	r3, #255	; 0xff
 8001ac0:	d801      	bhi.n	8001ac6 <HAL_GPIO_Init+0x13a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	e001      	b.n	8001aca <HAL_GPIO_Init+0x13e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3304      	adds	r3, #4
 8001aca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	2bff      	cmp	r3, #255	; 0xff
 8001ad0:	d802      	bhi.n	8001ad8 <HAL_GPIO_Init+0x14c>
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	e002      	b.n	8001ade <HAL_GPIO_Init+0x152>
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ada:	3b08      	subs	r3, #8
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	210f      	movs	r1, #15
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	401a      	ands	r2, r3
 8001af0:	6a39      	ldr	r1, [r7, #32]
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	fa01 f303 	lsl.w	r3, r1, r3
 8001af8:	431a      	orrs	r2, r3
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 80b1 	beq.w	8001c6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b0c:	4b4d      	ldr	r3, [pc, #308]	; (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	4a4c      	ldr	r2, [pc, #304]	; (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6193      	str	r3, [r2, #24]
 8001b18:	4b4a      	ldr	r3, [pc, #296]	; (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b24:	4a48      	ldr	r2, [pc, #288]	; (8001c48 <HAL_GPIO_Init+0x2bc>)
 8001b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	220f      	movs	r2, #15
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	4013      	ands	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a40      	ldr	r2, [pc, #256]	; (8001c4c <HAL_GPIO_Init+0x2c0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d013      	beq.n	8001b78 <HAL_GPIO_Init+0x1ec>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a3f      	ldr	r2, [pc, #252]	; (8001c50 <HAL_GPIO_Init+0x2c4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00d      	beq.n	8001b74 <HAL_GPIO_Init+0x1e8>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a3e      	ldr	r2, [pc, #248]	; (8001c54 <HAL_GPIO_Init+0x2c8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d007      	beq.n	8001b70 <HAL_GPIO_Init+0x1e4>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a3d      	ldr	r2, [pc, #244]	; (8001c58 <HAL_GPIO_Init+0x2cc>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d101      	bne.n	8001b6c <HAL_GPIO_Init+0x1e0>
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e006      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b6c:	2304      	movs	r3, #4
 8001b6e:	e004      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b70:	2302      	movs	r3, #2
 8001b72:	e002      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b7c:	f002 0203 	and.w	r2, r2, #3
 8001b80:	0092      	lsls	r2, r2, #2
 8001b82:	4093      	lsls	r3, r2
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b8a:	492f      	ldr	r1, [pc, #188]	; (8001c48 <HAL_GPIO_Init+0x2bc>)
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8e:	089b      	lsrs	r3, r3, #2
 8001b90:	3302      	adds	r3, #2
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d006      	beq.n	8001bb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ba4:	4b2d      	ldr	r3, [pc, #180]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	492c      	ldr	r1, [pc, #176]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	608b      	str	r3, [r1, #8]
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bb2:	4b2a      	ldr	r3, [pc, #168]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	4928      	ldr	r1, [pc, #160]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d006      	beq.n	8001bda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bcc:	4b23      	ldr	r3, [pc, #140]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	4922      	ldr	r1, [pc, #136]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60cb      	str	r3, [r1, #12]
 8001bd8:	e006      	b.n	8001be8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bda:	4b20      	ldr	r3, [pc, #128]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	491e      	ldr	r1, [pc, #120]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001be4:	4013      	ands	r3, r2
 8001be6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d006      	beq.n	8001c02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bf4:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	4918      	ldr	r1, [pc, #96]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
 8001c00:	e006      	b.n	8001c10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c02:	4b16      	ldr	r3, [pc, #88]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	4914      	ldr	r1, [pc, #80]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d021      	beq.n	8001c60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	490e      	ldr	r1, [pc, #56]	; (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
 8001c28:	e021      	b.n	8001c6e <HAL_GPIO_Init+0x2e2>
 8001c2a:	bf00      	nop
 8001c2c:	10320000 	.word	0x10320000
 8001c30:	10310000 	.word	0x10310000
 8001c34:	10220000 	.word	0x10220000
 8001c38:	10210000 	.word	0x10210000
 8001c3c:	10120000 	.word	0x10120000
 8001c40:	10110000 	.word	0x10110000
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40010000 	.word	0x40010000
 8001c4c:	40010800 	.word	0x40010800
 8001c50:	40010c00 	.word	0x40010c00
 8001c54:	40011000 	.word	0x40011000
 8001c58:	40011400 	.word	0x40011400
 8001c5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c60:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <HAL_GPIO_Init+0x304>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	43db      	mvns	r3, r3
 8001c68:	4909      	ldr	r1, [pc, #36]	; (8001c90 <HAL_GPIO_Init+0x304>)
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c70:	3301      	adds	r3, #1
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f47f ae8e 	bne.w	80019a0 <HAL_GPIO_Init+0x14>
  }
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	372c      	adds	r7, #44	; 0x2c
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr
 8001c90:	40010400 	.word	0x40010400

08001c94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	807b      	strh	r3, [r7, #2]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ca4:	787b      	ldrb	r3, [r7, #1]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001caa:	887a      	ldrh	r2, [r7, #2]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cb0:	e003      	b.n	8001cba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cb2:	887b      	ldrh	r3, [r7, #2]
 8001cb4:	041a      	lsls	r2, r3, #16
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	611a      	str	r2, [r3, #16]
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e12b      	b.n	8001f2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d106      	bne.n	8001cf0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7ff fb62 	bl	80013b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2224      	movs	r2, #36	; 0x24
 8001cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 0201 	bic.w	r2, r2, #1
 8001d06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d28:	f001 fbca 	bl	80034c0 <HAL_RCC_GetPCLK1Freq>
 8001d2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	4a81      	ldr	r2, [pc, #516]	; (8001f38 <HAL_I2C_Init+0x274>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d807      	bhi.n	8001d48 <HAL_I2C_Init+0x84>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4a80      	ldr	r2, [pc, #512]	; (8001f3c <HAL_I2C_Init+0x278>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	bf94      	ite	ls
 8001d40:	2301      	movls	r3, #1
 8001d42:	2300      	movhi	r3, #0
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	e006      	b.n	8001d56 <HAL_I2C_Init+0x92>
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4a7d      	ldr	r2, [pc, #500]	; (8001f40 <HAL_I2C_Init+0x27c>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	bf94      	ite	ls
 8001d50:	2301      	movls	r3, #1
 8001d52:	2300      	movhi	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e0e7      	b.n	8001f2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4a78      	ldr	r2, [pc, #480]	; (8001f44 <HAL_I2C_Init+0x280>)
 8001d62:	fba2 2303 	umull	r2, r3, r2, r3
 8001d66:	0c9b      	lsrs	r3, r3, #18
 8001d68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	68ba      	ldr	r2, [r7, #8]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	4a6a      	ldr	r2, [pc, #424]	; (8001f38 <HAL_I2C_Init+0x274>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d802      	bhi.n	8001d98 <HAL_I2C_Init+0xd4>
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	3301      	adds	r3, #1
 8001d96:	e009      	b.n	8001dac <HAL_I2C_Init+0xe8>
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d9e:	fb02 f303 	mul.w	r3, r2, r3
 8001da2:	4a69      	ldr	r2, [pc, #420]	; (8001f48 <HAL_I2C_Init+0x284>)
 8001da4:	fba2 2303 	umull	r2, r3, r2, r3
 8001da8:	099b      	lsrs	r3, r3, #6
 8001daa:	3301      	adds	r3, #1
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	430b      	orrs	r3, r1
 8001db2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001dbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	495c      	ldr	r1, [pc, #368]	; (8001f38 <HAL_I2C_Init+0x274>)
 8001dc8:	428b      	cmp	r3, r1
 8001dca:	d819      	bhi.n	8001e00 <HAL_I2C_Init+0x13c>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	1e59      	subs	r1, r3, #1
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dda:	1c59      	adds	r1, r3, #1
 8001ddc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001de0:	400b      	ands	r3, r1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00a      	beq.n	8001dfc <HAL_I2C_Init+0x138>
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1e59      	subs	r1, r3, #1
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001df4:	3301      	adds	r3, #1
 8001df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dfa:	e051      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001dfc:	2304      	movs	r3, #4
 8001dfe:	e04f      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d111      	bne.n	8001e2c <HAL_I2C_Init+0x168>
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	1e58      	subs	r0, r3, #1
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6859      	ldr	r1, [r3, #4]
 8001e10:	460b      	mov	r3, r1
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	440b      	add	r3, r1
 8001e16:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	bf0c      	ite	eq
 8001e24:	2301      	moveq	r3, #1
 8001e26:	2300      	movne	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	e012      	b.n	8001e52 <HAL_I2C_Init+0x18e>
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	1e58      	subs	r0, r3, #1
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6859      	ldr	r1, [r3, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	440b      	add	r3, r1
 8001e3a:	0099      	lsls	r1, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e42:	3301      	adds	r3, #1
 8001e44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	bf0c      	ite	eq
 8001e4c:	2301      	moveq	r3, #1
 8001e4e:	2300      	movne	r3, #0
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_I2C_Init+0x196>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e022      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10e      	bne.n	8001e80 <HAL_I2C_Init+0x1bc>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1e58      	subs	r0, r3, #1
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6859      	ldr	r1, [r3, #4]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	440b      	add	r3, r1
 8001e70:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e74:	3301      	adds	r3, #1
 8001e76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e7e:	e00f      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	1e58      	subs	r0, r3, #1
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6859      	ldr	r1, [r3, #4]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	0099      	lsls	r1, r3, #2
 8001e90:	440b      	add	r3, r1
 8001e92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e96:	3301      	adds	r3, #1
 8001e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ea0:	6879      	ldr	r1, [r7, #4]
 8001ea2:	6809      	ldr	r1, [r1, #0]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69da      	ldr	r2, [r3, #28]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ece:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6911      	ldr	r1, [r2, #16]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	68d2      	ldr	r2, [r2, #12]
 8001eda:	4311      	orrs	r1, r2
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	430b      	orrs	r3, r1
 8001ee2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	695a      	ldr	r2, [r3, #20]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0201 	orr.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2220      	movs	r2, #32
 8001f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	000186a0 	.word	0x000186a0
 8001f3c:	001e847f 	.word	0x001e847f
 8001f40:	003d08ff 	.word	0x003d08ff
 8001f44:	431bde83 	.word	0x431bde83
 8001f48:	10624dd3 	.word	0x10624dd3

08001f4c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af02      	add	r7, sp, #8
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	607a      	str	r2, [r7, #4]
 8001f56:	461a      	mov	r2, r3
 8001f58:	460b      	mov	r3, r1
 8001f5a:	817b      	strh	r3, [r7, #10]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f60:	f7ff fc02 	bl	8001768 <HAL_GetTick>
 8001f64:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b20      	cmp	r3, #32
 8001f70:	f040 80e0 	bne.w	8002134 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	2319      	movs	r3, #25
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	4970      	ldr	r1, [pc, #448]	; (8002140 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 fc9e 	bl	80028c0 <I2C_WaitOnFlagUntilTimeout>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	e0d3      	b.n	8002136 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d101      	bne.n	8001f9c <HAL_I2C_Master_Transmit+0x50>
 8001f98:	2302      	movs	r3, #2
 8001f9a:	e0cc      	b.n	8002136 <HAL_I2C_Master_Transmit+0x1ea>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d007      	beq.n	8001fc2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f042 0201 	orr.w	r2, r2, #1
 8001fc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fd0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2221      	movs	r2, #33	; 0x21
 8001fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2210      	movs	r2, #16
 8001fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	893a      	ldrh	r2, [r7, #8]
 8001ff2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	4a50      	ldr	r2, [pc, #320]	; (8002144 <HAL_I2C_Master_Transmit+0x1f8>)
 8002002:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002004:	8979      	ldrh	r1, [r7, #10]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	6a3a      	ldr	r2, [r7, #32]
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 fb08 	bl	8002620 <I2C_MasterRequestWrite>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e08d      	b.n	8002136 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800201a:	2300      	movs	r3, #0
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	695b      	ldr	r3, [r3, #20]
 8002024:	613b      	str	r3, [r7, #16]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	613b      	str	r3, [r7, #16]
 800202e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002030:	e066      	b.n	8002100 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	6a39      	ldr	r1, [r7, #32]
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f000 fd5c 	bl	8002af4 <I2C_WaitOnTXEFlagUntilTimeout>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d00d      	beq.n	800205e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	2b04      	cmp	r3, #4
 8002048:	d107      	bne.n	800205a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002058:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e06b      	b.n	8002136 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002062:	781a      	ldrb	r2, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002078:	b29b      	uxth	r3, r3
 800207a:	3b01      	subs	r3, #1
 800207c:	b29a      	uxth	r2, r3
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002086:	3b01      	subs	r3, #1
 8002088:	b29a      	uxth	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	2b04      	cmp	r3, #4
 800209a:	d11b      	bne.n	80020d4 <HAL_I2C_Master_Transmit+0x188>
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d017      	beq.n	80020d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a8:	781a      	ldrb	r2, [r3, #0]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b4:	1c5a      	adds	r2, r3, #1
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020be:	b29b      	uxth	r3, r3
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	6a39      	ldr	r1, [r7, #32]
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f000 fd53 	bl	8002b84 <I2C_WaitOnBTFFlagUntilTimeout>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00d      	beq.n	8002100 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d107      	bne.n	80020fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e01a      	b.n	8002136 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002104:	2b00      	cmp	r3, #0
 8002106:	d194      	bne.n	8002032 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002116:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2220      	movs	r2, #32
 800211c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002130:	2300      	movs	r3, #0
 8002132:	e000      	b.n	8002136 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002134:	2302      	movs	r3, #2
  }
}
 8002136:	4618      	mov	r0, r3
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	00100002 	.word	0x00100002
 8002144:	ffff0000 	.word	0xffff0000

08002148 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08c      	sub	sp, #48	; 0x30
 800214c:	af02      	add	r7, sp, #8
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	607a      	str	r2, [r7, #4]
 8002152:	461a      	mov	r2, r3
 8002154:	460b      	mov	r3, r1
 8002156:	817b      	strh	r3, [r7, #10]
 8002158:	4613      	mov	r3, r2
 800215a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800215c:	2300      	movs	r3, #0
 800215e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002160:	f7ff fb02 	bl	8001768 <HAL_GetTick>
 8002164:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b20      	cmp	r3, #32
 8002170:	f040 824b 	bne.w	800260a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	2319      	movs	r3, #25
 800217a:	2201      	movs	r2, #1
 800217c:	497f      	ldr	r1, [pc, #508]	; (800237c <HAL_I2C_Master_Receive+0x234>)
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f000 fb9e 	bl	80028c0 <I2C_WaitOnFlagUntilTimeout>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800218a:	2302      	movs	r3, #2
 800218c:	e23e      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_I2C_Master_Receive+0x54>
 8002198:	2302      	movs	r3, #2
 800219a:	e237      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d007      	beq.n	80021c2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f042 0201 	orr.w	r2, r2, #1
 80021c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2222      	movs	r2, #34	; 0x22
 80021d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2210      	movs	r2, #16
 80021de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2200      	movs	r2, #0
 80021e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	893a      	ldrh	r2, [r7, #8]
 80021f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	4a5f      	ldr	r2, [pc, #380]	; (8002380 <HAL_I2C_Master_Receive+0x238>)
 8002202:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002204:	8979      	ldrh	r1, [r7, #10]
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 fa8a 	bl	8002724 <I2C_MasterRequestRead>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e1f8      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221e:	2b00      	cmp	r3, #0
 8002220:	d113      	bne.n	800224a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002222:	2300      	movs	r3, #0
 8002224:	61fb      	str	r3, [r7, #28]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	61fb      	str	r3, [r7, #28]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	61fb      	str	r3, [r7, #28]
 8002236:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	e1cc      	b.n	80025e4 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800224e:	2b01      	cmp	r3, #1
 8002250:	d11e      	bne.n	8002290 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002260:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002262:	b672      	cpsid	i
}
 8002264:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002266:	2300      	movs	r3, #0
 8002268:	61bb      	str	r3, [r7, #24]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	61bb      	str	r3, [r7, #24]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	61bb      	str	r3, [r7, #24]
 800227a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800228c:	b662      	cpsie	i
}
 800228e:	e035      	b.n	80022fc <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002294:	2b02      	cmp	r3, #2
 8002296:	d11e      	bne.n	80022d6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022a6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80022a8:	b672      	cpsid	i
}
 80022aa:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	617b      	str	r3, [r7, #20]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	617b      	str	r3, [r7, #20]
 80022c0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80022d2:	b662      	cpsie	i
}
 80022d4:	e012      	b.n	80022fc <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80022e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022e6:	2300      	movs	r3, #0
 80022e8:	613b      	str	r3, [r7, #16]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	613b      	str	r3, [r7, #16]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80022fc:	e172      	b.n	80025e4 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002302:	2b03      	cmp	r3, #3
 8002304:	f200 811f 	bhi.w	8002546 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800230c:	2b01      	cmp	r3, #1
 800230e:	d123      	bne.n	8002358 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002312:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f000 fc7d 	bl	8002c14 <I2C_WaitOnRXNEFlagUntilTimeout>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e173      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	691a      	ldr	r2, [r3, #16]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	1c5a      	adds	r2, r3, #1
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002340:	3b01      	subs	r3, #1
 8002342:	b29a      	uxth	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234c:	b29b      	uxth	r3, r3
 800234e:	3b01      	subs	r3, #1
 8002350:	b29a      	uxth	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002356:	e145      	b.n	80025e4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800235c:	2b02      	cmp	r3, #2
 800235e:	d152      	bne.n	8002406 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002366:	2200      	movs	r2, #0
 8002368:	4906      	ldr	r1, [pc, #24]	; (8002384 <HAL_I2C_Master_Receive+0x23c>)
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 faa8 	bl	80028c0 <I2C_WaitOnFlagUntilTimeout>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d008      	beq.n	8002388 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e148      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
 800237a:	bf00      	nop
 800237c:	00100002 	.word	0x00100002
 8002380:	ffff0000 	.word	0xffff0000
 8002384:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002388:	b672      	cpsid	i
}
 800238a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800239a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	691a      	ldr	r2, [r3, #16]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	b2d2      	uxtb	r2, r2
 80023a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b8:	3b01      	subs	r3, #1
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	3b01      	subs	r3, #1
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80023ce:	b662      	cpsie	i
}
 80023d0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	691a      	ldr	r2, [r3, #16]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	1c5a      	adds	r2, r3, #1
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ee:	3b01      	subs	r3, #1
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	3b01      	subs	r3, #1
 80023fe:	b29a      	uxth	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002404:	e0ee      	b.n	80025e4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800240c:	2200      	movs	r2, #0
 800240e:	4981      	ldr	r1, [pc, #516]	; (8002614 <HAL_I2C_Master_Receive+0x4cc>)
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f000 fa55 	bl	80028c0 <I2C_WaitOnFlagUntilTimeout>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e0f5      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800242e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002430:	b672      	cpsid	i
}
 8002432:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	691a      	ldr	r2, [r3, #16]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243e:	b2d2      	uxtb	r2, r2
 8002440:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002450:	3b01      	subs	r3, #1
 8002452:	b29a      	uxth	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800245c:	b29b      	uxth	r3, r3
 800245e:	3b01      	subs	r3, #1
 8002460:	b29a      	uxth	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002466:	4b6c      	ldr	r3, [pc, #432]	; (8002618 <HAL_I2C_Master_Receive+0x4d0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	08db      	lsrs	r3, r3, #3
 800246c:	4a6b      	ldr	r2, [pc, #428]	; (800261c <HAL_I2C_Master_Receive+0x4d4>)
 800246e:	fba2 2303 	umull	r2, r3, r2, r3
 8002472:	0a1a      	lsrs	r2, r3, #8
 8002474:	4613      	mov	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	00da      	lsls	r2, r3, #3
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002480:	6a3b      	ldr	r3, [r7, #32]
 8002482:	3b01      	subs	r3, #1
 8002484:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002486:	6a3b      	ldr	r3, [r7, #32]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d118      	bne.n	80024be <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2220      	movs	r2, #32
 8002496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	f043 0220 	orr.w	r2, r3, #32
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80024ae:	b662      	cpsie	i
}
 80024b0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e0a6      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	695b      	ldr	r3, [r3, #20]
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d1d9      	bne.n	8002480 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	691a      	ldr	r2, [r3, #16]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ee:	1c5a      	adds	r2, r3, #1
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002504:	b29b      	uxth	r3, r3
 8002506:	3b01      	subs	r3, #1
 8002508:	b29a      	uxth	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800250e:	b662      	cpsie	i
}
 8002510:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	691a      	ldr	r2, [r3, #16]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	1c5a      	adds	r2, r3, #1
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252e:	3b01      	subs	r3, #1
 8002530:	b29a      	uxth	r2, r3
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800253a:	b29b      	uxth	r3, r3
 800253c:	3b01      	subs	r3, #1
 800253e:	b29a      	uxth	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002544:	e04e      	b.n	80025e4 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002548:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 fb62 	bl	8002c14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e058      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	691a      	ldr	r2, [r3, #16]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	1c5a      	adds	r2, r3, #1
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002576:	3b01      	subs	r3, #1
 8002578:	b29a      	uxth	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002582:	b29b      	uxth	r3, r3
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	f003 0304 	and.w	r3, r3, #4
 8002596:	2b04      	cmp	r3, #4
 8002598:	d124      	bne.n	80025e4 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800259e:	2b03      	cmp	r3, #3
 80025a0:	d107      	bne.n	80025b2 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025b0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	691a      	ldr	r2, [r3, #16]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ce:	3b01      	subs	r3, #1
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025da:	b29b      	uxth	r3, r3
 80025dc:	3b01      	subs	r3, #1
 80025de:	b29a      	uxth	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f47f ae88 	bne.w	80022fe <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2220      	movs	r2, #32
 80025f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002606:	2300      	movs	r3, #0
 8002608:	e000      	b.n	800260c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800260a:	2302      	movs	r3, #2
  }
}
 800260c:	4618      	mov	r0, r3
 800260e:	3728      	adds	r7, #40	; 0x28
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	00010004 	.word	0x00010004
 8002618:	20000070 	.word	0x20000070
 800261c:	14f8b589 	.word	0x14f8b589

08002620 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b088      	sub	sp, #32
 8002624:	af02      	add	r7, sp, #8
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	603b      	str	r3, [r7, #0]
 800262c:	460b      	mov	r3, r1
 800262e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002634:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	2b08      	cmp	r3, #8
 800263a:	d006      	beq.n	800264a <I2C_MasterRequestWrite+0x2a>
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d003      	beq.n	800264a <I2C_MasterRequestWrite+0x2a>
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002648:	d108      	bne.n	800265c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	e00b      	b.n	8002674 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002660:	2b12      	cmp	r3, #18
 8002662:	d107      	bne.n	8002674 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002672:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	f000 f91d 	bl	80028c0 <I2C_WaitOnFlagUntilTimeout>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00d      	beq.n	80026a8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800269a:	d103      	bne.n	80026a4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e035      	b.n	8002714 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026b0:	d108      	bne.n	80026c4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80026b2:	897b      	ldrh	r3, [r7, #10]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	461a      	mov	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026c0:	611a      	str	r2, [r3, #16]
 80026c2:	e01b      	b.n	80026fc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026c4:	897b      	ldrh	r3, [r7, #10]
 80026c6:	11db      	asrs	r3, r3, #7
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	f003 0306 	and.w	r3, r3, #6
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	f063 030f 	orn	r3, r3, #15
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	490e      	ldr	r1, [pc, #56]	; (800271c <I2C_MasterRequestWrite+0xfc>)
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f000 f966 	bl	80029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e010      	b.n	8002714 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026f2:	897b      	ldrh	r3, [r7, #10]
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	4907      	ldr	r1, [pc, #28]	; (8002720 <I2C_MasterRequestWrite+0x100>)
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f000 f956 	bl	80029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	00010008 	.word	0x00010008
 8002720:	00010002 	.word	0x00010002

08002724 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af02      	add	r7, sp, #8
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	603b      	str	r3, [r7, #0]
 8002730:	460b      	mov	r3, r1
 8002732:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002738:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002748:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	2b08      	cmp	r3, #8
 800274e:	d006      	beq.n	800275e <I2C_MasterRequestRead+0x3a>
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d003      	beq.n	800275e <I2C_MasterRequestRead+0x3a>
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800275c:	d108      	bne.n	8002770 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	e00b      	b.n	8002788 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002774:	2b11      	cmp	r3, #17
 8002776:	d107      	bne.n	8002788 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002786:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f000 f893 	bl	80028c0 <I2C_WaitOnFlagUntilTimeout>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00d      	beq.n	80027bc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ae:	d103      	bne.n	80027b8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e079      	b.n	80028b0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027c4:	d108      	bne.n	80027d8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80027c6:	897b      	ldrh	r3, [r7, #10]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	611a      	str	r2, [r3, #16]
 80027d6:	e05f      	b.n	8002898 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80027d8:	897b      	ldrh	r3, [r7, #10]
 80027da:	11db      	asrs	r3, r3, #7
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	f003 0306 	and.w	r3, r3, #6
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f063 030f 	orn	r3, r3, #15
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	4930      	ldr	r1, [pc, #192]	; (80028b8 <I2C_MasterRequestRead+0x194>)
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 f8dc 	bl	80029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e054      	b.n	80028b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002806:	897b      	ldrh	r3, [r7, #10]
 8002808:	b2da      	uxtb	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	4929      	ldr	r1, [pc, #164]	; (80028bc <I2C_MasterRequestRead+0x198>)
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f000 f8cc 	bl	80029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e044      	b.n	80028b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002826:	2300      	movs	r3, #0
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	613b      	str	r3, [r7, #16]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	613b      	str	r3, [r7, #16]
 800283a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800284a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	9300      	str	r3, [sp, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f831 	bl	80028c0 <I2C_WaitOnFlagUntilTimeout>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00d      	beq.n	8002880 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800286e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002872:	d103      	bne.n	800287c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f44f 7200 	mov.w	r2, #512	; 0x200
 800287a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e017      	b.n	80028b0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002880:	897b      	ldrh	r3, [r7, #10]
 8002882:	11db      	asrs	r3, r3, #7
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f003 0306 	and.w	r3, r3, #6
 800288a:	b2db      	uxtb	r3, r3
 800288c:	f063 030e 	orn	r3, r3, #14
 8002890:	b2da      	uxtb	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	4907      	ldr	r1, [pc, #28]	; (80028bc <I2C_MasterRequestRead+0x198>)
 800289e:	68f8      	ldr	r0, [r7, #12]
 80028a0:	f000 f888 	bl	80029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e000      	b.n	80028b0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	00010008 	.word	0x00010008
 80028bc:	00010002 	.word	0x00010002

080028c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	603b      	str	r3, [r7, #0]
 80028cc:	4613      	mov	r3, r2
 80028ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028d0:	e048      	b.n	8002964 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d8:	d044      	beq.n	8002964 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028da:	f7fe ff45 	bl	8001768 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d302      	bcc.n	80028f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d139      	bne.n	8002964 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	0c1b      	lsrs	r3, r3, #16
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d10d      	bne.n	8002916 <I2C_WaitOnFlagUntilTimeout+0x56>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	43da      	mvns	r2, r3
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	4013      	ands	r3, r2
 8002906:	b29b      	uxth	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf0c      	ite	eq
 800290c:	2301      	moveq	r3, #1
 800290e:	2300      	movne	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	461a      	mov	r2, r3
 8002914:	e00c      	b.n	8002930 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	43da      	mvns	r2, r3
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	4013      	ands	r3, r2
 8002922:	b29b      	uxth	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	bf0c      	ite	eq
 8002928:	2301      	moveq	r3, #1
 800292a:	2300      	movne	r3, #0
 800292c:	b2db      	uxtb	r3, r3
 800292e:	461a      	mov	r2, r3
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	429a      	cmp	r2, r3
 8002934:	d116      	bne.n	8002964 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	f043 0220 	orr.w	r2, r3, #32
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e023      	b.n	80029ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	0c1b      	lsrs	r3, r3, #16
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b01      	cmp	r3, #1
 800296c:	d10d      	bne.n	800298a <I2C_WaitOnFlagUntilTimeout+0xca>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	43da      	mvns	r2, r3
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	4013      	ands	r3, r2
 800297a:	b29b      	uxth	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	bf0c      	ite	eq
 8002980:	2301      	moveq	r3, #1
 8002982:	2300      	movne	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	461a      	mov	r2, r3
 8002988:	e00c      	b.n	80029a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	43da      	mvns	r2, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	4013      	ands	r3, r2
 8002996:	b29b      	uxth	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	bf0c      	ite	eq
 800299c:	2301      	moveq	r3, #1
 800299e:	2300      	movne	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	461a      	mov	r2, r3
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d093      	beq.n	80028d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
 80029c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029c2:	e071      	b.n	8002aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029d2:	d123      	bne.n	8002a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2220      	movs	r2, #32
 80029f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a08:	f043 0204 	orr.w	r2, r3, #4
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e067      	b.n	8002aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a22:	d041      	beq.n	8002aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a24:	f7fe fea0 	bl	8001768 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d302      	bcc.n	8002a3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d136      	bne.n	8002aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	0c1b      	lsrs	r3, r3, #16
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d10c      	bne.n	8002a5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	bf14      	ite	ne
 8002a56:	2301      	movne	r3, #1
 8002a58:	2300      	moveq	r3, #0
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	e00b      	b.n	8002a76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	43da      	mvns	r2, r3
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	bf14      	ite	ne
 8002a70:	2301      	movne	r3, #1
 8002a72:	2300      	moveq	r3, #0
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d016      	beq.n	8002aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2220      	movs	r2, #32
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	f043 0220 	orr.w	r2, r3, #32
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e021      	b.n	8002aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	0c1b      	lsrs	r3, r3, #16
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d10c      	bne.n	8002acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	43da      	mvns	r2, r3
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	4013      	ands	r3, r2
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	bf14      	ite	ne
 8002ac4:	2301      	movne	r3, #1
 8002ac6:	2300      	moveq	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	e00b      	b.n	8002ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	43da      	mvns	r2, r3
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	bf14      	ite	ne
 8002ade:	2301      	movne	r3, #1
 8002ae0:	2300      	moveq	r3, #0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f47f af6d 	bne.w	80029c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b00:	e034      	b.n	8002b6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f8e3 	bl	8002cce <I2C_IsAcknowledgeFailed>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e034      	b.n	8002b7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b18:	d028      	beq.n	8002b6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1a:	f7fe fe25 	bl	8001768 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d302      	bcc.n	8002b30 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d11d      	bne.n	8002b6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3a:	2b80      	cmp	r3, #128	; 0x80
 8002b3c:	d016      	beq.n	8002b6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	f043 0220 	orr.w	r2, r3, #32
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e007      	b.n	8002b7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b76:	2b80      	cmp	r3, #128	; 0x80
 8002b78:	d1c3      	bne.n	8002b02 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b90:	e034      	b.n	8002bfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f000 f89b 	bl	8002cce <I2C_IsAcknowledgeFailed>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e034      	b.n	8002c0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba8:	d028      	beq.n	8002bfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002baa:	f7fe fddd 	bl	8001768 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d302      	bcc.n	8002bc0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d11d      	bne.n	8002bfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d016      	beq.n	8002bfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	f043 0220 	orr.w	r2, r3, #32
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e007      	b.n	8002c0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d1c3      	bne.n	8002b92 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c20:	e049      	b.n	8002cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	f003 0310 	and.w	r3, r3, #16
 8002c2c:	2b10      	cmp	r3, #16
 8002c2e:	d119      	bne.n	8002c64 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f06f 0210 	mvn.w	r2, #16
 8002c38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2220      	movs	r2, #32
 8002c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e030      	b.n	8002cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c64:	f7fe fd80 	bl	8001768 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d302      	bcc.n	8002c7a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d11d      	bne.n	8002cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c84:	2b40      	cmp	r3, #64	; 0x40
 8002c86:	d016      	beq.n	8002cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2220      	movs	r2, #32
 8002c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f043 0220 	orr.w	r2, r3, #32
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e007      	b.n	8002cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	695b      	ldr	r3, [r3, #20]
 8002cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc0:	2b40      	cmp	r3, #64	; 0x40
 8002cc2:	d1ae      	bne.n	8002c22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b083      	sub	sp, #12
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	695b      	ldr	r3, [r3, #20]
 8002cdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ce4:	d11b      	bne.n	8002d1e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	f043 0204 	orr.w	r2, r3, #4
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
	...

08002d2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e272      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f000 8087 	beq.w	8002e5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d4c:	4b92      	ldr	r3, [pc, #584]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 030c 	and.w	r3, r3, #12
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d00c      	beq.n	8002d72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d58:	4b8f      	ldr	r3, [pc, #572]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f003 030c 	and.w	r3, r3, #12
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d112      	bne.n	8002d8a <HAL_RCC_OscConfig+0x5e>
 8002d64:	4b8c      	ldr	r3, [pc, #560]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d70:	d10b      	bne.n	8002d8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d72:	4b89      	ldr	r3, [pc, #548]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d06c      	beq.n	8002e58 <HAL_RCC_OscConfig+0x12c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d168      	bne.n	8002e58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e24c      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d92:	d106      	bne.n	8002da2 <HAL_RCC_OscConfig+0x76>
 8002d94:	4b80      	ldr	r3, [pc, #512]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a7f      	ldr	r2, [pc, #508]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	e02e      	b.n	8002e00 <HAL_RCC_OscConfig+0xd4>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10c      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x98>
 8002daa:	4b7b      	ldr	r3, [pc, #492]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a7a      	ldr	r2, [pc, #488]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002db0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002db4:	6013      	str	r3, [r2, #0]
 8002db6:	4b78      	ldr	r3, [pc, #480]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a77      	ldr	r2, [pc, #476]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dc0:	6013      	str	r3, [r2, #0]
 8002dc2:	e01d      	b.n	8002e00 <HAL_RCC_OscConfig+0xd4>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dcc:	d10c      	bne.n	8002de8 <HAL_RCC_OscConfig+0xbc>
 8002dce:	4b72      	ldr	r3, [pc, #456]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a71      	ldr	r2, [pc, #452]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002dd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd8:	6013      	str	r3, [r2, #0]
 8002dda:	4b6f      	ldr	r3, [pc, #444]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a6e      	ldr	r2, [pc, #440]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de4:	6013      	str	r3, [r2, #0]
 8002de6:	e00b      	b.n	8002e00 <HAL_RCC_OscConfig+0xd4>
 8002de8:	4b6b      	ldr	r3, [pc, #428]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a6a      	ldr	r2, [pc, #424]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002df2:	6013      	str	r3, [r2, #0]
 8002df4:	4b68      	ldr	r3, [pc, #416]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a67      	ldr	r2, [pc, #412]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dfe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d013      	beq.n	8002e30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e08:	f7fe fcae 	bl	8001768 <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e10:	f7fe fcaa 	bl	8001768 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b64      	cmp	r3, #100	; 0x64
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e200      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e22:	4b5d      	ldr	r3, [pc, #372]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0f0      	beq.n	8002e10 <HAL_RCC_OscConfig+0xe4>
 8002e2e:	e014      	b.n	8002e5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e30:	f7fe fc9a 	bl	8001768 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e38:	f7fe fc96 	bl	8001768 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b64      	cmp	r3, #100	; 0x64
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e1ec      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e4a:	4b53      	ldr	r3, [pc, #332]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCC_OscConfig+0x10c>
 8002e56:	e000      	b.n	8002e5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d063      	beq.n	8002f2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e66:	4b4c      	ldr	r3, [pc, #304]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f003 030c 	and.w	r3, r3, #12
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00b      	beq.n	8002e8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e72:	4b49      	ldr	r3, [pc, #292]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f003 030c 	and.w	r3, r3, #12
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d11c      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x18c>
 8002e7e:	4b46      	ldr	r3, [pc, #280]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d116      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e8a:	4b43      	ldr	r3, [pc, #268]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d005      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x176>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d001      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e1c0      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea2:	4b3d      	ldr	r3, [pc, #244]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4939      	ldr	r1, [pc, #228]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eb6:	e03a      	b.n	8002f2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d020      	beq.n	8002f02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ec0:	4b36      	ldr	r3, [pc, #216]	; (8002f9c <HAL_RCC_OscConfig+0x270>)
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec6:	f7fe fc4f 	bl	8001768 <HAL_GetTick>
 8002eca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ecc:	e008      	b.n	8002ee0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ece:	f7fe fc4b 	bl	8001768 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d901      	bls.n	8002ee0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e1a1      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee0:	4b2d      	ldr	r3, [pc, #180]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0f0      	beq.n	8002ece <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eec:	4b2a      	ldr	r3, [pc, #168]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	695b      	ldr	r3, [r3, #20]
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	4927      	ldr	r1, [pc, #156]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	600b      	str	r3, [r1, #0]
 8002f00:	e015      	b.n	8002f2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f02:	4b26      	ldr	r3, [pc, #152]	; (8002f9c <HAL_RCC_OscConfig+0x270>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f08:	f7fe fc2e 	bl	8001768 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f10:	f7fe fc2a 	bl	8001768 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e180      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f22:	4b1d      	ldr	r3, [pc, #116]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f0      	bne.n	8002f10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d03a      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d019      	beq.n	8002f76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f42:	4b17      	ldr	r3, [pc, #92]	; (8002fa0 <HAL_RCC_OscConfig+0x274>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f48:	f7fe fc0e 	bl	8001768 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f50:	f7fe fc0a 	bl	8001768 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e160      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f62:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <HAL_RCC_OscConfig+0x26c>)
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f6e:	2001      	movs	r0, #1
 8002f70:	f000 faba 	bl	80034e8 <RCC_Delay>
 8002f74:	e01c      	b.n	8002fb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f76:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <HAL_RCC_OscConfig+0x274>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f7c:	f7fe fbf4 	bl	8001768 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f82:	e00f      	b.n	8002fa4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f84:	f7fe fbf0 	bl	8001768 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d908      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e146      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
 8002f96:	bf00      	nop
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	42420000 	.word	0x42420000
 8002fa0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fa4:	4b92      	ldr	r3, [pc, #584]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1e9      	bne.n	8002f84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 80a6 	beq.w	800310a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fc2:	4b8b      	ldr	r3, [pc, #556]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10d      	bne.n	8002fea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fce:	4b88      	ldr	r3, [pc, #544]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	4a87      	ldr	r2, [pc, #540]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8002fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	61d3      	str	r3, [r2, #28]
 8002fda:	4b85      	ldr	r3, [pc, #532]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe2:	60bb      	str	r3, [r7, #8]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fea:	4b82      	ldr	r3, [pc, #520]	; (80031f4 <HAL_RCC_OscConfig+0x4c8>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d118      	bne.n	8003028 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ff6:	4b7f      	ldr	r3, [pc, #508]	; (80031f4 <HAL_RCC_OscConfig+0x4c8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a7e      	ldr	r2, [pc, #504]	; (80031f4 <HAL_RCC_OscConfig+0x4c8>)
 8002ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003002:	f7fe fbb1 	bl	8001768 <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800300a:	f7fe fbad 	bl	8001768 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b64      	cmp	r3, #100	; 0x64
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e103      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800301c:	4b75      	ldr	r3, [pc, #468]	; (80031f4 <HAL_RCC_OscConfig+0x4c8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d106      	bne.n	800303e <HAL_RCC_OscConfig+0x312>
 8003030:	4b6f      	ldr	r3, [pc, #444]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	4a6e      	ldr	r2, [pc, #440]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	6213      	str	r3, [r2, #32]
 800303c:	e02d      	b.n	800309a <HAL_RCC_OscConfig+0x36e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10c      	bne.n	8003060 <HAL_RCC_OscConfig+0x334>
 8003046:	4b6a      	ldr	r3, [pc, #424]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	4a69      	ldr	r2, [pc, #420]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 800304c:	f023 0301 	bic.w	r3, r3, #1
 8003050:	6213      	str	r3, [r2, #32]
 8003052:	4b67      	ldr	r3, [pc, #412]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	4a66      	ldr	r2, [pc, #408]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003058:	f023 0304 	bic.w	r3, r3, #4
 800305c:	6213      	str	r3, [r2, #32]
 800305e:	e01c      	b.n	800309a <HAL_RCC_OscConfig+0x36e>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	2b05      	cmp	r3, #5
 8003066:	d10c      	bne.n	8003082 <HAL_RCC_OscConfig+0x356>
 8003068:	4b61      	ldr	r3, [pc, #388]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	4a60      	ldr	r2, [pc, #384]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 800306e:	f043 0304 	orr.w	r3, r3, #4
 8003072:	6213      	str	r3, [r2, #32]
 8003074:	4b5e      	ldr	r3, [pc, #376]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	4a5d      	ldr	r2, [pc, #372]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 800307a:	f043 0301 	orr.w	r3, r3, #1
 800307e:	6213      	str	r3, [r2, #32]
 8003080:	e00b      	b.n	800309a <HAL_RCC_OscConfig+0x36e>
 8003082:	4b5b      	ldr	r3, [pc, #364]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	4a5a      	ldr	r2, [pc, #360]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003088:	f023 0301 	bic.w	r3, r3, #1
 800308c:	6213      	str	r3, [r2, #32]
 800308e:	4b58      	ldr	r3, [pc, #352]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003090:	6a1b      	ldr	r3, [r3, #32]
 8003092:	4a57      	ldr	r2, [pc, #348]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003094:	f023 0304 	bic.w	r3, r3, #4
 8003098:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d015      	beq.n	80030ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030a2:	f7fe fb61 	bl	8001768 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a8:	e00a      	b.n	80030c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030aa:	f7fe fb5d 	bl	8001768 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e0b1      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030c0:	4b4b      	ldr	r3, [pc, #300]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0ee      	beq.n	80030aa <HAL_RCC_OscConfig+0x37e>
 80030cc:	e014      	b.n	80030f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ce:	f7fe fb4b 	bl	8001768 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d4:	e00a      	b.n	80030ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d6:	f7fe fb47 	bl	8001768 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e09b      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ec:	4b40      	ldr	r3, [pc, #256]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1ee      	bne.n	80030d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030f8:	7dfb      	ldrb	r3, [r7, #23]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d105      	bne.n	800310a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030fe:	4b3c      	ldr	r3, [pc, #240]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	4a3b      	ldr	r2, [pc, #236]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003104:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003108:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 8087 	beq.w	8003222 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003114:	4b36      	ldr	r3, [pc, #216]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 030c 	and.w	r3, r3, #12
 800311c:	2b08      	cmp	r3, #8
 800311e:	d061      	beq.n	80031e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	2b02      	cmp	r3, #2
 8003126:	d146      	bne.n	80031b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003128:	4b33      	ldr	r3, [pc, #204]	; (80031f8 <HAL_RCC_OscConfig+0x4cc>)
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312e:	f7fe fb1b 	bl	8001768 <HAL_GetTick>
 8003132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003134:	e008      	b.n	8003148 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003136:	f7fe fb17 	bl	8001768 <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d901      	bls.n	8003148 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e06d      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003148:	4b29      	ldr	r3, [pc, #164]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1f0      	bne.n	8003136 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800315c:	d108      	bne.n	8003170 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800315e:	4b24      	ldr	r3, [pc, #144]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	4921      	ldr	r1, [pc, #132]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	4313      	orrs	r3, r2
 800316e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003170:	4b1f      	ldr	r3, [pc, #124]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a19      	ldr	r1, [r3, #32]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	430b      	orrs	r3, r1
 8003182:	491b      	ldr	r1, [pc, #108]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 8003184:	4313      	orrs	r3, r2
 8003186:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003188:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <HAL_RCC_OscConfig+0x4cc>)
 800318a:	2201      	movs	r2, #1
 800318c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800318e:	f7fe faeb 	bl	8001768 <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003196:	f7fe fae7 	bl	8001768 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e03d      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031a8:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0f0      	beq.n	8003196 <HAL_RCC_OscConfig+0x46a>
 80031b4:	e035      	b.n	8003222 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031b6:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <HAL_RCC_OscConfig+0x4cc>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031bc:	f7fe fad4 	bl	8001768 <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c4:	f7fe fad0 	bl	8001768 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e026      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d6:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x498>
 80031e2:	e01e      	b.n	8003222 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d107      	bne.n	80031fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e019      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40007000 	.word	0x40007000
 80031f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80031fc:	4b0b      	ldr	r3, [pc, #44]	; (800322c <HAL_RCC_OscConfig+0x500>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	429a      	cmp	r2, r3
 800320e:	d106      	bne.n	800321e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800321a:	429a      	cmp	r2, r3
 800321c:	d001      	beq.n	8003222 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e000      	b.n	8003224 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3718      	adds	r7, #24
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	40021000 	.word	0x40021000

08003230 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e0d0      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003244:	4b6a      	ldr	r3, [pc, #424]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	429a      	cmp	r2, r3
 8003250:	d910      	bls.n	8003274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003252:	4b67      	ldr	r3, [pc, #412]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f023 0207 	bic.w	r2, r3, #7
 800325a:	4965      	ldr	r1, [pc, #404]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	4313      	orrs	r3, r2
 8003260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003262:	4b63      	ldr	r3, [pc, #396]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	429a      	cmp	r2, r3
 800326e:	d001      	beq.n	8003274 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e0b8      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d020      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800328c:	4b59      	ldr	r3, [pc, #356]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	4a58      	ldr	r2, [pc, #352]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003292:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003296:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0308 	and.w	r3, r3, #8
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d005      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032a4:	4b53      	ldr	r3, [pc, #332]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	4a52      	ldr	r2, [pc, #328]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80032ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032b0:	4b50      	ldr	r3, [pc, #320]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	494d      	ldr	r1, [pc, #308]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d040      	beq.n	8003350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d107      	bne.n	80032e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032d6:	4b47      	ldr	r3, [pc, #284]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d115      	bne.n	800330e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e07f      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d107      	bne.n	80032fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ee:	4b41      	ldr	r3, [pc, #260]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d109      	bne.n	800330e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e073      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032fe:	4b3d      	ldr	r3, [pc, #244]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e06b      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800330e:	4b39      	ldr	r3, [pc, #228]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f023 0203 	bic.w	r2, r3, #3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	4936      	ldr	r1, [pc, #216]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 800331c:	4313      	orrs	r3, r2
 800331e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003320:	f7fe fa22 	bl	8001768 <HAL_GetTick>
 8003324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003326:	e00a      	b.n	800333e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003328:	f7fe fa1e 	bl	8001768 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	f241 3288 	movw	r2, #5000	; 0x1388
 8003336:	4293      	cmp	r3, r2
 8003338:	d901      	bls.n	800333e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e053      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800333e:	4b2d      	ldr	r3, [pc, #180]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f003 020c 	and.w	r2, r3, #12
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	429a      	cmp	r2, r3
 800334e:	d1eb      	bne.n	8003328 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003350:	4b27      	ldr	r3, [pc, #156]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d210      	bcs.n	8003380 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800335e:	4b24      	ldr	r3, [pc, #144]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f023 0207 	bic.w	r2, r3, #7
 8003366:	4922      	ldr	r1, [pc, #136]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	4313      	orrs	r3, r2
 800336c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800336e:	4b20      	ldr	r3, [pc, #128]	; (80033f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0307 	and.w	r3, r3, #7
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	429a      	cmp	r2, r3
 800337a:	d001      	beq.n	8003380 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e032      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0304 	and.w	r3, r3, #4
 8003388:	2b00      	cmp	r3, #0
 800338a:	d008      	beq.n	800339e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800338c:	4b19      	ldr	r3, [pc, #100]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	4916      	ldr	r1, [pc, #88]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 800339a:	4313      	orrs	r3, r2
 800339c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d009      	beq.n	80033be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033aa:	4b12      	ldr	r3, [pc, #72]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	490e      	ldr	r1, [pc, #56]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033be:	f000 f821 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 80033c2:	4602      	mov	r2, r0
 80033c4:	4b0b      	ldr	r3, [pc, #44]	; (80033f4 <HAL_RCC_ClockConfig+0x1c4>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	091b      	lsrs	r3, r3, #4
 80033ca:	f003 030f 	and.w	r3, r3, #15
 80033ce:	490a      	ldr	r1, [pc, #40]	; (80033f8 <HAL_RCC_ClockConfig+0x1c8>)
 80033d0:	5ccb      	ldrb	r3, [r1, r3]
 80033d2:	fa22 f303 	lsr.w	r3, r2, r3
 80033d6:	4a09      	ldr	r2, [pc, #36]	; (80033fc <HAL_RCC_ClockConfig+0x1cc>)
 80033d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80033da:	4b09      	ldr	r3, [pc, #36]	; (8003400 <HAL_RCC_ClockConfig+0x1d0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fe f980 	bl	80016e4 <HAL_InitTick>

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	40022000 	.word	0x40022000
 80033f4:	40021000 	.word	0x40021000
 80033f8:	08009548 	.word	0x08009548
 80033fc:	20000070 	.word	0x20000070
 8003400:	20000074 	.word	0x20000074

08003404 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003404:	b480      	push	{r7}
 8003406:	b087      	sub	sp, #28
 8003408:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
 8003416:	2300      	movs	r3, #0
 8003418:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800341a:	2300      	movs	r3, #0
 800341c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800341e:	4b1e      	ldr	r3, [pc, #120]	; (8003498 <HAL_RCC_GetSysClockFreq+0x94>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f003 030c 	and.w	r3, r3, #12
 800342a:	2b04      	cmp	r3, #4
 800342c:	d002      	beq.n	8003434 <HAL_RCC_GetSysClockFreq+0x30>
 800342e:	2b08      	cmp	r3, #8
 8003430:	d003      	beq.n	800343a <HAL_RCC_GetSysClockFreq+0x36>
 8003432:	e027      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003434:	4b19      	ldr	r3, [pc, #100]	; (800349c <HAL_RCC_GetSysClockFreq+0x98>)
 8003436:	613b      	str	r3, [r7, #16]
      break;
 8003438:	e027      	b.n	800348a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	0c9b      	lsrs	r3, r3, #18
 800343e:	f003 030f 	and.w	r3, r3, #15
 8003442:	4a17      	ldr	r2, [pc, #92]	; (80034a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003444:	5cd3      	ldrb	r3, [r2, r3]
 8003446:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d010      	beq.n	8003474 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003452:	4b11      	ldr	r3, [pc, #68]	; (8003498 <HAL_RCC_GetSysClockFreq+0x94>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	0c5b      	lsrs	r3, r3, #17
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	4a11      	ldr	r2, [pc, #68]	; (80034a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800345e:	5cd3      	ldrb	r3, [r2, r3]
 8003460:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a0d      	ldr	r2, [pc, #52]	; (800349c <HAL_RCC_GetSysClockFreq+0x98>)
 8003466:	fb03 f202 	mul.w	r2, r3, r2
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	e004      	b.n	800347e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a0c      	ldr	r2, [pc, #48]	; (80034a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003478:	fb02 f303 	mul.w	r3, r2, r3
 800347c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	613b      	str	r3, [r7, #16]
      break;
 8003482:	e002      	b.n	800348a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003484:	4b05      	ldr	r3, [pc, #20]	; (800349c <HAL_RCC_GetSysClockFreq+0x98>)
 8003486:	613b      	str	r3, [r7, #16]
      break;
 8003488:	bf00      	nop
    }
  }
  return sysclockfreq;
 800348a:	693b      	ldr	r3, [r7, #16]
}
 800348c:	4618      	mov	r0, r3
 800348e:	371c      	adds	r7, #28
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40021000 	.word	0x40021000
 800349c:	007a1200 	.word	0x007a1200
 80034a0:	08009560 	.word	0x08009560
 80034a4:	08009570 	.word	0x08009570
 80034a8:	003d0900 	.word	0x003d0900

080034ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034b0:	4b02      	ldr	r3, [pc, #8]	; (80034bc <HAL_RCC_GetHCLKFreq+0x10>)
 80034b2:	681b      	ldr	r3, [r3, #0]
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	20000070 	.word	0x20000070

080034c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034c4:	f7ff fff2 	bl	80034ac <HAL_RCC_GetHCLKFreq>
 80034c8:	4602      	mov	r2, r0
 80034ca:	4b05      	ldr	r3, [pc, #20]	; (80034e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	0a1b      	lsrs	r3, r3, #8
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	4903      	ldr	r1, [pc, #12]	; (80034e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034d6:	5ccb      	ldrb	r3, [r1, r3]
 80034d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034dc:	4618      	mov	r0, r3
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	40021000 	.word	0x40021000
 80034e4:	08009558 	.word	0x08009558

080034e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80034f0:	4b0a      	ldr	r3, [pc, #40]	; (800351c <RCC_Delay+0x34>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a0a      	ldr	r2, [pc, #40]	; (8003520 <RCC_Delay+0x38>)
 80034f6:	fba2 2303 	umull	r2, r3, r2, r3
 80034fa:	0a5b      	lsrs	r3, r3, #9
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	fb02 f303 	mul.w	r3, r2, r3
 8003502:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003504:	bf00      	nop
  }
  while (Delay --);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	1e5a      	subs	r2, r3, #1
 800350a:	60fa      	str	r2, [r7, #12]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1f9      	bne.n	8003504 <RCC_Delay+0x1c>
}
 8003510:	bf00      	nop
 8003512:	bf00      	nop
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr
 800351c:	20000070 	.word	0x20000070
 8003520:	10624dd3 	.word	0x10624dd3

08003524 <BMP180_read_eeprom_parmeters>:

 }
 */
//////////////////////////hardware interface/////////////
///
static uint8_t BMP180_read_eeprom_parmeters(bmp_180_conf_t *B) {
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]

	B->I2C_Buffer[0] = 0xAA;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	22aa      	movs	r2, #170	; 0xaa
 8003530:	701a      	strb	r2, [r3, #0]
	if (1 != B->BMP180_AGhardware_interface_t.BMP180_write_parmeters(
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	BMP180_SLA_ADDRESS, B->I2C_Buffer, 1)) {
 8003536:	6879      	ldr	r1, [r7, #4]
	if (1 != B->BMP180_AGhardware_interface_t.BMP180_write_parmeters(
 8003538:	2201      	movs	r2, #1
 800353a:	2077      	movs	r0, #119	; 0x77
 800353c:	4798      	blx	r3
 800353e:	4603      	mov	r3, r0
 8003540:	2b01      	cmp	r3, #1
 8003542:	d001      	beq.n	8003548 <BMP180_read_eeprom_parmeters+0x24>
		return BMP180_failed;
 8003544:	2300      	movs	r3, #0
 8003546:	e02b      	b.n	80035a0 <BMP180_read_eeprom_parmeters+0x7c>
	}

	if (1 != B->BMP180_AGhardware_interface_t.BMP180_read_parmeters(
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	BMP180_SLA_ADDRESS, B->I2C_Buffer, 22)) {uint16_t *Param = &B->AC1;
 800354c:	6879      	ldr	r1, [r7, #4]
	if (1 != B->BMP180_AGhardware_interface_t.BMP180_read_parmeters(
 800354e:	2216      	movs	r2, #22
 8003550:	2077      	movs	r0, #119	; 0x77
 8003552:	4798      	blx	r3
 8003554:	4603      	mov	r3, r0
 8003556:	2b01      	cmp	r3, #1
 8003558:	d021      	beq.n	800359e <BMP180_read_eeprom_parmeters+0x7a>
	BMP180_SLA_ADDRESS, B->I2C_Buffer, 22)) {uint16_t *Param = &B->AC1;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	331a      	adds	r3, #26
 800355e:	60bb      	str	r3, [r7, #8]

	for (int x = 0; x < 11; x++) {
 8003560:	2300      	movs	r3, #0
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	e018      	b.n	8003598 <BMP180_read_eeprom_parmeters+0x74>
		Param[x] = (B->I2C_Buffer[2 * x] << 8) | (B->I2C_Buffer[2 * x] + 1);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	5cd3      	ldrb	r3, [r2, r3]
 800356e:	021b      	lsls	r3, r3, #8
 8003570:	b21a      	sxth	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	5ccb      	ldrb	r3, [r1, r3]
 800357a:	b29b      	uxth	r3, r3
 800357c:	3301      	adds	r3, #1
 800357e:	b29b      	uxth	r3, r3
 8003580:	b21b      	sxth	r3, r3
 8003582:	4313      	orrs	r3, r2
 8003584:	b219      	sxth	r1, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	4413      	add	r3, r2
 800358e:	b28a      	uxth	r2, r1
 8003590:	801a      	strh	r2, [r3, #0]
	for (int x = 0; x < 11; x++) {
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	3301      	adds	r3, #1
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2b0a      	cmp	r3, #10
 800359c:	dde3      	ble.n	8003566 <BMP180_read_eeprom_parmeters+0x42>

	for (int x = 0; x < 11; x++) {
		Param[x] = (B->I2C_Buffer[2 * x] << 8) | (B->I2C_Buffer[2 * x] + 1);

	}*/
	return BMP180_success;
 800359e:	2301      	movs	r3, #1
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <bmp_180_init>:
}

///////////////////////////////user interface////////////////////
///all the sensor calculation will be here/////

BMP180_checkstatus_t bmp_180_init(bmp_180_conf_t *B) {
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
	///the mode configuration is done in the( read uncompansated function) as the data sheet of the sensor flow chart need
/// initialization (start of conversion) and write the configurations is done in the mode in the (read uncompansated function)

	//read the calibration parameters

	uint8_t state = 1;
 80035b0:	2301      	movs	r3, #1
 80035b2:	73fb      	strb	r3, [r7, #15]
	state &= BMP180_read_eeprom_parmeters(B);/*???? msh &B*///we made our check here of BMP180_checkstatus_t to make this user interface function doesn't include in it any hal checks
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7ff ffb5 	bl	8003524 <BMP180_read_eeprom_parmeters>
 80035ba:	4603      	mov	r3, r0
 80035bc:	461a      	mov	r2, r3
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	4013      	ands	r3, r2
 80035c2:	73fb      	strb	r3, [r7, #15]
	//so we made BMP180_WriteConfig return its hal check and we compare it with our checking
	if (state == 1) {
 80035c4:	7bfb      	ldrb	r3, [r7, #15]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <bmp_180_init+0x26>
		return BMP180_success;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <bmp_180_init+0x28>
	} else
		return BMP180_failed;
 80035ce:	2300      	movs	r3, #0

}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <bmp_180_read_temp>:
//we will use in line fuction t put this function copy in read altitude function without taking cycles in
//calling the function
  uint32_t bmp_180_read_temp(bmp_180_conf_t *B) {
 80035d8:	b590      	push	{r4, r7, lr}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
	/*(float)you cant assign the whole expression as float before assigning it*/


	int32_t x1=(B->UT - B->AC6) * (B->AC5 /32768.f);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80035e8:	1a9b      	subs	r3, r3, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fd fb76 	bl	8000cdc <__aeabi_i2f>
 80035f0:	4604      	mov	r4, r0
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fd fb70 	bl	8000cdc <__aeabi_i2f>
 80035fc:	4603      	mov	r3, r0
 80035fe:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8003602:	4618      	mov	r0, r3
 8003604:	f7fd fc72 	bl	8000eec <__aeabi_fdiv>
 8003608:	4603      	mov	r3, r0
 800360a:	4619      	mov	r1, r3
 800360c:	4620      	mov	r0, r4
 800360e:	f7fd fbb9 	bl	8000d84 <__aeabi_fmul>
 8003612:	4603      	mov	r3, r0
 8003614:	4618      	mov	r0, r3
 8003616:	f7fd fd05 	bl	8001024 <__aeabi_f2iz>
 800361a:	4603      	mov	r3, r0
 800361c:	60fb      	str	r3, [r7, #12]
	int32_t x2 = (B->MC * 2048) / (x1 + B->MD);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8003624:	02da      	lsls	r2, r3, #11
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800362c:	4619      	mov	r1, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	440b      	add	r3, r1
 8003632:	fb92 f3f3 	sdiv	r3, r2, r3
 8003636:	60bb      	str	r3, [r7, #8]
	B->B5_T_P = (x1) + ( x2);
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	441a      	add	r2, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	641a      	str	r2, [r3, #64]	; 0x40
	B->T = ( B->B5_T_P + 5) / pow(2, 4);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003646:	3305      	adds	r3, #5
 8003648:	4618      	mov	r0, r3
 800364a:	f7fc fedb 	bl	8000404 <__aeabi_i2d>
 800364e:	f04f 0200 	mov.w	r2, #0
 8003652:	4b09      	ldr	r3, [pc, #36]	; (8003678 <bmp_180_read_temp+0xa0>)
 8003654:	f7fd f86a 	bl	800072c <__aeabi_ddiv>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4610      	mov	r0, r2
 800365e:	4619      	mov	r1, r3
 8003660:	f7fd f9ea 	bl	8000a38 <__aeabi_d2iz>
 8003664:	4602      	mov	r2, r0
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	63da      	str	r2, [r3, #60]	; 0x3c

	//return t and local check
	return B->T; //3amlo beyreturn fe configuration struct ye7amel fiha el data returned
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 800366e:	4618      	mov	r0, r3
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	bd90      	pop	{r4, r7, pc}
 8003676:	bf00      	nop
 8003678:	40300000 	.word	0x40300000

0800367c <bmp_180_read_press>:

uint32_t bmp_180_read_press(bmp_180_conf_t *B) {
 800367c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003680:	b08a      	sub	sp, #40	; 0x28
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
	int32_t B6 = B->B5_T_P - 4000;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 800368e:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t x1 = ((B->B2) * (B6 * (B6 / pow(2, 12)))) / pow(2, 11);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8003696:	4618      	mov	r0, r3
 8003698:	f7fc feb4 	bl	8000404 <__aeabi_i2d>
 800369c:	4604      	mov	r4, r0
 800369e:	460d      	mov	r5, r1
 80036a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036a2:	f7fc feaf 	bl	8000404 <__aeabi_i2d>
 80036a6:	4680      	mov	r8, r0
 80036a8:	4689      	mov	r9, r1
 80036aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036ac:	f7fc feaa 	bl	8000404 <__aeabi_i2d>
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	4bb3      	ldr	r3, [pc, #716]	; (8003984 <bmp_180_read_press+0x308>)
 80036b6:	f7fd f839 	bl	800072c <__aeabi_ddiv>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	4640      	mov	r0, r8
 80036c0:	4649      	mov	r1, r9
 80036c2:	f7fc ff09 	bl	80004d8 <__aeabi_dmul>
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4620      	mov	r0, r4
 80036cc:	4629      	mov	r1, r5
 80036ce:	f7fc ff03 	bl	80004d8 <__aeabi_dmul>
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	4610      	mov	r0, r2
 80036d8:	4619      	mov	r1, r3
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	4baa      	ldr	r3, [pc, #680]	; (8003988 <bmp_180_read_press+0x30c>)
 80036e0:	f7fd f824 	bl	800072c <__aeabi_ddiv>
 80036e4:	4602      	mov	r2, r0
 80036e6:	460b      	mov	r3, r1
 80036e8:	4610      	mov	r0, r2
 80036ea:	4619      	mov	r1, r3
 80036ec:	f7fd f9a4 	bl	8000a38 <__aeabi_d2iz>
 80036f0:	4603      	mov	r3, r0
 80036f2:	623b      	str	r3, [r7, #32]
	int32_t x2 = ((B->AC2) * B6) / pow(2, 11);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80036fa:	461a      	mov	r2, r3
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	fb02 f303 	mul.w	r3, r2, r3
 8003702:	4618      	mov	r0, r3
 8003704:	f7fc fe7e 	bl	8000404 <__aeabi_i2d>
 8003708:	f04f 0200 	mov.w	r2, #0
 800370c:	4b9e      	ldr	r3, [pc, #632]	; (8003988 <bmp_180_read_press+0x30c>)
 800370e:	f7fd f80d 	bl	800072c <__aeabi_ddiv>
 8003712:	4602      	mov	r2, r0
 8003714:	460b      	mov	r3, r1
 8003716:	4610      	mov	r0, r2
 8003718:	4619      	mov	r1, r3
 800371a:	f7fd f98d 	bl	8000a38 <__aeabi_d2iz>
 800371e:	4603      	mov	r3, r0
 8003720:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 8003722:	6a3a      	ldr	r2, [r7, #32]
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	4413      	add	r3, r2
 8003728:	61bb      	str	r3, [r7, #24]
	int32_t B3 = ((((((int32_t) B->AC1 * 4) + x3) << B->oss_mode) + 2) / 4);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8003730:	009a      	lsls	r2, r3, #2
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	4413      	add	r3, r2
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	7e52      	ldrb	r2, [r2, #25]
 800373a:	4093      	lsls	r3, r2
 800373c:	3302      	adds	r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	da00      	bge.n	8003744 <bmp_180_read_press+0xc8>
 8003742:	3303      	adds	r3, #3
 8003744:	109b      	asrs	r3, r3, #2
 8003746:	617b      	str	r3, [r7, #20]
	x1 = (B->AC3) * (B6 / pow(2, 13));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800374e:	4618      	mov	r0, r3
 8003750:	f7fc fe58 	bl	8000404 <__aeabi_i2d>
 8003754:	4604      	mov	r4, r0
 8003756:	460d      	mov	r5, r1
 8003758:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800375a:	f7fc fe53 	bl	8000404 <__aeabi_i2d>
 800375e:	f04f 0200 	mov.w	r2, #0
 8003762:	4b8a      	ldr	r3, [pc, #552]	; (800398c <bmp_180_read_press+0x310>)
 8003764:	f7fc ffe2 	bl	800072c <__aeabi_ddiv>
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4620      	mov	r0, r4
 800376e:	4629      	mov	r1, r5
 8003770:	f7fc feb2 	bl	80004d8 <__aeabi_dmul>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	4610      	mov	r0, r2
 800377a:	4619      	mov	r1, r3
 800377c:	f7fd f95c 	bl	8000a38 <__aeabi_d2iz>
 8003780:	4603      	mov	r3, r0
 8003782:	623b      	str	r3, [r7, #32]
	x2 = ((B->B1) * (B6 * (B6 / pow(2, 12)))) / pow(2, 16);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800378a:	4618      	mov	r0, r3
 800378c:	f7fc fe3a 	bl	8000404 <__aeabi_i2d>
 8003790:	4604      	mov	r4, r0
 8003792:	460d      	mov	r5, r1
 8003794:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003796:	f7fc fe35 	bl	8000404 <__aeabi_i2d>
 800379a:	4680      	mov	r8, r0
 800379c:	4689      	mov	r9, r1
 800379e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037a0:	f7fc fe30 	bl	8000404 <__aeabi_i2d>
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	4b76      	ldr	r3, [pc, #472]	; (8003984 <bmp_180_read_press+0x308>)
 80037aa:	f7fc ffbf 	bl	800072c <__aeabi_ddiv>
 80037ae:	4602      	mov	r2, r0
 80037b0:	460b      	mov	r3, r1
 80037b2:	4640      	mov	r0, r8
 80037b4:	4649      	mov	r1, r9
 80037b6:	f7fc fe8f 	bl	80004d8 <__aeabi_dmul>
 80037ba:	4602      	mov	r2, r0
 80037bc:	460b      	mov	r3, r1
 80037be:	4620      	mov	r0, r4
 80037c0:	4629      	mov	r1, r5
 80037c2:	f7fc fe89 	bl	80004d8 <__aeabi_dmul>
 80037c6:	4602      	mov	r2, r0
 80037c8:	460b      	mov	r3, r1
 80037ca:	4610      	mov	r0, r2
 80037cc:	4619      	mov	r1, r3
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	4b6f      	ldr	r3, [pc, #444]	; (8003990 <bmp_180_read_press+0x314>)
 80037d4:	f7fc ffaa 	bl	800072c <__aeabi_ddiv>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	4610      	mov	r0, r2
 80037de:	4619      	mov	r1, r3
 80037e0:	f7fd f92a 	bl	8000a38 <__aeabi_d2iz>
 80037e4:	4603      	mov	r3, r0
 80037e6:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / pow(2, 2);
 80037e8:	6a3a      	ldr	r2, [r7, #32]
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	4413      	add	r3, r2
 80037ee:	3302      	adds	r3, #2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fc fe07 	bl	8000404 <__aeabi_i2d>
 80037f6:	f04f 0200 	mov.w	r2, #0
 80037fa:	4b66      	ldr	r3, [pc, #408]	; (8003994 <bmp_180_read_press+0x318>)
 80037fc:	f7fc ff96 	bl	800072c <__aeabi_ddiv>
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	4610      	mov	r0, r2
 8003806:	4619      	mov	r1, r3
 8003808:	f7fd f916 	bl	8000a38 <__aeabi_d2iz>
 800380c:	4603      	mov	r3, r0
 800380e:	61bb      	str	r3, [r7, #24]
	uint32_t B4 = B->AC4 * (((/*????*/uint32_t) (x3 + 32768)) / pow(2, 15));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	8c1b      	ldrh	r3, [r3, #32]
 8003814:	4618      	mov	r0, r3
 8003816:	f7fc fdf5 	bl	8000404 <__aeabi_i2d>
 800381a:	4604      	mov	r4, r0
 800381c:	460d      	mov	r5, r1
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003824:	4618      	mov	r0, r3
 8003826:	f7fc fddd 	bl	80003e4 <__aeabi_ui2d>
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	4b5a      	ldr	r3, [pc, #360]	; (8003998 <bmp_180_read_press+0x31c>)
 8003830:	f7fc ff7c 	bl	800072c <__aeabi_ddiv>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4620      	mov	r0, r4
 800383a:	4629      	mov	r1, r5
 800383c:	f7fc fe4c 	bl	80004d8 <__aeabi_dmul>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4610      	mov	r0, r2
 8003846:	4619      	mov	r1, r3
 8003848:	f7fd f91e 	bl	8000a88 <__aeabi_d2uiz>
 800384c:	4603      	mov	r3, r0
 800384e:	613b      	str	r3, [r7, #16]
	uint32_t B7 = ((uint32_t) B->UP - B3) * (50000 >> B->oss_mode);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003854:	461a      	mov	r2, r3
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	7e52      	ldrb	r2, [r2, #25]
 800385e:	4611      	mov	r1, r2
 8003860:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003864:	410a      	asrs	r2, r1
 8003866:	fb02 f303 	mul.w	r3, r2, r3
 800386a:	60fb      	str	r3, [r7, #12]

	if (B7 < 0x80000000) {
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b00      	cmp	r3, #0
 8003870:	db08      	blt.n	8003884 <bmp_180_read_press+0x208>
		B->p = (B7 *2) / B4;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	005a      	lsls	r2, r3, #1
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	fbb2 f3f3 	udiv	r3, r2, r3
 800387c:	461a      	mov	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	639a      	str	r2, [r3, #56]	; 0x38
 8003882:	e005      	b.n	8003890 <bmp_180_read_press+0x214>
	} else {
		B->p = (B7 / 4) * 2;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	089b      	lsrs	r3, r3, #2
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	461a      	mov	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	639a      	str	r2, [r3, #56]	; 0x38
	}
	x1 = (B->p / pow(2, 8)) * (B->p / pow(2, 8));/*??????*/
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003894:	4618      	mov	r0, r3
 8003896:	f7fc fdb5 	bl	8000404 <__aeabi_i2d>
 800389a:	f04f 0200 	mov.w	r2, #0
 800389e:	4b3f      	ldr	r3, [pc, #252]	; (800399c <bmp_180_read_press+0x320>)
 80038a0:	f7fc ff44 	bl	800072c <__aeabi_ddiv>
 80038a4:	4602      	mov	r2, r0
 80038a6:	460b      	mov	r3, r1
 80038a8:	4614      	mov	r4, r2
 80038aa:	461d      	mov	r5, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fc fda7 	bl	8000404 <__aeabi_i2d>
 80038b6:	f04f 0200 	mov.w	r2, #0
 80038ba:	4b38      	ldr	r3, [pc, #224]	; (800399c <bmp_180_read_press+0x320>)
 80038bc:	f7fc ff36 	bl	800072c <__aeabi_ddiv>
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4620      	mov	r0, r4
 80038c6:	4629      	mov	r1, r5
 80038c8:	f7fc fe06 	bl	80004d8 <__aeabi_dmul>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4610      	mov	r0, r2
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7fd f8b0 	bl	8000a38 <__aeabi_d2iz>
 80038d8:	4603      	mov	r3, r0
 80038da:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / pow(2, 16);
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	f640 32de 	movw	r2, #3038	; 0xbde
 80038e2:	fb02 f303 	mul.w	r3, r2, r3
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fc fd8c 	bl	8000404 <__aeabi_i2d>
 80038ec:	f04f 0200 	mov.w	r2, #0
 80038f0:	4b27      	ldr	r3, [pc, #156]	; (8003990 <bmp_180_read_press+0x314>)
 80038f2:	f7fc ff1b 	bl	800072c <__aeabi_ddiv>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4610      	mov	r0, r2
 80038fc:	4619      	mov	r1, r3
 80038fe:	f7fd f89b 	bl	8000a38 <__aeabi_d2iz>
 8003902:	4603      	mov	r3, r0
 8003904:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * B->p) / pow(2, 16);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800390a:	4a25      	ldr	r2, [pc, #148]	; (80039a0 <bmp_180_read_press+0x324>)
 800390c:	fb02 f303 	mul.w	r3, r2, r3
 8003910:	4618      	mov	r0, r3
 8003912:	f7fc fd77 	bl	8000404 <__aeabi_i2d>
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	4b1d      	ldr	r3, [pc, #116]	; (8003990 <bmp_180_read_press+0x314>)
 800391c:	f7fc ff06 	bl	800072c <__aeabi_ddiv>
 8003920:	4602      	mov	r2, r0
 8003922:	460b      	mov	r3, r1
 8003924:	4610      	mov	r0, r2
 8003926:	4619      	mov	r1, r3
 8003928:	f7fd f886 	bl	8000a38 <__aeabi_d2iz>
 800392c:	4603      	mov	r3, r0
 800392e:	61fb      	str	r3, [r7, #28]
	B->p = B->p + (x1 + x2 + 3791) / pow(2, 4);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003934:	4618      	mov	r0, r3
 8003936:	f7fc fd65 	bl	8000404 <__aeabi_i2d>
 800393a:	4604      	mov	r4, r0
 800393c:	460d      	mov	r5, r1
 800393e:	6a3a      	ldr	r2, [r7, #32]
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	4413      	add	r3, r2
 8003944:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8003948:	4618      	mov	r0, r3
 800394a:	f7fc fd5b 	bl	8000404 <__aeabi_i2d>
 800394e:	f04f 0200 	mov.w	r2, #0
 8003952:	4b14      	ldr	r3, [pc, #80]	; (80039a4 <bmp_180_read_press+0x328>)
 8003954:	f7fc feea 	bl	800072c <__aeabi_ddiv>
 8003958:	4602      	mov	r2, r0
 800395a:	460b      	mov	r3, r1
 800395c:	4620      	mov	r0, r4
 800395e:	4629      	mov	r1, r5
 8003960:	f7fc fc04 	bl	800016c <__adddf3>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4610      	mov	r0, r2
 800396a:	4619      	mov	r1, r3
 800396c:	f7fd f864 	bl	8000a38 <__aeabi_d2iz>
 8003970:	4602      	mov	r2, r0
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	639a      	str	r2, [r3, #56]	; 0x38
	return B->p;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b9b      	ldr	r3, [r3, #56]	; 0x38

}
 800397a:	4618      	mov	r0, r3
 800397c:	3728      	adds	r7, #40	; 0x28
 800397e:	46bd      	mov	sp, r7
 8003980:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003984:	40b00000 	.word	0x40b00000
 8003988:	40a00000 	.word	0x40a00000
 800398c:	40c00000 	.word	0x40c00000
 8003990:	40f00000 	.word	0x40f00000
 8003994:	40100000 	.word	0x40100000
 8003998:	40e00000 	.word	0x40e00000
 800399c:	40700000 	.word	0x40700000
 80039a0:	ffffe343 	.word	0xffffe343
 80039a4:	40300000 	.word	0x40300000

080039a8 <bmp_180_read_altitude>:

//verify callibration data first

BMP180_checkstatus_t bmp_180_read_altitude(bmp_180_conf_t *B, float *altitude) {
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
	BMP180_checkstatus_t state = BMP180_success;
 80039b2:	2301      	movs	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]

	//get uncomp pressure and temp
	//state = BMP180_read_uncompensated_measurments(B);

	//put the up and ut manually
	B->UT= 27898,
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f646 42fa 	movw	r2, #27898	; 0x6cfa
 80039bc:	631a      	str	r2, [r3, #48]	; 0x30
		B->UP = 23843,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f645 5223 	movw	r2, #23843	; 0x5d23
 80039c4:	635a      	str	r2, [r3, #52]	; 0x34
	/*uint32_t temp =ne3ml kda lw ana msh ba return fel function be T gowa el config struct */
	bmp_180_read_temp(B);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f7ff fe06 	bl	80035d8 <bmp_180_read_temp>
	bmp_180_read_press(B);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f7ff fe55 	bl	800367c <bmp_180_read_press>

	// cslculste temp and pressure

	//calculate altitude

	*altitude = 44330.0f * (1.0f - (float) pow((B->p /p0), (1.0f / 5.255)));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fd f980 	bl	8000cdc <__aeabi_i2f>
 80039dc:	4603      	mov	r3, r0
 80039de:	4916      	ldr	r1, [pc, #88]	; (8003a38 <bmp_180_read_altitude+0x90>)
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fd fa83 	bl	8000eec <__aeabi_fdiv>
 80039e6:	4603      	mov	r3, r0
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fc fd1d 	bl	8000428 <__aeabi_f2d>
 80039ee:	a310      	add	r3, pc, #64	; (adr r3, 8003a30 <bmp_180_read_altitude+0x88>)
 80039f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f4:	f004 feae 	bl	8008754 <pow>
 80039f8:	4602      	mov	r2, r0
 80039fa:	460b      	mov	r3, r1
 80039fc:	4610      	mov	r0, r2
 80039fe:	4619      	mov	r1, r3
 8003a00:	f7fd f862 	bl	8000ac8 <__aeabi_d2f>
 8003a04:	4603      	mov	r3, r0
 8003a06:	4619      	mov	r1, r3
 8003a08:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003a0c:	f7fd f8b0 	bl	8000b70 <__aeabi_fsub>
 8003a10:	4603      	mov	r3, r0
 8003a12:	490a      	ldr	r1, [pc, #40]	; (8003a3c <bmp_180_read_altitude+0x94>)
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fd f9b5 	bl	8000d84 <__aeabi_fmul>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	601a      	str	r2, [r3, #0]
	return state;
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	f3af 8000 	nop.w
 8003a30:	ccd9456c 	.word	0xccd9456c
 8003a34:	3fc85b95 	.word	0x3fc85b95
 8003a38:	47c5e680 	.word	0x47c5e680
 8003a3c:	472d2a00 	.word	0x472d2a00

08003a40 <DWT_Delay_us>:

/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 8003a48:	4b0d      	ldr	r3, [pc, #52]	; (8003a80 <DWT_Delay_us+0x40>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	60fb      	str	r3, [r7, #12]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8003a4e:	f7ff fd2d 	bl	80034ac <HAL_RCC_GetHCLKFreq>
 8003a52:	4603      	mov	r3, r0
 8003a54:	4a0b      	ldr	r2, [pc, #44]	; (8003a84 <DWT_Delay_us+0x44>)
 8003a56:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5a:	0c9b      	lsrs	r3, r3, #18
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	fb02 f303 	mul.w	r3, r2, r3
 8003a62:	607b      	str	r3, [r7, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8003a64:	bf00      	nop
 8003a66:	4b06      	ldr	r3, [pc, #24]	; (8003a80 <DWT_Delay_us+0x40>)
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1ad2      	subs	r2, r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d3f8      	bcc.n	8003a66 <DWT_Delay_us+0x26>
		;
}
 8003a74:	bf00      	nop
 8003a76:	bf00      	nop
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	e0001000 	.word	0xe0001000
 8003a84:	431bde83 	.word	0x431bde83

08003a88 <usDelay>:
    usDelay(100); \
  } while (0) //BA3D EL MACRO MAFISH SMICOULMN

/* Hardware interface functions */
static void usDelay(uint16_t delay_us)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	80fb      	strh	r3, [r7, #6]
	DWT_Delay_us(delay_us);
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff ffd3 	bl	8003a40 <DWT_Delay_us>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <Write_HalfByte>:
/// the top 4 bits are ignored
/// transfers the status of the 4-bit data to the hardware GPIO pins
static void Write_HalfByte(Alcd_t *lcd, uint8_t HalfByte) //function tekteb bs fel 4 bits 3ashan anan fel 4bit mode
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	460b      	mov	r3, r1
 8003aac:	70fb      	strb	r3, [r7, #3]
	lcd->Data_GPIO->ODR &= ~(0xf << lcd->Data_GPIO_Start_Pin);//write
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	68da      	ldr	r2, [r3, #12]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	7a1b      	ldrb	r3, [r3, #8]
 8003ab8:	4619      	mov	r1, r3
 8003aba:	230f      	movs	r3, #15
 8003abc:	408b      	lsls	r3, r1
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	400a      	ands	r2, r1
 8003ac8:	60da      	str	r2, [r3, #12]
	lcd->Data_GPIO->ODR |= HalfByte << lcd->Data_GPIO_Start_Pin;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	68da      	ldr	r2, [r3, #12]
 8003ad0:	78fb      	ldrb	r3, [r7, #3]
 8003ad2:	6879      	ldr	r1, [r7, #4]
 8003ad4:	7a09      	ldrb	r1, [r1, #8]
 8003ad6:	408b      	lsls	r3, r1
 8003ad8:	4619      	mov	r1, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	60da      	str	r2, [r3, #12]
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr

08003aec <RS_SET>:
/// @brief 1 for set and 0 for reset
static void RS_SET(Alcd_t *lcd, uint8_t R_S_Stat)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->RS_GPIO, lcd->RS_GPIO_Pin, R_S_Stat);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6958      	ldr	r0, [r3, #20]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	8b1b      	ldrh	r3, [r3, #24]
 8003b00:	78fa      	ldrb	r2, [r7, #3]
 8003b02:	4619      	mov	r1, r3
 8003b04:	f7fe f8c6 	bl	8001c94 <HAL_GPIO_WritePin>
}
 8003b08:	bf00      	nop
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <EN_SET>:
/// @brief 1 for set and 0 for reset
static void EN_SET(Alcd_t *lcd, uint8_t EN_Stat)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->EN_GPIO, lcd->EN_GPIO_Pin, EN_Stat);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68d8      	ldr	r0, [r3, #12]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8a1b      	ldrh	r3, [r3, #16]
 8003b24:	78fa      	ldrb	r2, [r7, #3]
 8003b26:	4619      	mov	r1, r3
 8003b28:	f7fe f8b4 	bl	8001c94 <HAL_GPIO_WritePin>
}
 8003b2c:	bf00      	nop
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <Alcd_Init_GPIO>:

static void Alcd_Init_GPIO(Alcd_t *lcd)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef G =
 8003b3c:	f107 0308 	add.w	r3, r7, #8
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	605a      	str	r2, [r3, #4]
 8003b46:	609a      	str	r2, [r3, #8]
 8003b48:	60da      	str	r2, [r3, #12]
	{ .Mode = GPIO_MODE_OUTPUT_PP, .Pin = lcd->RS_GPIO_Pin, .Speed = GPIO_SPEED_FREQ_LOW };
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	8b1b      	ldrh	r3, [r3, #24]
	GPIO_InitTypeDef G =
 8003b4e:	60bb      	str	r3, [r7, #8]
 8003b50:	2301      	movs	r3, #1
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	2302      	movs	r3, #2
 8003b56:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(lcd->RS_GPIO, &G);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	f107 0208 	add.w	r2, r7, #8
 8003b60:	4611      	mov	r1, r2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fd ff12 	bl	800198c <HAL_GPIO_Init>
	G.Pin = lcd->EN_GPIO_Pin;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	8a1b      	ldrh	r3, [r3, #16]
 8003b6c:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->EN_GPIO, &G);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	f107 0208 	add.w	r2, r7, #8
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fd ff07 	bl	800198c <HAL_GPIO_Init>

	G.Pin = 0xf << lcd->Data_GPIO_Start_Pin;//da partial write 3ashan a7ded el bits beta3et el pins el wasla
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	7a1b      	ldrb	r3, [r3, #8]
 8003b82:	461a      	mov	r2, r3
 8003b84:	230f      	movs	r3, #15
 8003b86:	4093      	lsls	r3, r2
 8003b88:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->Data_GPIO, &G);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f107 0208 	add.w	r2, r7, #8
 8003b92:	4611      	mov	r1, r2
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fd fef9 	bl	800198c <HAL_GPIO_Init>
}
 8003b9a:	bf00      	nop
 8003b9c:	3718      	adds	r7, #24
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <Alcd_SendByte>:

/* User Functions  */
void Alcd_Display(Alcd_t *lcd, uint8_t ON_OFF);

static inline void Alcd_SendByte(Alcd_t *lcd, uint8_t CMD_Data, uint8_t value)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b082      	sub	sp, #8
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
 8003baa:	460b      	mov	r3, r1
 8003bac:	70fb      	strb	r3, [r7, #3]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	70bb      	strb	r3, [r7, #2]
	RS_SET(lcd, CMD_Data);
 8003bb2:	78fb      	ldrb	r3, [r7, #3]
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f7ff ff98 	bl	8003aec <RS_SET>
	// send the higher 4 bits
	Write_HalfByte(lcd, value >> 4);
 8003bbc:	78bb      	ldrb	r3, [r7, #2]
 8003bbe:	091b      	lsrs	r3, r3, #4
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff ff6c 	bl	8003aa2 <Write_HalfByte>
	// pulse the enable pin
	PulseEn
 8003bca:	2101      	movs	r1, #1
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f7ff ff9f 	bl	8003b10 <EN_SET>
 8003bd2:	200a      	movs	r0, #10
 8003bd4:	f7ff ff58 	bl	8003a88 <usDelay>
 8003bd8:	2100      	movs	r1, #0
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7ff ff98 	bl	8003b10 <EN_SET>
 8003be0:	2064      	movs	r0, #100	; 0x64
 8003be2:	f7ff ff51 	bl	8003a88 <usDelay>
	;
	Write_HalfByte(lcd, value);
 8003be6:	78bb      	ldrb	r3, [r7, #2]
 8003be8:	4619      	mov	r1, r3
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f7ff ff59 	bl	8003aa2 <Write_HalfByte>
	PulseEn
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7ff ff8c 	bl	8003b10 <EN_SET>
 8003bf8:	200a      	movs	r0, #10
 8003bfa:	f7ff ff45 	bl	8003a88 <usDelay>
 8003bfe:	2100      	movs	r1, #0
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff ff85 	bl	8003b10 <EN_SET>
 8003c06:	2064      	movs	r0, #100	; 0x64
 8003c08:	f7ff ff3e 	bl	8003a88 <usDelay>
	;
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <Alcd_Init>:

void Alcd_Init(Alcd_t *lcd, uint8_t Lines, uint8_t Chars)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	70fb      	strb	r3, [r7, #3]
 8003c20:	4613      	mov	r3, r2
 8003c22:	70bb      	strb	r3, [r7, #2]
	//INitialize the delay function using the ARM core cycle counter
	DWT_Delay_Init();
 8003c24:	f7fd fd18 	bl	8001658 <DWT_Delay_Init>
	Alcd_Init_GPIO(lcd);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f7ff ff83 	bl	8003b34 <Alcd_Init_GPIO>
	uint8_t x;

	lcd->RowOffsets[0] = 0;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	769a      	strb	r2, [r3, #26]
	lcd->RowOffsets[1] = 0x40;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2240      	movs	r2, #64	; 0x40
 8003c38:	76da      	strb	r2, [r3, #27]
	lcd->RowOffsets[2] = 0 + Chars;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	78ba      	ldrb	r2, [r7, #2]
 8003c3e:	771a      	strb	r2, [r3, #28]
	lcd->RowOffsets[3] = 0x40 + Chars;
 8003c40:	78bb      	ldrb	r3, [r7, #2]
 8003c42:	3340      	adds	r3, #64	; 0x40
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	775a      	strb	r2, [r3, #29]

	RS_SET(lcd, 0);//hena bedayt 4 bit mode intialization
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7ff ff4d 	bl	8003aec <RS_SET>
	EN_SET(lcd, 0);
 8003c52:	2100      	movs	r1, #0
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff ff5b 	bl	8003b10 <EN_SET>
	usDelay(50000);//3AMELHA BE ZEYADA 3ASHAN ADman nafsy
 8003c5a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c5e:	f7ff ff13 	bl	8003a88 <usDelay>

	// init display in 4-bit mode
	for (x = 0; x < 2; x++)
 8003c62:	2300      	movs	r3, #0
 8003c64:	73fb      	strb	r3, [r7, #15]
 8003c66:	e018      	b.n	8003c9a <Alcd_Init+0x86>
	{
		Write_HalfByte(lcd, 0x03);
 8003c68:	2103      	movs	r1, #3
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7ff ff19 	bl	8003aa2 <Write_HalfByte>
		PulseEn
 8003c70:	2101      	movs	r1, #1
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f7ff ff4c 	bl	8003b10 <EN_SET>
 8003c78:	200a      	movs	r0, #10
 8003c7a:	f7ff ff05 	bl	8003a88 <usDelay>
 8003c7e:	2100      	movs	r1, #0
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f7ff ff45 	bl	8003b10 <EN_SET>
 8003c86:	2064      	movs	r0, #100	; 0x64
 8003c88:	f7ff fefe 	bl	8003a88 <usDelay>
		;
		usDelay(4500);
 8003c8c:	f241 1094 	movw	r0, #4500	; 0x1194
 8003c90:	f7ff fefa 	bl	8003a88 <usDelay>
	for (x = 0; x < 2; x++)
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
 8003c96:	3301      	adds	r3, #1
 8003c98:	73fb      	strb	r3, [r7, #15]
 8003c9a:	7bfb      	ldrb	r3, [r7, #15]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d9e3      	bls.n	8003c68 <Alcd_Init+0x54>
	}
	Write_HalfByte(lcd, 0x03);
 8003ca0:	2103      	movs	r1, #3
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7ff fefd 	bl	8003aa2 <Write_HalfByte>
	PulseEn
 8003ca8:	2101      	movs	r1, #1
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7ff ff30 	bl	8003b10 <EN_SET>
 8003cb0:	200a      	movs	r0, #10
 8003cb2:	f7ff fee9 	bl	8003a88 <usDelay>
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f7ff ff29 	bl	8003b10 <EN_SET>
 8003cbe:	2064      	movs	r0, #100	; 0x64
 8003cc0:	f7ff fee2 	bl	8003a88 <usDelay>
	;
	usDelay(150);
 8003cc4:	2096      	movs	r0, #150	; 0x96
 8003cc6:	f7ff fedf 	bl	8003a88 <usDelay>
	Write_HalfByte(lcd, 0x02);//kda ana ba2olhA ANA HASHTAGHAL 4 BIT MODE
 8003cca:	2102      	movs	r1, #2
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f7ff fee8 	bl	8003aa2 <Write_HalfByte>
	PulseEn
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7ff ff1b 	bl	8003b10 <EN_SET>
 8003cda:	200a      	movs	r0, #10
 8003cdc:	f7ff fed4 	bl	8003a88 <usDelay>
 8003ce0:	2100      	movs	r1, #0
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7ff ff14 	bl	8003b10 <EN_SET>
 8003ce8:	2064      	movs	r0, #100	; 0x64
 8003cea:	f7ff fecd 	bl	8003a88 <usDelay>
	;

	// finally, set # lines, font size, etc.
	SendByte(0, LCD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS); //E2RA EL DATA SHEET
 8003cee:	2228      	movs	r2, #40	; 0x28
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff ff55 	bl	8003ba2 <Alcd_SendByte>

	// turn the display on with no cursor or blinking default
	// lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;

	// turn on the display
	Alcd_Display_Control(lcd, 1, 0, 0);
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f86d 	bl	8003dde <Alcd_Display_Control>
	Alcd_Clear(lcd);//TAGANOBAN LE AY NOISE
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f859 	bl	8003dbc <Alcd_Clear>
}
 8003d0a:	bf00      	nop
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <Alcd_CursorAt>:

void Alcd_CursorAt(Alcd_t *lcd, uint8_t Row, uint8_t Col)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b082      	sub	sp, #8
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	70fb      	strb	r3, [r7, #3]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	70bb      	strb	r3, [r7, #2]
	SendByte(0, LCD_SETDDRAMADDR | (Col + lcd->RowOffsets[Row]));
 8003d22:	78fb      	ldrb	r3, [r7, #3]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	4413      	add	r3, r2
 8003d28:	7e9a      	ldrb	r2, [r3, #26]
 8003d2a:	78bb      	ldrb	r3, [r7, #2]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	b25b      	sxtb	r3, r3
 8003d32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d36:	b25b      	sxtb	r3, r3
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff ff2f 	bl	8003ba2 <Alcd_SendByte>
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <Alcd_Put_n>:

void Alcd_Put_n(Alcd_t *lcd, char *text, uint8_t len)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	4613      	mov	r3, r2
 8003d58:	71fb      	strb	r3, [r7, #7]
	for (uint8_t x = 0; x < len; x++)
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	75fb      	strb	r3, [r7, #23]
 8003d5e:	e00b      	b.n	8003d78 <Alcd_Put_n+0x2c>
	{
		SendByte(1, *(text++));
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	1c5a      	adds	r2, r3, #1
 8003d64:	60ba      	str	r2, [r7, #8]
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f7ff ff18 	bl	8003ba2 <Alcd_SendByte>
	for (uint8_t x = 0; x < len; x++)
 8003d72:	7dfb      	ldrb	r3, [r7, #23]
 8003d74:	3301      	adds	r3, #1
 8003d76:	75fb      	strb	r3, [r7, #23]
 8003d78:	7dfa      	ldrb	r2, [r7, #23]
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d3ef      	bcc.n	8003d60 <Alcd_Put_n+0x14>
	}
}
 8003d80:	bf00      	nop
 8003d82:	bf00      	nop
 8003d84:	3718      	adds	r7, #24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <Alcd_PutAt_n>:

void Alcd_PutAt_n(Alcd_t *lcd, uint8_t Row, uint8_t Col, char *text, uint8_t len)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b084      	sub	sp, #16
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	60f8      	str	r0, [r7, #12]
 8003d92:	607b      	str	r3, [r7, #4]
 8003d94:	460b      	mov	r3, r1
 8003d96:	72fb      	strb	r3, [r7, #11]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	72bb      	strb	r3, [r7, #10]
	Alcd_CursorAt(lcd, Row, Col);
 8003d9c:	7aba      	ldrb	r2, [r7, #10]
 8003d9e:	7afb      	ldrb	r3, [r7, #11]
 8003da0:	4619      	mov	r1, r3
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f7ff ffb5 	bl	8003d12 <Alcd_CursorAt>
	Alcd_Put_n(lcd, text, len);
 8003da8:	7e3b      	ldrb	r3, [r7, #24]
 8003daa:	461a      	mov	r2, r3
 8003dac:	6879      	ldr	r1, [r7, #4]
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f7ff ffcc 	bl	8003d4c <Alcd_Put_n>
}
 8003db4:	bf00      	nop
 8003db6:	3710      	adds	r7, #16
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <Alcd_Clear>:
	SendByte(0, LCD_RETURNHOME);
	usDelay(2000);
}

void Alcd_Clear(Alcd_t *lcd)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
	SendByte(0, LCD_CLEARDISPLAY);
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f7ff feea 	bl	8003ba2 <Alcd_SendByte>
	usDelay(2000);
 8003dce:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003dd2:	f7ff fe59 	bl	8003a88 <usDelay>
}
 8003dd6:	bf00      	nop
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <Alcd_Display_Control>:

void Alcd_Display_Control(Alcd_t *lcd, uint8_t ON_OFF, uint8_t CUR_ON_OFF, uint8_t BLINK_ON_OFF)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b082      	sub	sp, #8
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
 8003de6:	4608      	mov	r0, r1
 8003de8:	4611      	mov	r1, r2
 8003dea:	461a      	mov	r2, r3
 8003dec:	4603      	mov	r3, r0
 8003dee:	70fb      	strb	r3, [r7, #3]
 8003df0:	460b      	mov	r3, r1
 8003df2:	70bb      	strb	r3, [r7, #2]
 8003df4:	4613      	mov	r3, r2
 8003df6:	707b      	strb	r3, [r7, #1]
	lcd->_displaycontrol = 0;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	779a      	strb	r2, [r3, #30]
	if (ON_OFF)
 8003dfe:	78fb      	ldrb	r3, [r7, #3]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d006      	beq.n	8003e12 <Alcd_Display_Control+0x34>
	{
		lcd->_displaycontrol |= LCD_DISPLAYON;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	7f9b      	ldrb	r3, [r3, #30]
 8003e08:	f043 0304 	orr.w	r3, r3, #4
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	779a      	strb	r2, [r3, #30]
	}
	if (CUR_ON_OFF)
 8003e12:	78bb      	ldrb	r3, [r7, #2]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d006      	beq.n	8003e26 <Alcd_Display_Control+0x48>
	{
		lcd->_displaycontrol |= LCD_CURSORON;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	7f9b      	ldrb	r3, [r3, #30]
 8003e1c:	f043 0302 	orr.w	r3, r3, #2
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	779a      	strb	r2, [r3, #30]
	}
	if (BLINK_ON_OFF)
 8003e26:	787b      	ldrb	r3, [r7, #1]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d006      	beq.n	8003e3a <Alcd_Display_Control+0x5c>
	{
		lcd->_displaycontrol |= LCD_BLINKON;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	7f9b      	ldrb	r3, [r3, #30]
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	779a      	strb	r2, [r3, #30]
	}
	lcd->_displaycontrol |= LCD_DISPLAYON;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	7f9b      	ldrb	r3, [r3, #30]
 8003e3e:	f043 0304 	orr.w	r3, r3, #4
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	779a      	strb	r2, [r3, #30]
	SendByte(0, LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	7f9b      	ldrb	r3, [r3, #30]
 8003e4c:	f043 0308 	orr.w	r3, r3, #8
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	2100      	movs	r1, #0
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff fea3 	bl	8003ba2 <Alcd_SendByte>
}
 8003e5c:	bf00      	nop
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <Str_Len>:
{
	SendByte(1, chr);
}

int Str_Len(char *string)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
	int len = 0;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60fb      	str	r3, [r7, #12]
	while (*(string++))
 8003e70:	e002      	b.n	8003e78 <Str_Len+0x14>
	{
		len++;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	3301      	adds	r3, #1
 8003e76:	60fb      	str	r3, [r7, #12]
	while (*(string++))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	607a      	str	r2, [r7, #4]
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1f6      	bne.n	8003e72 <Str_Len+0xe>
	}
	return len;
 8003e84:	68fb      	ldr	r3, [r7, #12]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr

08003e90 <__errno>:
 8003e90:	4b01      	ldr	r3, [pc, #4]	; (8003e98 <__errno+0x8>)
 8003e92:	6818      	ldr	r0, [r3, #0]
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	2000007c 	.word	0x2000007c

08003e9c <__libc_init_array>:
 8003e9c:	b570      	push	{r4, r5, r6, lr}
 8003e9e:	2600      	movs	r6, #0
 8003ea0:	4d0c      	ldr	r5, [pc, #48]	; (8003ed4 <__libc_init_array+0x38>)
 8003ea2:	4c0d      	ldr	r4, [pc, #52]	; (8003ed8 <__libc_init_array+0x3c>)
 8003ea4:	1b64      	subs	r4, r4, r5
 8003ea6:	10a4      	asrs	r4, r4, #2
 8003ea8:	42a6      	cmp	r6, r4
 8003eaa:	d109      	bne.n	8003ec0 <__libc_init_array+0x24>
 8003eac:	f005 fb36 	bl	800951c <_init>
 8003eb0:	2600      	movs	r6, #0
 8003eb2:	4d0a      	ldr	r5, [pc, #40]	; (8003edc <__libc_init_array+0x40>)
 8003eb4:	4c0a      	ldr	r4, [pc, #40]	; (8003ee0 <__libc_init_array+0x44>)
 8003eb6:	1b64      	subs	r4, r4, r5
 8003eb8:	10a4      	asrs	r4, r4, #2
 8003eba:	42a6      	cmp	r6, r4
 8003ebc:	d105      	bne.n	8003eca <__libc_init_array+0x2e>
 8003ebe:	bd70      	pop	{r4, r5, r6, pc}
 8003ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ec4:	4798      	blx	r3
 8003ec6:	3601      	adds	r6, #1
 8003ec8:	e7ee      	b.n	8003ea8 <__libc_init_array+0xc>
 8003eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ece:	4798      	blx	r3
 8003ed0:	3601      	adds	r6, #1
 8003ed2:	e7f2      	b.n	8003eba <__libc_init_array+0x1e>
 8003ed4:	08009a50 	.word	0x08009a50
 8003ed8:	08009a50 	.word	0x08009a50
 8003edc:	08009a50 	.word	0x08009a50
 8003ee0:	08009a54 	.word	0x08009a54

08003ee4 <memset>:
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	4402      	add	r2, r0
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d100      	bne.n	8003eee <memset+0xa>
 8003eec:	4770      	bx	lr
 8003eee:	f803 1b01 	strb.w	r1, [r3], #1
 8003ef2:	e7f9      	b.n	8003ee8 <memset+0x4>

08003ef4 <__cvt>:
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003efa:	461f      	mov	r7, r3
 8003efc:	bfbb      	ittet	lt
 8003efe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003f02:	461f      	movlt	r7, r3
 8003f04:	2300      	movge	r3, #0
 8003f06:	232d      	movlt	r3, #45	; 0x2d
 8003f08:	b088      	sub	sp, #32
 8003f0a:	4614      	mov	r4, r2
 8003f0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003f0e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003f10:	7013      	strb	r3, [r2, #0]
 8003f12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003f14:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003f18:	f023 0820 	bic.w	r8, r3, #32
 8003f1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f20:	d005      	beq.n	8003f2e <__cvt+0x3a>
 8003f22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f26:	d100      	bne.n	8003f2a <__cvt+0x36>
 8003f28:	3501      	adds	r5, #1
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	e000      	b.n	8003f30 <__cvt+0x3c>
 8003f2e:	2303      	movs	r3, #3
 8003f30:	aa07      	add	r2, sp, #28
 8003f32:	9204      	str	r2, [sp, #16]
 8003f34:	aa06      	add	r2, sp, #24
 8003f36:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003f3a:	e9cd 3500 	strd	r3, r5, [sp]
 8003f3e:	4622      	mov	r2, r4
 8003f40:	463b      	mov	r3, r7
 8003f42:	f001 fd85 	bl	8005a50 <_dtoa_r>
 8003f46:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f4a:	4606      	mov	r6, r0
 8003f4c:	d102      	bne.n	8003f54 <__cvt+0x60>
 8003f4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003f50:	07db      	lsls	r3, r3, #31
 8003f52:	d522      	bpl.n	8003f9a <__cvt+0xa6>
 8003f54:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f58:	eb06 0905 	add.w	r9, r6, r5
 8003f5c:	d110      	bne.n	8003f80 <__cvt+0x8c>
 8003f5e:	7833      	ldrb	r3, [r6, #0]
 8003f60:	2b30      	cmp	r3, #48	; 0x30
 8003f62:	d10a      	bne.n	8003f7a <__cvt+0x86>
 8003f64:	2200      	movs	r2, #0
 8003f66:	2300      	movs	r3, #0
 8003f68:	4620      	mov	r0, r4
 8003f6a:	4639      	mov	r1, r7
 8003f6c:	f7fc fd1c 	bl	80009a8 <__aeabi_dcmpeq>
 8003f70:	b918      	cbnz	r0, 8003f7a <__cvt+0x86>
 8003f72:	f1c5 0501 	rsb	r5, r5, #1
 8003f76:	f8ca 5000 	str.w	r5, [sl]
 8003f7a:	f8da 3000 	ldr.w	r3, [sl]
 8003f7e:	4499      	add	r9, r3
 8003f80:	2200      	movs	r2, #0
 8003f82:	2300      	movs	r3, #0
 8003f84:	4620      	mov	r0, r4
 8003f86:	4639      	mov	r1, r7
 8003f88:	f7fc fd0e 	bl	80009a8 <__aeabi_dcmpeq>
 8003f8c:	b108      	cbz	r0, 8003f92 <__cvt+0x9e>
 8003f8e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003f92:	2230      	movs	r2, #48	; 0x30
 8003f94:	9b07      	ldr	r3, [sp, #28]
 8003f96:	454b      	cmp	r3, r9
 8003f98:	d307      	bcc.n	8003faa <__cvt+0xb6>
 8003f9a:	4630      	mov	r0, r6
 8003f9c:	9b07      	ldr	r3, [sp, #28]
 8003f9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003fa0:	1b9b      	subs	r3, r3, r6
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	b008      	add	sp, #32
 8003fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003faa:	1c59      	adds	r1, r3, #1
 8003fac:	9107      	str	r1, [sp, #28]
 8003fae:	701a      	strb	r2, [r3, #0]
 8003fb0:	e7f0      	b.n	8003f94 <__cvt+0xa0>

08003fb2 <__exponent>:
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fb6:	2900      	cmp	r1, #0
 8003fb8:	f803 2b02 	strb.w	r2, [r3], #2
 8003fbc:	bfb6      	itet	lt
 8003fbe:	222d      	movlt	r2, #45	; 0x2d
 8003fc0:	222b      	movge	r2, #43	; 0x2b
 8003fc2:	4249      	neglt	r1, r1
 8003fc4:	2909      	cmp	r1, #9
 8003fc6:	7042      	strb	r2, [r0, #1]
 8003fc8:	dd2b      	ble.n	8004022 <__exponent+0x70>
 8003fca:	f10d 0407 	add.w	r4, sp, #7
 8003fce:	46a4      	mov	ip, r4
 8003fd0:	270a      	movs	r7, #10
 8003fd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003fd6:	460a      	mov	r2, r1
 8003fd8:	46a6      	mov	lr, r4
 8003fda:	fb07 1516 	mls	r5, r7, r6, r1
 8003fde:	2a63      	cmp	r2, #99	; 0x63
 8003fe0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003fe4:	4631      	mov	r1, r6
 8003fe6:	f104 34ff 	add.w	r4, r4, #4294967295
 8003fea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003fee:	dcf0      	bgt.n	8003fd2 <__exponent+0x20>
 8003ff0:	3130      	adds	r1, #48	; 0x30
 8003ff2:	f1ae 0502 	sub.w	r5, lr, #2
 8003ff6:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003ffa:	4629      	mov	r1, r5
 8003ffc:	1c44      	adds	r4, r0, #1
 8003ffe:	4561      	cmp	r1, ip
 8004000:	d30a      	bcc.n	8004018 <__exponent+0x66>
 8004002:	f10d 0209 	add.w	r2, sp, #9
 8004006:	eba2 020e 	sub.w	r2, r2, lr
 800400a:	4565      	cmp	r5, ip
 800400c:	bf88      	it	hi
 800400e:	2200      	movhi	r2, #0
 8004010:	4413      	add	r3, r2
 8004012:	1a18      	subs	r0, r3, r0
 8004014:	b003      	add	sp, #12
 8004016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004018:	f811 2b01 	ldrb.w	r2, [r1], #1
 800401c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004020:	e7ed      	b.n	8003ffe <__exponent+0x4c>
 8004022:	2330      	movs	r3, #48	; 0x30
 8004024:	3130      	adds	r1, #48	; 0x30
 8004026:	7083      	strb	r3, [r0, #2]
 8004028:	70c1      	strb	r1, [r0, #3]
 800402a:	1d03      	adds	r3, r0, #4
 800402c:	e7f1      	b.n	8004012 <__exponent+0x60>
	...

08004030 <_printf_float>:
 8004030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004034:	b091      	sub	sp, #68	; 0x44
 8004036:	460c      	mov	r4, r1
 8004038:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800403c:	4616      	mov	r6, r2
 800403e:	461f      	mov	r7, r3
 8004040:	4605      	mov	r5, r0
 8004042:	f002 fe59 	bl	8006cf8 <_localeconv_r>
 8004046:	6803      	ldr	r3, [r0, #0]
 8004048:	4618      	mov	r0, r3
 800404a:	9309      	str	r3, [sp, #36]	; 0x24
 800404c:	f7fc f880 	bl	8000150 <strlen>
 8004050:	2300      	movs	r3, #0
 8004052:	930e      	str	r3, [sp, #56]	; 0x38
 8004054:	f8d8 3000 	ldr.w	r3, [r8]
 8004058:	900a      	str	r0, [sp, #40]	; 0x28
 800405a:	3307      	adds	r3, #7
 800405c:	f023 0307 	bic.w	r3, r3, #7
 8004060:	f103 0208 	add.w	r2, r3, #8
 8004064:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004068:	f8d4 b000 	ldr.w	fp, [r4]
 800406c:	f8c8 2000 	str.w	r2, [r8]
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004078:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800407c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004080:	930b      	str	r3, [sp, #44]	; 0x2c
 8004082:	f04f 32ff 	mov.w	r2, #4294967295
 8004086:	4640      	mov	r0, r8
 8004088:	4b9c      	ldr	r3, [pc, #624]	; (80042fc <_printf_float+0x2cc>)
 800408a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800408c:	f7fc fcbe 	bl	8000a0c <__aeabi_dcmpun>
 8004090:	bb70      	cbnz	r0, 80040f0 <_printf_float+0xc0>
 8004092:	f04f 32ff 	mov.w	r2, #4294967295
 8004096:	4640      	mov	r0, r8
 8004098:	4b98      	ldr	r3, [pc, #608]	; (80042fc <_printf_float+0x2cc>)
 800409a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800409c:	f7fc fc98 	bl	80009d0 <__aeabi_dcmple>
 80040a0:	bb30      	cbnz	r0, 80040f0 <_printf_float+0xc0>
 80040a2:	2200      	movs	r2, #0
 80040a4:	2300      	movs	r3, #0
 80040a6:	4640      	mov	r0, r8
 80040a8:	4651      	mov	r1, sl
 80040aa:	f7fc fc87 	bl	80009bc <__aeabi_dcmplt>
 80040ae:	b110      	cbz	r0, 80040b6 <_printf_float+0x86>
 80040b0:	232d      	movs	r3, #45	; 0x2d
 80040b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040b6:	4b92      	ldr	r3, [pc, #584]	; (8004300 <_printf_float+0x2d0>)
 80040b8:	4892      	ldr	r0, [pc, #584]	; (8004304 <_printf_float+0x2d4>)
 80040ba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80040be:	bf94      	ite	ls
 80040c0:	4698      	movls	r8, r3
 80040c2:	4680      	movhi	r8, r0
 80040c4:	2303      	movs	r3, #3
 80040c6:	f04f 0a00 	mov.w	sl, #0
 80040ca:	6123      	str	r3, [r4, #16]
 80040cc:	f02b 0304 	bic.w	r3, fp, #4
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	4633      	mov	r3, r6
 80040d4:	4621      	mov	r1, r4
 80040d6:	4628      	mov	r0, r5
 80040d8:	9700      	str	r7, [sp, #0]
 80040da:	aa0f      	add	r2, sp, #60	; 0x3c
 80040dc:	f000 f9d4 	bl	8004488 <_printf_common>
 80040e0:	3001      	adds	r0, #1
 80040e2:	f040 8090 	bne.w	8004206 <_printf_float+0x1d6>
 80040e6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ea:	b011      	add	sp, #68	; 0x44
 80040ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040f0:	4642      	mov	r2, r8
 80040f2:	4653      	mov	r3, sl
 80040f4:	4640      	mov	r0, r8
 80040f6:	4651      	mov	r1, sl
 80040f8:	f7fc fc88 	bl	8000a0c <__aeabi_dcmpun>
 80040fc:	b148      	cbz	r0, 8004112 <_printf_float+0xe2>
 80040fe:	f1ba 0f00 	cmp.w	sl, #0
 8004102:	bfb8      	it	lt
 8004104:	232d      	movlt	r3, #45	; 0x2d
 8004106:	4880      	ldr	r0, [pc, #512]	; (8004308 <_printf_float+0x2d8>)
 8004108:	bfb8      	it	lt
 800410a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800410e:	4b7f      	ldr	r3, [pc, #508]	; (800430c <_printf_float+0x2dc>)
 8004110:	e7d3      	b.n	80040ba <_printf_float+0x8a>
 8004112:	6863      	ldr	r3, [r4, #4]
 8004114:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	d142      	bne.n	80041a2 <_printf_float+0x172>
 800411c:	2306      	movs	r3, #6
 800411e:	6063      	str	r3, [r4, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	9206      	str	r2, [sp, #24]
 8004124:	aa0e      	add	r2, sp, #56	; 0x38
 8004126:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800412a:	aa0d      	add	r2, sp, #52	; 0x34
 800412c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004130:	9203      	str	r2, [sp, #12]
 8004132:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004136:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800413a:	6023      	str	r3, [r4, #0]
 800413c:	6863      	ldr	r3, [r4, #4]
 800413e:	4642      	mov	r2, r8
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	4628      	mov	r0, r5
 8004144:	4653      	mov	r3, sl
 8004146:	910b      	str	r1, [sp, #44]	; 0x2c
 8004148:	f7ff fed4 	bl	8003ef4 <__cvt>
 800414c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800414e:	4680      	mov	r8, r0
 8004150:	2947      	cmp	r1, #71	; 0x47
 8004152:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004154:	d108      	bne.n	8004168 <_printf_float+0x138>
 8004156:	1cc8      	adds	r0, r1, #3
 8004158:	db02      	blt.n	8004160 <_printf_float+0x130>
 800415a:	6863      	ldr	r3, [r4, #4]
 800415c:	4299      	cmp	r1, r3
 800415e:	dd40      	ble.n	80041e2 <_printf_float+0x1b2>
 8004160:	f1a9 0902 	sub.w	r9, r9, #2
 8004164:	fa5f f989 	uxtb.w	r9, r9
 8004168:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800416c:	d81f      	bhi.n	80041ae <_printf_float+0x17e>
 800416e:	464a      	mov	r2, r9
 8004170:	3901      	subs	r1, #1
 8004172:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004176:	910d      	str	r1, [sp, #52]	; 0x34
 8004178:	f7ff ff1b 	bl	8003fb2 <__exponent>
 800417c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800417e:	4682      	mov	sl, r0
 8004180:	1813      	adds	r3, r2, r0
 8004182:	2a01      	cmp	r2, #1
 8004184:	6123      	str	r3, [r4, #16]
 8004186:	dc02      	bgt.n	800418e <_printf_float+0x15e>
 8004188:	6822      	ldr	r2, [r4, #0]
 800418a:	07d2      	lsls	r2, r2, #31
 800418c:	d501      	bpl.n	8004192 <_printf_float+0x162>
 800418e:	3301      	adds	r3, #1
 8004190:	6123      	str	r3, [r4, #16]
 8004192:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004196:	2b00      	cmp	r3, #0
 8004198:	d09b      	beq.n	80040d2 <_printf_float+0xa2>
 800419a:	232d      	movs	r3, #45	; 0x2d
 800419c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041a0:	e797      	b.n	80040d2 <_printf_float+0xa2>
 80041a2:	2947      	cmp	r1, #71	; 0x47
 80041a4:	d1bc      	bne.n	8004120 <_printf_float+0xf0>
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1ba      	bne.n	8004120 <_printf_float+0xf0>
 80041aa:	2301      	movs	r3, #1
 80041ac:	e7b7      	b.n	800411e <_printf_float+0xee>
 80041ae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80041b2:	d118      	bne.n	80041e6 <_printf_float+0x1b6>
 80041b4:	2900      	cmp	r1, #0
 80041b6:	6863      	ldr	r3, [r4, #4]
 80041b8:	dd0b      	ble.n	80041d2 <_printf_float+0x1a2>
 80041ba:	6121      	str	r1, [r4, #16]
 80041bc:	b913      	cbnz	r3, 80041c4 <_printf_float+0x194>
 80041be:	6822      	ldr	r2, [r4, #0]
 80041c0:	07d0      	lsls	r0, r2, #31
 80041c2:	d502      	bpl.n	80041ca <_printf_float+0x19a>
 80041c4:	3301      	adds	r3, #1
 80041c6:	440b      	add	r3, r1
 80041c8:	6123      	str	r3, [r4, #16]
 80041ca:	f04f 0a00 	mov.w	sl, #0
 80041ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80041d0:	e7df      	b.n	8004192 <_printf_float+0x162>
 80041d2:	b913      	cbnz	r3, 80041da <_printf_float+0x1aa>
 80041d4:	6822      	ldr	r2, [r4, #0]
 80041d6:	07d2      	lsls	r2, r2, #31
 80041d8:	d501      	bpl.n	80041de <_printf_float+0x1ae>
 80041da:	3302      	adds	r3, #2
 80041dc:	e7f4      	b.n	80041c8 <_printf_float+0x198>
 80041de:	2301      	movs	r3, #1
 80041e0:	e7f2      	b.n	80041c8 <_printf_float+0x198>
 80041e2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80041e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041e8:	4299      	cmp	r1, r3
 80041ea:	db05      	blt.n	80041f8 <_printf_float+0x1c8>
 80041ec:	6823      	ldr	r3, [r4, #0]
 80041ee:	6121      	str	r1, [r4, #16]
 80041f0:	07d8      	lsls	r0, r3, #31
 80041f2:	d5ea      	bpl.n	80041ca <_printf_float+0x19a>
 80041f4:	1c4b      	adds	r3, r1, #1
 80041f6:	e7e7      	b.n	80041c8 <_printf_float+0x198>
 80041f8:	2900      	cmp	r1, #0
 80041fa:	bfcc      	ite	gt
 80041fc:	2201      	movgt	r2, #1
 80041fe:	f1c1 0202 	rsble	r2, r1, #2
 8004202:	4413      	add	r3, r2
 8004204:	e7e0      	b.n	80041c8 <_printf_float+0x198>
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	055a      	lsls	r2, r3, #21
 800420a:	d407      	bmi.n	800421c <_printf_float+0x1ec>
 800420c:	6923      	ldr	r3, [r4, #16]
 800420e:	4642      	mov	r2, r8
 8004210:	4631      	mov	r1, r6
 8004212:	4628      	mov	r0, r5
 8004214:	47b8      	blx	r7
 8004216:	3001      	adds	r0, #1
 8004218:	d12b      	bne.n	8004272 <_printf_float+0x242>
 800421a:	e764      	b.n	80040e6 <_printf_float+0xb6>
 800421c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004220:	f240 80dd 	bls.w	80043de <_printf_float+0x3ae>
 8004224:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004228:	2200      	movs	r2, #0
 800422a:	2300      	movs	r3, #0
 800422c:	f7fc fbbc 	bl	80009a8 <__aeabi_dcmpeq>
 8004230:	2800      	cmp	r0, #0
 8004232:	d033      	beq.n	800429c <_printf_float+0x26c>
 8004234:	2301      	movs	r3, #1
 8004236:	4631      	mov	r1, r6
 8004238:	4628      	mov	r0, r5
 800423a:	4a35      	ldr	r2, [pc, #212]	; (8004310 <_printf_float+0x2e0>)
 800423c:	47b8      	blx	r7
 800423e:	3001      	adds	r0, #1
 8004240:	f43f af51 	beq.w	80040e6 <_printf_float+0xb6>
 8004244:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004248:	429a      	cmp	r2, r3
 800424a:	db02      	blt.n	8004252 <_printf_float+0x222>
 800424c:	6823      	ldr	r3, [r4, #0]
 800424e:	07d8      	lsls	r0, r3, #31
 8004250:	d50f      	bpl.n	8004272 <_printf_float+0x242>
 8004252:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004256:	4631      	mov	r1, r6
 8004258:	4628      	mov	r0, r5
 800425a:	47b8      	blx	r7
 800425c:	3001      	adds	r0, #1
 800425e:	f43f af42 	beq.w	80040e6 <_printf_float+0xb6>
 8004262:	f04f 0800 	mov.w	r8, #0
 8004266:	f104 091a 	add.w	r9, r4, #26
 800426a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800426c:	3b01      	subs	r3, #1
 800426e:	4543      	cmp	r3, r8
 8004270:	dc09      	bgt.n	8004286 <_printf_float+0x256>
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	079b      	lsls	r3, r3, #30
 8004276:	f100 8102 	bmi.w	800447e <_printf_float+0x44e>
 800427a:	68e0      	ldr	r0, [r4, #12]
 800427c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800427e:	4298      	cmp	r0, r3
 8004280:	bfb8      	it	lt
 8004282:	4618      	movlt	r0, r3
 8004284:	e731      	b.n	80040ea <_printf_float+0xba>
 8004286:	2301      	movs	r3, #1
 8004288:	464a      	mov	r2, r9
 800428a:	4631      	mov	r1, r6
 800428c:	4628      	mov	r0, r5
 800428e:	47b8      	blx	r7
 8004290:	3001      	adds	r0, #1
 8004292:	f43f af28 	beq.w	80040e6 <_printf_float+0xb6>
 8004296:	f108 0801 	add.w	r8, r8, #1
 800429a:	e7e6      	b.n	800426a <_printf_float+0x23a>
 800429c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800429e:	2b00      	cmp	r3, #0
 80042a0:	dc38      	bgt.n	8004314 <_printf_float+0x2e4>
 80042a2:	2301      	movs	r3, #1
 80042a4:	4631      	mov	r1, r6
 80042a6:	4628      	mov	r0, r5
 80042a8:	4a19      	ldr	r2, [pc, #100]	; (8004310 <_printf_float+0x2e0>)
 80042aa:	47b8      	blx	r7
 80042ac:	3001      	adds	r0, #1
 80042ae:	f43f af1a 	beq.w	80040e6 <_printf_float+0xb6>
 80042b2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042b6:	4313      	orrs	r3, r2
 80042b8:	d102      	bne.n	80042c0 <_printf_float+0x290>
 80042ba:	6823      	ldr	r3, [r4, #0]
 80042bc:	07d9      	lsls	r1, r3, #31
 80042be:	d5d8      	bpl.n	8004272 <_printf_float+0x242>
 80042c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042c4:	4631      	mov	r1, r6
 80042c6:	4628      	mov	r0, r5
 80042c8:	47b8      	blx	r7
 80042ca:	3001      	adds	r0, #1
 80042cc:	f43f af0b 	beq.w	80040e6 <_printf_float+0xb6>
 80042d0:	f04f 0900 	mov.w	r9, #0
 80042d4:	f104 0a1a 	add.w	sl, r4, #26
 80042d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042da:	425b      	negs	r3, r3
 80042dc:	454b      	cmp	r3, r9
 80042de:	dc01      	bgt.n	80042e4 <_printf_float+0x2b4>
 80042e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042e2:	e794      	b.n	800420e <_printf_float+0x1de>
 80042e4:	2301      	movs	r3, #1
 80042e6:	4652      	mov	r2, sl
 80042e8:	4631      	mov	r1, r6
 80042ea:	4628      	mov	r0, r5
 80042ec:	47b8      	blx	r7
 80042ee:	3001      	adds	r0, #1
 80042f0:	f43f aef9 	beq.w	80040e6 <_printf_float+0xb6>
 80042f4:	f109 0901 	add.w	r9, r9, #1
 80042f8:	e7ee      	b.n	80042d8 <_printf_float+0x2a8>
 80042fa:	bf00      	nop
 80042fc:	7fefffff 	.word	0x7fefffff
 8004300:	08009578 	.word	0x08009578
 8004304:	0800957c 	.word	0x0800957c
 8004308:	08009584 	.word	0x08009584
 800430c:	08009580 	.word	0x08009580
 8004310:	08009588 	.word	0x08009588
 8004314:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004316:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004318:	429a      	cmp	r2, r3
 800431a:	bfa8      	it	ge
 800431c:	461a      	movge	r2, r3
 800431e:	2a00      	cmp	r2, #0
 8004320:	4691      	mov	r9, r2
 8004322:	dc37      	bgt.n	8004394 <_printf_float+0x364>
 8004324:	f04f 0b00 	mov.w	fp, #0
 8004328:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800432c:	f104 021a 	add.w	r2, r4, #26
 8004330:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004334:	ebaa 0309 	sub.w	r3, sl, r9
 8004338:	455b      	cmp	r3, fp
 800433a:	dc33      	bgt.n	80043a4 <_printf_float+0x374>
 800433c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004340:	429a      	cmp	r2, r3
 8004342:	db3b      	blt.n	80043bc <_printf_float+0x38c>
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	07da      	lsls	r2, r3, #31
 8004348:	d438      	bmi.n	80043bc <_printf_float+0x38c>
 800434a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800434c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800434e:	eba3 020a 	sub.w	r2, r3, sl
 8004352:	eba3 0901 	sub.w	r9, r3, r1
 8004356:	4591      	cmp	r9, r2
 8004358:	bfa8      	it	ge
 800435a:	4691      	movge	r9, r2
 800435c:	f1b9 0f00 	cmp.w	r9, #0
 8004360:	dc34      	bgt.n	80043cc <_printf_float+0x39c>
 8004362:	f04f 0800 	mov.w	r8, #0
 8004366:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800436a:	f104 0a1a 	add.w	sl, r4, #26
 800436e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004372:	1a9b      	subs	r3, r3, r2
 8004374:	eba3 0309 	sub.w	r3, r3, r9
 8004378:	4543      	cmp	r3, r8
 800437a:	f77f af7a 	ble.w	8004272 <_printf_float+0x242>
 800437e:	2301      	movs	r3, #1
 8004380:	4652      	mov	r2, sl
 8004382:	4631      	mov	r1, r6
 8004384:	4628      	mov	r0, r5
 8004386:	47b8      	blx	r7
 8004388:	3001      	adds	r0, #1
 800438a:	f43f aeac 	beq.w	80040e6 <_printf_float+0xb6>
 800438e:	f108 0801 	add.w	r8, r8, #1
 8004392:	e7ec      	b.n	800436e <_printf_float+0x33e>
 8004394:	4613      	mov	r3, r2
 8004396:	4631      	mov	r1, r6
 8004398:	4642      	mov	r2, r8
 800439a:	4628      	mov	r0, r5
 800439c:	47b8      	blx	r7
 800439e:	3001      	adds	r0, #1
 80043a0:	d1c0      	bne.n	8004324 <_printf_float+0x2f4>
 80043a2:	e6a0      	b.n	80040e6 <_printf_float+0xb6>
 80043a4:	2301      	movs	r3, #1
 80043a6:	4631      	mov	r1, r6
 80043a8:	4628      	mov	r0, r5
 80043aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80043ac:	47b8      	blx	r7
 80043ae:	3001      	adds	r0, #1
 80043b0:	f43f ae99 	beq.w	80040e6 <_printf_float+0xb6>
 80043b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80043b6:	f10b 0b01 	add.w	fp, fp, #1
 80043ba:	e7b9      	b.n	8004330 <_printf_float+0x300>
 80043bc:	4631      	mov	r1, r6
 80043be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043c2:	4628      	mov	r0, r5
 80043c4:	47b8      	blx	r7
 80043c6:	3001      	adds	r0, #1
 80043c8:	d1bf      	bne.n	800434a <_printf_float+0x31a>
 80043ca:	e68c      	b.n	80040e6 <_printf_float+0xb6>
 80043cc:	464b      	mov	r3, r9
 80043ce:	4631      	mov	r1, r6
 80043d0:	4628      	mov	r0, r5
 80043d2:	eb08 020a 	add.w	r2, r8, sl
 80043d6:	47b8      	blx	r7
 80043d8:	3001      	adds	r0, #1
 80043da:	d1c2      	bne.n	8004362 <_printf_float+0x332>
 80043dc:	e683      	b.n	80040e6 <_printf_float+0xb6>
 80043de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043e0:	2a01      	cmp	r2, #1
 80043e2:	dc01      	bgt.n	80043e8 <_printf_float+0x3b8>
 80043e4:	07db      	lsls	r3, r3, #31
 80043e6:	d537      	bpl.n	8004458 <_printf_float+0x428>
 80043e8:	2301      	movs	r3, #1
 80043ea:	4642      	mov	r2, r8
 80043ec:	4631      	mov	r1, r6
 80043ee:	4628      	mov	r0, r5
 80043f0:	47b8      	blx	r7
 80043f2:	3001      	adds	r0, #1
 80043f4:	f43f ae77 	beq.w	80040e6 <_printf_float+0xb6>
 80043f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043fc:	4631      	mov	r1, r6
 80043fe:	4628      	mov	r0, r5
 8004400:	47b8      	blx	r7
 8004402:	3001      	adds	r0, #1
 8004404:	f43f ae6f 	beq.w	80040e6 <_printf_float+0xb6>
 8004408:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800440c:	2200      	movs	r2, #0
 800440e:	2300      	movs	r3, #0
 8004410:	f7fc faca 	bl	80009a8 <__aeabi_dcmpeq>
 8004414:	b9d8      	cbnz	r0, 800444e <_printf_float+0x41e>
 8004416:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004418:	f108 0201 	add.w	r2, r8, #1
 800441c:	3b01      	subs	r3, #1
 800441e:	4631      	mov	r1, r6
 8004420:	4628      	mov	r0, r5
 8004422:	47b8      	blx	r7
 8004424:	3001      	adds	r0, #1
 8004426:	d10e      	bne.n	8004446 <_printf_float+0x416>
 8004428:	e65d      	b.n	80040e6 <_printf_float+0xb6>
 800442a:	2301      	movs	r3, #1
 800442c:	464a      	mov	r2, r9
 800442e:	4631      	mov	r1, r6
 8004430:	4628      	mov	r0, r5
 8004432:	47b8      	blx	r7
 8004434:	3001      	adds	r0, #1
 8004436:	f43f ae56 	beq.w	80040e6 <_printf_float+0xb6>
 800443a:	f108 0801 	add.w	r8, r8, #1
 800443e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004440:	3b01      	subs	r3, #1
 8004442:	4543      	cmp	r3, r8
 8004444:	dcf1      	bgt.n	800442a <_printf_float+0x3fa>
 8004446:	4653      	mov	r3, sl
 8004448:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800444c:	e6e0      	b.n	8004210 <_printf_float+0x1e0>
 800444e:	f04f 0800 	mov.w	r8, #0
 8004452:	f104 091a 	add.w	r9, r4, #26
 8004456:	e7f2      	b.n	800443e <_printf_float+0x40e>
 8004458:	2301      	movs	r3, #1
 800445a:	4642      	mov	r2, r8
 800445c:	e7df      	b.n	800441e <_printf_float+0x3ee>
 800445e:	2301      	movs	r3, #1
 8004460:	464a      	mov	r2, r9
 8004462:	4631      	mov	r1, r6
 8004464:	4628      	mov	r0, r5
 8004466:	47b8      	blx	r7
 8004468:	3001      	adds	r0, #1
 800446a:	f43f ae3c 	beq.w	80040e6 <_printf_float+0xb6>
 800446e:	f108 0801 	add.w	r8, r8, #1
 8004472:	68e3      	ldr	r3, [r4, #12]
 8004474:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004476:	1a5b      	subs	r3, r3, r1
 8004478:	4543      	cmp	r3, r8
 800447a:	dcf0      	bgt.n	800445e <_printf_float+0x42e>
 800447c:	e6fd      	b.n	800427a <_printf_float+0x24a>
 800447e:	f04f 0800 	mov.w	r8, #0
 8004482:	f104 0919 	add.w	r9, r4, #25
 8004486:	e7f4      	b.n	8004472 <_printf_float+0x442>

08004488 <_printf_common>:
 8004488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800448c:	4616      	mov	r6, r2
 800448e:	4699      	mov	r9, r3
 8004490:	688a      	ldr	r2, [r1, #8]
 8004492:	690b      	ldr	r3, [r1, #16]
 8004494:	4607      	mov	r7, r0
 8004496:	4293      	cmp	r3, r2
 8004498:	bfb8      	it	lt
 800449a:	4613      	movlt	r3, r2
 800449c:	6033      	str	r3, [r6, #0]
 800449e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044a2:	460c      	mov	r4, r1
 80044a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044a8:	b10a      	cbz	r2, 80044ae <_printf_common+0x26>
 80044aa:	3301      	adds	r3, #1
 80044ac:	6033      	str	r3, [r6, #0]
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	0699      	lsls	r1, r3, #26
 80044b2:	bf42      	ittt	mi
 80044b4:	6833      	ldrmi	r3, [r6, #0]
 80044b6:	3302      	addmi	r3, #2
 80044b8:	6033      	strmi	r3, [r6, #0]
 80044ba:	6825      	ldr	r5, [r4, #0]
 80044bc:	f015 0506 	ands.w	r5, r5, #6
 80044c0:	d106      	bne.n	80044d0 <_printf_common+0x48>
 80044c2:	f104 0a19 	add.w	sl, r4, #25
 80044c6:	68e3      	ldr	r3, [r4, #12]
 80044c8:	6832      	ldr	r2, [r6, #0]
 80044ca:	1a9b      	subs	r3, r3, r2
 80044cc:	42ab      	cmp	r3, r5
 80044ce:	dc28      	bgt.n	8004522 <_printf_common+0x9a>
 80044d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044d4:	1e13      	subs	r3, r2, #0
 80044d6:	6822      	ldr	r2, [r4, #0]
 80044d8:	bf18      	it	ne
 80044da:	2301      	movne	r3, #1
 80044dc:	0692      	lsls	r2, r2, #26
 80044de:	d42d      	bmi.n	800453c <_printf_common+0xb4>
 80044e0:	4649      	mov	r1, r9
 80044e2:	4638      	mov	r0, r7
 80044e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044e8:	47c0      	blx	r8
 80044ea:	3001      	adds	r0, #1
 80044ec:	d020      	beq.n	8004530 <_printf_common+0xa8>
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	68e5      	ldr	r5, [r4, #12]
 80044f2:	f003 0306 	and.w	r3, r3, #6
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	bf18      	it	ne
 80044fa:	2500      	movne	r5, #0
 80044fc:	6832      	ldr	r2, [r6, #0]
 80044fe:	f04f 0600 	mov.w	r6, #0
 8004502:	68a3      	ldr	r3, [r4, #8]
 8004504:	bf08      	it	eq
 8004506:	1aad      	subeq	r5, r5, r2
 8004508:	6922      	ldr	r2, [r4, #16]
 800450a:	bf08      	it	eq
 800450c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004510:	4293      	cmp	r3, r2
 8004512:	bfc4      	itt	gt
 8004514:	1a9b      	subgt	r3, r3, r2
 8004516:	18ed      	addgt	r5, r5, r3
 8004518:	341a      	adds	r4, #26
 800451a:	42b5      	cmp	r5, r6
 800451c:	d11a      	bne.n	8004554 <_printf_common+0xcc>
 800451e:	2000      	movs	r0, #0
 8004520:	e008      	b.n	8004534 <_printf_common+0xac>
 8004522:	2301      	movs	r3, #1
 8004524:	4652      	mov	r2, sl
 8004526:	4649      	mov	r1, r9
 8004528:	4638      	mov	r0, r7
 800452a:	47c0      	blx	r8
 800452c:	3001      	adds	r0, #1
 800452e:	d103      	bne.n	8004538 <_printf_common+0xb0>
 8004530:	f04f 30ff 	mov.w	r0, #4294967295
 8004534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004538:	3501      	adds	r5, #1
 800453a:	e7c4      	b.n	80044c6 <_printf_common+0x3e>
 800453c:	2030      	movs	r0, #48	; 0x30
 800453e:	18e1      	adds	r1, r4, r3
 8004540:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004544:	1c5a      	adds	r2, r3, #1
 8004546:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800454a:	4422      	add	r2, r4
 800454c:	3302      	adds	r3, #2
 800454e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004552:	e7c5      	b.n	80044e0 <_printf_common+0x58>
 8004554:	2301      	movs	r3, #1
 8004556:	4622      	mov	r2, r4
 8004558:	4649      	mov	r1, r9
 800455a:	4638      	mov	r0, r7
 800455c:	47c0      	blx	r8
 800455e:	3001      	adds	r0, #1
 8004560:	d0e6      	beq.n	8004530 <_printf_common+0xa8>
 8004562:	3601      	adds	r6, #1
 8004564:	e7d9      	b.n	800451a <_printf_common+0x92>
	...

08004568 <_printf_i>:
 8004568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800456c:	7e0f      	ldrb	r7, [r1, #24]
 800456e:	4691      	mov	r9, r2
 8004570:	2f78      	cmp	r7, #120	; 0x78
 8004572:	4680      	mov	r8, r0
 8004574:	460c      	mov	r4, r1
 8004576:	469a      	mov	sl, r3
 8004578:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800457a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800457e:	d807      	bhi.n	8004590 <_printf_i+0x28>
 8004580:	2f62      	cmp	r7, #98	; 0x62
 8004582:	d80a      	bhi.n	800459a <_printf_i+0x32>
 8004584:	2f00      	cmp	r7, #0
 8004586:	f000 80d9 	beq.w	800473c <_printf_i+0x1d4>
 800458a:	2f58      	cmp	r7, #88	; 0x58
 800458c:	f000 80a4 	beq.w	80046d8 <_printf_i+0x170>
 8004590:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004594:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004598:	e03a      	b.n	8004610 <_printf_i+0xa8>
 800459a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800459e:	2b15      	cmp	r3, #21
 80045a0:	d8f6      	bhi.n	8004590 <_printf_i+0x28>
 80045a2:	a101      	add	r1, pc, #4	; (adr r1, 80045a8 <_printf_i+0x40>)
 80045a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045a8:	08004601 	.word	0x08004601
 80045ac:	08004615 	.word	0x08004615
 80045b0:	08004591 	.word	0x08004591
 80045b4:	08004591 	.word	0x08004591
 80045b8:	08004591 	.word	0x08004591
 80045bc:	08004591 	.word	0x08004591
 80045c0:	08004615 	.word	0x08004615
 80045c4:	08004591 	.word	0x08004591
 80045c8:	08004591 	.word	0x08004591
 80045cc:	08004591 	.word	0x08004591
 80045d0:	08004591 	.word	0x08004591
 80045d4:	08004723 	.word	0x08004723
 80045d8:	08004645 	.word	0x08004645
 80045dc:	08004705 	.word	0x08004705
 80045e0:	08004591 	.word	0x08004591
 80045e4:	08004591 	.word	0x08004591
 80045e8:	08004745 	.word	0x08004745
 80045ec:	08004591 	.word	0x08004591
 80045f0:	08004645 	.word	0x08004645
 80045f4:	08004591 	.word	0x08004591
 80045f8:	08004591 	.word	0x08004591
 80045fc:	0800470d 	.word	0x0800470d
 8004600:	682b      	ldr	r3, [r5, #0]
 8004602:	1d1a      	adds	r2, r3, #4
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	602a      	str	r2, [r5, #0]
 8004608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800460c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004610:	2301      	movs	r3, #1
 8004612:	e0a4      	b.n	800475e <_printf_i+0x1f6>
 8004614:	6820      	ldr	r0, [r4, #0]
 8004616:	6829      	ldr	r1, [r5, #0]
 8004618:	0606      	lsls	r6, r0, #24
 800461a:	f101 0304 	add.w	r3, r1, #4
 800461e:	d50a      	bpl.n	8004636 <_printf_i+0xce>
 8004620:	680e      	ldr	r6, [r1, #0]
 8004622:	602b      	str	r3, [r5, #0]
 8004624:	2e00      	cmp	r6, #0
 8004626:	da03      	bge.n	8004630 <_printf_i+0xc8>
 8004628:	232d      	movs	r3, #45	; 0x2d
 800462a:	4276      	negs	r6, r6
 800462c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004630:	230a      	movs	r3, #10
 8004632:	485e      	ldr	r0, [pc, #376]	; (80047ac <_printf_i+0x244>)
 8004634:	e019      	b.n	800466a <_printf_i+0x102>
 8004636:	680e      	ldr	r6, [r1, #0]
 8004638:	f010 0f40 	tst.w	r0, #64	; 0x40
 800463c:	602b      	str	r3, [r5, #0]
 800463e:	bf18      	it	ne
 8004640:	b236      	sxthne	r6, r6
 8004642:	e7ef      	b.n	8004624 <_printf_i+0xbc>
 8004644:	682b      	ldr	r3, [r5, #0]
 8004646:	6820      	ldr	r0, [r4, #0]
 8004648:	1d19      	adds	r1, r3, #4
 800464a:	6029      	str	r1, [r5, #0]
 800464c:	0601      	lsls	r1, r0, #24
 800464e:	d501      	bpl.n	8004654 <_printf_i+0xec>
 8004650:	681e      	ldr	r6, [r3, #0]
 8004652:	e002      	b.n	800465a <_printf_i+0xf2>
 8004654:	0646      	lsls	r6, r0, #25
 8004656:	d5fb      	bpl.n	8004650 <_printf_i+0xe8>
 8004658:	881e      	ldrh	r6, [r3, #0]
 800465a:	2f6f      	cmp	r7, #111	; 0x6f
 800465c:	bf0c      	ite	eq
 800465e:	2308      	moveq	r3, #8
 8004660:	230a      	movne	r3, #10
 8004662:	4852      	ldr	r0, [pc, #328]	; (80047ac <_printf_i+0x244>)
 8004664:	2100      	movs	r1, #0
 8004666:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800466a:	6865      	ldr	r5, [r4, #4]
 800466c:	2d00      	cmp	r5, #0
 800466e:	bfa8      	it	ge
 8004670:	6821      	ldrge	r1, [r4, #0]
 8004672:	60a5      	str	r5, [r4, #8]
 8004674:	bfa4      	itt	ge
 8004676:	f021 0104 	bicge.w	r1, r1, #4
 800467a:	6021      	strge	r1, [r4, #0]
 800467c:	b90e      	cbnz	r6, 8004682 <_printf_i+0x11a>
 800467e:	2d00      	cmp	r5, #0
 8004680:	d04d      	beq.n	800471e <_printf_i+0x1b6>
 8004682:	4615      	mov	r5, r2
 8004684:	fbb6 f1f3 	udiv	r1, r6, r3
 8004688:	fb03 6711 	mls	r7, r3, r1, r6
 800468c:	5dc7      	ldrb	r7, [r0, r7]
 800468e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004692:	4637      	mov	r7, r6
 8004694:	42bb      	cmp	r3, r7
 8004696:	460e      	mov	r6, r1
 8004698:	d9f4      	bls.n	8004684 <_printf_i+0x11c>
 800469a:	2b08      	cmp	r3, #8
 800469c:	d10b      	bne.n	80046b6 <_printf_i+0x14e>
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	07de      	lsls	r6, r3, #31
 80046a2:	d508      	bpl.n	80046b6 <_printf_i+0x14e>
 80046a4:	6923      	ldr	r3, [r4, #16]
 80046a6:	6861      	ldr	r1, [r4, #4]
 80046a8:	4299      	cmp	r1, r3
 80046aa:	bfde      	ittt	le
 80046ac:	2330      	movle	r3, #48	; 0x30
 80046ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046b2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046b6:	1b52      	subs	r2, r2, r5
 80046b8:	6122      	str	r2, [r4, #16]
 80046ba:	464b      	mov	r3, r9
 80046bc:	4621      	mov	r1, r4
 80046be:	4640      	mov	r0, r8
 80046c0:	f8cd a000 	str.w	sl, [sp]
 80046c4:	aa03      	add	r2, sp, #12
 80046c6:	f7ff fedf 	bl	8004488 <_printf_common>
 80046ca:	3001      	adds	r0, #1
 80046cc:	d14c      	bne.n	8004768 <_printf_i+0x200>
 80046ce:	f04f 30ff 	mov.w	r0, #4294967295
 80046d2:	b004      	add	sp, #16
 80046d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046d8:	4834      	ldr	r0, [pc, #208]	; (80047ac <_printf_i+0x244>)
 80046da:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80046de:	6829      	ldr	r1, [r5, #0]
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	f851 6b04 	ldr.w	r6, [r1], #4
 80046e6:	6029      	str	r1, [r5, #0]
 80046e8:	061d      	lsls	r5, r3, #24
 80046ea:	d514      	bpl.n	8004716 <_printf_i+0x1ae>
 80046ec:	07df      	lsls	r7, r3, #31
 80046ee:	bf44      	itt	mi
 80046f0:	f043 0320 	orrmi.w	r3, r3, #32
 80046f4:	6023      	strmi	r3, [r4, #0]
 80046f6:	b91e      	cbnz	r6, 8004700 <_printf_i+0x198>
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	f023 0320 	bic.w	r3, r3, #32
 80046fe:	6023      	str	r3, [r4, #0]
 8004700:	2310      	movs	r3, #16
 8004702:	e7af      	b.n	8004664 <_printf_i+0xfc>
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	f043 0320 	orr.w	r3, r3, #32
 800470a:	6023      	str	r3, [r4, #0]
 800470c:	2378      	movs	r3, #120	; 0x78
 800470e:	4828      	ldr	r0, [pc, #160]	; (80047b0 <_printf_i+0x248>)
 8004710:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004714:	e7e3      	b.n	80046de <_printf_i+0x176>
 8004716:	0659      	lsls	r1, r3, #25
 8004718:	bf48      	it	mi
 800471a:	b2b6      	uxthmi	r6, r6
 800471c:	e7e6      	b.n	80046ec <_printf_i+0x184>
 800471e:	4615      	mov	r5, r2
 8004720:	e7bb      	b.n	800469a <_printf_i+0x132>
 8004722:	682b      	ldr	r3, [r5, #0]
 8004724:	6826      	ldr	r6, [r4, #0]
 8004726:	1d18      	adds	r0, r3, #4
 8004728:	6961      	ldr	r1, [r4, #20]
 800472a:	6028      	str	r0, [r5, #0]
 800472c:	0635      	lsls	r5, r6, #24
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	d501      	bpl.n	8004736 <_printf_i+0x1ce>
 8004732:	6019      	str	r1, [r3, #0]
 8004734:	e002      	b.n	800473c <_printf_i+0x1d4>
 8004736:	0670      	lsls	r0, r6, #25
 8004738:	d5fb      	bpl.n	8004732 <_printf_i+0x1ca>
 800473a:	8019      	strh	r1, [r3, #0]
 800473c:	2300      	movs	r3, #0
 800473e:	4615      	mov	r5, r2
 8004740:	6123      	str	r3, [r4, #16]
 8004742:	e7ba      	b.n	80046ba <_printf_i+0x152>
 8004744:	682b      	ldr	r3, [r5, #0]
 8004746:	2100      	movs	r1, #0
 8004748:	1d1a      	adds	r2, r3, #4
 800474a:	602a      	str	r2, [r5, #0]
 800474c:	681d      	ldr	r5, [r3, #0]
 800474e:	6862      	ldr	r2, [r4, #4]
 8004750:	4628      	mov	r0, r5
 8004752:	f002 faef 	bl	8006d34 <memchr>
 8004756:	b108      	cbz	r0, 800475c <_printf_i+0x1f4>
 8004758:	1b40      	subs	r0, r0, r5
 800475a:	6060      	str	r0, [r4, #4]
 800475c:	6863      	ldr	r3, [r4, #4]
 800475e:	6123      	str	r3, [r4, #16]
 8004760:	2300      	movs	r3, #0
 8004762:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004766:	e7a8      	b.n	80046ba <_printf_i+0x152>
 8004768:	462a      	mov	r2, r5
 800476a:	4649      	mov	r1, r9
 800476c:	4640      	mov	r0, r8
 800476e:	6923      	ldr	r3, [r4, #16]
 8004770:	47d0      	blx	sl
 8004772:	3001      	adds	r0, #1
 8004774:	d0ab      	beq.n	80046ce <_printf_i+0x166>
 8004776:	6823      	ldr	r3, [r4, #0]
 8004778:	079b      	lsls	r3, r3, #30
 800477a:	d413      	bmi.n	80047a4 <_printf_i+0x23c>
 800477c:	68e0      	ldr	r0, [r4, #12]
 800477e:	9b03      	ldr	r3, [sp, #12]
 8004780:	4298      	cmp	r0, r3
 8004782:	bfb8      	it	lt
 8004784:	4618      	movlt	r0, r3
 8004786:	e7a4      	b.n	80046d2 <_printf_i+0x16a>
 8004788:	2301      	movs	r3, #1
 800478a:	4632      	mov	r2, r6
 800478c:	4649      	mov	r1, r9
 800478e:	4640      	mov	r0, r8
 8004790:	47d0      	blx	sl
 8004792:	3001      	adds	r0, #1
 8004794:	d09b      	beq.n	80046ce <_printf_i+0x166>
 8004796:	3501      	adds	r5, #1
 8004798:	68e3      	ldr	r3, [r4, #12]
 800479a:	9903      	ldr	r1, [sp, #12]
 800479c:	1a5b      	subs	r3, r3, r1
 800479e:	42ab      	cmp	r3, r5
 80047a0:	dcf2      	bgt.n	8004788 <_printf_i+0x220>
 80047a2:	e7eb      	b.n	800477c <_printf_i+0x214>
 80047a4:	2500      	movs	r5, #0
 80047a6:	f104 0619 	add.w	r6, r4, #25
 80047aa:	e7f5      	b.n	8004798 <_printf_i+0x230>
 80047ac:	0800958a 	.word	0x0800958a
 80047b0:	0800959b 	.word	0x0800959b

080047b4 <_scanf_float>:
 80047b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047b8:	b087      	sub	sp, #28
 80047ba:	9303      	str	r3, [sp, #12]
 80047bc:	688b      	ldr	r3, [r1, #8]
 80047be:	4617      	mov	r7, r2
 80047c0:	1e5a      	subs	r2, r3, #1
 80047c2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80047c6:	bf85      	ittet	hi
 80047c8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80047cc:	195b      	addhi	r3, r3, r5
 80047ce:	2300      	movls	r3, #0
 80047d0:	9302      	strhi	r3, [sp, #8]
 80047d2:	bf88      	it	hi
 80047d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80047d8:	468b      	mov	fp, r1
 80047da:	f04f 0500 	mov.w	r5, #0
 80047de:	bf8c      	ite	hi
 80047e0:	608b      	strhi	r3, [r1, #8]
 80047e2:	9302      	strls	r3, [sp, #8]
 80047e4:	680b      	ldr	r3, [r1, #0]
 80047e6:	4680      	mov	r8, r0
 80047e8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80047ec:	f84b 3b1c 	str.w	r3, [fp], #28
 80047f0:	460c      	mov	r4, r1
 80047f2:	465e      	mov	r6, fp
 80047f4:	46aa      	mov	sl, r5
 80047f6:	46a9      	mov	r9, r5
 80047f8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80047fc:	9501      	str	r5, [sp, #4]
 80047fe:	68a2      	ldr	r2, [r4, #8]
 8004800:	b152      	cbz	r2, 8004818 <_scanf_float+0x64>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	2b4e      	cmp	r3, #78	; 0x4e
 8004808:	d864      	bhi.n	80048d4 <_scanf_float+0x120>
 800480a:	2b40      	cmp	r3, #64	; 0x40
 800480c:	d83c      	bhi.n	8004888 <_scanf_float+0xd4>
 800480e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004812:	b2c8      	uxtb	r0, r1
 8004814:	280e      	cmp	r0, #14
 8004816:	d93a      	bls.n	800488e <_scanf_float+0xda>
 8004818:	f1b9 0f00 	cmp.w	r9, #0
 800481c:	d003      	beq.n	8004826 <_scanf_float+0x72>
 800481e:	6823      	ldr	r3, [r4, #0]
 8004820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004824:	6023      	str	r3, [r4, #0]
 8004826:	f10a 3aff 	add.w	sl, sl, #4294967295
 800482a:	f1ba 0f01 	cmp.w	sl, #1
 800482e:	f200 8113 	bhi.w	8004a58 <_scanf_float+0x2a4>
 8004832:	455e      	cmp	r6, fp
 8004834:	f200 8105 	bhi.w	8004a42 <_scanf_float+0x28e>
 8004838:	2501      	movs	r5, #1
 800483a:	4628      	mov	r0, r5
 800483c:	b007      	add	sp, #28
 800483e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004842:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004846:	2a0d      	cmp	r2, #13
 8004848:	d8e6      	bhi.n	8004818 <_scanf_float+0x64>
 800484a:	a101      	add	r1, pc, #4	; (adr r1, 8004850 <_scanf_float+0x9c>)
 800484c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004850:	0800498f 	.word	0x0800498f
 8004854:	08004819 	.word	0x08004819
 8004858:	08004819 	.word	0x08004819
 800485c:	08004819 	.word	0x08004819
 8004860:	080049ef 	.word	0x080049ef
 8004864:	080049c7 	.word	0x080049c7
 8004868:	08004819 	.word	0x08004819
 800486c:	08004819 	.word	0x08004819
 8004870:	0800499d 	.word	0x0800499d
 8004874:	08004819 	.word	0x08004819
 8004878:	08004819 	.word	0x08004819
 800487c:	08004819 	.word	0x08004819
 8004880:	08004819 	.word	0x08004819
 8004884:	08004955 	.word	0x08004955
 8004888:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800488c:	e7db      	b.n	8004846 <_scanf_float+0x92>
 800488e:	290e      	cmp	r1, #14
 8004890:	d8c2      	bhi.n	8004818 <_scanf_float+0x64>
 8004892:	a001      	add	r0, pc, #4	; (adr r0, 8004898 <_scanf_float+0xe4>)
 8004894:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004898:	08004947 	.word	0x08004947
 800489c:	08004819 	.word	0x08004819
 80048a0:	08004947 	.word	0x08004947
 80048a4:	080049db 	.word	0x080049db
 80048a8:	08004819 	.word	0x08004819
 80048ac:	080048f5 	.word	0x080048f5
 80048b0:	08004931 	.word	0x08004931
 80048b4:	08004931 	.word	0x08004931
 80048b8:	08004931 	.word	0x08004931
 80048bc:	08004931 	.word	0x08004931
 80048c0:	08004931 	.word	0x08004931
 80048c4:	08004931 	.word	0x08004931
 80048c8:	08004931 	.word	0x08004931
 80048cc:	08004931 	.word	0x08004931
 80048d0:	08004931 	.word	0x08004931
 80048d4:	2b6e      	cmp	r3, #110	; 0x6e
 80048d6:	d809      	bhi.n	80048ec <_scanf_float+0x138>
 80048d8:	2b60      	cmp	r3, #96	; 0x60
 80048da:	d8b2      	bhi.n	8004842 <_scanf_float+0x8e>
 80048dc:	2b54      	cmp	r3, #84	; 0x54
 80048de:	d077      	beq.n	80049d0 <_scanf_float+0x21c>
 80048e0:	2b59      	cmp	r3, #89	; 0x59
 80048e2:	d199      	bne.n	8004818 <_scanf_float+0x64>
 80048e4:	2d07      	cmp	r5, #7
 80048e6:	d197      	bne.n	8004818 <_scanf_float+0x64>
 80048e8:	2508      	movs	r5, #8
 80048ea:	e029      	b.n	8004940 <_scanf_float+0x18c>
 80048ec:	2b74      	cmp	r3, #116	; 0x74
 80048ee:	d06f      	beq.n	80049d0 <_scanf_float+0x21c>
 80048f0:	2b79      	cmp	r3, #121	; 0x79
 80048f2:	e7f6      	b.n	80048e2 <_scanf_float+0x12e>
 80048f4:	6821      	ldr	r1, [r4, #0]
 80048f6:	05c8      	lsls	r0, r1, #23
 80048f8:	d51a      	bpl.n	8004930 <_scanf_float+0x17c>
 80048fa:	9b02      	ldr	r3, [sp, #8]
 80048fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004900:	6021      	str	r1, [r4, #0]
 8004902:	f109 0901 	add.w	r9, r9, #1
 8004906:	b11b      	cbz	r3, 8004910 <_scanf_float+0x15c>
 8004908:	3b01      	subs	r3, #1
 800490a:	3201      	adds	r2, #1
 800490c:	9302      	str	r3, [sp, #8]
 800490e:	60a2      	str	r2, [r4, #8]
 8004910:	68a3      	ldr	r3, [r4, #8]
 8004912:	3b01      	subs	r3, #1
 8004914:	60a3      	str	r3, [r4, #8]
 8004916:	6923      	ldr	r3, [r4, #16]
 8004918:	3301      	adds	r3, #1
 800491a:	6123      	str	r3, [r4, #16]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3b01      	subs	r3, #1
 8004920:	2b00      	cmp	r3, #0
 8004922:	607b      	str	r3, [r7, #4]
 8004924:	f340 8084 	ble.w	8004a30 <_scanf_float+0x27c>
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	3301      	adds	r3, #1
 800492c:	603b      	str	r3, [r7, #0]
 800492e:	e766      	b.n	80047fe <_scanf_float+0x4a>
 8004930:	eb1a 0f05 	cmn.w	sl, r5
 8004934:	f47f af70 	bne.w	8004818 <_scanf_float+0x64>
 8004938:	6822      	ldr	r2, [r4, #0]
 800493a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800493e:	6022      	str	r2, [r4, #0]
 8004940:	f806 3b01 	strb.w	r3, [r6], #1
 8004944:	e7e4      	b.n	8004910 <_scanf_float+0x15c>
 8004946:	6822      	ldr	r2, [r4, #0]
 8004948:	0610      	lsls	r0, r2, #24
 800494a:	f57f af65 	bpl.w	8004818 <_scanf_float+0x64>
 800494e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004952:	e7f4      	b.n	800493e <_scanf_float+0x18a>
 8004954:	f1ba 0f00 	cmp.w	sl, #0
 8004958:	d10e      	bne.n	8004978 <_scanf_float+0x1c4>
 800495a:	f1b9 0f00 	cmp.w	r9, #0
 800495e:	d10e      	bne.n	800497e <_scanf_float+0x1ca>
 8004960:	6822      	ldr	r2, [r4, #0]
 8004962:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004966:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800496a:	d108      	bne.n	800497e <_scanf_float+0x1ca>
 800496c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004970:	f04f 0a01 	mov.w	sl, #1
 8004974:	6022      	str	r2, [r4, #0]
 8004976:	e7e3      	b.n	8004940 <_scanf_float+0x18c>
 8004978:	f1ba 0f02 	cmp.w	sl, #2
 800497c:	d055      	beq.n	8004a2a <_scanf_float+0x276>
 800497e:	2d01      	cmp	r5, #1
 8004980:	d002      	beq.n	8004988 <_scanf_float+0x1d4>
 8004982:	2d04      	cmp	r5, #4
 8004984:	f47f af48 	bne.w	8004818 <_scanf_float+0x64>
 8004988:	3501      	adds	r5, #1
 800498a:	b2ed      	uxtb	r5, r5
 800498c:	e7d8      	b.n	8004940 <_scanf_float+0x18c>
 800498e:	f1ba 0f01 	cmp.w	sl, #1
 8004992:	f47f af41 	bne.w	8004818 <_scanf_float+0x64>
 8004996:	f04f 0a02 	mov.w	sl, #2
 800499a:	e7d1      	b.n	8004940 <_scanf_float+0x18c>
 800499c:	b97d      	cbnz	r5, 80049be <_scanf_float+0x20a>
 800499e:	f1b9 0f00 	cmp.w	r9, #0
 80049a2:	f47f af3c 	bne.w	800481e <_scanf_float+0x6a>
 80049a6:	6822      	ldr	r2, [r4, #0]
 80049a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80049ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80049b0:	f47f af39 	bne.w	8004826 <_scanf_float+0x72>
 80049b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80049b8:	2501      	movs	r5, #1
 80049ba:	6022      	str	r2, [r4, #0]
 80049bc:	e7c0      	b.n	8004940 <_scanf_float+0x18c>
 80049be:	2d03      	cmp	r5, #3
 80049c0:	d0e2      	beq.n	8004988 <_scanf_float+0x1d4>
 80049c2:	2d05      	cmp	r5, #5
 80049c4:	e7de      	b.n	8004984 <_scanf_float+0x1d0>
 80049c6:	2d02      	cmp	r5, #2
 80049c8:	f47f af26 	bne.w	8004818 <_scanf_float+0x64>
 80049cc:	2503      	movs	r5, #3
 80049ce:	e7b7      	b.n	8004940 <_scanf_float+0x18c>
 80049d0:	2d06      	cmp	r5, #6
 80049d2:	f47f af21 	bne.w	8004818 <_scanf_float+0x64>
 80049d6:	2507      	movs	r5, #7
 80049d8:	e7b2      	b.n	8004940 <_scanf_float+0x18c>
 80049da:	6822      	ldr	r2, [r4, #0]
 80049dc:	0591      	lsls	r1, r2, #22
 80049de:	f57f af1b 	bpl.w	8004818 <_scanf_float+0x64>
 80049e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80049e6:	6022      	str	r2, [r4, #0]
 80049e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80049ec:	e7a8      	b.n	8004940 <_scanf_float+0x18c>
 80049ee:	6822      	ldr	r2, [r4, #0]
 80049f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80049f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80049f8:	d006      	beq.n	8004a08 <_scanf_float+0x254>
 80049fa:	0550      	lsls	r0, r2, #21
 80049fc:	f57f af0c 	bpl.w	8004818 <_scanf_float+0x64>
 8004a00:	f1b9 0f00 	cmp.w	r9, #0
 8004a04:	f43f af0f 	beq.w	8004826 <_scanf_float+0x72>
 8004a08:	0591      	lsls	r1, r2, #22
 8004a0a:	bf58      	it	pl
 8004a0c:	9901      	ldrpl	r1, [sp, #4]
 8004a0e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004a12:	bf58      	it	pl
 8004a14:	eba9 0101 	subpl.w	r1, r9, r1
 8004a18:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004a1c:	f04f 0900 	mov.w	r9, #0
 8004a20:	bf58      	it	pl
 8004a22:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004a26:	6022      	str	r2, [r4, #0]
 8004a28:	e78a      	b.n	8004940 <_scanf_float+0x18c>
 8004a2a:	f04f 0a03 	mov.w	sl, #3
 8004a2e:	e787      	b.n	8004940 <_scanf_float+0x18c>
 8004a30:	4639      	mov	r1, r7
 8004a32:	4640      	mov	r0, r8
 8004a34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a38:	4798      	blx	r3
 8004a3a:	2800      	cmp	r0, #0
 8004a3c:	f43f aedf 	beq.w	80047fe <_scanf_float+0x4a>
 8004a40:	e6ea      	b.n	8004818 <_scanf_float+0x64>
 8004a42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a46:	463a      	mov	r2, r7
 8004a48:	4640      	mov	r0, r8
 8004a4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a4e:	4798      	blx	r3
 8004a50:	6923      	ldr	r3, [r4, #16]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	6123      	str	r3, [r4, #16]
 8004a56:	e6ec      	b.n	8004832 <_scanf_float+0x7e>
 8004a58:	1e6b      	subs	r3, r5, #1
 8004a5a:	2b06      	cmp	r3, #6
 8004a5c:	d825      	bhi.n	8004aaa <_scanf_float+0x2f6>
 8004a5e:	2d02      	cmp	r5, #2
 8004a60:	d836      	bhi.n	8004ad0 <_scanf_float+0x31c>
 8004a62:	455e      	cmp	r6, fp
 8004a64:	f67f aee8 	bls.w	8004838 <_scanf_float+0x84>
 8004a68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a6c:	463a      	mov	r2, r7
 8004a6e:	4640      	mov	r0, r8
 8004a70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a74:	4798      	blx	r3
 8004a76:	6923      	ldr	r3, [r4, #16]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	6123      	str	r3, [r4, #16]
 8004a7c:	e7f1      	b.n	8004a62 <_scanf_float+0x2ae>
 8004a7e:	9802      	ldr	r0, [sp, #8]
 8004a80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a84:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004a88:	463a      	mov	r2, r7
 8004a8a:	9002      	str	r0, [sp, #8]
 8004a8c:	4640      	mov	r0, r8
 8004a8e:	4798      	blx	r3
 8004a90:	6923      	ldr	r3, [r4, #16]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	6123      	str	r3, [r4, #16]
 8004a96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a9a:	fa5f fa8a 	uxtb.w	sl, sl
 8004a9e:	f1ba 0f02 	cmp.w	sl, #2
 8004aa2:	d1ec      	bne.n	8004a7e <_scanf_float+0x2ca>
 8004aa4:	3d03      	subs	r5, #3
 8004aa6:	b2ed      	uxtb	r5, r5
 8004aa8:	1b76      	subs	r6, r6, r5
 8004aaa:	6823      	ldr	r3, [r4, #0]
 8004aac:	05da      	lsls	r2, r3, #23
 8004aae:	d52f      	bpl.n	8004b10 <_scanf_float+0x35c>
 8004ab0:	055b      	lsls	r3, r3, #21
 8004ab2:	d510      	bpl.n	8004ad6 <_scanf_float+0x322>
 8004ab4:	455e      	cmp	r6, fp
 8004ab6:	f67f aebf 	bls.w	8004838 <_scanf_float+0x84>
 8004aba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004abe:	463a      	mov	r2, r7
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ac6:	4798      	blx	r3
 8004ac8:	6923      	ldr	r3, [r4, #16]
 8004aca:	3b01      	subs	r3, #1
 8004acc:	6123      	str	r3, [r4, #16]
 8004ace:	e7f1      	b.n	8004ab4 <_scanf_float+0x300>
 8004ad0:	46aa      	mov	sl, r5
 8004ad2:	9602      	str	r6, [sp, #8]
 8004ad4:	e7df      	b.n	8004a96 <_scanf_float+0x2e2>
 8004ad6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004ada:	6923      	ldr	r3, [r4, #16]
 8004adc:	2965      	cmp	r1, #101	; 0x65
 8004ade:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ae2:	f106 35ff 	add.w	r5, r6, #4294967295
 8004ae6:	6123      	str	r3, [r4, #16]
 8004ae8:	d00c      	beq.n	8004b04 <_scanf_float+0x350>
 8004aea:	2945      	cmp	r1, #69	; 0x45
 8004aec:	d00a      	beq.n	8004b04 <_scanf_float+0x350>
 8004aee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004af2:	463a      	mov	r2, r7
 8004af4:	4640      	mov	r0, r8
 8004af6:	4798      	blx	r3
 8004af8:	6923      	ldr	r3, [r4, #16]
 8004afa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	1eb5      	subs	r5, r6, #2
 8004b02:	6123      	str	r3, [r4, #16]
 8004b04:	463a      	mov	r2, r7
 8004b06:	4640      	mov	r0, r8
 8004b08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b0c:	4798      	blx	r3
 8004b0e:	462e      	mov	r6, r5
 8004b10:	6825      	ldr	r5, [r4, #0]
 8004b12:	f015 0510 	ands.w	r5, r5, #16
 8004b16:	d155      	bne.n	8004bc4 <_scanf_float+0x410>
 8004b18:	7035      	strb	r5, [r6, #0]
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b24:	d11b      	bne.n	8004b5e <_scanf_float+0x3aa>
 8004b26:	9b01      	ldr	r3, [sp, #4]
 8004b28:	454b      	cmp	r3, r9
 8004b2a:	eba3 0209 	sub.w	r2, r3, r9
 8004b2e:	d123      	bne.n	8004b78 <_scanf_float+0x3c4>
 8004b30:	2200      	movs	r2, #0
 8004b32:	4659      	mov	r1, fp
 8004b34:	4640      	mov	r0, r8
 8004b36:	f000 fe7b 	bl	8005830 <_strtod_r>
 8004b3a:	6822      	ldr	r2, [r4, #0]
 8004b3c:	9b03      	ldr	r3, [sp, #12]
 8004b3e:	f012 0f02 	tst.w	r2, #2
 8004b42:	4606      	mov	r6, r0
 8004b44:	460f      	mov	r7, r1
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	d021      	beq.n	8004b8e <_scanf_float+0x3da>
 8004b4a:	1d1a      	adds	r2, r3, #4
 8004b4c:	9903      	ldr	r1, [sp, #12]
 8004b4e:	600a      	str	r2, [r1, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	e9c3 6700 	strd	r6, r7, [r3]
 8004b56:	68e3      	ldr	r3, [r4, #12]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	60e3      	str	r3, [r4, #12]
 8004b5c:	e66d      	b.n	800483a <_scanf_float+0x86>
 8004b5e:	9b04      	ldr	r3, [sp, #16]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0e5      	beq.n	8004b30 <_scanf_float+0x37c>
 8004b64:	9905      	ldr	r1, [sp, #20]
 8004b66:	230a      	movs	r3, #10
 8004b68:	462a      	mov	r2, r5
 8004b6a:	4640      	mov	r0, r8
 8004b6c:	3101      	adds	r1, #1
 8004b6e:	f000 fee1 	bl	8005934 <_strtol_r>
 8004b72:	9b04      	ldr	r3, [sp, #16]
 8004b74:	9e05      	ldr	r6, [sp, #20]
 8004b76:	1ac2      	subs	r2, r0, r3
 8004b78:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004b7c:	429e      	cmp	r6, r3
 8004b7e:	bf28      	it	cs
 8004b80:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004b84:	4630      	mov	r0, r6
 8004b86:	4910      	ldr	r1, [pc, #64]	; (8004bc8 <_scanf_float+0x414>)
 8004b88:	f000 f826 	bl	8004bd8 <siprintf>
 8004b8c:	e7d0      	b.n	8004b30 <_scanf_float+0x37c>
 8004b8e:	f012 0f04 	tst.w	r2, #4
 8004b92:	f103 0204 	add.w	r2, r3, #4
 8004b96:	d1d9      	bne.n	8004b4c <_scanf_float+0x398>
 8004b98:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8004b9c:	f8cc 2000 	str.w	r2, [ip]
 8004ba0:	f8d3 8000 	ldr.w	r8, [r3]
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	f7fb ff30 	bl	8000a0c <__aeabi_dcmpun>
 8004bac:	b128      	cbz	r0, 8004bba <_scanf_float+0x406>
 8004bae:	4807      	ldr	r0, [pc, #28]	; (8004bcc <_scanf_float+0x418>)
 8004bb0:	f000 f80e 	bl	8004bd0 <nanf>
 8004bb4:	f8c8 0000 	str.w	r0, [r8]
 8004bb8:	e7cd      	b.n	8004b56 <_scanf_float+0x3a2>
 8004bba:	4630      	mov	r0, r6
 8004bbc:	4639      	mov	r1, r7
 8004bbe:	f7fb ff83 	bl	8000ac8 <__aeabi_d2f>
 8004bc2:	e7f7      	b.n	8004bb4 <_scanf_float+0x400>
 8004bc4:	2500      	movs	r5, #0
 8004bc6:	e638      	b.n	800483a <_scanf_float+0x86>
 8004bc8:	080095ac 	.word	0x080095ac
 8004bcc:	080099b8 	.word	0x080099b8

08004bd0 <nanf>:
 8004bd0:	4800      	ldr	r0, [pc, #0]	; (8004bd4 <nanf+0x4>)
 8004bd2:	4770      	bx	lr
 8004bd4:	7fc00000 	.word	0x7fc00000

08004bd8 <siprintf>:
 8004bd8:	b40e      	push	{r1, r2, r3}
 8004bda:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004bde:	b500      	push	{lr}
 8004be0:	b09c      	sub	sp, #112	; 0x70
 8004be2:	ab1d      	add	r3, sp, #116	; 0x74
 8004be4:	9002      	str	r0, [sp, #8]
 8004be6:	9006      	str	r0, [sp, #24]
 8004be8:	9107      	str	r1, [sp, #28]
 8004bea:	9104      	str	r1, [sp, #16]
 8004bec:	4808      	ldr	r0, [pc, #32]	; (8004c10 <siprintf+0x38>)
 8004bee:	4909      	ldr	r1, [pc, #36]	; (8004c14 <siprintf+0x3c>)
 8004bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bf4:	9105      	str	r1, [sp, #20]
 8004bf6:	6800      	ldr	r0, [r0, #0]
 8004bf8:	a902      	add	r1, sp, #8
 8004bfa:	9301      	str	r3, [sp, #4]
 8004bfc:	f002 feba 	bl	8007974 <_svfiprintf_r>
 8004c00:	2200      	movs	r2, #0
 8004c02:	9b02      	ldr	r3, [sp, #8]
 8004c04:	701a      	strb	r2, [r3, #0]
 8004c06:	b01c      	add	sp, #112	; 0x70
 8004c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c0c:	b003      	add	sp, #12
 8004c0e:	4770      	bx	lr
 8004c10:	2000007c 	.word	0x2000007c
 8004c14:	ffff0208 	.word	0xffff0208

08004c18 <sulp>:
 8004c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c1c:	460f      	mov	r7, r1
 8004c1e:	4690      	mov	r8, r2
 8004c20:	f002 fc14 	bl	800744c <__ulp>
 8004c24:	4604      	mov	r4, r0
 8004c26:	460d      	mov	r5, r1
 8004c28:	f1b8 0f00 	cmp.w	r8, #0
 8004c2c:	d011      	beq.n	8004c52 <sulp+0x3a>
 8004c2e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004c32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	dd0b      	ble.n	8004c52 <sulp+0x3a>
 8004c3a:	2400      	movs	r4, #0
 8004c3c:	051b      	lsls	r3, r3, #20
 8004c3e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004c42:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004c46:	4622      	mov	r2, r4
 8004c48:	462b      	mov	r3, r5
 8004c4a:	f7fb fc45 	bl	80004d8 <__aeabi_dmul>
 8004c4e:	4604      	mov	r4, r0
 8004c50:	460d      	mov	r5, r1
 8004c52:	4620      	mov	r0, r4
 8004c54:	4629      	mov	r1, r5
 8004c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c5a:	0000      	movs	r0, r0
 8004c5c:	0000      	movs	r0, r0
	...

08004c60 <_strtod_l>:
 8004c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c64:	469b      	mov	fp, r3
 8004c66:	2300      	movs	r3, #0
 8004c68:	b09f      	sub	sp, #124	; 0x7c
 8004c6a:	931a      	str	r3, [sp, #104]	; 0x68
 8004c6c:	4b9e      	ldr	r3, [pc, #632]	; (8004ee8 <_strtod_l+0x288>)
 8004c6e:	4682      	mov	sl, r0
 8004c70:	681f      	ldr	r7, [r3, #0]
 8004c72:	460e      	mov	r6, r1
 8004c74:	4638      	mov	r0, r7
 8004c76:	9215      	str	r2, [sp, #84]	; 0x54
 8004c78:	f7fb fa6a 	bl	8000150 <strlen>
 8004c7c:	f04f 0800 	mov.w	r8, #0
 8004c80:	4604      	mov	r4, r0
 8004c82:	f04f 0900 	mov.w	r9, #0
 8004c86:	9619      	str	r6, [sp, #100]	; 0x64
 8004c88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c8a:	781a      	ldrb	r2, [r3, #0]
 8004c8c:	2a2b      	cmp	r2, #43	; 0x2b
 8004c8e:	d04c      	beq.n	8004d2a <_strtod_l+0xca>
 8004c90:	d83a      	bhi.n	8004d08 <_strtod_l+0xa8>
 8004c92:	2a0d      	cmp	r2, #13
 8004c94:	d833      	bhi.n	8004cfe <_strtod_l+0x9e>
 8004c96:	2a08      	cmp	r2, #8
 8004c98:	d833      	bhi.n	8004d02 <_strtod_l+0xa2>
 8004c9a:	2a00      	cmp	r2, #0
 8004c9c:	d03d      	beq.n	8004d1a <_strtod_l+0xba>
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	930a      	str	r3, [sp, #40]	; 0x28
 8004ca2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004ca4:	782b      	ldrb	r3, [r5, #0]
 8004ca6:	2b30      	cmp	r3, #48	; 0x30
 8004ca8:	f040 80aa 	bne.w	8004e00 <_strtod_l+0x1a0>
 8004cac:	786b      	ldrb	r3, [r5, #1]
 8004cae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004cb2:	2b58      	cmp	r3, #88	; 0x58
 8004cb4:	d166      	bne.n	8004d84 <_strtod_l+0x124>
 8004cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cb8:	4650      	mov	r0, sl
 8004cba:	9301      	str	r3, [sp, #4]
 8004cbc:	ab1a      	add	r3, sp, #104	; 0x68
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	4a8a      	ldr	r2, [pc, #552]	; (8004eec <_strtod_l+0x28c>)
 8004cc2:	f8cd b008 	str.w	fp, [sp, #8]
 8004cc6:	ab1b      	add	r3, sp, #108	; 0x6c
 8004cc8:	a919      	add	r1, sp, #100	; 0x64
 8004cca:	f001 fd17 	bl	80066fc <__gethex>
 8004cce:	f010 0607 	ands.w	r6, r0, #7
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	d005      	beq.n	8004ce2 <_strtod_l+0x82>
 8004cd6:	2e06      	cmp	r6, #6
 8004cd8:	d129      	bne.n	8004d2e <_strtod_l+0xce>
 8004cda:	2300      	movs	r3, #0
 8004cdc:	3501      	adds	r5, #1
 8004cde:	9519      	str	r5, [sp, #100]	; 0x64
 8004ce0:	930a      	str	r3, [sp, #40]	; 0x28
 8004ce2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f040 858a 	bne.w	80057fe <_strtod_l+0xb9e>
 8004cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cec:	b1d3      	cbz	r3, 8004d24 <_strtod_l+0xc4>
 8004cee:	4642      	mov	r2, r8
 8004cf0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	b01f      	add	sp, #124	; 0x7c
 8004cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cfe:	2a20      	cmp	r2, #32
 8004d00:	d1cd      	bne.n	8004c9e <_strtod_l+0x3e>
 8004d02:	3301      	adds	r3, #1
 8004d04:	9319      	str	r3, [sp, #100]	; 0x64
 8004d06:	e7bf      	b.n	8004c88 <_strtod_l+0x28>
 8004d08:	2a2d      	cmp	r2, #45	; 0x2d
 8004d0a:	d1c8      	bne.n	8004c9e <_strtod_l+0x3e>
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	920a      	str	r2, [sp, #40]	; 0x28
 8004d10:	1c5a      	adds	r2, r3, #1
 8004d12:	9219      	str	r2, [sp, #100]	; 0x64
 8004d14:	785b      	ldrb	r3, [r3, #1]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1c3      	bne.n	8004ca2 <_strtod_l+0x42>
 8004d1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004d1c:	9619      	str	r6, [sp, #100]	; 0x64
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f040 856b 	bne.w	80057fa <_strtod_l+0xb9a>
 8004d24:	4642      	mov	r2, r8
 8004d26:	464b      	mov	r3, r9
 8004d28:	e7e4      	b.n	8004cf4 <_strtod_l+0x94>
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	e7ef      	b.n	8004d0e <_strtod_l+0xae>
 8004d2e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004d30:	b13a      	cbz	r2, 8004d42 <_strtod_l+0xe2>
 8004d32:	2135      	movs	r1, #53	; 0x35
 8004d34:	a81c      	add	r0, sp, #112	; 0x70
 8004d36:	f002 fc8d 	bl	8007654 <__copybits>
 8004d3a:	4650      	mov	r0, sl
 8004d3c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004d3e:	f002 f855 	bl	8006dec <_Bfree>
 8004d42:	3e01      	subs	r6, #1
 8004d44:	2e04      	cmp	r6, #4
 8004d46:	d806      	bhi.n	8004d56 <_strtod_l+0xf6>
 8004d48:	e8df f006 	tbb	[pc, r6]
 8004d4c:	1714030a 	.word	0x1714030a
 8004d50:	0a          	.byte	0x0a
 8004d51:	00          	.byte	0x00
 8004d52:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8004d56:	0721      	lsls	r1, r4, #28
 8004d58:	d5c3      	bpl.n	8004ce2 <_strtod_l+0x82>
 8004d5a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8004d5e:	e7c0      	b.n	8004ce2 <_strtod_l+0x82>
 8004d60:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004d62:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8004d66:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004d6a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004d6e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8004d72:	e7f0      	b.n	8004d56 <_strtod_l+0xf6>
 8004d74:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004ef0 <_strtod_l+0x290>
 8004d78:	e7ed      	b.n	8004d56 <_strtod_l+0xf6>
 8004d7a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004d7e:	f04f 38ff 	mov.w	r8, #4294967295
 8004d82:	e7e8      	b.n	8004d56 <_strtod_l+0xf6>
 8004d84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d86:	1c5a      	adds	r2, r3, #1
 8004d88:	9219      	str	r2, [sp, #100]	; 0x64
 8004d8a:	785b      	ldrb	r3, [r3, #1]
 8004d8c:	2b30      	cmp	r3, #48	; 0x30
 8004d8e:	d0f9      	beq.n	8004d84 <_strtod_l+0x124>
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0a6      	beq.n	8004ce2 <_strtod_l+0x82>
 8004d94:	2301      	movs	r3, #1
 8004d96:	9307      	str	r3, [sp, #28]
 8004d98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d9a:	220a      	movs	r2, #10
 8004d9c:	9308      	str	r3, [sp, #32]
 8004d9e:	2300      	movs	r3, #0
 8004da0:	469b      	mov	fp, r3
 8004da2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004da6:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004da8:	7805      	ldrb	r5, [r0, #0]
 8004daa:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004dae:	b2d9      	uxtb	r1, r3
 8004db0:	2909      	cmp	r1, #9
 8004db2:	d927      	bls.n	8004e04 <_strtod_l+0x1a4>
 8004db4:	4622      	mov	r2, r4
 8004db6:	4639      	mov	r1, r7
 8004db8:	f002 fef2 	bl	8007ba0 <strncmp>
 8004dbc:	2800      	cmp	r0, #0
 8004dbe:	d033      	beq.n	8004e28 <_strtod_l+0x1c8>
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	462a      	mov	r2, r5
 8004dc4:	465c      	mov	r4, fp
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	9004      	str	r0, [sp, #16]
 8004dca:	2a65      	cmp	r2, #101	; 0x65
 8004dcc:	d001      	beq.n	8004dd2 <_strtod_l+0x172>
 8004dce:	2a45      	cmp	r2, #69	; 0x45
 8004dd0:	d114      	bne.n	8004dfc <_strtod_l+0x19c>
 8004dd2:	b91c      	cbnz	r4, 8004ddc <_strtod_l+0x17c>
 8004dd4:	9a07      	ldr	r2, [sp, #28]
 8004dd6:	4302      	orrs	r2, r0
 8004dd8:	d09f      	beq.n	8004d1a <_strtod_l+0xba>
 8004dda:	2400      	movs	r4, #0
 8004ddc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004dde:	1c72      	adds	r2, r6, #1
 8004de0:	9219      	str	r2, [sp, #100]	; 0x64
 8004de2:	7872      	ldrb	r2, [r6, #1]
 8004de4:	2a2b      	cmp	r2, #43	; 0x2b
 8004de6:	d079      	beq.n	8004edc <_strtod_l+0x27c>
 8004de8:	2a2d      	cmp	r2, #45	; 0x2d
 8004dea:	f000 8083 	beq.w	8004ef4 <_strtod_l+0x294>
 8004dee:	2700      	movs	r7, #0
 8004df0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004df4:	2909      	cmp	r1, #9
 8004df6:	f240 8083 	bls.w	8004f00 <_strtod_l+0x2a0>
 8004dfa:	9619      	str	r6, [sp, #100]	; 0x64
 8004dfc:	2500      	movs	r5, #0
 8004dfe:	e09f      	b.n	8004f40 <_strtod_l+0x2e0>
 8004e00:	2300      	movs	r3, #0
 8004e02:	e7c8      	b.n	8004d96 <_strtod_l+0x136>
 8004e04:	f1bb 0f08 	cmp.w	fp, #8
 8004e08:	bfd5      	itete	le
 8004e0a:	9906      	ldrle	r1, [sp, #24]
 8004e0c:	9905      	ldrgt	r1, [sp, #20]
 8004e0e:	fb02 3301 	mlale	r3, r2, r1, r3
 8004e12:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004e16:	f100 0001 	add.w	r0, r0, #1
 8004e1a:	bfd4      	ite	le
 8004e1c:	9306      	strle	r3, [sp, #24]
 8004e1e:	9305      	strgt	r3, [sp, #20]
 8004e20:	f10b 0b01 	add.w	fp, fp, #1
 8004e24:	9019      	str	r0, [sp, #100]	; 0x64
 8004e26:	e7be      	b.n	8004da6 <_strtod_l+0x146>
 8004e28:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e2a:	191a      	adds	r2, r3, r4
 8004e2c:	9219      	str	r2, [sp, #100]	; 0x64
 8004e2e:	5d1a      	ldrb	r2, [r3, r4]
 8004e30:	f1bb 0f00 	cmp.w	fp, #0
 8004e34:	d036      	beq.n	8004ea4 <_strtod_l+0x244>
 8004e36:	465c      	mov	r4, fp
 8004e38:	9004      	str	r0, [sp, #16]
 8004e3a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004e3e:	2b09      	cmp	r3, #9
 8004e40:	d912      	bls.n	8004e68 <_strtod_l+0x208>
 8004e42:	2301      	movs	r3, #1
 8004e44:	e7c1      	b.n	8004dca <_strtod_l+0x16a>
 8004e46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e48:	3001      	adds	r0, #1
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	9219      	str	r2, [sp, #100]	; 0x64
 8004e4e:	785a      	ldrb	r2, [r3, #1]
 8004e50:	2a30      	cmp	r2, #48	; 0x30
 8004e52:	d0f8      	beq.n	8004e46 <_strtod_l+0x1e6>
 8004e54:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004e58:	2b08      	cmp	r3, #8
 8004e5a:	f200 84d5 	bhi.w	8005808 <_strtod_l+0xba8>
 8004e5e:	9004      	str	r0, [sp, #16]
 8004e60:	2000      	movs	r0, #0
 8004e62:	4604      	mov	r4, r0
 8004e64:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e66:	9308      	str	r3, [sp, #32]
 8004e68:	3a30      	subs	r2, #48	; 0x30
 8004e6a:	f100 0301 	add.w	r3, r0, #1
 8004e6e:	d013      	beq.n	8004e98 <_strtod_l+0x238>
 8004e70:	9904      	ldr	r1, [sp, #16]
 8004e72:	1905      	adds	r5, r0, r4
 8004e74:	4419      	add	r1, r3
 8004e76:	9104      	str	r1, [sp, #16]
 8004e78:	4623      	mov	r3, r4
 8004e7a:	210a      	movs	r1, #10
 8004e7c:	42ab      	cmp	r3, r5
 8004e7e:	d113      	bne.n	8004ea8 <_strtod_l+0x248>
 8004e80:	1823      	adds	r3, r4, r0
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	f104 0401 	add.w	r4, r4, #1
 8004e88:	4404      	add	r4, r0
 8004e8a:	dc1b      	bgt.n	8004ec4 <_strtod_l+0x264>
 8004e8c:	230a      	movs	r3, #10
 8004e8e:	9906      	ldr	r1, [sp, #24]
 8004e90:	fb03 2301 	mla	r3, r3, r1, r2
 8004e94:	9306      	str	r3, [sp, #24]
 8004e96:	2300      	movs	r3, #0
 8004e98:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	1c51      	adds	r1, r2, #1
 8004e9e:	9119      	str	r1, [sp, #100]	; 0x64
 8004ea0:	7852      	ldrb	r2, [r2, #1]
 8004ea2:	e7ca      	b.n	8004e3a <_strtod_l+0x1da>
 8004ea4:	4658      	mov	r0, fp
 8004ea6:	e7d3      	b.n	8004e50 <_strtod_l+0x1f0>
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	dc04      	bgt.n	8004eb6 <_strtod_l+0x256>
 8004eac:	9f06      	ldr	r7, [sp, #24]
 8004eae:	434f      	muls	r7, r1
 8004eb0:	9706      	str	r7, [sp, #24]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	e7e2      	b.n	8004e7c <_strtod_l+0x21c>
 8004eb6:	1c5f      	adds	r7, r3, #1
 8004eb8:	2f10      	cmp	r7, #16
 8004eba:	bfde      	ittt	le
 8004ebc:	9f05      	ldrle	r7, [sp, #20]
 8004ebe:	434f      	mulle	r7, r1
 8004ec0:	9705      	strle	r7, [sp, #20]
 8004ec2:	e7f6      	b.n	8004eb2 <_strtod_l+0x252>
 8004ec4:	2c10      	cmp	r4, #16
 8004ec6:	bfdf      	itttt	le
 8004ec8:	230a      	movle	r3, #10
 8004eca:	9905      	ldrle	r1, [sp, #20]
 8004ecc:	fb03 2301 	mlale	r3, r3, r1, r2
 8004ed0:	9305      	strle	r3, [sp, #20]
 8004ed2:	e7e0      	b.n	8004e96 <_strtod_l+0x236>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	9304      	str	r3, [sp, #16]
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e77b      	b.n	8004dd4 <_strtod_l+0x174>
 8004edc:	2700      	movs	r7, #0
 8004ede:	1cb2      	adds	r2, r6, #2
 8004ee0:	9219      	str	r2, [sp, #100]	; 0x64
 8004ee2:	78b2      	ldrb	r2, [r6, #2]
 8004ee4:	e784      	b.n	8004df0 <_strtod_l+0x190>
 8004ee6:	bf00      	nop
 8004ee8:	08009800 	.word	0x08009800
 8004eec:	080095b4 	.word	0x080095b4
 8004ef0:	7ff00000 	.word	0x7ff00000
 8004ef4:	2701      	movs	r7, #1
 8004ef6:	e7f2      	b.n	8004ede <_strtod_l+0x27e>
 8004ef8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004efa:	1c51      	adds	r1, r2, #1
 8004efc:	9119      	str	r1, [sp, #100]	; 0x64
 8004efe:	7852      	ldrb	r2, [r2, #1]
 8004f00:	2a30      	cmp	r2, #48	; 0x30
 8004f02:	d0f9      	beq.n	8004ef8 <_strtod_l+0x298>
 8004f04:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004f08:	2908      	cmp	r1, #8
 8004f0a:	f63f af77 	bhi.w	8004dfc <_strtod_l+0x19c>
 8004f0e:	f04f 0e0a 	mov.w	lr, #10
 8004f12:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8004f16:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004f18:	9209      	str	r2, [sp, #36]	; 0x24
 8004f1a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004f1c:	1c51      	adds	r1, r2, #1
 8004f1e:	9119      	str	r1, [sp, #100]	; 0x64
 8004f20:	7852      	ldrb	r2, [r2, #1]
 8004f22:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8004f26:	2d09      	cmp	r5, #9
 8004f28:	d935      	bls.n	8004f96 <_strtod_l+0x336>
 8004f2a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f2c:	1b49      	subs	r1, r1, r5
 8004f2e:	2908      	cmp	r1, #8
 8004f30:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004f34:	dc02      	bgt.n	8004f3c <_strtod_l+0x2dc>
 8004f36:	4565      	cmp	r5, ip
 8004f38:	bfa8      	it	ge
 8004f3a:	4665      	movge	r5, ip
 8004f3c:	b107      	cbz	r7, 8004f40 <_strtod_l+0x2e0>
 8004f3e:	426d      	negs	r5, r5
 8004f40:	2c00      	cmp	r4, #0
 8004f42:	d14c      	bne.n	8004fde <_strtod_l+0x37e>
 8004f44:	9907      	ldr	r1, [sp, #28]
 8004f46:	4301      	orrs	r1, r0
 8004f48:	f47f aecb 	bne.w	8004ce2 <_strtod_l+0x82>
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f47f aee4 	bne.w	8004d1a <_strtod_l+0xba>
 8004f52:	2a69      	cmp	r2, #105	; 0x69
 8004f54:	d026      	beq.n	8004fa4 <_strtod_l+0x344>
 8004f56:	dc23      	bgt.n	8004fa0 <_strtod_l+0x340>
 8004f58:	2a49      	cmp	r2, #73	; 0x49
 8004f5a:	d023      	beq.n	8004fa4 <_strtod_l+0x344>
 8004f5c:	2a4e      	cmp	r2, #78	; 0x4e
 8004f5e:	f47f aedc 	bne.w	8004d1a <_strtod_l+0xba>
 8004f62:	499d      	ldr	r1, [pc, #628]	; (80051d8 <_strtod_l+0x578>)
 8004f64:	a819      	add	r0, sp, #100	; 0x64
 8004f66:	f001 fe17 	bl	8006b98 <__match>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	f43f aed5 	beq.w	8004d1a <_strtod_l+0xba>
 8004f70:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	2b28      	cmp	r3, #40	; 0x28
 8004f76:	d12c      	bne.n	8004fd2 <_strtod_l+0x372>
 8004f78:	4998      	ldr	r1, [pc, #608]	; (80051dc <_strtod_l+0x57c>)
 8004f7a:	aa1c      	add	r2, sp, #112	; 0x70
 8004f7c:	a819      	add	r0, sp, #100	; 0x64
 8004f7e:	f001 fe1f 	bl	8006bc0 <__hexnan>
 8004f82:	2805      	cmp	r0, #5
 8004f84:	d125      	bne.n	8004fd2 <_strtod_l+0x372>
 8004f86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f88:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004f8c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004f90:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004f94:	e6a5      	b.n	8004ce2 <_strtod_l+0x82>
 8004f96:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8004f9a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004f9e:	e7bc      	b.n	8004f1a <_strtod_l+0x2ba>
 8004fa0:	2a6e      	cmp	r2, #110	; 0x6e
 8004fa2:	e7dc      	b.n	8004f5e <_strtod_l+0x2fe>
 8004fa4:	498e      	ldr	r1, [pc, #568]	; (80051e0 <_strtod_l+0x580>)
 8004fa6:	a819      	add	r0, sp, #100	; 0x64
 8004fa8:	f001 fdf6 	bl	8006b98 <__match>
 8004fac:	2800      	cmp	r0, #0
 8004fae:	f43f aeb4 	beq.w	8004d1a <_strtod_l+0xba>
 8004fb2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fb4:	498b      	ldr	r1, [pc, #556]	; (80051e4 <_strtod_l+0x584>)
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	a819      	add	r0, sp, #100	; 0x64
 8004fba:	9319      	str	r3, [sp, #100]	; 0x64
 8004fbc:	f001 fdec 	bl	8006b98 <__match>
 8004fc0:	b910      	cbnz	r0, 8004fc8 <_strtod_l+0x368>
 8004fc2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	9319      	str	r3, [sp, #100]	; 0x64
 8004fc8:	f04f 0800 	mov.w	r8, #0
 8004fcc:	f8df 9218 	ldr.w	r9, [pc, #536]	; 80051e8 <_strtod_l+0x588>
 8004fd0:	e687      	b.n	8004ce2 <_strtod_l+0x82>
 8004fd2:	4886      	ldr	r0, [pc, #536]	; (80051ec <_strtod_l+0x58c>)
 8004fd4:	f002 fdce 	bl	8007b74 <nan>
 8004fd8:	4680      	mov	r8, r0
 8004fda:	4689      	mov	r9, r1
 8004fdc:	e681      	b.n	8004ce2 <_strtod_l+0x82>
 8004fde:	9b04      	ldr	r3, [sp, #16]
 8004fe0:	f1bb 0f00 	cmp.w	fp, #0
 8004fe4:	bf08      	it	eq
 8004fe6:	46a3      	moveq	fp, r4
 8004fe8:	1aeb      	subs	r3, r5, r3
 8004fea:	2c10      	cmp	r4, #16
 8004fec:	9806      	ldr	r0, [sp, #24]
 8004fee:	4626      	mov	r6, r4
 8004ff0:	9307      	str	r3, [sp, #28]
 8004ff2:	bfa8      	it	ge
 8004ff4:	2610      	movge	r6, #16
 8004ff6:	f7fb f9f5 	bl	80003e4 <__aeabi_ui2d>
 8004ffa:	2c09      	cmp	r4, #9
 8004ffc:	4680      	mov	r8, r0
 8004ffe:	4689      	mov	r9, r1
 8005000:	dd13      	ble.n	800502a <_strtod_l+0x3ca>
 8005002:	4b7b      	ldr	r3, [pc, #492]	; (80051f0 <_strtod_l+0x590>)
 8005004:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005008:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800500c:	f7fb fa64 	bl	80004d8 <__aeabi_dmul>
 8005010:	4680      	mov	r8, r0
 8005012:	9805      	ldr	r0, [sp, #20]
 8005014:	4689      	mov	r9, r1
 8005016:	f7fb f9e5 	bl	80003e4 <__aeabi_ui2d>
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4640      	mov	r0, r8
 8005020:	4649      	mov	r1, r9
 8005022:	f7fb f8a3 	bl	800016c <__adddf3>
 8005026:	4680      	mov	r8, r0
 8005028:	4689      	mov	r9, r1
 800502a:	2c0f      	cmp	r4, #15
 800502c:	dc36      	bgt.n	800509c <_strtod_l+0x43c>
 800502e:	9b07      	ldr	r3, [sp, #28]
 8005030:	2b00      	cmp	r3, #0
 8005032:	f43f ae56 	beq.w	8004ce2 <_strtod_l+0x82>
 8005036:	dd22      	ble.n	800507e <_strtod_l+0x41e>
 8005038:	2b16      	cmp	r3, #22
 800503a:	dc09      	bgt.n	8005050 <_strtod_l+0x3f0>
 800503c:	496c      	ldr	r1, [pc, #432]	; (80051f0 <_strtod_l+0x590>)
 800503e:	4642      	mov	r2, r8
 8005040:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005044:	464b      	mov	r3, r9
 8005046:	e9d1 0100 	ldrd	r0, r1, [r1]
 800504a:	f7fb fa45 	bl	80004d8 <__aeabi_dmul>
 800504e:	e7c3      	b.n	8004fd8 <_strtod_l+0x378>
 8005050:	9a07      	ldr	r2, [sp, #28]
 8005052:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005056:	4293      	cmp	r3, r2
 8005058:	db20      	blt.n	800509c <_strtod_l+0x43c>
 800505a:	4d65      	ldr	r5, [pc, #404]	; (80051f0 <_strtod_l+0x590>)
 800505c:	f1c4 040f 	rsb	r4, r4, #15
 8005060:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005064:	4642      	mov	r2, r8
 8005066:	e9d1 0100 	ldrd	r0, r1, [r1]
 800506a:	464b      	mov	r3, r9
 800506c:	f7fb fa34 	bl	80004d8 <__aeabi_dmul>
 8005070:	9b07      	ldr	r3, [sp, #28]
 8005072:	1b1c      	subs	r4, r3, r4
 8005074:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005078:	e9d5 2300 	ldrd	r2, r3, [r5]
 800507c:	e7e5      	b.n	800504a <_strtod_l+0x3ea>
 800507e:	9b07      	ldr	r3, [sp, #28]
 8005080:	3316      	adds	r3, #22
 8005082:	db0b      	blt.n	800509c <_strtod_l+0x43c>
 8005084:	9b04      	ldr	r3, [sp, #16]
 8005086:	4640      	mov	r0, r8
 8005088:	1b5d      	subs	r5, r3, r5
 800508a:	4b59      	ldr	r3, [pc, #356]	; (80051f0 <_strtod_l+0x590>)
 800508c:	4649      	mov	r1, r9
 800508e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005092:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005096:	f7fb fb49 	bl	800072c <__aeabi_ddiv>
 800509a:	e79d      	b.n	8004fd8 <_strtod_l+0x378>
 800509c:	9b07      	ldr	r3, [sp, #28]
 800509e:	1ba6      	subs	r6, r4, r6
 80050a0:	441e      	add	r6, r3
 80050a2:	2e00      	cmp	r6, #0
 80050a4:	dd74      	ble.n	8005190 <_strtod_l+0x530>
 80050a6:	f016 030f 	ands.w	r3, r6, #15
 80050aa:	d00a      	beq.n	80050c2 <_strtod_l+0x462>
 80050ac:	4950      	ldr	r1, [pc, #320]	; (80051f0 <_strtod_l+0x590>)
 80050ae:	4642      	mov	r2, r8
 80050b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80050b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050b8:	464b      	mov	r3, r9
 80050ba:	f7fb fa0d 	bl	80004d8 <__aeabi_dmul>
 80050be:	4680      	mov	r8, r0
 80050c0:	4689      	mov	r9, r1
 80050c2:	f036 060f 	bics.w	r6, r6, #15
 80050c6:	d052      	beq.n	800516e <_strtod_l+0x50e>
 80050c8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80050cc:	dd27      	ble.n	800511e <_strtod_l+0x4be>
 80050ce:	f04f 0b00 	mov.w	fp, #0
 80050d2:	f8cd b010 	str.w	fp, [sp, #16]
 80050d6:	f8cd b020 	str.w	fp, [sp, #32]
 80050da:	f8cd b018 	str.w	fp, [sp, #24]
 80050de:	2322      	movs	r3, #34	; 0x22
 80050e0:	f04f 0800 	mov.w	r8, #0
 80050e4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80051e8 <_strtod_l+0x588>
 80050e8:	f8ca 3000 	str.w	r3, [sl]
 80050ec:	9b08      	ldr	r3, [sp, #32]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f43f adf7 	beq.w	8004ce2 <_strtod_l+0x82>
 80050f4:	4650      	mov	r0, sl
 80050f6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80050f8:	f001 fe78 	bl	8006dec <_Bfree>
 80050fc:	4650      	mov	r0, sl
 80050fe:	9906      	ldr	r1, [sp, #24]
 8005100:	f001 fe74 	bl	8006dec <_Bfree>
 8005104:	4650      	mov	r0, sl
 8005106:	9904      	ldr	r1, [sp, #16]
 8005108:	f001 fe70 	bl	8006dec <_Bfree>
 800510c:	4650      	mov	r0, sl
 800510e:	9908      	ldr	r1, [sp, #32]
 8005110:	f001 fe6c 	bl	8006dec <_Bfree>
 8005114:	4659      	mov	r1, fp
 8005116:	4650      	mov	r0, sl
 8005118:	f001 fe68 	bl	8006dec <_Bfree>
 800511c:	e5e1      	b.n	8004ce2 <_strtod_l+0x82>
 800511e:	4b35      	ldr	r3, [pc, #212]	; (80051f4 <_strtod_l+0x594>)
 8005120:	4640      	mov	r0, r8
 8005122:	9305      	str	r3, [sp, #20]
 8005124:	2300      	movs	r3, #0
 8005126:	4649      	mov	r1, r9
 8005128:	461f      	mov	r7, r3
 800512a:	1136      	asrs	r6, r6, #4
 800512c:	2e01      	cmp	r6, #1
 800512e:	dc21      	bgt.n	8005174 <_strtod_l+0x514>
 8005130:	b10b      	cbz	r3, 8005136 <_strtod_l+0x4d6>
 8005132:	4680      	mov	r8, r0
 8005134:	4689      	mov	r9, r1
 8005136:	4b2f      	ldr	r3, [pc, #188]	; (80051f4 <_strtod_l+0x594>)
 8005138:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800513c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005140:	4642      	mov	r2, r8
 8005142:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005146:	464b      	mov	r3, r9
 8005148:	f7fb f9c6 	bl	80004d8 <__aeabi_dmul>
 800514c:	4b26      	ldr	r3, [pc, #152]	; (80051e8 <_strtod_l+0x588>)
 800514e:	460a      	mov	r2, r1
 8005150:	400b      	ands	r3, r1
 8005152:	4929      	ldr	r1, [pc, #164]	; (80051f8 <_strtod_l+0x598>)
 8005154:	4680      	mov	r8, r0
 8005156:	428b      	cmp	r3, r1
 8005158:	d8b9      	bhi.n	80050ce <_strtod_l+0x46e>
 800515a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800515e:	428b      	cmp	r3, r1
 8005160:	bf86      	itte	hi
 8005162:	f04f 38ff 	movhi.w	r8, #4294967295
 8005166:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80051fc <_strtod_l+0x59c>
 800516a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800516e:	2300      	movs	r3, #0
 8005170:	9305      	str	r3, [sp, #20]
 8005172:	e07f      	b.n	8005274 <_strtod_l+0x614>
 8005174:	07f2      	lsls	r2, r6, #31
 8005176:	d505      	bpl.n	8005184 <_strtod_l+0x524>
 8005178:	9b05      	ldr	r3, [sp, #20]
 800517a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517e:	f7fb f9ab 	bl	80004d8 <__aeabi_dmul>
 8005182:	2301      	movs	r3, #1
 8005184:	9a05      	ldr	r2, [sp, #20]
 8005186:	3701      	adds	r7, #1
 8005188:	3208      	adds	r2, #8
 800518a:	1076      	asrs	r6, r6, #1
 800518c:	9205      	str	r2, [sp, #20]
 800518e:	e7cd      	b.n	800512c <_strtod_l+0x4cc>
 8005190:	d0ed      	beq.n	800516e <_strtod_l+0x50e>
 8005192:	4276      	negs	r6, r6
 8005194:	f016 020f 	ands.w	r2, r6, #15
 8005198:	d00a      	beq.n	80051b0 <_strtod_l+0x550>
 800519a:	4b15      	ldr	r3, [pc, #84]	; (80051f0 <_strtod_l+0x590>)
 800519c:	4640      	mov	r0, r8
 800519e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051a2:	4649      	mov	r1, r9
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	f7fb fac0 	bl	800072c <__aeabi_ddiv>
 80051ac:	4680      	mov	r8, r0
 80051ae:	4689      	mov	r9, r1
 80051b0:	1136      	asrs	r6, r6, #4
 80051b2:	d0dc      	beq.n	800516e <_strtod_l+0x50e>
 80051b4:	2e1f      	cmp	r6, #31
 80051b6:	dd23      	ble.n	8005200 <_strtod_l+0x5a0>
 80051b8:	f04f 0b00 	mov.w	fp, #0
 80051bc:	f8cd b010 	str.w	fp, [sp, #16]
 80051c0:	f8cd b020 	str.w	fp, [sp, #32]
 80051c4:	f8cd b018 	str.w	fp, [sp, #24]
 80051c8:	2322      	movs	r3, #34	; 0x22
 80051ca:	f04f 0800 	mov.w	r8, #0
 80051ce:	f04f 0900 	mov.w	r9, #0
 80051d2:	f8ca 3000 	str.w	r3, [sl]
 80051d6:	e789      	b.n	80050ec <_strtod_l+0x48c>
 80051d8:	08009585 	.word	0x08009585
 80051dc:	080095c8 	.word	0x080095c8
 80051e0:	0800957d 	.word	0x0800957d
 80051e4:	0800970c 	.word	0x0800970c
 80051e8:	7ff00000 	.word	0x7ff00000
 80051ec:	080099b8 	.word	0x080099b8
 80051f0:	08009898 	.word	0x08009898
 80051f4:	08009870 	.word	0x08009870
 80051f8:	7ca00000 	.word	0x7ca00000
 80051fc:	7fefffff 	.word	0x7fefffff
 8005200:	f016 0310 	ands.w	r3, r6, #16
 8005204:	bf18      	it	ne
 8005206:	236a      	movne	r3, #106	; 0x6a
 8005208:	4640      	mov	r0, r8
 800520a:	9305      	str	r3, [sp, #20]
 800520c:	4649      	mov	r1, r9
 800520e:	2300      	movs	r3, #0
 8005210:	4fb0      	ldr	r7, [pc, #704]	; (80054d4 <_strtod_l+0x874>)
 8005212:	07f2      	lsls	r2, r6, #31
 8005214:	d504      	bpl.n	8005220 <_strtod_l+0x5c0>
 8005216:	e9d7 2300 	ldrd	r2, r3, [r7]
 800521a:	f7fb f95d 	bl	80004d8 <__aeabi_dmul>
 800521e:	2301      	movs	r3, #1
 8005220:	1076      	asrs	r6, r6, #1
 8005222:	f107 0708 	add.w	r7, r7, #8
 8005226:	d1f4      	bne.n	8005212 <_strtod_l+0x5b2>
 8005228:	b10b      	cbz	r3, 800522e <_strtod_l+0x5ce>
 800522a:	4680      	mov	r8, r0
 800522c:	4689      	mov	r9, r1
 800522e:	9b05      	ldr	r3, [sp, #20]
 8005230:	b1c3      	cbz	r3, 8005264 <_strtod_l+0x604>
 8005232:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005236:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800523a:	2b00      	cmp	r3, #0
 800523c:	4649      	mov	r1, r9
 800523e:	dd11      	ble.n	8005264 <_strtod_l+0x604>
 8005240:	2b1f      	cmp	r3, #31
 8005242:	f340 8127 	ble.w	8005494 <_strtod_l+0x834>
 8005246:	2b34      	cmp	r3, #52	; 0x34
 8005248:	bfd8      	it	le
 800524a:	f04f 33ff 	movle.w	r3, #4294967295
 800524e:	f04f 0800 	mov.w	r8, #0
 8005252:	bfcf      	iteee	gt
 8005254:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005258:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800525c:	fa03 f202 	lslle.w	r2, r3, r2
 8005260:	ea02 0901 	andle.w	r9, r2, r1
 8005264:	2200      	movs	r2, #0
 8005266:	2300      	movs	r3, #0
 8005268:	4640      	mov	r0, r8
 800526a:	4649      	mov	r1, r9
 800526c:	f7fb fb9c 	bl	80009a8 <__aeabi_dcmpeq>
 8005270:	2800      	cmp	r0, #0
 8005272:	d1a1      	bne.n	80051b8 <_strtod_l+0x558>
 8005274:	9b06      	ldr	r3, [sp, #24]
 8005276:	465a      	mov	r2, fp
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	4650      	mov	r0, sl
 800527c:	4623      	mov	r3, r4
 800527e:	9908      	ldr	r1, [sp, #32]
 8005280:	f001 fe1c 	bl	8006ebc <__s2b>
 8005284:	9008      	str	r0, [sp, #32]
 8005286:	2800      	cmp	r0, #0
 8005288:	f43f af21 	beq.w	80050ce <_strtod_l+0x46e>
 800528c:	9b04      	ldr	r3, [sp, #16]
 800528e:	f04f 0b00 	mov.w	fp, #0
 8005292:	1b5d      	subs	r5, r3, r5
 8005294:	9b07      	ldr	r3, [sp, #28]
 8005296:	f8cd b010 	str.w	fp, [sp, #16]
 800529a:	2b00      	cmp	r3, #0
 800529c:	bfb4      	ite	lt
 800529e:	462b      	movlt	r3, r5
 80052a0:	2300      	movge	r3, #0
 80052a2:	930e      	str	r3, [sp, #56]	; 0x38
 80052a4:	9b07      	ldr	r3, [sp, #28]
 80052a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80052aa:	9314      	str	r3, [sp, #80]	; 0x50
 80052ac:	9b08      	ldr	r3, [sp, #32]
 80052ae:	4650      	mov	r0, sl
 80052b0:	6859      	ldr	r1, [r3, #4]
 80052b2:	f001 fd5b 	bl	8006d6c <_Balloc>
 80052b6:	9006      	str	r0, [sp, #24]
 80052b8:	2800      	cmp	r0, #0
 80052ba:	f43f af10 	beq.w	80050de <_strtod_l+0x47e>
 80052be:	9b08      	ldr	r3, [sp, #32]
 80052c0:	300c      	adds	r0, #12
 80052c2:	691a      	ldr	r2, [r3, #16]
 80052c4:	f103 010c 	add.w	r1, r3, #12
 80052c8:	3202      	adds	r2, #2
 80052ca:	0092      	lsls	r2, r2, #2
 80052cc:	f001 fd40 	bl	8006d50 <memcpy>
 80052d0:	ab1c      	add	r3, sp, #112	; 0x70
 80052d2:	9301      	str	r3, [sp, #4]
 80052d4:	ab1b      	add	r3, sp, #108	; 0x6c
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	4642      	mov	r2, r8
 80052da:	464b      	mov	r3, r9
 80052dc:	4650      	mov	r0, sl
 80052de:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80052e2:	f002 f92d 	bl	8007540 <__d2b>
 80052e6:	901a      	str	r0, [sp, #104]	; 0x68
 80052e8:	2800      	cmp	r0, #0
 80052ea:	f43f aef8 	beq.w	80050de <_strtod_l+0x47e>
 80052ee:	2101      	movs	r1, #1
 80052f0:	4650      	mov	r0, sl
 80052f2:	f001 fe7b 	bl	8006fec <__i2b>
 80052f6:	4603      	mov	r3, r0
 80052f8:	9004      	str	r0, [sp, #16]
 80052fa:	2800      	cmp	r0, #0
 80052fc:	f43f aeef 	beq.w	80050de <_strtod_l+0x47e>
 8005300:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005302:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005304:	2d00      	cmp	r5, #0
 8005306:	bfab      	itete	ge
 8005308:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800530a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800530c:	18ee      	addge	r6, r5, r3
 800530e:	1b5c      	sublt	r4, r3, r5
 8005310:	9b05      	ldr	r3, [sp, #20]
 8005312:	bfa8      	it	ge
 8005314:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8005316:	eba5 0503 	sub.w	r5, r5, r3
 800531a:	4415      	add	r5, r2
 800531c:	4b6e      	ldr	r3, [pc, #440]	; (80054d8 <_strtod_l+0x878>)
 800531e:	f105 35ff 	add.w	r5, r5, #4294967295
 8005322:	bfb8      	it	lt
 8005324:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005326:	429d      	cmp	r5, r3
 8005328:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800532c:	f280 80c4 	bge.w	80054b8 <_strtod_l+0x858>
 8005330:	1b5b      	subs	r3, r3, r5
 8005332:	2b1f      	cmp	r3, #31
 8005334:	f04f 0701 	mov.w	r7, #1
 8005338:	eba2 0203 	sub.w	r2, r2, r3
 800533c:	f300 80b1 	bgt.w	80054a2 <_strtod_l+0x842>
 8005340:	2500      	movs	r5, #0
 8005342:	fa07 f303 	lsl.w	r3, r7, r3
 8005346:	930f      	str	r3, [sp, #60]	; 0x3c
 8005348:	18b7      	adds	r7, r6, r2
 800534a:	9b05      	ldr	r3, [sp, #20]
 800534c:	42be      	cmp	r6, r7
 800534e:	4414      	add	r4, r2
 8005350:	441c      	add	r4, r3
 8005352:	4633      	mov	r3, r6
 8005354:	bfa8      	it	ge
 8005356:	463b      	movge	r3, r7
 8005358:	42a3      	cmp	r3, r4
 800535a:	bfa8      	it	ge
 800535c:	4623      	movge	r3, r4
 800535e:	2b00      	cmp	r3, #0
 8005360:	bfc2      	ittt	gt
 8005362:	1aff      	subgt	r7, r7, r3
 8005364:	1ae4      	subgt	r4, r4, r3
 8005366:	1af6      	subgt	r6, r6, r3
 8005368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800536a:	2b00      	cmp	r3, #0
 800536c:	dd17      	ble.n	800539e <_strtod_l+0x73e>
 800536e:	461a      	mov	r2, r3
 8005370:	4650      	mov	r0, sl
 8005372:	9904      	ldr	r1, [sp, #16]
 8005374:	f001 fef8 	bl	8007168 <__pow5mult>
 8005378:	9004      	str	r0, [sp, #16]
 800537a:	2800      	cmp	r0, #0
 800537c:	f43f aeaf 	beq.w	80050de <_strtod_l+0x47e>
 8005380:	4601      	mov	r1, r0
 8005382:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005384:	4650      	mov	r0, sl
 8005386:	f001 fe47 	bl	8007018 <__multiply>
 800538a:	9009      	str	r0, [sp, #36]	; 0x24
 800538c:	2800      	cmp	r0, #0
 800538e:	f43f aea6 	beq.w	80050de <_strtod_l+0x47e>
 8005392:	4650      	mov	r0, sl
 8005394:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005396:	f001 fd29 	bl	8006dec <_Bfree>
 800539a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800539c:	931a      	str	r3, [sp, #104]	; 0x68
 800539e:	2f00      	cmp	r7, #0
 80053a0:	f300 808e 	bgt.w	80054c0 <_strtod_l+0x860>
 80053a4:	9b07      	ldr	r3, [sp, #28]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	dd08      	ble.n	80053bc <_strtod_l+0x75c>
 80053aa:	4650      	mov	r0, sl
 80053ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80053ae:	9906      	ldr	r1, [sp, #24]
 80053b0:	f001 feda 	bl	8007168 <__pow5mult>
 80053b4:	9006      	str	r0, [sp, #24]
 80053b6:	2800      	cmp	r0, #0
 80053b8:	f43f ae91 	beq.w	80050de <_strtod_l+0x47e>
 80053bc:	2c00      	cmp	r4, #0
 80053be:	dd08      	ble.n	80053d2 <_strtod_l+0x772>
 80053c0:	4622      	mov	r2, r4
 80053c2:	4650      	mov	r0, sl
 80053c4:	9906      	ldr	r1, [sp, #24]
 80053c6:	f001 ff29 	bl	800721c <__lshift>
 80053ca:	9006      	str	r0, [sp, #24]
 80053cc:	2800      	cmp	r0, #0
 80053ce:	f43f ae86 	beq.w	80050de <_strtod_l+0x47e>
 80053d2:	2e00      	cmp	r6, #0
 80053d4:	dd08      	ble.n	80053e8 <_strtod_l+0x788>
 80053d6:	4632      	mov	r2, r6
 80053d8:	4650      	mov	r0, sl
 80053da:	9904      	ldr	r1, [sp, #16]
 80053dc:	f001 ff1e 	bl	800721c <__lshift>
 80053e0:	9004      	str	r0, [sp, #16]
 80053e2:	2800      	cmp	r0, #0
 80053e4:	f43f ae7b 	beq.w	80050de <_strtod_l+0x47e>
 80053e8:	4650      	mov	r0, sl
 80053ea:	9a06      	ldr	r2, [sp, #24]
 80053ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 80053ee:	f001 ffa1 	bl	8007334 <__mdiff>
 80053f2:	4683      	mov	fp, r0
 80053f4:	2800      	cmp	r0, #0
 80053f6:	f43f ae72 	beq.w	80050de <_strtod_l+0x47e>
 80053fa:	2400      	movs	r4, #0
 80053fc:	68c3      	ldr	r3, [r0, #12]
 80053fe:	9904      	ldr	r1, [sp, #16]
 8005400:	60c4      	str	r4, [r0, #12]
 8005402:	930b      	str	r3, [sp, #44]	; 0x2c
 8005404:	f001 ff7a 	bl	80072fc <__mcmp>
 8005408:	42a0      	cmp	r0, r4
 800540a:	da6b      	bge.n	80054e4 <_strtod_l+0x884>
 800540c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800540e:	ea53 0308 	orrs.w	r3, r3, r8
 8005412:	f040 8091 	bne.w	8005538 <_strtod_l+0x8d8>
 8005416:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800541a:	2b00      	cmp	r3, #0
 800541c:	f040 808c 	bne.w	8005538 <_strtod_l+0x8d8>
 8005420:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005424:	0d1b      	lsrs	r3, r3, #20
 8005426:	051b      	lsls	r3, r3, #20
 8005428:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800542c:	f240 8084 	bls.w	8005538 <_strtod_l+0x8d8>
 8005430:	f8db 3014 	ldr.w	r3, [fp, #20]
 8005434:	b91b      	cbnz	r3, 800543e <_strtod_l+0x7de>
 8005436:	f8db 3010 	ldr.w	r3, [fp, #16]
 800543a:	2b01      	cmp	r3, #1
 800543c:	dd7c      	ble.n	8005538 <_strtod_l+0x8d8>
 800543e:	4659      	mov	r1, fp
 8005440:	2201      	movs	r2, #1
 8005442:	4650      	mov	r0, sl
 8005444:	f001 feea 	bl	800721c <__lshift>
 8005448:	9904      	ldr	r1, [sp, #16]
 800544a:	4683      	mov	fp, r0
 800544c:	f001 ff56 	bl	80072fc <__mcmp>
 8005450:	2800      	cmp	r0, #0
 8005452:	dd71      	ble.n	8005538 <_strtod_l+0x8d8>
 8005454:	9905      	ldr	r1, [sp, #20]
 8005456:	464b      	mov	r3, r9
 8005458:	4a20      	ldr	r2, [pc, #128]	; (80054dc <_strtod_l+0x87c>)
 800545a:	2900      	cmp	r1, #0
 800545c:	f000 808c 	beq.w	8005578 <_strtod_l+0x918>
 8005460:	ea02 0109 	and.w	r1, r2, r9
 8005464:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005468:	f300 8086 	bgt.w	8005578 <_strtod_l+0x918>
 800546c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005470:	f77f aeaa 	ble.w	80051c8 <_strtod_l+0x568>
 8005474:	4640      	mov	r0, r8
 8005476:	4649      	mov	r1, r9
 8005478:	4b19      	ldr	r3, [pc, #100]	; (80054e0 <_strtod_l+0x880>)
 800547a:	2200      	movs	r2, #0
 800547c:	f7fb f82c 	bl	80004d8 <__aeabi_dmul>
 8005480:	460b      	mov	r3, r1
 8005482:	4303      	orrs	r3, r0
 8005484:	bf08      	it	eq
 8005486:	2322      	moveq	r3, #34	; 0x22
 8005488:	4680      	mov	r8, r0
 800548a:	4689      	mov	r9, r1
 800548c:	bf08      	it	eq
 800548e:	f8ca 3000 	streq.w	r3, [sl]
 8005492:	e62f      	b.n	80050f4 <_strtod_l+0x494>
 8005494:	f04f 32ff 	mov.w	r2, #4294967295
 8005498:	fa02 f303 	lsl.w	r3, r2, r3
 800549c:	ea03 0808 	and.w	r8, r3, r8
 80054a0:	e6e0      	b.n	8005264 <_strtod_l+0x604>
 80054a2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80054a6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80054aa:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80054ae:	35e2      	adds	r5, #226	; 0xe2
 80054b0:	fa07 f505 	lsl.w	r5, r7, r5
 80054b4:	970f      	str	r7, [sp, #60]	; 0x3c
 80054b6:	e747      	b.n	8005348 <_strtod_l+0x6e8>
 80054b8:	2301      	movs	r3, #1
 80054ba:	2500      	movs	r5, #0
 80054bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80054be:	e743      	b.n	8005348 <_strtod_l+0x6e8>
 80054c0:	463a      	mov	r2, r7
 80054c2:	4650      	mov	r0, sl
 80054c4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80054c6:	f001 fea9 	bl	800721c <__lshift>
 80054ca:	901a      	str	r0, [sp, #104]	; 0x68
 80054cc:	2800      	cmp	r0, #0
 80054ce:	f47f af69 	bne.w	80053a4 <_strtod_l+0x744>
 80054d2:	e604      	b.n	80050de <_strtod_l+0x47e>
 80054d4:	080095e0 	.word	0x080095e0
 80054d8:	fffffc02 	.word	0xfffffc02
 80054dc:	7ff00000 	.word	0x7ff00000
 80054e0:	39500000 	.word	0x39500000
 80054e4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80054e8:	d165      	bne.n	80055b6 <_strtod_l+0x956>
 80054ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80054f0:	b35a      	cbz	r2, 800554a <_strtod_l+0x8ea>
 80054f2:	4a99      	ldr	r2, [pc, #612]	; (8005758 <_strtod_l+0xaf8>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d12b      	bne.n	8005550 <_strtod_l+0x8f0>
 80054f8:	9b05      	ldr	r3, [sp, #20]
 80054fa:	4641      	mov	r1, r8
 80054fc:	b303      	cbz	r3, 8005540 <_strtod_l+0x8e0>
 80054fe:	464a      	mov	r2, r9
 8005500:	4b96      	ldr	r3, [pc, #600]	; (800575c <_strtod_l+0xafc>)
 8005502:	4013      	ands	r3, r2
 8005504:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005508:	f04f 32ff 	mov.w	r2, #4294967295
 800550c:	d81b      	bhi.n	8005546 <_strtod_l+0x8e6>
 800550e:	0d1b      	lsrs	r3, r3, #20
 8005510:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	4299      	cmp	r1, r3
 800551a:	d119      	bne.n	8005550 <_strtod_l+0x8f0>
 800551c:	4b90      	ldr	r3, [pc, #576]	; (8005760 <_strtod_l+0xb00>)
 800551e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005520:	429a      	cmp	r2, r3
 8005522:	d102      	bne.n	800552a <_strtod_l+0x8ca>
 8005524:	3101      	adds	r1, #1
 8005526:	f43f adda 	beq.w	80050de <_strtod_l+0x47e>
 800552a:	f04f 0800 	mov.w	r8, #0
 800552e:	4b8b      	ldr	r3, [pc, #556]	; (800575c <_strtod_l+0xafc>)
 8005530:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005532:	401a      	ands	r2, r3
 8005534:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8005538:	9b05      	ldr	r3, [sp, #20]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d19a      	bne.n	8005474 <_strtod_l+0x814>
 800553e:	e5d9      	b.n	80050f4 <_strtod_l+0x494>
 8005540:	f04f 33ff 	mov.w	r3, #4294967295
 8005544:	e7e8      	b.n	8005518 <_strtod_l+0x8b8>
 8005546:	4613      	mov	r3, r2
 8005548:	e7e6      	b.n	8005518 <_strtod_l+0x8b8>
 800554a:	ea53 0308 	orrs.w	r3, r3, r8
 800554e:	d081      	beq.n	8005454 <_strtod_l+0x7f4>
 8005550:	b1e5      	cbz	r5, 800558c <_strtod_l+0x92c>
 8005552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005554:	421d      	tst	r5, r3
 8005556:	d0ef      	beq.n	8005538 <_strtod_l+0x8d8>
 8005558:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800555a:	4640      	mov	r0, r8
 800555c:	4649      	mov	r1, r9
 800555e:	9a05      	ldr	r2, [sp, #20]
 8005560:	b1c3      	cbz	r3, 8005594 <_strtod_l+0x934>
 8005562:	f7ff fb59 	bl	8004c18 <sulp>
 8005566:	4602      	mov	r2, r0
 8005568:	460b      	mov	r3, r1
 800556a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800556e:	f7fa fdfd 	bl	800016c <__adddf3>
 8005572:	4680      	mov	r8, r0
 8005574:	4689      	mov	r9, r1
 8005576:	e7df      	b.n	8005538 <_strtod_l+0x8d8>
 8005578:	4013      	ands	r3, r2
 800557a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800557e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005582:	f04f 38ff 	mov.w	r8, #4294967295
 8005586:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800558a:	e7d5      	b.n	8005538 <_strtod_l+0x8d8>
 800558c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800558e:	ea13 0f08 	tst.w	r3, r8
 8005592:	e7e0      	b.n	8005556 <_strtod_l+0x8f6>
 8005594:	f7ff fb40 	bl	8004c18 <sulp>
 8005598:	4602      	mov	r2, r0
 800559a:	460b      	mov	r3, r1
 800559c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80055a0:	f7fa fde2 	bl	8000168 <__aeabi_dsub>
 80055a4:	2200      	movs	r2, #0
 80055a6:	2300      	movs	r3, #0
 80055a8:	4680      	mov	r8, r0
 80055aa:	4689      	mov	r9, r1
 80055ac:	f7fb f9fc 	bl	80009a8 <__aeabi_dcmpeq>
 80055b0:	2800      	cmp	r0, #0
 80055b2:	d0c1      	beq.n	8005538 <_strtod_l+0x8d8>
 80055b4:	e608      	b.n	80051c8 <_strtod_l+0x568>
 80055b6:	4658      	mov	r0, fp
 80055b8:	9904      	ldr	r1, [sp, #16]
 80055ba:	f002 f81d 	bl	80075f8 <__ratio>
 80055be:	2200      	movs	r2, #0
 80055c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055c4:	4606      	mov	r6, r0
 80055c6:	460f      	mov	r7, r1
 80055c8:	f7fb fa02 	bl	80009d0 <__aeabi_dcmple>
 80055cc:	2800      	cmp	r0, #0
 80055ce:	d070      	beq.n	80056b2 <_strtod_l+0xa52>
 80055d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d042      	beq.n	800565c <_strtod_l+0x9fc>
 80055d6:	2600      	movs	r6, #0
 80055d8:	4f62      	ldr	r7, [pc, #392]	; (8005764 <_strtod_l+0xb04>)
 80055da:	4d62      	ldr	r5, [pc, #392]	; (8005764 <_strtod_l+0xb04>)
 80055dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055e2:	0d1b      	lsrs	r3, r3, #20
 80055e4:	051b      	lsls	r3, r3, #20
 80055e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80055e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80055ea:	4b5f      	ldr	r3, [pc, #380]	; (8005768 <_strtod_l+0xb08>)
 80055ec:	429a      	cmp	r2, r3
 80055ee:	f040 80c3 	bne.w	8005778 <_strtod_l+0xb18>
 80055f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055f4:	4640      	mov	r0, r8
 80055f6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80055fa:	4649      	mov	r1, r9
 80055fc:	f001 ff26 	bl	800744c <__ulp>
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	4630      	mov	r0, r6
 8005606:	4639      	mov	r1, r7
 8005608:	f7fa ff66 	bl	80004d8 <__aeabi_dmul>
 800560c:	4642      	mov	r2, r8
 800560e:	464b      	mov	r3, r9
 8005610:	f7fa fdac 	bl	800016c <__adddf3>
 8005614:	460b      	mov	r3, r1
 8005616:	4951      	ldr	r1, [pc, #324]	; (800575c <_strtod_l+0xafc>)
 8005618:	4a54      	ldr	r2, [pc, #336]	; (800576c <_strtod_l+0xb0c>)
 800561a:	4019      	ands	r1, r3
 800561c:	4291      	cmp	r1, r2
 800561e:	4680      	mov	r8, r0
 8005620:	d95d      	bls.n	80056de <_strtod_l+0xa7e>
 8005622:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005624:	4b4e      	ldr	r3, [pc, #312]	; (8005760 <_strtod_l+0xb00>)
 8005626:	429a      	cmp	r2, r3
 8005628:	d103      	bne.n	8005632 <_strtod_l+0x9d2>
 800562a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800562c:	3301      	adds	r3, #1
 800562e:	f43f ad56 	beq.w	80050de <_strtod_l+0x47e>
 8005632:	f04f 38ff 	mov.w	r8, #4294967295
 8005636:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8005760 <_strtod_l+0xb00>
 800563a:	4650      	mov	r0, sl
 800563c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800563e:	f001 fbd5 	bl	8006dec <_Bfree>
 8005642:	4650      	mov	r0, sl
 8005644:	9906      	ldr	r1, [sp, #24]
 8005646:	f001 fbd1 	bl	8006dec <_Bfree>
 800564a:	4650      	mov	r0, sl
 800564c:	9904      	ldr	r1, [sp, #16]
 800564e:	f001 fbcd 	bl	8006dec <_Bfree>
 8005652:	4659      	mov	r1, fp
 8005654:	4650      	mov	r0, sl
 8005656:	f001 fbc9 	bl	8006dec <_Bfree>
 800565a:	e627      	b.n	80052ac <_strtod_l+0x64c>
 800565c:	f1b8 0f00 	cmp.w	r8, #0
 8005660:	d119      	bne.n	8005696 <_strtod_l+0xa36>
 8005662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005668:	b9e3      	cbnz	r3, 80056a4 <_strtod_l+0xa44>
 800566a:	2200      	movs	r2, #0
 800566c:	4630      	mov	r0, r6
 800566e:	4639      	mov	r1, r7
 8005670:	4b3c      	ldr	r3, [pc, #240]	; (8005764 <_strtod_l+0xb04>)
 8005672:	f7fb f9a3 	bl	80009bc <__aeabi_dcmplt>
 8005676:	b9c8      	cbnz	r0, 80056ac <_strtod_l+0xa4c>
 8005678:	2200      	movs	r2, #0
 800567a:	4630      	mov	r0, r6
 800567c:	4639      	mov	r1, r7
 800567e:	4b3c      	ldr	r3, [pc, #240]	; (8005770 <_strtod_l+0xb10>)
 8005680:	f7fa ff2a 	bl	80004d8 <__aeabi_dmul>
 8005684:	4604      	mov	r4, r0
 8005686:	460d      	mov	r5, r1
 8005688:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800568c:	9416      	str	r4, [sp, #88]	; 0x58
 800568e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005690:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005694:	e7a2      	b.n	80055dc <_strtod_l+0x97c>
 8005696:	f1b8 0f01 	cmp.w	r8, #1
 800569a:	d103      	bne.n	80056a4 <_strtod_l+0xa44>
 800569c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f43f ad92 	beq.w	80051c8 <_strtod_l+0x568>
 80056a4:	2600      	movs	r6, #0
 80056a6:	2400      	movs	r4, #0
 80056a8:	4f32      	ldr	r7, [pc, #200]	; (8005774 <_strtod_l+0xb14>)
 80056aa:	e796      	b.n	80055da <_strtod_l+0x97a>
 80056ac:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80056ae:	4d30      	ldr	r5, [pc, #192]	; (8005770 <_strtod_l+0xb10>)
 80056b0:	e7ea      	b.n	8005688 <_strtod_l+0xa28>
 80056b2:	4b2f      	ldr	r3, [pc, #188]	; (8005770 <_strtod_l+0xb10>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	4630      	mov	r0, r6
 80056b8:	4639      	mov	r1, r7
 80056ba:	f7fa ff0d 	bl	80004d8 <__aeabi_dmul>
 80056be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056c0:	4604      	mov	r4, r0
 80056c2:	460d      	mov	r5, r1
 80056c4:	b933      	cbnz	r3, 80056d4 <_strtod_l+0xa74>
 80056c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056ca:	9010      	str	r0, [sp, #64]	; 0x40
 80056cc:	9311      	str	r3, [sp, #68]	; 0x44
 80056ce:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80056d2:	e783      	b.n	80055dc <_strtod_l+0x97c>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80056dc:	e7f7      	b.n	80056ce <_strtod_l+0xa6e>
 80056de:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80056e2:	9b05      	ldr	r3, [sp, #20]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1a8      	bne.n	800563a <_strtod_l+0x9da>
 80056e8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80056ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80056ee:	0d1b      	lsrs	r3, r3, #20
 80056f0:	051b      	lsls	r3, r3, #20
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d1a1      	bne.n	800563a <_strtod_l+0x9da>
 80056f6:	4620      	mov	r0, r4
 80056f8:	4629      	mov	r1, r5
 80056fa:	f7fb fcb9 	bl	8001070 <__aeabi_d2lz>
 80056fe:	f7fa febd 	bl	800047c <__aeabi_l2d>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	4620      	mov	r0, r4
 8005708:	4629      	mov	r1, r5
 800570a:	f7fa fd2d 	bl	8000168 <__aeabi_dsub>
 800570e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005710:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005714:	ea43 0308 	orr.w	r3, r3, r8
 8005718:	4313      	orrs	r3, r2
 800571a:	4604      	mov	r4, r0
 800571c:	460d      	mov	r5, r1
 800571e:	d066      	beq.n	80057ee <_strtod_l+0xb8e>
 8005720:	a309      	add	r3, pc, #36	; (adr r3, 8005748 <_strtod_l+0xae8>)
 8005722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005726:	f7fb f949 	bl	80009bc <__aeabi_dcmplt>
 800572a:	2800      	cmp	r0, #0
 800572c:	f47f ace2 	bne.w	80050f4 <_strtod_l+0x494>
 8005730:	a307      	add	r3, pc, #28	; (adr r3, 8005750 <_strtod_l+0xaf0>)
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	4620      	mov	r0, r4
 8005738:	4629      	mov	r1, r5
 800573a:	f7fb f95d 	bl	80009f8 <__aeabi_dcmpgt>
 800573e:	2800      	cmp	r0, #0
 8005740:	f43f af7b 	beq.w	800563a <_strtod_l+0x9da>
 8005744:	e4d6      	b.n	80050f4 <_strtod_l+0x494>
 8005746:	bf00      	nop
 8005748:	94a03595 	.word	0x94a03595
 800574c:	3fdfffff 	.word	0x3fdfffff
 8005750:	35afe535 	.word	0x35afe535
 8005754:	3fe00000 	.word	0x3fe00000
 8005758:	000fffff 	.word	0x000fffff
 800575c:	7ff00000 	.word	0x7ff00000
 8005760:	7fefffff 	.word	0x7fefffff
 8005764:	3ff00000 	.word	0x3ff00000
 8005768:	7fe00000 	.word	0x7fe00000
 800576c:	7c9fffff 	.word	0x7c9fffff
 8005770:	3fe00000 	.word	0x3fe00000
 8005774:	bff00000 	.word	0xbff00000
 8005778:	9b05      	ldr	r3, [sp, #20]
 800577a:	b313      	cbz	r3, 80057c2 <_strtod_l+0xb62>
 800577c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800577e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005782:	d81e      	bhi.n	80057c2 <_strtod_l+0xb62>
 8005784:	a326      	add	r3, pc, #152	; (adr r3, 8005820 <_strtod_l+0xbc0>)
 8005786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578a:	4620      	mov	r0, r4
 800578c:	4629      	mov	r1, r5
 800578e:	f7fb f91f 	bl	80009d0 <__aeabi_dcmple>
 8005792:	b190      	cbz	r0, 80057ba <_strtod_l+0xb5a>
 8005794:	4629      	mov	r1, r5
 8005796:	4620      	mov	r0, r4
 8005798:	f7fb f976 	bl	8000a88 <__aeabi_d2uiz>
 800579c:	2801      	cmp	r0, #1
 800579e:	bf38      	it	cc
 80057a0:	2001      	movcc	r0, #1
 80057a2:	f7fa fe1f 	bl	80003e4 <__aeabi_ui2d>
 80057a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057a8:	4604      	mov	r4, r0
 80057aa:	460d      	mov	r5, r1
 80057ac:	b9d3      	cbnz	r3, 80057e4 <_strtod_l+0xb84>
 80057ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057b2:	9012      	str	r0, [sp, #72]	; 0x48
 80057b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80057b6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80057ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057bc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80057c0:	1a9f      	subs	r7, r3, r2
 80057c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80057c6:	f001 fe41 	bl	800744c <__ulp>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	4630      	mov	r0, r6
 80057d0:	4639      	mov	r1, r7
 80057d2:	f7fa fe81 	bl	80004d8 <__aeabi_dmul>
 80057d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80057da:	f7fa fcc7 	bl	800016c <__adddf3>
 80057de:	4680      	mov	r8, r0
 80057e0:	4689      	mov	r9, r1
 80057e2:	e77e      	b.n	80056e2 <_strtod_l+0xa82>
 80057e4:	4602      	mov	r2, r0
 80057e6:	460b      	mov	r3, r1
 80057e8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80057ec:	e7e3      	b.n	80057b6 <_strtod_l+0xb56>
 80057ee:	a30e      	add	r3, pc, #56	; (adr r3, 8005828 <_strtod_l+0xbc8>)
 80057f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f4:	f7fb f8e2 	bl	80009bc <__aeabi_dcmplt>
 80057f8:	e7a1      	b.n	800573e <_strtod_l+0xade>
 80057fa:	2300      	movs	r3, #0
 80057fc:	930a      	str	r3, [sp, #40]	; 0x28
 80057fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005800:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005802:	6013      	str	r3, [r2, #0]
 8005804:	f7ff ba71 	b.w	8004cea <_strtod_l+0x8a>
 8005808:	2a65      	cmp	r2, #101	; 0x65
 800580a:	f43f ab63 	beq.w	8004ed4 <_strtod_l+0x274>
 800580e:	2a45      	cmp	r2, #69	; 0x45
 8005810:	f43f ab60 	beq.w	8004ed4 <_strtod_l+0x274>
 8005814:	2301      	movs	r3, #1
 8005816:	f7ff bb95 	b.w	8004f44 <_strtod_l+0x2e4>
 800581a:	bf00      	nop
 800581c:	f3af 8000 	nop.w
 8005820:	ffc00000 	.word	0xffc00000
 8005824:	41dfffff 	.word	0x41dfffff
 8005828:	94a03595 	.word	0x94a03595
 800582c:	3fcfffff 	.word	0x3fcfffff

08005830 <_strtod_r>:
 8005830:	4b01      	ldr	r3, [pc, #4]	; (8005838 <_strtod_r+0x8>)
 8005832:	f7ff ba15 	b.w	8004c60 <_strtod_l>
 8005836:	bf00      	nop
 8005838:	200000e4 	.word	0x200000e4

0800583c <_strtol_l.constprop.0>:
 800583c:	2b01      	cmp	r3, #1
 800583e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005842:	4680      	mov	r8, r0
 8005844:	d001      	beq.n	800584a <_strtol_l.constprop.0+0xe>
 8005846:	2b24      	cmp	r3, #36	; 0x24
 8005848:	d906      	bls.n	8005858 <_strtol_l.constprop.0+0x1c>
 800584a:	f7fe fb21 	bl	8003e90 <__errno>
 800584e:	2316      	movs	r3, #22
 8005850:	6003      	str	r3, [r0, #0]
 8005852:	2000      	movs	r0, #0
 8005854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005858:	460d      	mov	r5, r1
 800585a:	4f35      	ldr	r7, [pc, #212]	; (8005930 <_strtol_l.constprop.0+0xf4>)
 800585c:	4628      	mov	r0, r5
 800585e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005862:	5de6      	ldrb	r6, [r4, r7]
 8005864:	f016 0608 	ands.w	r6, r6, #8
 8005868:	d1f8      	bne.n	800585c <_strtol_l.constprop.0+0x20>
 800586a:	2c2d      	cmp	r4, #45	; 0x2d
 800586c:	d12f      	bne.n	80058ce <_strtol_l.constprop.0+0x92>
 800586e:	2601      	movs	r6, #1
 8005870:	782c      	ldrb	r4, [r5, #0]
 8005872:	1c85      	adds	r5, r0, #2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d057      	beq.n	8005928 <_strtol_l.constprop.0+0xec>
 8005878:	2b10      	cmp	r3, #16
 800587a:	d109      	bne.n	8005890 <_strtol_l.constprop.0+0x54>
 800587c:	2c30      	cmp	r4, #48	; 0x30
 800587e:	d107      	bne.n	8005890 <_strtol_l.constprop.0+0x54>
 8005880:	7828      	ldrb	r0, [r5, #0]
 8005882:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005886:	2858      	cmp	r0, #88	; 0x58
 8005888:	d149      	bne.n	800591e <_strtol_l.constprop.0+0xe2>
 800588a:	2310      	movs	r3, #16
 800588c:	786c      	ldrb	r4, [r5, #1]
 800588e:	3502      	adds	r5, #2
 8005890:	2700      	movs	r7, #0
 8005892:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8005896:	f10e 3eff 	add.w	lr, lr, #4294967295
 800589a:	fbbe f9f3 	udiv	r9, lr, r3
 800589e:	4638      	mov	r0, r7
 80058a0:	fb03 ea19 	mls	sl, r3, r9, lr
 80058a4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80058a8:	f1bc 0f09 	cmp.w	ip, #9
 80058ac:	d814      	bhi.n	80058d8 <_strtol_l.constprop.0+0x9c>
 80058ae:	4664      	mov	r4, ip
 80058b0:	42a3      	cmp	r3, r4
 80058b2:	dd22      	ble.n	80058fa <_strtol_l.constprop.0+0xbe>
 80058b4:	2f00      	cmp	r7, #0
 80058b6:	db1d      	blt.n	80058f4 <_strtol_l.constprop.0+0xb8>
 80058b8:	4581      	cmp	r9, r0
 80058ba:	d31b      	bcc.n	80058f4 <_strtol_l.constprop.0+0xb8>
 80058bc:	d101      	bne.n	80058c2 <_strtol_l.constprop.0+0x86>
 80058be:	45a2      	cmp	sl, r4
 80058c0:	db18      	blt.n	80058f4 <_strtol_l.constprop.0+0xb8>
 80058c2:	2701      	movs	r7, #1
 80058c4:	fb00 4003 	mla	r0, r0, r3, r4
 80058c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80058cc:	e7ea      	b.n	80058a4 <_strtol_l.constprop.0+0x68>
 80058ce:	2c2b      	cmp	r4, #43	; 0x2b
 80058d0:	bf04      	itt	eq
 80058d2:	782c      	ldrbeq	r4, [r5, #0]
 80058d4:	1c85      	addeq	r5, r0, #2
 80058d6:	e7cd      	b.n	8005874 <_strtol_l.constprop.0+0x38>
 80058d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80058dc:	f1bc 0f19 	cmp.w	ip, #25
 80058e0:	d801      	bhi.n	80058e6 <_strtol_l.constprop.0+0xaa>
 80058e2:	3c37      	subs	r4, #55	; 0x37
 80058e4:	e7e4      	b.n	80058b0 <_strtol_l.constprop.0+0x74>
 80058e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80058ea:	f1bc 0f19 	cmp.w	ip, #25
 80058ee:	d804      	bhi.n	80058fa <_strtol_l.constprop.0+0xbe>
 80058f0:	3c57      	subs	r4, #87	; 0x57
 80058f2:	e7dd      	b.n	80058b0 <_strtol_l.constprop.0+0x74>
 80058f4:	f04f 37ff 	mov.w	r7, #4294967295
 80058f8:	e7e6      	b.n	80058c8 <_strtol_l.constprop.0+0x8c>
 80058fa:	2f00      	cmp	r7, #0
 80058fc:	da07      	bge.n	800590e <_strtol_l.constprop.0+0xd2>
 80058fe:	2322      	movs	r3, #34	; 0x22
 8005900:	4670      	mov	r0, lr
 8005902:	f8c8 3000 	str.w	r3, [r8]
 8005906:	2a00      	cmp	r2, #0
 8005908:	d0a4      	beq.n	8005854 <_strtol_l.constprop.0+0x18>
 800590a:	1e69      	subs	r1, r5, #1
 800590c:	e005      	b.n	800591a <_strtol_l.constprop.0+0xde>
 800590e:	b106      	cbz	r6, 8005912 <_strtol_l.constprop.0+0xd6>
 8005910:	4240      	negs	r0, r0
 8005912:	2a00      	cmp	r2, #0
 8005914:	d09e      	beq.n	8005854 <_strtol_l.constprop.0+0x18>
 8005916:	2f00      	cmp	r7, #0
 8005918:	d1f7      	bne.n	800590a <_strtol_l.constprop.0+0xce>
 800591a:	6011      	str	r1, [r2, #0]
 800591c:	e79a      	b.n	8005854 <_strtol_l.constprop.0+0x18>
 800591e:	2430      	movs	r4, #48	; 0x30
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1b5      	bne.n	8005890 <_strtol_l.constprop.0+0x54>
 8005924:	2308      	movs	r3, #8
 8005926:	e7b3      	b.n	8005890 <_strtol_l.constprop.0+0x54>
 8005928:	2c30      	cmp	r4, #48	; 0x30
 800592a:	d0a9      	beq.n	8005880 <_strtol_l.constprop.0+0x44>
 800592c:	230a      	movs	r3, #10
 800592e:	e7af      	b.n	8005890 <_strtol_l.constprop.0+0x54>
 8005930:	08009609 	.word	0x08009609

08005934 <_strtol_r>:
 8005934:	f7ff bf82 	b.w	800583c <_strtol_l.constprop.0>

08005938 <quorem>:
 8005938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800593c:	6903      	ldr	r3, [r0, #16]
 800593e:	690c      	ldr	r4, [r1, #16]
 8005940:	4607      	mov	r7, r0
 8005942:	42a3      	cmp	r3, r4
 8005944:	f2c0 8082 	blt.w	8005a4c <quorem+0x114>
 8005948:	3c01      	subs	r4, #1
 800594a:	f100 0514 	add.w	r5, r0, #20
 800594e:	f101 0814 	add.w	r8, r1, #20
 8005952:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005956:	9301      	str	r3, [sp, #4]
 8005958:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800595c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005960:	3301      	adds	r3, #1
 8005962:	429a      	cmp	r2, r3
 8005964:	fbb2 f6f3 	udiv	r6, r2, r3
 8005968:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800596c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005970:	d331      	bcc.n	80059d6 <quorem+0x9e>
 8005972:	f04f 0e00 	mov.w	lr, #0
 8005976:	4640      	mov	r0, r8
 8005978:	46ac      	mov	ip, r5
 800597a:	46f2      	mov	sl, lr
 800597c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005980:	b293      	uxth	r3, r2
 8005982:	fb06 e303 	mla	r3, r6, r3, lr
 8005986:	0c12      	lsrs	r2, r2, #16
 8005988:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800598c:	b29b      	uxth	r3, r3
 800598e:	fb06 e202 	mla	r2, r6, r2, lr
 8005992:	ebaa 0303 	sub.w	r3, sl, r3
 8005996:	f8dc a000 	ldr.w	sl, [ip]
 800599a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800599e:	fa1f fa8a 	uxth.w	sl, sl
 80059a2:	4453      	add	r3, sl
 80059a4:	f8dc a000 	ldr.w	sl, [ip]
 80059a8:	b292      	uxth	r2, r2
 80059aa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80059ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059b8:	4581      	cmp	r9, r0
 80059ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80059be:	f84c 3b04 	str.w	r3, [ip], #4
 80059c2:	d2db      	bcs.n	800597c <quorem+0x44>
 80059c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80059c8:	b92b      	cbnz	r3, 80059d6 <quorem+0x9e>
 80059ca:	9b01      	ldr	r3, [sp, #4]
 80059cc:	3b04      	subs	r3, #4
 80059ce:	429d      	cmp	r5, r3
 80059d0:	461a      	mov	r2, r3
 80059d2:	d32f      	bcc.n	8005a34 <quorem+0xfc>
 80059d4:	613c      	str	r4, [r7, #16]
 80059d6:	4638      	mov	r0, r7
 80059d8:	f001 fc90 	bl	80072fc <__mcmp>
 80059dc:	2800      	cmp	r0, #0
 80059de:	db25      	blt.n	8005a2c <quorem+0xf4>
 80059e0:	4628      	mov	r0, r5
 80059e2:	f04f 0c00 	mov.w	ip, #0
 80059e6:	3601      	adds	r6, #1
 80059e8:	f858 1b04 	ldr.w	r1, [r8], #4
 80059ec:	f8d0 e000 	ldr.w	lr, [r0]
 80059f0:	b28b      	uxth	r3, r1
 80059f2:	ebac 0303 	sub.w	r3, ip, r3
 80059f6:	fa1f f28e 	uxth.w	r2, lr
 80059fa:	4413      	add	r3, r2
 80059fc:	0c0a      	lsrs	r2, r1, #16
 80059fe:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a02:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a0c:	45c1      	cmp	r9, r8
 8005a0e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a12:	f840 3b04 	str.w	r3, [r0], #4
 8005a16:	d2e7      	bcs.n	80059e8 <quorem+0xb0>
 8005a18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a20:	b922      	cbnz	r2, 8005a2c <quorem+0xf4>
 8005a22:	3b04      	subs	r3, #4
 8005a24:	429d      	cmp	r5, r3
 8005a26:	461a      	mov	r2, r3
 8005a28:	d30a      	bcc.n	8005a40 <quorem+0x108>
 8005a2a:	613c      	str	r4, [r7, #16]
 8005a2c:	4630      	mov	r0, r6
 8005a2e:	b003      	add	sp, #12
 8005a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a34:	6812      	ldr	r2, [r2, #0]
 8005a36:	3b04      	subs	r3, #4
 8005a38:	2a00      	cmp	r2, #0
 8005a3a:	d1cb      	bne.n	80059d4 <quorem+0x9c>
 8005a3c:	3c01      	subs	r4, #1
 8005a3e:	e7c6      	b.n	80059ce <quorem+0x96>
 8005a40:	6812      	ldr	r2, [r2, #0]
 8005a42:	3b04      	subs	r3, #4
 8005a44:	2a00      	cmp	r2, #0
 8005a46:	d1f0      	bne.n	8005a2a <quorem+0xf2>
 8005a48:	3c01      	subs	r4, #1
 8005a4a:	e7eb      	b.n	8005a24 <quorem+0xec>
 8005a4c:	2000      	movs	r0, #0
 8005a4e:	e7ee      	b.n	8005a2e <quorem+0xf6>

08005a50 <_dtoa_r>:
 8005a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a54:	4616      	mov	r6, r2
 8005a56:	461f      	mov	r7, r3
 8005a58:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005a5a:	b099      	sub	sp, #100	; 0x64
 8005a5c:	4605      	mov	r5, r0
 8005a5e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005a62:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005a66:	b974      	cbnz	r4, 8005a86 <_dtoa_r+0x36>
 8005a68:	2010      	movs	r0, #16
 8005a6a:	f001 f949 	bl	8006d00 <malloc>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	6268      	str	r0, [r5, #36]	; 0x24
 8005a72:	b920      	cbnz	r0, 8005a7e <_dtoa_r+0x2e>
 8005a74:	21ea      	movs	r1, #234	; 0xea
 8005a76:	4ba8      	ldr	r3, [pc, #672]	; (8005d18 <_dtoa_r+0x2c8>)
 8005a78:	48a8      	ldr	r0, [pc, #672]	; (8005d1c <_dtoa_r+0x2cc>)
 8005a7a:	f002 f8b3 	bl	8007be4 <__assert_func>
 8005a7e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005a82:	6004      	str	r4, [r0, #0]
 8005a84:	60c4      	str	r4, [r0, #12]
 8005a86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a88:	6819      	ldr	r1, [r3, #0]
 8005a8a:	b151      	cbz	r1, 8005aa2 <_dtoa_r+0x52>
 8005a8c:	685a      	ldr	r2, [r3, #4]
 8005a8e:	2301      	movs	r3, #1
 8005a90:	4093      	lsls	r3, r2
 8005a92:	604a      	str	r2, [r1, #4]
 8005a94:	608b      	str	r3, [r1, #8]
 8005a96:	4628      	mov	r0, r5
 8005a98:	f001 f9a8 	bl	8006dec <_Bfree>
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	1e3b      	subs	r3, r7, #0
 8005aa4:	bfaf      	iteee	ge
 8005aa6:	2300      	movge	r3, #0
 8005aa8:	2201      	movlt	r2, #1
 8005aaa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005aae:	9305      	strlt	r3, [sp, #20]
 8005ab0:	bfa8      	it	ge
 8005ab2:	f8c8 3000 	strge.w	r3, [r8]
 8005ab6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005aba:	4b99      	ldr	r3, [pc, #612]	; (8005d20 <_dtoa_r+0x2d0>)
 8005abc:	bfb8      	it	lt
 8005abe:	f8c8 2000 	strlt.w	r2, [r8]
 8005ac2:	ea33 0309 	bics.w	r3, r3, r9
 8005ac6:	d119      	bne.n	8005afc <_dtoa_r+0xac>
 8005ac8:	f242 730f 	movw	r3, #9999	; 0x270f
 8005acc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ace:	6013      	str	r3, [r2, #0]
 8005ad0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ad4:	4333      	orrs	r3, r6
 8005ad6:	f000 857f 	beq.w	80065d8 <_dtoa_r+0xb88>
 8005ada:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005adc:	b953      	cbnz	r3, 8005af4 <_dtoa_r+0xa4>
 8005ade:	4b91      	ldr	r3, [pc, #580]	; (8005d24 <_dtoa_r+0x2d4>)
 8005ae0:	e022      	b.n	8005b28 <_dtoa_r+0xd8>
 8005ae2:	4b91      	ldr	r3, [pc, #580]	; (8005d28 <_dtoa_r+0x2d8>)
 8005ae4:	9303      	str	r3, [sp, #12]
 8005ae6:	3308      	adds	r3, #8
 8005ae8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	9803      	ldr	r0, [sp, #12]
 8005aee:	b019      	add	sp, #100	; 0x64
 8005af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af4:	4b8b      	ldr	r3, [pc, #556]	; (8005d24 <_dtoa_r+0x2d4>)
 8005af6:	9303      	str	r3, [sp, #12]
 8005af8:	3303      	adds	r3, #3
 8005afa:	e7f5      	b.n	8005ae8 <_dtoa_r+0x98>
 8005afc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005b00:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005b04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b08:	2200      	movs	r2, #0
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f7fa ff4c 	bl	80009a8 <__aeabi_dcmpeq>
 8005b10:	4680      	mov	r8, r0
 8005b12:	b158      	cbz	r0, 8005b2c <_dtoa_r+0xdc>
 8005b14:	2301      	movs	r3, #1
 8005b16:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 8558 	beq.w	80065d2 <_dtoa_r+0xb82>
 8005b22:	4882      	ldr	r0, [pc, #520]	; (8005d2c <_dtoa_r+0x2dc>)
 8005b24:	6018      	str	r0, [r3, #0]
 8005b26:	1e43      	subs	r3, r0, #1
 8005b28:	9303      	str	r3, [sp, #12]
 8005b2a:	e7df      	b.n	8005aec <_dtoa_r+0x9c>
 8005b2c:	ab16      	add	r3, sp, #88	; 0x58
 8005b2e:	9301      	str	r3, [sp, #4]
 8005b30:	ab17      	add	r3, sp, #92	; 0x5c
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	4628      	mov	r0, r5
 8005b36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005b3a:	f001 fd01 	bl	8007540 <__d2b>
 8005b3e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005b42:	4683      	mov	fp, r0
 8005b44:	2c00      	cmp	r4, #0
 8005b46:	d07f      	beq.n	8005c48 <_dtoa_r+0x1f8>
 8005b48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b4e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005b52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b56:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005b5a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005b5e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005b62:	2200      	movs	r2, #0
 8005b64:	4b72      	ldr	r3, [pc, #456]	; (8005d30 <_dtoa_r+0x2e0>)
 8005b66:	f7fa faff 	bl	8000168 <__aeabi_dsub>
 8005b6a:	a365      	add	r3, pc, #404	; (adr r3, 8005d00 <_dtoa_r+0x2b0>)
 8005b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b70:	f7fa fcb2 	bl	80004d8 <__aeabi_dmul>
 8005b74:	a364      	add	r3, pc, #400	; (adr r3, 8005d08 <_dtoa_r+0x2b8>)
 8005b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7a:	f7fa faf7 	bl	800016c <__adddf3>
 8005b7e:	4606      	mov	r6, r0
 8005b80:	4620      	mov	r0, r4
 8005b82:	460f      	mov	r7, r1
 8005b84:	f7fa fc3e 	bl	8000404 <__aeabi_i2d>
 8005b88:	a361      	add	r3, pc, #388	; (adr r3, 8005d10 <_dtoa_r+0x2c0>)
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	f7fa fca3 	bl	80004d8 <__aeabi_dmul>
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	4630      	mov	r0, r6
 8005b98:	4639      	mov	r1, r7
 8005b9a:	f7fa fae7 	bl	800016c <__adddf3>
 8005b9e:	4606      	mov	r6, r0
 8005ba0:	460f      	mov	r7, r1
 8005ba2:	f7fa ff49 	bl	8000a38 <__aeabi_d2iz>
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	4682      	mov	sl, r0
 8005baa:	2300      	movs	r3, #0
 8005bac:	4630      	mov	r0, r6
 8005bae:	4639      	mov	r1, r7
 8005bb0:	f7fa ff04 	bl	80009bc <__aeabi_dcmplt>
 8005bb4:	b148      	cbz	r0, 8005bca <_dtoa_r+0x17a>
 8005bb6:	4650      	mov	r0, sl
 8005bb8:	f7fa fc24 	bl	8000404 <__aeabi_i2d>
 8005bbc:	4632      	mov	r2, r6
 8005bbe:	463b      	mov	r3, r7
 8005bc0:	f7fa fef2 	bl	80009a8 <__aeabi_dcmpeq>
 8005bc4:	b908      	cbnz	r0, 8005bca <_dtoa_r+0x17a>
 8005bc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bca:	f1ba 0f16 	cmp.w	sl, #22
 8005bce:	d858      	bhi.n	8005c82 <_dtoa_r+0x232>
 8005bd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005bd4:	4b57      	ldr	r3, [pc, #348]	; (8005d34 <_dtoa_r+0x2e4>)
 8005bd6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bde:	f7fa feed 	bl	80009bc <__aeabi_dcmplt>
 8005be2:	2800      	cmp	r0, #0
 8005be4:	d04f      	beq.n	8005c86 <_dtoa_r+0x236>
 8005be6:	2300      	movs	r3, #0
 8005be8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bec:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005bf0:	1b1c      	subs	r4, r3, r4
 8005bf2:	1e63      	subs	r3, r4, #1
 8005bf4:	9309      	str	r3, [sp, #36]	; 0x24
 8005bf6:	bf49      	itett	mi
 8005bf8:	f1c4 0301 	rsbmi	r3, r4, #1
 8005bfc:	2300      	movpl	r3, #0
 8005bfe:	9306      	strmi	r3, [sp, #24]
 8005c00:	2300      	movmi	r3, #0
 8005c02:	bf54      	ite	pl
 8005c04:	9306      	strpl	r3, [sp, #24]
 8005c06:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005c08:	f1ba 0f00 	cmp.w	sl, #0
 8005c0c:	db3d      	blt.n	8005c8a <_dtoa_r+0x23a>
 8005c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c10:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005c14:	4453      	add	r3, sl
 8005c16:	9309      	str	r3, [sp, #36]	; 0x24
 8005c18:	2300      	movs	r3, #0
 8005c1a:	930a      	str	r3, [sp, #40]	; 0x28
 8005c1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c1e:	2b09      	cmp	r3, #9
 8005c20:	f200 808c 	bhi.w	8005d3c <_dtoa_r+0x2ec>
 8005c24:	2b05      	cmp	r3, #5
 8005c26:	bfc4      	itt	gt
 8005c28:	3b04      	subgt	r3, #4
 8005c2a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005c2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c2e:	bfc8      	it	gt
 8005c30:	2400      	movgt	r4, #0
 8005c32:	f1a3 0302 	sub.w	r3, r3, #2
 8005c36:	bfd8      	it	le
 8005c38:	2401      	movle	r4, #1
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	f200 808a 	bhi.w	8005d54 <_dtoa_r+0x304>
 8005c40:	e8df f003 	tbb	[pc, r3]
 8005c44:	5b4d4f2d 	.word	0x5b4d4f2d
 8005c48:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005c4c:	441c      	add	r4, r3
 8005c4e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005c52:	2b20      	cmp	r3, #32
 8005c54:	bfc3      	ittte	gt
 8005c56:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c5a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005c5e:	fa09 f303 	lslgt.w	r3, r9, r3
 8005c62:	f1c3 0320 	rsble	r3, r3, #32
 8005c66:	bfc6      	itte	gt
 8005c68:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005c6c:	4318      	orrgt	r0, r3
 8005c6e:	fa06 f003 	lslle.w	r0, r6, r3
 8005c72:	f7fa fbb7 	bl	80003e4 <__aeabi_ui2d>
 8005c76:	2301      	movs	r3, #1
 8005c78:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005c7c:	3c01      	subs	r4, #1
 8005c7e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c80:	e76f      	b.n	8005b62 <_dtoa_r+0x112>
 8005c82:	2301      	movs	r3, #1
 8005c84:	e7b2      	b.n	8005bec <_dtoa_r+0x19c>
 8005c86:	900f      	str	r0, [sp, #60]	; 0x3c
 8005c88:	e7b1      	b.n	8005bee <_dtoa_r+0x19e>
 8005c8a:	9b06      	ldr	r3, [sp, #24]
 8005c8c:	eba3 030a 	sub.w	r3, r3, sl
 8005c90:	9306      	str	r3, [sp, #24]
 8005c92:	f1ca 0300 	rsb	r3, sl, #0
 8005c96:	930a      	str	r3, [sp, #40]	; 0x28
 8005c98:	2300      	movs	r3, #0
 8005c9a:	930e      	str	r3, [sp, #56]	; 0x38
 8005c9c:	e7be      	b.n	8005c1c <_dtoa_r+0x1cc>
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ca2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	dc58      	bgt.n	8005d5a <_dtoa_r+0x30a>
 8005ca8:	f04f 0901 	mov.w	r9, #1
 8005cac:	464b      	mov	r3, r9
 8005cae:	f8cd 9020 	str.w	r9, [sp, #32]
 8005cb2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005cba:	6042      	str	r2, [r0, #4]
 8005cbc:	2204      	movs	r2, #4
 8005cbe:	f102 0614 	add.w	r6, r2, #20
 8005cc2:	429e      	cmp	r6, r3
 8005cc4:	6841      	ldr	r1, [r0, #4]
 8005cc6:	d94e      	bls.n	8005d66 <_dtoa_r+0x316>
 8005cc8:	4628      	mov	r0, r5
 8005cca:	f001 f84f 	bl	8006d6c <_Balloc>
 8005cce:	9003      	str	r0, [sp, #12]
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d14c      	bne.n	8005d6e <_dtoa_r+0x31e>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005cda:	4b17      	ldr	r3, [pc, #92]	; (8005d38 <_dtoa_r+0x2e8>)
 8005cdc:	e6cc      	b.n	8005a78 <_dtoa_r+0x28>
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e7de      	b.n	8005ca0 <_dtoa_r+0x250>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ce6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ce8:	eb0a 0903 	add.w	r9, sl, r3
 8005cec:	f109 0301 	add.w	r3, r9, #1
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	9308      	str	r3, [sp, #32]
 8005cf4:	bfb8      	it	lt
 8005cf6:	2301      	movlt	r3, #1
 8005cf8:	e7dd      	b.n	8005cb6 <_dtoa_r+0x266>
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e7f2      	b.n	8005ce4 <_dtoa_r+0x294>
 8005cfe:	bf00      	nop
 8005d00:	636f4361 	.word	0x636f4361
 8005d04:	3fd287a7 	.word	0x3fd287a7
 8005d08:	8b60c8b3 	.word	0x8b60c8b3
 8005d0c:	3fc68a28 	.word	0x3fc68a28
 8005d10:	509f79fb 	.word	0x509f79fb
 8005d14:	3fd34413 	.word	0x3fd34413
 8005d18:	08009716 	.word	0x08009716
 8005d1c:	0800972d 	.word	0x0800972d
 8005d20:	7ff00000 	.word	0x7ff00000
 8005d24:	08009712 	.word	0x08009712
 8005d28:	08009709 	.word	0x08009709
 8005d2c:	08009589 	.word	0x08009589
 8005d30:	3ff80000 	.word	0x3ff80000
 8005d34:	08009898 	.word	0x08009898
 8005d38:	08009788 	.word	0x08009788
 8005d3c:	2401      	movs	r4, #1
 8005d3e:	2300      	movs	r3, #0
 8005d40:	940b      	str	r4, [sp, #44]	; 0x2c
 8005d42:	9322      	str	r3, [sp, #136]	; 0x88
 8005d44:	f04f 39ff 	mov.w	r9, #4294967295
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2312      	movs	r3, #18
 8005d4c:	f8cd 9020 	str.w	r9, [sp, #32]
 8005d50:	9223      	str	r2, [sp, #140]	; 0x8c
 8005d52:	e7b0      	b.n	8005cb6 <_dtoa_r+0x266>
 8005d54:	2301      	movs	r3, #1
 8005d56:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d58:	e7f4      	b.n	8005d44 <_dtoa_r+0x2f4>
 8005d5a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005d5e:	464b      	mov	r3, r9
 8005d60:	f8cd 9020 	str.w	r9, [sp, #32]
 8005d64:	e7a7      	b.n	8005cb6 <_dtoa_r+0x266>
 8005d66:	3101      	adds	r1, #1
 8005d68:	6041      	str	r1, [r0, #4]
 8005d6a:	0052      	lsls	r2, r2, #1
 8005d6c:	e7a7      	b.n	8005cbe <_dtoa_r+0x26e>
 8005d6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005d70:	9a03      	ldr	r2, [sp, #12]
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	9b08      	ldr	r3, [sp, #32]
 8005d76:	2b0e      	cmp	r3, #14
 8005d78:	f200 80a8 	bhi.w	8005ecc <_dtoa_r+0x47c>
 8005d7c:	2c00      	cmp	r4, #0
 8005d7e:	f000 80a5 	beq.w	8005ecc <_dtoa_r+0x47c>
 8005d82:	f1ba 0f00 	cmp.w	sl, #0
 8005d86:	dd34      	ble.n	8005df2 <_dtoa_r+0x3a2>
 8005d88:	4a9a      	ldr	r2, [pc, #616]	; (8005ff4 <_dtoa_r+0x5a4>)
 8005d8a:	f00a 030f 	and.w	r3, sl, #15
 8005d8e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d92:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005d96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005d9a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005d9e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005da2:	d016      	beq.n	8005dd2 <_dtoa_r+0x382>
 8005da4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005da8:	4b93      	ldr	r3, [pc, #588]	; (8005ff8 <_dtoa_r+0x5a8>)
 8005daa:	2703      	movs	r7, #3
 8005dac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005db0:	f7fa fcbc 	bl	800072c <__aeabi_ddiv>
 8005db4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005db8:	f004 040f 	and.w	r4, r4, #15
 8005dbc:	4e8e      	ldr	r6, [pc, #568]	; (8005ff8 <_dtoa_r+0x5a8>)
 8005dbe:	b954      	cbnz	r4, 8005dd6 <_dtoa_r+0x386>
 8005dc0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005dc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dc8:	f7fa fcb0 	bl	800072c <__aeabi_ddiv>
 8005dcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005dd0:	e029      	b.n	8005e26 <_dtoa_r+0x3d6>
 8005dd2:	2702      	movs	r7, #2
 8005dd4:	e7f2      	b.n	8005dbc <_dtoa_r+0x36c>
 8005dd6:	07e1      	lsls	r1, r4, #31
 8005dd8:	d508      	bpl.n	8005dec <_dtoa_r+0x39c>
 8005dda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005dde:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005de2:	f7fa fb79 	bl	80004d8 <__aeabi_dmul>
 8005de6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005dea:	3701      	adds	r7, #1
 8005dec:	1064      	asrs	r4, r4, #1
 8005dee:	3608      	adds	r6, #8
 8005df0:	e7e5      	b.n	8005dbe <_dtoa_r+0x36e>
 8005df2:	f000 80a5 	beq.w	8005f40 <_dtoa_r+0x4f0>
 8005df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005dfa:	f1ca 0400 	rsb	r4, sl, #0
 8005dfe:	4b7d      	ldr	r3, [pc, #500]	; (8005ff4 <_dtoa_r+0x5a4>)
 8005e00:	f004 020f 	and.w	r2, r4, #15
 8005e04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0c:	f7fa fb64 	bl	80004d8 <__aeabi_dmul>
 8005e10:	2702      	movs	r7, #2
 8005e12:	2300      	movs	r3, #0
 8005e14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e18:	4e77      	ldr	r6, [pc, #476]	; (8005ff8 <_dtoa_r+0x5a8>)
 8005e1a:	1124      	asrs	r4, r4, #4
 8005e1c:	2c00      	cmp	r4, #0
 8005e1e:	f040 8084 	bne.w	8005f2a <_dtoa_r+0x4da>
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1d2      	bne.n	8005dcc <_dtoa_r+0x37c>
 8005e26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 808b 	beq.w	8005f44 <_dtoa_r+0x4f4>
 8005e2e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005e32:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005e36:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	4b6f      	ldr	r3, [pc, #444]	; (8005ffc <_dtoa_r+0x5ac>)
 8005e3e:	f7fa fdbd 	bl	80009bc <__aeabi_dcmplt>
 8005e42:	2800      	cmp	r0, #0
 8005e44:	d07e      	beq.n	8005f44 <_dtoa_r+0x4f4>
 8005e46:	9b08      	ldr	r3, [sp, #32]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d07b      	beq.n	8005f44 <_dtoa_r+0x4f4>
 8005e4c:	f1b9 0f00 	cmp.w	r9, #0
 8005e50:	dd38      	ble.n	8005ec4 <_dtoa_r+0x474>
 8005e52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e56:	2200      	movs	r2, #0
 8005e58:	4b69      	ldr	r3, [pc, #420]	; (8006000 <_dtoa_r+0x5b0>)
 8005e5a:	f7fa fb3d 	bl	80004d8 <__aeabi_dmul>
 8005e5e:	464c      	mov	r4, r9
 8005e60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e64:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005e68:	3701      	adds	r7, #1
 8005e6a:	4638      	mov	r0, r7
 8005e6c:	f7fa faca 	bl	8000404 <__aeabi_i2d>
 8005e70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e74:	f7fa fb30 	bl	80004d8 <__aeabi_dmul>
 8005e78:	2200      	movs	r2, #0
 8005e7a:	4b62      	ldr	r3, [pc, #392]	; (8006004 <_dtoa_r+0x5b4>)
 8005e7c:	f7fa f976 	bl	800016c <__adddf3>
 8005e80:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005e84:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005e88:	9611      	str	r6, [sp, #68]	; 0x44
 8005e8a:	2c00      	cmp	r4, #0
 8005e8c:	d15d      	bne.n	8005f4a <_dtoa_r+0x4fa>
 8005e8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e92:	2200      	movs	r2, #0
 8005e94:	4b5c      	ldr	r3, [pc, #368]	; (8006008 <_dtoa_r+0x5b8>)
 8005e96:	f7fa f967 	bl	8000168 <__aeabi_dsub>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ea2:	4633      	mov	r3, r6
 8005ea4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ea6:	f7fa fda7 	bl	80009f8 <__aeabi_dcmpgt>
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	f040 829c 	bne.w	80063e8 <_dtoa_r+0x998>
 8005eb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005eb4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005eb6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005eba:	f7fa fd7f 	bl	80009bc <__aeabi_dcmplt>
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	f040 8290 	bne.w	80063e4 <_dtoa_r+0x994>
 8005ec4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005ec8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005ecc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f2c0 8152 	blt.w	8006178 <_dtoa_r+0x728>
 8005ed4:	f1ba 0f0e 	cmp.w	sl, #14
 8005ed8:	f300 814e 	bgt.w	8006178 <_dtoa_r+0x728>
 8005edc:	4b45      	ldr	r3, [pc, #276]	; (8005ff4 <_dtoa_r+0x5a4>)
 8005ede:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005ee2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ee6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005eea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f280 80db 	bge.w	80060a8 <_dtoa_r+0x658>
 8005ef2:	9b08      	ldr	r3, [sp, #32]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f300 80d7 	bgt.w	80060a8 <_dtoa_r+0x658>
 8005efa:	f040 8272 	bne.w	80063e2 <_dtoa_r+0x992>
 8005efe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f02:	2200      	movs	r2, #0
 8005f04:	4b40      	ldr	r3, [pc, #256]	; (8006008 <_dtoa_r+0x5b8>)
 8005f06:	f7fa fae7 	bl	80004d8 <__aeabi_dmul>
 8005f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f0e:	f7fa fd69 	bl	80009e4 <__aeabi_dcmpge>
 8005f12:	9c08      	ldr	r4, [sp, #32]
 8005f14:	4626      	mov	r6, r4
 8005f16:	2800      	cmp	r0, #0
 8005f18:	f040 8248 	bne.w	80063ac <_dtoa_r+0x95c>
 8005f1c:	2331      	movs	r3, #49	; 0x31
 8005f1e:	9f03      	ldr	r7, [sp, #12]
 8005f20:	f10a 0a01 	add.w	sl, sl, #1
 8005f24:	f807 3b01 	strb.w	r3, [r7], #1
 8005f28:	e244      	b.n	80063b4 <_dtoa_r+0x964>
 8005f2a:	07e2      	lsls	r2, r4, #31
 8005f2c:	d505      	bpl.n	8005f3a <_dtoa_r+0x4ea>
 8005f2e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005f32:	f7fa fad1 	bl	80004d8 <__aeabi_dmul>
 8005f36:	2301      	movs	r3, #1
 8005f38:	3701      	adds	r7, #1
 8005f3a:	1064      	asrs	r4, r4, #1
 8005f3c:	3608      	adds	r6, #8
 8005f3e:	e76d      	b.n	8005e1c <_dtoa_r+0x3cc>
 8005f40:	2702      	movs	r7, #2
 8005f42:	e770      	b.n	8005e26 <_dtoa_r+0x3d6>
 8005f44:	46d0      	mov	r8, sl
 8005f46:	9c08      	ldr	r4, [sp, #32]
 8005f48:	e78f      	b.n	8005e6a <_dtoa_r+0x41a>
 8005f4a:	9903      	ldr	r1, [sp, #12]
 8005f4c:	4b29      	ldr	r3, [pc, #164]	; (8005ff4 <_dtoa_r+0x5a4>)
 8005f4e:	4421      	add	r1, r4
 8005f50:	9112      	str	r1, [sp, #72]	; 0x48
 8005f52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f58:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005f5c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f60:	2900      	cmp	r1, #0
 8005f62:	d055      	beq.n	8006010 <_dtoa_r+0x5c0>
 8005f64:	2000      	movs	r0, #0
 8005f66:	4929      	ldr	r1, [pc, #164]	; (800600c <_dtoa_r+0x5bc>)
 8005f68:	f7fa fbe0 	bl	800072c <__aeabi_ddiv>
 8005f6c:	463b      	mov	r3, r7
 8005f6e:	4632      	mov	r2, r6
 8005f70:	f7fa f8fa 	bl	8000168 <__aeabi_dsub>
 8005f74:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f78:	9f03      	ldr	r7, [sp, #12]
 8005f7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f7e:	f7fa fd5b 	bl	8000a38 <__aeabi_d2iz>
 8005f82:	4604      	mov	r4, r0
 8005f84:	f7fa fa3e 	bl	8000404 <__aeabi_i2d>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f90:	f7fa f8ea 	bl	8000168 <__aeabi_dsub>
 8005f94:	4602      	mov	r2, r0
 8005f96:	460b      	mov	r3, r1
 8005f98:	3430      	adds	r4, #48	; 0x30
 8005f9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005fa2:	f807 4b01 	strb.w	r4, [r7], #1
 8005fa6:	f7fa fd09 	bl	80009bc <__aeabi_dcmplt>
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d174      	bne.n	8006098 <_dtoa_r+0x648>
 8005fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	4911      	ldr	r1, [pc, #68]	; (8005ffc <_dtoa_r+0x5ac>)
 8005fb6:	f7fa f8d7 	bl	8000168 <__aeabi_dsub>
 8005fba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005fbe:	f7fa fcfd 	bl	80009bc <__aeabi_dcmplt>
 8005fc2:	2800      	cmp	r0, #0
 8005fc4:	f040 80b7 	bne.w	8006136 <_dtoa_r+0x6e6>
 8005fc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005fca:	429f      	cmp	r7, r3
 8005fcc:	f43f af7a 	beq.w	8005ec4 <_dtoa_r+0x474>
 8005fd0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	4b0a      	ldr	r3, [pc, #40]	; (8006000 <_dtoa_r+0x5b0>)
 8005fd8:	f7fa fa7e 	bl	80004d8 <__aeabi_dmul>
 8005fdc:	2200      	movs	r2, #0
 8005fde:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005fe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fe6:	4b06      	ldr	r3, [pc, #24]	; (8006000 <_dtoa_r+0x5b0>)
 8005fe8:	f7fa fa76 	bl	80004d8 <__aeabi_dmul>
 8005fec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ff0:	e7c3      	b.n	8005f7a <_dtoa_r+0x52a>
 8005ff2:	bf00      	nop
 8005ff4:	08009898 	.word	0x08009898
 8005ff8:	08009870 	.word	0x08009870
 8005ffc:	3ff00000 	.word	0x3ff00000
 8006000:	40240000 	.word	0x40240000
 8006004:	401c0000 	.word	0x401c0000
 8006008:	40140000 	.word	0x40140000
 800600c:	3fe00000 	.word	0x3fe00000
 8006010:	4630      	mov	r0, r6
 8006012:	4639      	mov	r1, r7
 8006014:	f7fa fa60 	bl	80004d8 <__aeabi_dmul>
 8006018:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800601a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800601e:	9c03      	ldr	r4, [sp, #12]
 8006020:	9314      	str	r3, [sp, #80]	; 0x50
 8006022:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006026:	f7fa fd07 	bl	8000a38 <__aeabi_d2iz>
 800602a:	9015      	str	r0, [sp, #84]	; 0x54
 800602c:	f7fa f9ea 	bl	8000404 <__aeabi_i2d>
 8006030:	4602      	mov	r2, r0
 8006032:	460b      	mov	r3, r1
 8006034:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006038:	f7fa f896 	bl	8000168 <__aeabi_dsub>
 800603c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800603e:	4606      	mov	r6, r0
 8006040:	3330      	adds	r3, #48	; 0x30
 8006042:	f804 3b01 	strb.w	r3, [r4], #1
 8006046:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006048:	460f      	mov	r7, r1
 800604a:	429c      	cmp	r4, r3
 800604c:	f04f 0200 	mov.w	r2, #0
 8006050:	d124      	bne.n	800609c <_dtoa_r+0x64c>
 8006052:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006056:	4bb0      	ldr	r3, [pc, #704]	; (8006318 <_dtoa_r+0x8c8>)
 8006058:	f7fa f888 	bl	800016c <__adddf3>
 800605c:	4602      	mov	r2, r0
 800605e:	460b      	mov	r3, r1
 8006060:	4630      	mov	r0, r6
 8006062:	4639      	mov	r1, r7
 8006064:	f7fa fcc8 	bl	80009f8 <__aeabi_dcmpgt>
 8006068:	2800      	cmp	r0, #0
 800606a:	d163      	bne.n	8006134 <_dtoa_r+0x6e4>
 800606c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006070:	2000      	movs	r0, #0
 8006072:	49a9      	ldr	r1, [pc, #676]	; (8006318 <_dtoa_r+0x8c8>)
 8006074:	f7fa f878 	bl	8000168 <__aeabi_dsub>
 8006078:	4602      	mov	r2, r0
 800607a:	460b      	mov	r3, r1
 800607c:	4630      	mov	r0, r6
 800607e:	4639      	mov	r1, r7
 8006080:	f7fa fc9c 	bl	80009bc <__aeabi_dcmplt>
 8006084:	2800      	cmp	r0, #0
 8006086:	f43f af1d 	beq.w	8005ec4 <_dtoa_r+0x474>
 800608a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800608c:	1e7b      	subs	r3, r7, #1
 800608e:	9314      	str	r3, [sp, #80]	; 0x50
 8006090:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006094:	2b30      	cmp	r3, #48	; 0x30
 8006096:	d0f8      	beq.n	800608a <_dtoa_r+0x63a>
 8006098:	46c2      	mov	sl, r8
 800609a:	e03b      	b.n	8006114 <_dtoa_r+0x6c4>
 800609c:	4b9f      	ldr	r3, [pc, #636]	; (800631c <_dtoa_r+0x8cc>)
 800609e:	f7fa fa1b 	bl	80004d8 <__aeabi_dmul>
 80060a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060a6:	e7bc      	b.n	8006022 <_dtoa_r+0x5d2>
 80060a8:	9f03      	ldr	r7, [sp, #12]
 80060aa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80060ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060b2:	4640      	mov	r0, r8
 80060b4:	4649      	mov	r1, r9
 80060b6:	f7fa fb39 	bl	800072c <__aeabi_ddiv>
 80060ba:	f7fa fcbd 	bl	8000a38 <__aeabi_d2iz>
 80060be:	4604      	mov	r4, r0
 80060c0:	f7fa f9a0 	bl	8000404 <__aeabi_i2d>
 80060c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060c8:	f7fa fa06 	bl	80004d8 <__aeabi_dmul>
 80060cc:	4602      	mov	r2, r0
 80060ce:	460b      	mov	r3, r1
 80060d0:	4640      	mov	r0, r8
 80060d2:	4649      	mov	r1, r9
 80060d4:	f7fa f848 	bl	8000168 <__aeabi_dsub>
 80060d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80060dc:	f807 6b01 	strb.w	r6, [r7], #1
 80060e0:	9e03      	ldr	r6, [sp, #12]
 80060e2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80060e6:	1bbe      	subs	r6, r7, r6
 80060e8:	45b4      	cmp	ip, r6
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	d136      	bne.n	800615e <_dtoa_r+0x70e>
 80060f0:	f7fa f83c 	bl	800016c <__adddf3>
 80060f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060f8:	4680      	mov	r8, r0
 80060fa:	4689      	mov	r9, r1
 80060fc:	f7fa fc7c 	bl	80009f8 <__aeabi_dcmpgt>
 8006100:	bb58      	cbnz	r0, 800615a <_dtoa_r+0x70a>
 8006102:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006106:	4640      	mov	r0, r8
 8006108:	4649      	mov	r1, r9
 800610a:	f7fa fc4d 	bl	80009a8 <__aeabi_dcmpeq>
 800610e:	b108      	cbz	r0, 8006114 <_dtoa_r+0x6c4>
 8006110:	07e1      	lsls	r1, r4, #31
 8006112:	d422      	bmi.n	800615a <_dtoa_r+0x70a>
 8006114:	4628      	mov	r0, r5
 8006116:	4659      	mov	r1, fp
 8006118:	f000 fe68 	bl	8006dec <_Bfree>
 800611c:	2300      	movs	r3, #0
 800611e:	703b      	strb	r3, [r7, #0]
 8006120:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006122:	f10a 0001 	add.w	r0, sl, #1
 8006126:	6018      	str	r0, [r3, #0]
 8006128:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800612a:	2b00      	cmp	r3, #0
 800612c:	f43f acde 	beq.w	8005aec <_dtoa_r+0x9c>
 8006130:	601f      	str	r7, [r3, #0]
 8006132:	e4db      	b.n	8005aec <_dtoa_r+0x9c>
 8006134:	4627      	mov	r7, r4
 8006136:	463b      	mov	r3, r7
 8006138:	461f      	mov	r7, r3
 800613a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800613e:	2a39      	cmp	r2, #57	; 0x39
 8006140:	d107      	bne.n	8006152 <_dtoa_r+0x702>
 8006142:	9a03      	ldr	r2, [sp, #12]
 8006144:	429a      	cmp	r2, r3
 8006146:	d1f7      	bne.n	8006138 <_dtoa_r+0x6e8>
 8006148:	2230      	movs	r2, #48	; 0x30
 800614a:	9903      	ldr	r1, [sp, #12]
 800614c:	f108 0801 	add.w	r8, r8, #1
 8006150:	700a      	strb	r2, [r1, #0]
 8006152:	781a      	ldrb	r2, [r3, #0]
 8006154:	3201      	adds	r2, #1
 8006156:	701a      	strb	r2, [r3, #0]
 8006158:	e79e      	b.n	8006098 <_dtoa_r+0x648>
 800615a:	46d0      	mov	r8, sl
 800615c:	e7eb      	b.n	8006136 <_dtoa_r+0x6e6>
 800615e:	2200      	movs	r2, #0
 8006160:	4b6e      	ldr	r3, [pc, #440]	; (800631c <_dtoa_r+0x8cc>)
 8006162:	f7fa f9b9 	bl	80004d8 <__aeabi_dmul>
 8006166:	2200      	movs	r2, #0
 8006168:	2300      	movs	r3, #0
 800616a:	4680      	mov	r8, r0
 800616c:	4689      	mov	r9, r1
 800616e:	f7fa fc1b 	bl	80009a8 <__aeabi_dcmpeq>
 8006172:	2800      	cmp	r0, #0
 8006174:	d09b      	beq.n	80060ae <_dtoa_r+0x65e>
 8006176:	e7cd      	b.n	8006114 <_dtoa_r+0x6c4>
 8006178:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800617a:	2a00      	cmp	r2, #0
 800617c:	f000 80d0 	beq.w	8006320 <_dtoa_r+0x8d0>
 8006180:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006182:	2a01      	cmp	r2, #1
 8006184:	f300 80ae 	bgt.w	80062e4 <_dtoa_r+0x894>
 8006188:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800618a:	2a00      	cmp	r2, #0
 800618c:	f000 80a6 	beq.w	80062dc <_dtoa_r+0x88c>
 8006190:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006194:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006196:	9f06      	ldr	r7, [sp, #24]
 8006198:	9a06      	ldr	r2, [sp, #24]
 800619a:	2101      	movs	r1, #1
 800619c:	441a      	add	r2, r3
 800619e:	9206      	str	r2, [sp, #24]
 80061a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061a2:	4628      	mov	r0, r5
 80061a4:	441a      	add	r2, r3
 80061a6:	9209      	str	r2, [sp, #36]	; 0x24
 80061a8:	f000 ff20 	bl	8006fec <__i2b>
 80061ac:	4606      	mov	r6, r0
 80061ae:	2f00      	cmp	r7, #0
 80061b0:	dd0c      	ble.n	80061cc <_dtoa_r+0x77c>
 80061b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	dd09      	ble.n	80061cc <_dtoa_r+0x77c>
 80061b8:	42bb      	cmp	r3, r7
 80061ba:	bfa8      	it	ge
 80061bc:	463b      	movge	r3, r7
 80061be:	9a06      	ldr	r2, [sp, #24]
 80061c0:	1aff      	subs	r7, r7, r3
 80061c2:	1ad2      	subs	r2, r2, r3
 80061c4:	9206      	str	r2, [sp, #24]
 80061c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	9309      	str	r3, [sp, #36]	; 0x24
 80061cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ce:	b1f3      	cbz	r3, 800620e <_dtoa_r+0x7be>
 80061d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f000 80a8 	beq.w	8006328 <_dtoa_r+0x8d8>
 80061d8:	2c00      	cmp	r4, #0
 80061da:	dd10      	ble.n	80061fe <_dtoa_r+0x7ae>
 80061dc:	4631      	mov	r1, r6
 80061de:	4622      	mov	r2, r4
 80061e0:	4628      	mov	r0, r5
 80061e2:	f000 ffc1 	bl	8007168 <__pow5mult>
 80061e6:	465a      	mov	r2, fp
 80061e8:	4601      	mov	r1, r0
 80061ea:	4606      	mov	r6, r0
 80061ec:	4628      	mov	r0, r5
 80061ee:	f000 ff13 	bl	8007018 <__multiply>
 80061f2:	4680      	mov	r8, r0
 80061f4:	4659      	mov	r1, fp
 80061f6:	4628      	mov	r0, r5
 80061f8:	f000 fdf8 	bl	8006dec <_Bfree>
 80061fc:	46c3      	mov	fp, r8
 80061fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006200:	1b1a      	subs	r2, r3, r4
 8006202:	d004      	beq.n	800620e <_dtoa_r+0x7be>
 8006204:	4659      	mov	r1, fp
 8006206:	4628      	mov	r0, r5
 8006208:	f000 ffae 	bl	8007168 <__pow5mult>
 800620c:	4683      	mov	fp, r0
 800620e:	2101      	movs	r1, #1
 8006210:	4628      	mov	r0, r5
 8006212:	f000 feeb 	bl	8006fec <__i2b>
 8006216:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006218:	4604      	mov	r4, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	f340 8086 	ble.w	800632c <_dtoa_r+0x8dc>
 8006220:	461a      	mov	r2, r3
 8006222:	4601      	mov	r1, r0
 8006224:	4628      	mov	r0, r5
 8006226:	f000 ff9f 	bl	8007168 <__pow5mult>
 800622a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800622c:	4604      	mov	r4, r0
 800622e:	2b01      	cmp	r3, #1
 8006230:	dd7f      	ble.n	8006332 <_dtoa_r+0x8e2>
 8006232:	f04f 0800 	mov.w	r8, #0
 8006236:	6923      	ldr	r3, [r4, #16]
 8006238:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800623c:	6918      	ldr	r0, [r3, #16]
 800623e:	f000 fe87 	bl	8006f50 <__hi0bits>
 8006242:	f1c0 0020 	rsb	r0, r0, #32
 8006246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006248:	4418      	add	r0, r3
 800624a:	f010 001f 	ands.w	r0, r0, #31
 800624e:	f000 8092 	beq.w	8006376 <_dtoa_r+0x926>
 8006252:	f1c0 0320 	rsb	r3, r0, #32
 8006256:	2b04      	cmp	r3, #4
 8006258:	f340 808a 	ble.w	8006370 <_dtoa_r+0x920>
 800625c:	f1c0 001c 	rsb	r0, r0, #28
 8006260:	9b06      	ldr	r3, [sp, #24]
 8006262:	4407      	add	r7, r0
 8006264:	4403      	add	r3, r0
 8006266:	9306      	str	r3, [sp, #24]
 8006268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800626a:	4403      	add	r3, r0
 800626c:	9309      	str	r3, [sp, #36]	; 0x24
 800626e:	9b06      	ldr	r3, [sp, #24]
 8006270:	2b00      	cmp	r3, #0
 8006272:	dd05      	ble.n	8006280 <_dtoa_r+0x830>
 8006274:	4659      	mov	r1, fp
 8006276:	461a      	mov	r2, r3
 8006278:	4628      	mov	r0, r5
 800627a:	f000 ffcf 	bl	800721c <__lshift>
 800627e:	4683      	mov	fp, r0
 8006280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006282:	2b00      	cmp	r3, #0
 8006284:	dd05      	ble.n	8006292 <_dtoa_r+0x842>
 8006286:	4621      	mov	r1, r4
 8006288:	461a      	mov	r2, r3
 800628a:	4628      	mov	r0, r5
 800628c:	f000 ffc6 	bl	800721c <__lshift>
 8006290:	4604      	mov	r4, r0
 8006292:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006294:	2b00      	cmp	r3, #0
 8006296:	d070      	beq.n	800637a <_dtoa_r+0x92a>
 8006298:	4621      	mov	r1, r4
 800629a:	4658      	mov	r0, fp
 800629c:	f001 f82e 	bl	80072fc <__mcmp>
 80062a0:	2800      	cmp	r0, #0
 80062a2:	da6a      	bge.n	800637a <_dtoa_r+0x92a>
 80062a4:	2300      	movs	r3, #0
 80062a6:	4659      	mov	r1, fp
 80062a8:	220a      	movs	r2, #10
 80062aa:	4628      	mov	r0, r5
 80062ac:	f000 fdc0 	bl	8006e30 <__multadd>
 80062b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062b2:	4683      	mov	fp, r0
 80062b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 8194 	beq.w	80065e6 <_dtoa_r+0xb96>
 80062be:	4631      	mov	r1, r6
 80062c0:	2300      	movs	r3, #0
 80062c2:	220a      	movs	r2, #10
 80062c4:	4628      	mov	r0, r5
 80062c6:	f000 fdb3 	bl	8006e30 <__multadd>
 80062ca:	f1b9 0f00 	cmp.w	r9, #0
 80062ce:	4606      	mov	r6, r0
 80062d0:	f300 8093 	bgt.w	80063fa <_dtoa_r+0x9aa>
 80062d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	dc57      	bgt.n	800638a <_dtoa_r+0x93a>
 80062da:	e08e      	b.n	80063fa <_dtoa_r+0x9aa>
 80062dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80062de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062e2:	e757      	b.n	8006194 <_dtoa_r+0x744>
 80062e4:	9b08      	ldr	r3, [sp, #32]
 80062e6:	1e5c      	subs	r4, r3, #1
 80062e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ea:	42a3      	cmp	r3, r4
 80062ec:	bfb7      	itett	lt
 80062ee:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80062f0:	1b1c      	subge	r4, r3, r4
 80062f2:	1ae2      	sublt	r2, r4, r3
 80062f4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80062f6:	bfbe      	ittt	lt
 80062f8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80062fa:	189b      	addlt	r3, r3, r2
 80062fc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80062fe:	9b08      	ldr	r3, [sp, #32]
 8006300:	bfb8      	it	lt
 8006302:	2400      	movlt	r4, #0
 8006304:	2b00      	cmp	r3, #0
 8006306:	bfbb      	ittet	lt
 8006308:	9b06      	ldrlt	r3, [sp, #24]
 800630a:	9a08      	ldrlt	r2, [sp, #32]
 800630c:	9f06      	ldrge	r7, [sp, #24]
 800630e:	1a9f      	sublt	r7, r3, r2
 8006310:	bfac      	ite	ge
 8006312:	9b08      	ldrge	r3, [sp, #32]
 8006314:	2300      	movlt	r3, #0
 8006316:	e73f      	b.n	8006198 <_dtoa_r+0x748>
 8006318:	3fe00000 	.word	0x3fe00000
 800631c:	40240000 	.word	0x40240000
 8006320:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006322:	9f06      	ldr	r7, [sp, #24]
 8006324:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006326:	e742      	b.n	80061ae <_dtoa_r+0x75e>
 8006328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800632a:	e76b      	b.n	8006204 <_dtoa_r+0x7b4>
 800632c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800632e:	2b01      	cmp	r3, #1
 8006330:	dc19      	bgt.n	8006366 <_dtoa_r+0x916>
 8006332:	9b04      	ldr	r3, [sp, #16]
 8006334:	b9bb      	cbnz	r3, 8006366 <_dtoa_r+0x916>
 8006336:	9b05      	ldr	r3, [sp, #20]
 8006338:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800633c:	b99b      	cbnz	r3, 8006366 <_dtoa_r+0x916>
 800633e:	9b05      	ldr	r3, [sp, #20]
 8006340:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006344:	0d1b      	lsrs	r3, r3, #20
 8006346:	051b      	lsls	r3, r3, #20
 8006348:	b183      	cbz	r3, 800636c <_dtoa_r+0x91c>
 800634a:	f04f 0801 	mov.w	r8, #1
 800634e:	9b06      	ldr	r3, [sp, #24]
 8006350:	3301      	adds	r3, #1
 8006352:	9306      	str	r3, [sp, #24]
 8006354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006356:	3301      	adds	r3, #1
 8006358:	9309      	str	r3, [sp, #36]	; 0x24
 800635a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800635c:	2b00      	cmp	r3, #0
 800635e:	f47f af6a 	bne.w	8006236 <_dtoa_r+0x7e6>
 8006362:	2001      	movs	r0, #1
 8006364:	e76f      	b.n	8006246 <_dtoa_r+0x7f6>
 8006366:	f04f 0800 	mov.w	r8, #0
 800636a:	e7f6      	b.n	800635a <_dtoa_r+0x90a>
 800636c:	4698      	mov	r8, r3
 800636e:	e7f4      	b.n	800635a <_dtoa_r+0x90a>
 8006370:	f43f af7d 	beq.w	800626e <_dtoa_r+0x81e>
 8006374:	4618      	mov	r0, r3
 8006376:	301c      	adds	r0, #28
 8006378:	e772      	b.n	8006260 <_dtoa_r+0x810>
 800637a:	9b08      	ldr	r3, [sp, #32]
 800637c:	2b00      	cmp	r3, #0
 800637e:	dc36      	bgt.n	80063ee <_dtoa_r+0x99e>
 8006380:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006382:	2b02      	cmp	r3, #2
 8006384:	dd33      	ble.n	80063ee <_dtoa_r+0x99e>
 8006386:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800638a:	f1b9 0f00 	cmp.w	r9, #0
 800638e:	d10d      	bne.n	80063ac <_dtoa_r+0x95c>
 8006390:	4621      	mov	r1, r4
 8006392:	464b      	mov	r3, r9
 8006394:	2205      	movs	r2, #5
 8006396:	4628      	mov	r0, r5
 8006398:	f000 fd4a 	bl	8006e30 <__multadd>
 800639c:	4601      	mov	r1, r0
 800639e:	4604      	mov	r4, r0
 80063a0:	4658      	mov	r0, fp
 80063a2:	f000 ffab 	bl	80072fc <__mcmp>
 80063a6:	2800      	cmp	r0, #0
 80063a8:	f73f adb8 	bgt.w	8005f1c <_dtoa_r+0x4cc>
 80063ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80063ae:	9f03      	ldr	r7, [sp, #12]
 80063b0:	ea6f 0a03 	mvn.w	sl, r3
 80063b4:	f04f 0800 	mov.w	r8, #0
 80063b8:	4621      	mov	r1, r4
 80063ba:	4628      	mov	r0, r5
 80063bc:	f000 fd16 	bl	8006dec <_Bfree>
 80063c0:	2e00      	cmp	r6, #0
 80063c2:	f43f aea7 	beq.w	8006114 <_dtoa_r+0x6c4>
 80063c6:	f1b8 0f00 	cmp.w	r8, #0
 80063ca:	d005      	beq.n	80063d8 <_dtoa_r+0x988>
 80063cc:	45b0      	cmp	r8, r6
 80063ce:	d003      	beq.n	80063d8 <_dtoa_r+0x988>
 80063d0:	4641      	mov	r1, r8
 80063d2:	4628      	mov	r0, r5
 80063d4:	f000 fd0a 	bl	8006dec <_Bfree>
 80063d8:	4631      	mov	r1, r6
 80063da:	4628      	mov	r0, r5
 80063dc:	f000 fd06 	bl	8006dec <_Bfree>
 80063e0:	e698      	b.n	8006114 <_dtoa_r+0x6c4>
 80063e2:	2400      	movs	r4, #0
 80063e4:	4626      	mov	r6, r4
 80063e6:	e7e1      	b.n	80063ac <_dtoa_r+0x95c>
 80063e8:	46c2      	mov	sl, r8
 80063ea:	4626      	mov	r6, r4
 80063ec:	e596      	b.n	8005f1c <_dtoa_r+0x4cc>
 80063ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f000 80fd 	beq.w	80065f4 <_dtoa_r+0xba4>
 80063fa:	2f00      	cmp	r7, #0
 80063fc:	dd05      	ble.n	800640a <_dtoa_r+0x9ba>
 80063fe:	4631      	mov	r1, r6
 8006400:	463a      	mov	r2, r7
 8006402:	4628      	mov	r0, r5
 8006404:	f000 ff0a 	bl	800721c <__lshift>
 8006408:	4606      	mov	r6, r0
 800640a:	f1b8 0f00 	cmp.w	r8, #0
 800640e:	d05c      	beq.n	80064ca <_dtoa_r+0xa7a>
 8006410:	4628      	mov	r0, r5
 8006412:	6871      	ldr	r1, [r6, #4]
 8006414:	f000 fcaa 	bl	8006d6c <_Balloc>
 8006418:	4607      	mov	r7, r0
 800641a:	b928      	cbnz	r0, 8006428 <_dtoa_r+0x9d8>
 800641c:	4602      	mov	r2, r0
 800641e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006422:	4b7f      	ldr	r3, [pc, #508]	; (8006620 <_dtoa_r+0xbd0>)
 8006424:	f7ff bb28 	b.w	8005a78 <_dtoa_r+0x28>
 8006428:	6932      	ldr	r2, [r6, #16]
 800642a:	f106 010c 	add.w	r1, r6, #12
 800642e:	3202      	adds	r2, #2
 8006430:	0092      	lsls	r2, r2, #2
 8006432:	300c      	adds	r0, #12
 8006434:	f000 fc8c 	bl	8006d50 <memcpy>
 8006438:	2201      	movs	r2, #1
 800643a:	4639      	mov	r1, r7
 800643c:	4628      	mov	r0, r5
 800643e:	f000 feed 	bl	800721c <__lshift>
 8006442:	46b0      	mov	r8, r6
 8006444:	4606      	mov	r6, r0
 8006446:	9b03      	ldr	r3, [sp, #12]
 8006448:	3301      	adds	r3, #1
 800644a:	9308      	str	r3, [sp, #32]
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	444b      	add	r3, r9
 8006450:	930a      	str	r3, [sp, #40]	; 0x28
 8006452:	9b04      	ldr	r3, [sp, #16]
 8006454:	f003 0301 	and.w	r3, r3, #1
 8006458:	9309      	str	r3, [sp, #36]	; 0x24
 800645a:	9b08      	ldr	r3, [sp, #32]
 800645c:	4621      	mov	r1, r4
 800645e:	3b01      	subs	r3, #1
 8006460:	4658      	mov	r0, fp
 8006462:	9304      	str	r3, [sp, #16]
 8006464:	f7ff fa68 	bl	8005938 <quorem>
 8006468:	4603      	mov	r3, r0
 800646a:	4641      	mov	r1, r8
 800646c:	3330      	adds	r3, #48	; 0x30
 800646e:	9006      	str	r0, [sp, #24]
 8006470:	4658      	mov	r0, fp
 8006472:	930b      	str	r3, [sp, #44]	; 0x2c
 8006474:	f000 ff42 	bl	80072fc <__mcmp>
 8006478:	4632      	mov	r2, r6
 800647a:	4681      	mov	r9, r0
 800647c:	4621      	mov	r1, r4
 800647e:	4628      	mov	r0, r5
 8006480:	f000 ff58 	bl	8007334 <__mdiff>
 8006484:	68c2      	ldr	r2, [r0, #12]
 8006486:	4607      	mov	r7, r0
 8006488:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800648a:	bb02      	cbnz	r2, 80064ce <_dtoa_r+0xa7e>
 800648c:	4601      	mov	r1, r0
 800648e:	4658      	mov	r0, fp
 8006490:	f000 ff34 	bl	80072fc <__mcmp>
 8006494:	4602      	mov	r2, r0
 8006496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006498:	4639      	mov	r1, r7
 800649a:	4628      	mov	r0, r5
 800649c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80064a0:	f000 fca4 	bl	8006dec <_Bfree>
 80064a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064a8:	9f08      	ldr	r7, [sp, #32]
 80064aa:	ea43 0102 	orr.w	r1, r3, r2
 80064ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064b0:	430b      	orrs	r3, r1
 80064b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064b4:	d10d      	bne.n	80064d2 <_dtoa_r+0xa82>
 80064b6:	2b39      	cmp	r3, #57	; 0x39
 80064b8:	d029      	beq.n	800650e <_dtoa_r+0xabe>
 80064ba:	f1b9 0f00 	cmp.w	r9, #0
 80064be:	dd01      	ble.n	80064c4 <_dtoa_r+0xa74>
 80064c0:	9b06      	ldr	r3, [sp, #24]
 80064c2:	3331      	adds	r3, #49	; 0x31
 80064c4:	9a04      	ldr	r2, [sp, #16]
 80064c6:	7013      	strb	r3, [r2, #0]
 80064c8:	e776      	b.n	80063b8 <_dtoa_r+0x968>
 80064ca:	4630      	mov	r0, r6
 80064cc:	e7b9      	b.n	8006442 <_dtoa_r+0x9f2>
 80064ce:	2201      	movs	r2, #1
 80064d0:	e7e2      	b.n	8006498 <_dtoa_r+0xa48>
 80064d2:	f1b9 0f00 	cmp.w	r9, #0
 80064d6:	db06      	blt.n	80064e6 <_dtoa_r+0xa96>
 80064d8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80064da:	ea41 0909 	orr.w	r9, r1, r9
 80064de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064e0:	ea59 0101 	orrs.w	r1, r9, r1
 80064e4:	d120      	bne.n	8006528 <_dtoa_r+0xad8>
 80064e6:	2a00      	cmp	r2, #0
 80064e8:	ddec      	ble.n	80064c4 <_dtoa_r+0xa74>
 80064ea:	4659      	mov	r1, fp
 80064ec:	2201      	movs	r2, #1
 80064ee:	4628      	mov	r0, r5
 80064f0:	9308      	str	r3, [sp, #32]
 80064f2:	f000 fe93 	bl	800721c <__lshift>
 80064f6:	4621      	mov	r1, r4
 80064f8:	4683      	mov	fp, r0
 80064fa:	f000 feff 	bl	80072fc <__mcmp>
 80064fe:	2800      	cmp	r0, #0
 8006500:	9b08      	ldr	r3, [sp, #32]
 8006502:	dc02      	bgt.n	800650a <_dtoa_r+0xaba>
 8006504:	d1de      	bne.n	80064c4 <_dtoa_r+0xa74>
 8006506:	07da      	lsls	r2, r3, #31
 8006508:	d5dc      	bpl.n	80064c4 <_dtoa_r+0xa74>
 800650a:	2b39      	cmp	r3, #57	; 0x39
 800650c:	d1d8      	bne.n	80064c0 <_dtoa_r+0xa70>
 800650e:	2339      	movs	r3, #57	; 0x39
 8006510:	9a04      	ldr	r2, [sp, #16]
 8006512:	7013      	strb	r3, [r2, #0]
 8006514:	463b      	mov	r3, r7
 8006516:	461f      	mov	r7, r3
 8006518:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800651c:	3b01      	subs	r3, #1
 800651e:	2a39      	cmp	r2, #57	; 0x39
 8006520:	d050      	beq.n	80065c4 <_dtoa_r+0xb74>
 8006522:	3201      	adds	r2, #1
 8006524:	701a      	strb	r2, [r3, #0]
 8006526:	e747      	b.n	80063b8 <_dtoa_r+0x968>
 8006528:	2a00      	cmp	r2, #0
 800652a:	dd03      	ble.n	8006534 <_dtoa_r+0xae4>
 800652c:	2b39      	cmp	r3, #57	; 0x39
 800652e:	d0ee      	beq.n	800650e <_dtoa_r+0xabe>
 8006530:	3301      	adds	r3, #1
 8006532:	e7c7      	b.n	80064c4 <_dtoa_r+0xa74>
 8006534:	9a08      	ldr	r2, [sp, #32]
 8006536:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006538:	f802 3c01 	strb.w	r3, [r2, #-1]
 800653c:	428a      	cmp	r2, r1
 800653e:	d02a      	beq.n	8006596 <_dtoa_r+0xb46>
 8006540:	4659      	mov	r1, fp
 8006542:	2300      	movs	r3, #0
 8006544:	220a      	movs	r2, #10
 8006546:	4628      	mov	r0, r5
 8006548:	f000 fc72 	bl	8006e30 <__multadd>
 800654c:	45b0      	cmp	r8, r6
 800654e:	4683      	mov	fp, r0
 8006550:	f04f 0300 	mov.w	r3, #0
 8006554:	f04f 020a 	mov.w	r2, #10
 8006558:	4641      	mov	r1, r8
 800655a:	4628      	mov	r0, r5
 800655c:	d107      	bne.n	800656e <_dtoa_r+0xb1e>
 800655e:	f000 fc67 	bl	8006e30 <__multadd>
 8006562:	4680      	mov	r8, r0
 8006564:	4606      	mov	r6, r0
 8006566:	9b08      	ldr	r3, [sp, #32]
 8006568:	3301      	adds	r3, #1
 800656a:	9308      	str	r3, [sp, #32]
 800656c:	e775      	b.n	800645a <_dtoa_r+0xa0a>
 800656e:	f000 fc5f 	bl	8006e30 <__multadd>
 8006572:	4631      	mov	r1, r6
 8006574:	4680      	mov	r8, r0
 8006576:	2300      	movs	r3, #0
 8006578:	220a      	movs	r2, #10
 800657a:	4628      	mov	r0, r5
 800657c:	f000 fc58 	bl	8006e30 <__multadd>
 8006580:	4606      	mov	r6, r0
 8006582:	e7f0      	b.n	8006566 <_dtoa_r+0xb16>
 8006584:	f1b9 0f00 	cmp.w	r9, #0
 8006588:	bfcc      	ite	gt
 800658a:	464f      	movgt	r7, r9
 800658c:	2701      	movle	r7, #1
 800658e:	f04f 0800 	mov.w	r8, #0
 8006592:	9a03      	ldr	r2, [sp, #12]
 8006594:	4417      	add	r7, r2
 8006596:	4659      	mov	r1, fp
 8006598:	2201      	movs	r2, #1
 800659a:	4628      	mov	r0, r5
 800659c:	9308      	str	r3, [sp, #32]
 800659e:	f000 fe3d 	bl	800721c <__lshift>
 80065a2:	4621      	mov	r1, r4
 80065a4:	4683      	mov	fp, r0
 80065a6:	f000 fea9 	bl	80072fc <__mcmp>
 80065aa:	2800      	cmp	r0, #0
 80065ac:	dcb2      	bgt.n	8006514 <_dtoa_r+0xac4>
 80065ae:	d102      	bne.n	80065b6 <_dtoa_r+0xb66>
 80065b0:	9b08      	ldr	r3, [sp, #32]
 80065b2:	07db      	lsls	r3, r3, #31
 80065b4:	d4ae      	bmi.n	8006514 <_dtoa_r+0xac4>
 80065b6:	463b      	mov	r3, r7
 80065b8:	461f      	mov	r7, r3
 80065ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065be:	2a30      	cmp	r2, #48	; 0x30
 80065c0:	d0fa      	beq.n	80065b8 <_dtoa_r+0xb68>
 80065c2:	e6f9      	b.n	80063b8 <_dtoa_r+0x968>
 80065c4:	9a03      	ldr	r2, [sp, #12]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d1a5      	bne.n	8006516 <_dtoa_r+0xac6>
 80065ca:	2331      	movs	r3, #49	; 0x31
 80065cc:	f10a 0a01 	add.w	sl, sl, #1
 80065d0:	e779      	b.n	80064c6 <_dtoa_r+0xa76>
 80065d2:	4b14      	ldr	r3, [pc, #80]	; (8006624 <_dtoa_r+0xbd4>)
 80065d4:	f7ff baa8 	b.w	8005b28 <_dtoa_r+0xd8>
 80065d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80065da:	2b00      	cmp	r3, #0
 80065dc:	f47f aa81 	bne.w	8005ae2 <_dtoa_r+0x92>
 80065e0:	4b11      	ldr	r3, [pc, #68]	; (8006628 <_dtoa_r+0xbd8>)
 80065e2:	f7ff baa1 	b.w	8005b28 <_dtoa_r+0xd8>
 80065e6:	f1b9 0f00 	cmp.w	r9, #0
 80065ea:	dc03      	bgt.n	80065f4 <_dtoa_r+0xba4>
 80065ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	f73f aecb 	bgt.w	800638a <_dtoa_r+0x93a>
 80065f4:	9f03      	ldr	r7, [sp, #12]
 80065f6:	4621      	mov	r1, r4
 80065f8:	4658      	mov	r0, fp
 80065fa:	f7ff f99d 	bl	8005938 <quorem>
 80065fe:	9a03      	ldr	r2, [sp, #12]
 8006600:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006604:	f807 3b01 	strb.w	r3, [r7], #1
 8006608:	1aba      	subs	r2, r7, r2
 800660a:	4591      	cmp	r9, r2
 800660c:	ddba      	ble.n	8006584 <_dtoa_r+0xb34>
 800660e:	4659      	mov	r1, fp
 8006610:	2300      	movs	r3, #0
 8006612:	220a      	movs	r2, #10
 8006614:	4628      	mov	r0, r5
 8006616:	f000 fc0b 	bl	8006e30 <__multadd>
 800661a:	4683      	mov	fp, r0
 800661c:	e7eb      	b.n	80065f6 <_dtoa_r+0xba6>
 800661e:	bf00      	nop
 8006620:	08009788 	.word	0x08009788
 8006624:	08009588 	.word	0x08009588
 8006628:	08009709 	.word	0x08009709

0800662c <rshift>:
 800662c:	6903      	ldr	r3, [r0, #16]
 800662e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006632:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006636:	f100 0414 	add.w	r4, r0, #20
 800663a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800663e:	dd46      	ble.n	80066ce <rshift+0xa2>
 8006640:	f011 011f 	ands.w	r1, r1, #31
 8006644:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006648:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800664c:	d10c      	bne.n	8006668 <rshift+0x3c>
 800664e:	4629      	mov	r1, r5
 8006650:	f100 0710 	add.w	r7, r0, #16
 8006654:	42b1      	cmp	r1, r6
 8006656:	d335      	bcc.n	80066c4 <rshift+0x98>
 8006658:	1a9b      	subs	r3, r3, r2
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	1eea      	subs	r2, r5, #3
 800665e:	4296      	cmp	r6, r2
 8006660:	bf38      	it	cc
 8006662:	2300      	movcc	r3, #0
 8006664:	4423      	add	r3, r4
 8006666:	e015      	b.n	8006694 <rshift+0x68>
 8006668:	46a1      	mov	r9, r4
 800666a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800666e:	f1c1 0820 	rsb	r8, r1, #32
 8006672:	40cf      	lsrs	r7, r1
 8006674:	f105 0e04 	add.w	lr, r5, #4
 8006678:	4576      	cmp	r6, lr
 800667a:	46f4      	mov	ip, lr
 800667c:	d816      	bhi.n	80066ac <rshift+0x80>
 800667e:	1a9a      	subs	r2, r3, r2
 8006680:	0092      	lsls	r2, r2, #2
 8006682:	3a04      	subs	r2, #4
 8006684:	3501      	adds	r5, #1
 8006686:	42ae      	cmp	r6, r5
 8006688:	bf38      	it	cc
 800668a:	2200      	movcc	r2, #0
 800668c:	18a3      	adds	r3, r4, r2
 800668e:	50a7      	str	r7, [r4, r2]
 8006690:	b107      	cbz	r7, 8006694 <rshift+0x68>
 8006692:	3304      	adds	r3, #4
 8006694:	42a3      	cmp	r3, r4
 8006696:	eba3 0204 	sub.w	r2, r3, r4
 800669a:	bf08      	it	eq
 800669c:	2300      	moveq	r3, #0
 800669e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80066a2:	6102      	str	r2, [r0, #16]
 80066a4:	bf08      	it	eq
 80066a6:	6143      	streq	r3, [r0, #20]
 80066a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066ac:	f8dc c000 	ldr.w	ip, [ip]
 80066b0:	fa0c fc08 	lsl.w	ip, ip, r8
 80066b4:	ea4c 0707 	orr.w	r7, ip, r7
 80066b8:	f849 7b04 	str.w	r7, [r9], #4
 80066bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80066c0:	40cf      	lsrs	r7, r1
 80066c2:	e7d9      	b.n	8006678 <rshift+0x4c>
 80066c4:	f851 cb04 	ldr.w	ip, [r1], #4
 80066c8:	f847 cf04 	str.w	ip, [r7, #4]!
 80066cc:	e7c2      	b.n	8006654 <rshift+0x28>
 80066ce:	4623      	mov	r3, r4
 80066d0:	e7e0      	b.n	8006694 <rshift+0x68>

080066d2 <__hexdig_fun>:
 80066d2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80066d6:	2b09      	cmp	r3, #9
 80066d8:	d802      	bhi.n	80066e0 <__hexdig_fun+0xe>
 80066da:	3820      	subs	r0, #32
 80066dc:	b2c0      	uxtb	r0, r0
 80066de:	4770      	bx	lr
 80066e0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80066e4:	2b05      	cmp	r3, #5
 80066e6:	d801      	bhi.n	80066ec <__hexdig_fun+0x1a>
 80066e8:	3847      	subs	r0, #71	; 0x47
 80066ea:	e7f7      	b.n	80066dc <__hexdig_fun+0xa>
 80066ec:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80066f0:	2b05      	cmp	r3, #5
 80066f2:	d801      	bhi.n	80066f8 <__hexdig_fun+0x26>
 80066f4:	3827      	subs	r0, #39	; 0x27
 80066f6:	e7f1      	b.n	80066dc <__hexdig_fun+0xa>
 80066f8:	2000      	movs	r0, #0
 80066fa:	4770      	bx	lr

080066fc <__gethex>:
 80066fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006700:	b08b      	sub	sp, #44	; 0x2c
 8006702:	9305      	str	r3, [sp, #20]
 8006704:	4bb2      	ldr	r3, [pc, #712]	; (80069d0 <__gethex+0x2d4>)
 8006706:	9002      	str	r0, [sp, #8]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	468b      	mov	fp, r1
 800670c:	4618      	mov	r0, r3
 800670e:	4690      	mov	r8, r2
 8006710:	9303      	str	r3, [sp, #12]
 8006712:	f7f9 fd1d 	bl	8000150 <strlen>
 8006716:	4682      	mov	sl, r0
 8006718:	9b03      	ldr	r3, [sp, #12]
 800671a:	f8db 2000 	ldr.w	r2, [fp]
 800671e:	4403      	add	r3, r0
 8006720:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006724:	9306      	str	r3, [sp, #24]
 8006726:	1c93      	adds	r3, r2, #2
 8006728:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800672c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006730:	32fe      	adds	r2, #254	; 0xfe
 8006732:	18d1      	adds	r1, r2, r3
 8006734:	461f      	mov	r7, r3
 8006736:	f813 0b01 	ldrb.w	r0, [r3], #1
 800673a:	9101      	str	r1, [sp, #4]
 800673c:	2830      	cmp	r0, #48	; 0x30
 800673e:	d0f8      	beq.n	8006732 <__gethex+0x36>
 8006740:	f7ff ffc7 	bl	80066d2 <__hexdig_fun>
 8006744:	4604      	mov	r4, r0
 8006746:	2800      	cmp	r0, #0
 8006748:	d13a      	bne.n	80067c0 <__gethex+0xc4>
 800674a:	4652      	mov	r2, sl
 800674c:	4638      	mov	r0, r7
 800674e:	9903      	ldr	r1, [sp, #12]
 8006750:	f001 fa26 	bl	8007ba0 <strncmp>
 8006754:	4605      	mov	r5, r0
 8006756:	2800      	cmp	r0, #0
 8006758:	d166      	bne.n	8006828 <__gethex+0x12c>
 800675a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800675e:	eb07 060a 	add.w	r6, r7, sl
 8006762:	f7ff ffb6 	bl	80066d2 <__hexdig_fun>
 8006766:	2800      	cmp	r0, #0
 8006768:	d060      	beq.n	800682c <__gethex+0x130>
 800676a:	4633      	mov	r3, r6
 800676c:	7818      	ldrb	r0, [r3, #0]
 800676e:	461f      	mov	r7, r3
 8006770:	2830      	cmp	r0, #48	; 0x30
 8006772:	f103 0301 	add.w	r3, r3, #1
 8006776:	d0f9      	beq.n	800676c <__gethex+0x70>
 8006778:	f7ff ffab 	bl	80066d2 <__hexdig_fun>
 800677c:	2301      	movs	r3, #1
 800677e:	fab0 f480 	clz	r4, r0
 8006782:	4635      	mov	r5, r6
 8006784:	0964      	lsrs	r4, r4, #5
 8006786:	9301      	str	r3, [sp, #4]
 8006788:	463a      	mov	r2, r7
 800678a:	4616      	mov	r6, r2
 800678c:	7830      	ldrb	r0, [r6, #0]
 800678e:	3201      	adds	r2, #1
 8006790:	f7ff ff9f 	bl	80066d2 <__hexdig_fun>
 8006794:	2800      	cmp	r0, #0
 8006796:	d1f8      	bne.n	800678a <__gethex+0x8e>
 8006798:	4652      	mov	r2, sl
 800679a:	4630      	mov	r0, r6
 800679c:	9903      	ldr	r1, [sp, #12]
 800679e:	f001 f9ff 	bl	8007ba0 <strncmp>
 80067a2:	b980      	cbnz	r0, 80067c6 <__gethex+0xca>
 80067a4:	b94d      	cbnz	r5, 80067ba <__gethex+0xbe>
 80067a6:	eb06 050a 	add.w	r5, r6, sl
 80067aa:	462a      	mov	r2, r5
 80067ac:	4616      	mov	r6, r2
 80067ae:	7830      	ldrb	r0, [r6, #0]
 80067b0:	3201      	adds	r2, #1
 80067b2:	f7ff ff8e 	bl	80066d2 <__hexdig_fun>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d1f8      	bne.n	80067ac <__gethex+0xb0>
 80067ba:	1bad      	subs	r5, r5, r6
 80067bc:	00ad      	lsls	r5, r5, #2
 80067be:	e004      	b.n	80067ca <__gethex+0xce>
 80067c0:	2400      	movs	r4, #0
 80067c2:	4625      	mov	r5, r4
 80067c4:	e7e0      	b.n	8006788 <__gethex+0x8c>
 80067c6:	2d00      	cmp	r5, #0
 80067c8:	d1f7      	bne.n	80067ba <__gethex+0xbe>
 80067ca:	7833      	ldrb	r3, [r6, #0]
 80067cc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80067d0:	2b50      	cmp	r3, #80	; 0x50
 80067d2:	d139      	bne.n	8006848 <__gethex+0x14c>
 80067d4:	7873      	ldrb	r3, [r6, #1]
 80067d6:	2b2b      	cmp	r3, #43	; 0x2b
 80067d8:	d02a      	beq.n	8006830 <__gethex+0x134>
 80067da:	2b2d      	cmp	r3, #45	; 0x2d
 80067dc:	d02c      	beq.n	8006838 <__gethex+0x13c>
 80067de:	f04f 0900 	mov.w	r9, #0
 80067e2:	1c71      	adds	r1, r6, #1
 80067e4:	7808      	ldrb	r0, [r1, #0]
 80067e6:	f7ff ff74 	bl	80066d2 <__hexdig_fun>
 80067ea:	1e43      	subs	r3, r0, #1
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	2b18      	cmp	r3, #24
 80067f0:	d82a      	bhi.n	8006848 <__gethex+0x14c>
 80067f2:	f1a0 0210 	sub.w	r2, r0, #16
 80067f6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80067fa:	f7ff ff6a 	bl	80066d2 <__hexdig_fun>
 80067fe:	1e43      	subs	r3, r0, #1
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2b18      	cmp	r3, #24
 8006804:	d91b      	bls.n	800683e <__gethex+0x142>
 8006806:	f1b9 0f00 	cmp.w	r9, #0
 800680a:	d000      	beq.n	800680e <__gethex+0x112>
 800680c:	4252      	negs	r2, r2
 800680e:	4415      	add	r5, r2
 8006810:	f8cb 1000 	str.w	r1, [fp]
 8006814:	b1d4      	cbz	r4, 800684c <__gethex+0x150>
 8006816:	9b01      	ldr	r3, [sp, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	bf14      	ite	ne
 800681c:	2700      	movne	r7, #0
 800681e:	2706      	moveq	r7, #6
 8006820:	4638      	mov	r0, r7
 8006822:	b00b      	add	sp, #44	; 0x2c
 8006824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006828:	463e      	mov	r6, r7
 800682a:	4625      	mov	r5, r4
 800682c:	2401      	movs	r4, #1
 800682e:	e7cc      	b.n	80067ca <__gethex+0xce>
 8006830:	f04f 0900 	mov.w	r9, #0
 8006834:	1cb1      	adds	r1, r6, #2
 8006836:	e7d5      	b.n	80067e4 <__gethex+0xe8>
 8006838:	f04f 0901 	mov.w	r9, #1
 800683c:	e7fa      	b.n	8006834 <__gethex+0x138>
 800683e:	230a      	movs	r3, #10
 8006840:	fb03 0202 	mla	r2, r3, r2, r0
 8006844:	3a10      	subs	r2, #16
 8006846:	e7d6      	b.n	80067f6 <__gethex+0xfa>
 8006848:	4631      	mov	r1, r6
 800684a:	e7e1      	b.n	8006810 <__gethex+0x114>
 800684c:	4621      	mov	r1, r4
 800684e:	1bf3      	subs	r3, r6, r7
 8006850:	3b01      	subs	r3, #1
 8006852:	2b07      	cmp	r3, #7
 8006854:	dc0a      	bgt.n	800686c <__gethex+0x170>
 8006856:	9802      	ldr	r0, [sp, #8]
 8006858:	f000 fa88 	bl	8006d6c <_Balloc>
 800685c:	4604      	mov	r4, r0
 800685e:	b940      	cbnz	r0, 8006872 <__gethex+0x176>
 8006860:	4602      	mov	r2, r0
 8006862:	21de      	movs	r1, #222	; 0xde
 8006864:	4b5b      	ldr	r3, [pc, #364]	; (80069d4 <__gethex+0x2d8>)
 8006866:	485c      	ldr	r0, [pc, #368]	; (80069d8 <__gethex+0x2dc>)
 8006868:	f001 f9bc 	bl	8007be4 <__assert_func>
 800686c:	3101      	adds	r1, #1
 800686e:	105b      	asrs	r3, r3, #1
 8006870:	e7ef      	b.n	8006852 <__gethex+0x156>
 8006872:	f04f 0b00 	mov.w	fp, #0
 8006876:	f100 0914 	add.w	r9, r0, #20
 800687a:	f1ca 0301 	rsb	r3, sl, #1
 800687e:	f8cd 9010 	str.w	r9, [sp, #16]
 8006882:	f8cd b004 	str.w	fp, [sp, #4]
 8006886:	9308      	str	r3, [sp, #32]
 8006888:	42b7      	cmp	r7, r6
 800688a:	d33f      	bcc.n	800690c <__gethex+0x210>
 800688c:	9f04      	ldr	r7, [sp, #16]
 800688e:	9b01      	ldr	r3, [sp, #4]
 8006890:	f847 3b04 	str.w	r3, [r7], #4
 8006894:	eba7 0709 	sub.w	r7, r7, r9
 8006898:	10bf      	asrs	r7, r7, #2
 800689a:	6127      	str	r7, [r4, #16]
 800689c:	4618      	mov	r0, r3
 800689e:	f000 fb57 	bl	8006f50 <__hi0bits>
 80068a2:	017f      	lsls	r7, r7, #5
 80068a4:	f8d8 6000 	ldr.w	r6, [r8]
 80068a8:	1a3f      	subs	r7, r7, r0
 80068aa:	42b7      	cmp	r7, r6
 80068ac:	dd62      	ble.n	8006974 <__gethex+0x278>
 80068ae:	1bbf      	subs	r7, r7, r6
 80068b0:	4639      	mov	r1, r7
 80068b2:	4620      	mov	r0, r4
 80068b4:	f000 fef1 	bl	800769a <__any_on>
 80068b8:	4682      	mov	sl, r0
 80068ba:	b1a8      	cbz	r0, 80068e8 <__gethex+0x1ec>
 80068bc:	f04f 0a01 	mov.w	sl, #1
 80068c0:	1e7b      	subs	r3, r7, #1
 80068c2:	1159      	asrs	r1, r3, #5
 80068c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80068c8:	f003 021f 	and.w	r2, r3, #31
 80068cc:	fa0a f202 	lsl.w	r2, sl, r2
 80068d0:	420a      	tst	r2, r1
 80068d2:	d009      	beq.n	80068e8 <__gethex+0x1ec>
 80068d4:	4553      	cmp	r3, sl
 80068d6:	dd05      	ble.n	80068e4 <__gethex+0x1e8>
 80068d8:	4620      	mov	r0, r4
 80068da:	1eb9      	subs	r1, r7, #2
 80068dc:	f000 fedd 	bl	800769a <__any_on>
 80068e0:	2800      	cmp	r0, #0
 80068e2:	d144      	bne.n	800696e <__gethex+0x272>
 80068e4:	f04f 0a02 	mov.w	sl, #2
 80068e8:	4639      	mov	r1, r7
 80068ea:	4620      	mov	r0, r4
 80068ec:	f7ff fe9e 	bl	800662c <rshift>
 80068f0:	443d      	add	r5, r7
 80068f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80068f6:	42ab      	cmp	r3, r5
 80068f8:	da4a      	bge.n	8006990 <__gethex+0x294>
 80068fa:	4621      	mov	r1, r4
 80068fc:	9802      	ldr	r0, [sp, #8]
 80068fe:	f000 fa75 	bl	8006dec <_Bfree>
 8006902:	2300      	movs	r3, #0
 8006904:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006906:	27a3      	movs	r7, #163	; 0xa3
 8006908:	6013      	str	r3, [r2, #0]
 800690a:	e789      	b.n	8006820 <__gethex+0x124>
 800690c:	1e73      	subs	r3, r6, #1
 800690e:	9a06      	ldr	r2, [sp, #24]
 8006910:	9307      	str	r3, [sp, #28]
 8006912:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006916:	4293      	cmp	r3, r2
 8006918:	d019      	beq.n	800694e <__gethex+0x252>
 800691a:	f1bb 0f20 	cmp.w	fp, #32
 800691e:	d107      	bne.n	8006930 <__gethex+0x234>
 8006920:	9b04      	ldr	r3, [sp, #16]
 8006922:	9a01      	ldr	r2, [sp, #4]
 8006924:	f843 2b04 	str.w	r2, [r3], #4
 8006928:	9304      	str	r3, [sp, #16]
 800692a:	2300      	movs	r3, #0
 800692c:	469b      	mov	fp, r3
 800692e:	9301      	str	r3, [sp, #4]
 8006930:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006934:	f7ff fecd 	bl	80066d2 <__hexdig_fun>
 8006938:	9b01      	ldr	r3, [sp, #4]
 800693a:	f000 000f 	and.w	r0, r0, #15
 800693e:	fa00 f00b 	lsl.w	r0, r0, fp
 8006942:	4303      	orrs	r3, r0
 8006944:	9301      	str	r3, [sp, #4]
 8006946:	f10b 0b04 	add.w	fp, fp, #4
 800694a:	9b07      	ldr	r3, [sp, #28]
 800694c:	e00d      	b.n	800696a <__gethex+0x26e>
 800694e:	9a08      	ldr	r2, [sp, #32]
 8006950:	1e73      	subs	r3, r6, #1
 8006952:	4413      	add	r3, r2
 8006954:	42bb      	cmp	r3, r7
 8006956:	d3e0      	bcc.n	800691a <__gethex+0x21e>
 8006958:	4618      	mov	r0, r3
 800695a:	4652      	mov	r2, sl
 800695c:	9903      	ldr	r1, [sp, #12]
 800695e:	9309      	str	r3, [sp, #36]	; 0x24
 8006960:	f001 f91e 	bl	8007ba0 <strncmp>
 8006964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006966:	2800      	cmp	r0, #0
 8006968:	d1d7      	bne.n	800691a <__gethex+0x21e>
 800696a:	461e      	mov	r6, r3
 800696c:	e78c      	b.n	8006888 <__gethex+0x18c>
 800696e:	f04f 0a03 	mov.w	sl, #3
 8006972:	e7b9      	b.n	80068e8 <__gethex+0x1ec>
 8006974:	da09      	bge.n	800698a <__gethex+0x28e>
 8006976:	1bf7      	subs	r7, r6, r7
 8006978:	4621      	mov	r1, r4
 800697a:	463a      	mov	r2, r7
 800697c:	9802      	ldr	r0, [sp, #8]
 800697e:	f000 fc4d 	bl	800721c <__lshift>
 8006982:	4604      	mov	r4, r0
 8006984:	1bed      	subs	r5, r5, r7
 8006986:	f100 0914 	add.w	r9, r0, #20
 800698a:	f04f 0a00 	mov.w	sl, #0
 800698e:	e7b0      	b.n	80068f2 <__gethex+0x1f6>
 8006990:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006994:	42a8      	cmp	r0, r5
 8006996:	dd72      	ble.n	8006a7e <__gethex+0x382>
 8006998:	1b45      	subs	r5, r0, r5
 800699a:	42ae      	cmp	r6, r5
 800699c:	dc35      	bgt.n	8006a0a <__gethex+0x30e>
 800699e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d029      	beq.n	80069fa <__gethex+0x2fe>
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	d02b      	beq.n	8006a02 <__gethex+0x306>
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d11c      	bne.n	80069e8 <__gethex+0x2ec>
 80069ae:	42ae      	cmp	r6, r5
 80069b0:	d11a      	bne.n	80069e8 <__gethex+0x2ec>
 80069b2:	2e01      	cmp	r6, #1
 80069b4:	d112      	bne.n	80069dc <__gethex+0x2e0>
 80069b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80069ba:	9a05      	ldr	r2, [sp, #20]
 80069bc:	2762      	movs	r7, #98	; 0x62
 80069be:	6013      	str	r3, [r2, #0]
 80069c0:	2301      	movs	r3, #1
 80069c2:	6123      	str	r3, [r4, #16]
 80069c4:	f8c9 3000 	str.w	r3, [r9]
 80069c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069ca:	601c      	str	r4, [r3, #0]
 80069cc:	e728      	b.n	8006820 <__gethex+0x124>
 80069ce:	bf00      	nop
 80069d0:	08009800 	.word	0x08009800
 80069d4:	08009788 	.word	0x08009788
 80069d8:	08009799 	.word	0x08009799
 80069dc:	4620      	mov	r0, r4
 80069de:	1e71      	subs	r1, r6, #1
 80069e0:	f000 fe5b 	bl	800769a <__any_on>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	d1e6      	bne.n	80069b6 <__gethex+0x2ba>
 80069e8:	4621      	mov	r1, r4
 80069ea:	9802      	ldr	r0, [sp, #8]
 80069ec:	f000 f9fe 	bl	8006dec <_Bfree>
 80069f0:	2300      	movs	r3, #0
 80069f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80069f4:	2750      	movs	r7, #80	; 0x50
 80069f6:	6013      	str	r3, [r2, #0]
 80069f8:	e712      	b.n	8006820 <__gethex+0x124>
 80069fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1f3      	bne.n	80069e8 <__gethex+0x2ec>
 8006a00:	e7d9      	b.n	80069b6 <__gethex+0x2ba>
 8006a02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1d6      	bne.n	80069b6 <__gethex+0x2ba>
 8006a08:	e7ee      	b.n	80069e8 <__gethex+0x2ec>
 8006a0a:	1e6f      	subs	r7, r5, #1
 8006a0c:	f1ba 0f00 	cmp.w	sl, #0
 8006a10:	d132      	bne.n	8006a78 <__gethex+0x37c>
 8006a12:	b127      	cbz	r7, 8006a1e <__gethex+0x322>
 8006a14:	4639      	mov	r1, r7
 8006a16:	4620      	mov	r0, r4
 8006a18:	f000 fe3f 	bl	800769a <__any_on>
 8006a1c:	4682      	mov	sl, r0
 8006a1e:	2101      	movs	r1, #1
 8006a20:	117b      	asrs	r3, r7, #5
 8006a22:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006a26:	f007 071f 	and.w	r7, r7, #31
 8006a2a:	fa01 f707 	lsl.w	r7, r1, r7
 8006a2e:	421f      	tst	r7, r3
 8006a30:	f04f 0702 	mov.w	r7, #2
 8006a34:	4629      	mov	r1, r5
 8006a36:	4620      	mov	r0, r4
 8006a38:	bf18      	it	ne
 8006a3a:	f04a 0a02 	orrne.w	sl, sl, #2
 8006a3e:	1b76      	subs	r6, r6, r5
 8006a40:	f7ff fdf4 	bl	800662c <rshift>
 8006a44:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006a48:	f1ba 0f00 	cmp.w	sl, #0
 8006a4c:	d048      	beq.n	8006ae0 <__gethex+0x3e4>
 8006a4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d015      	beq.n	8006a82 <__gethex+0x386>
 8006a56:	2b03      	cmp	r3, #3
 8006a58:	d017      	beq.n	8006a8a <__gethex+0x38e>
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d109      	bne.n	8006a72 <__gethex+0x376>
 8006a5e:	f01a 0f02 	tst.w	sl, #2
 8006a62:	d006      	beq.n	8006a72 <__gethex+0x376>
 8006a64:	f8d9 0000 	ldr.w	r0, [r9]
 8006a68:	ea4a 0a00 	orr.w	sl, sl, r0
 8006a6c:	f01a 0f01 	tst.w	sl, #1
 8006a70:	d10e      	bne.n	8006a90 <__gethex+0x394>
 8006a72:	f047 0710 	orr.w	r7, r7, #16
 8006a76:	e033      	b.n	8006ae0 <__gethex+0x3e4>
 8006a78:	f04f 0a01 	mov.w	sl, #1
 8006a7c:	e7cf      	b.n	8006a1e <__gethex+0x322>
 8006a7e:	2701      	movs	r7, #1
 8006a80:	e7e2      	b.n	8006a48 <__gethex+0x34c>
 8006a82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a84:	f1c3 0301 	rsb	r3, r3, #1
 8006a88:	9315      	str	r3, [sp, #84]	; 0x54
 8006a8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d0f0      	beq.n	8006a72 <__gethex+0x376>
 8006a90:	f04f 0c00 	mov.w	ip, #0
 8006a94:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006a98:	f104 0314 	add.w	r3, r4, #20
 8006a9c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006aa0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aaa:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006aae:	d01c      	beq.n	8006aea <__gethex+0x3ee>
 8006ab0:	3201      	adds	r2, #1
 8006ab2:	6002      	str	r2, [r0, #0]
 8006ab4:	2f02      	cmp	r7, #2
 8006ab6:	f104 0314 	add.w	r3, r4, #20
 8006aba:	d13d      	bne.n	8006b38 <__gethex+0x43c>
 8006abc:	f8d8 2000 	ldr.w	r2, [r8]
 8006ac0:	3a01      	subs	r2, #1
 8006ac2:	42b2      	cmp	r2, r6
 8006ac4:	d10a      	bne.n	8006adc <__gethex+0x3e0>
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	1171      	asrs	r1, r6, #5
 8006aca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ace:	f006 061f 	and.w	r6, r6, #31
 8006ad2:	fa02 f606 	lsl.w	r6, r2, r6
 8006ad6:	421e      	tst	r6, r3
 8006ad8:	bf18      	it	ne
 8006ada:	4617      	movne	r7, r2
 8006adc:	f047 0720 	orr.w	r7, r7, #32
 8006ae0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ae2:	601c      	str	r4, [r3, #0]
 8006ae4:	9b05      	ldr	r3, [sp, #20]
 8006ae6:	601d      	str	r5, [r3, #0]
 8006ae8:	e69a      	b.n	8006820 <__gethex+0x124>
 8006aea:	4299      	cmp	r1, r3
 8006aec:	f843 cc04 	str.w	ip, [r3, #-4]
 8006af0:	d8d8      	bhi.n	8006aa4 <__gethex+0x3a8>
 8006af2:	68a3      	ldr	r3, [r4, #8]
 8006af4:	459b      	cmp	fp, r3
 8006af6:	db17      	blt.n	8006b28 <__gethex+0x42c>
 8006af8:	6861      	ldr	r1, [r4, #4]
 8006afa:	9802      	ldr	r0, [sp, #8]
 8006afc:	3101      	adds	r1, #1
 8006afe:	f000 f935 	bl	8006d6c <_Balloc>
 8006b02:	4681      	mov	r9, r0
 8006b04:	b918      	cbnz	r0, 8006b0e <__gethex+0x412>
 8006b06:	4602      	mov	r2, r0
 8006b08:	2184      	movs	r1, #132	; 0x84
 8006b0a:	4b19      	ldr	r3, [pc, #100]	; (8006b70 <__gethex+0x474>)
 8006b0c:	e6ab      	b.n	8006866 <__gethex+0x16a>
 8006b0e:	6922      	ldr	r2, [r4, #16]
 8006b10:	f104 010c 	add.w	r1, r4, #12
 8006b14:	3202      	adds	r2, #2
 8006b16:	0092      	lsls	r2, r2, #2
 8006b18:	300c      	adds	r0, #12
 8006b1a:	f000 f919 	bl	8006d50 <memcpy>
 8006b1e:	4621      	mov	r1, r4
 8006b20:	9802      	ldr	r0, [sp, #8]
 8006b22:	f000 f963 	bl	8006dec <_Bfree>
 8006b26:	464c      	mov	r4, r9
 8006b28:	6923      	ldr	r3, [r4, #16]
 8006b2a:	1c5a      	adds	r2, r3, #1
 8006b2c:	6122      	str	r2, [r4, #16]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b34:	615a      	str	r2, [r3, #20]
 8006b36:	e7bd      	b.n	8006ab4 <__gethex+0x3b8>
 8006b38:	6922      	ldr	r2, [r4, #16]
 8006b3a:	455a      	cmp	r2, fp
 8006b3c:	dd0b      	ble.n	8006b56 <__gethex+0x45a>
 8006b3e:	2101      	movs	r1, #1
 8006b40:	4620      	mov	r0, r4
 8006b42:	f7ff fd73 	bl	800662c <rshift>
 8006b46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b4a:	3501      	adds	r5, #1
 8006b4c:	42ab      	cmp	r3, r5
 8006b4e:	f6ff aed4 	blt.w	80068fa <__gethex+0x1fe>
 8006b52:	2701      	movs	r7, #1
 8006b54:	e7c2      	b.n	8006adc <__gethex+0x3e0>
 8006b56:	f016 061f 	ands.w	r6, r6, #31
 8006b5a:	d0fa      	beq.n	8006b52 <__gethex+0x456>
 8006b5c:	4453      	add	r3, sl
 8006b5e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006b62:	f000 f9f5 	bl	8006f50 <__hi0bits>
 8006b66:	f1c6 0620 	rsb	r6, r6, #32
 8006b6a:	42b0      	cmp	r0, r6
 8006b6c:	dbe7      	blt.n	8006b3e <__gethex+0x442>
 8006b6e:	e7f0      	b.n	8006b52 <__gethex+0x456>
 8006b70:	08009788 	.word	0x08009788

08006b74 <L_shift>:
 8006b74:	f1c2 0208 	rsb	r2, r2, #8
 8006b78:	0092      	lsls	r2, r2, #2
 8006b7a:	b570      	push	{r4, r5, r6, lr}
 8006b7c:	f1c2 0620 	rsb	r6, r2, #32
 8006b80:	6843      	ldr	r3, [r0, #4]
 8006b82:	6804      	ldr	r4, [r0, #0]
 8006b84:	fa03 f506 	lsl.w	r5, r3, r6
 8006b88:	432c      	orrs	r4, r5
 8006b8a:	40d3      	lsrs	r3, r2
 8006b8c:	6004      	str	r4, [r0, #0]
 8006b8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b92:	4288      	cmp	r0, r1
 8006b94:	d3f4      	bcc.n	8006b80 <L_shift+0xc>
 8006b96:	bd70      	pop	{r4, r5, r6, pc}

08006b98 <__match>:
 8006b98:	b530      	push	{r4, r5, lr}
 8006b9a:	6803      	ldr	r3, [r0, #0]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ba2:	b914      	cbnz	r4, 8006baa <__match+0x12>
 8006ba4:	6003      	str	r3, [r0, #0]
 8006ba6:	2001      	movs	r0, #1
 8006ba8:	bd30      	pop	{r4, r5, pc}
 8006baa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006bb2:	2d19      	cmp	r5, #25
 8006bb4:	bf98      	it	ls
 8006bb6:	3220      	addls	r2, #32
 8006bb8:	42a2      	cmp	r2, r4
 8006bba:	d0f0      	beq.n	8006b9e <__match+0x6>
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	e7f3      	b.n	8006ba8 <__match+0x10>

08006bc0 <__hexnan>:
 8006bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc4:	2500      	movs	r5, #0
 8006bc6:	680b      	ldr	r3, [r1, #0]
 8006bc8:	4682      	mov	sl, r0
 8006bca:	115e      	asrs	r6, r3, #5
 8006bcc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006bd0:	f013 031f 	ands.w	r3, r3, #31
 8006bd4:	bf18      	it	ne
 8006bd6:	3604      	addne	r6, #4
 8006bd8:	1f37      	subs	r7, r6, #4
 8006bda:	46b9      	mov	r9, r7
 8006bdc:	463c      	mov	r4, r7
 8006bde:	46ab      	mov	fp, r5
 8006be0:	b087      	sub	sp, #28
 8006be2:	4690      	mov	r8, r2
 8006be4:	6802      	ldr	r2, [r0, #0]
 8006be6:	9301      	str	r3, [sp, #4]
 8006be8:	f846 5c04 	str.w	r5, [r6, #-4]
 8006bec:	9502      	str	r5, [sp, #8]
 8006bee:	7851      	ldrb	r1, [r2, #1]
 8006bf0:	1c53      	adds	r3, r2, #1
 8006bf2:	9303      	str	r3, [sp, #12]
 8006bf4:	b341      	cbz	r1, 8006c48 <__hexnan+0x88>
 8006bf6:	4608      	mov	r0, r1
 8006bf8:	9205      	str	r2, [sp, #20]
 8006bfa:	9104      	str	r1, [sp, #16]
 8006bfc:	f7ff fd69 	bl	80066d2 <__hexdig_fun>
 8006c00:	2800      	cmp	r0, #0
 8006c02:	d14f      	bne.n	8006ca4 <__hexnan+0xe4>
 8006c04:	9904      	ldr	r1, [sp, #16]
 8006c06:	9a05      	ldr	r2, [sp, #20]
 8006c08:	2920      	cmp	r1, #32
 8006c0a:	d818      	bhi.n	8006c3e <__hexnan+0x7e>
 8006c0c:	9b02      	ldr	r3, [sp, #8]
 8006c0e:	459b      	cmp	fp, r3
 8006c10:	dd13      	ble.n	8006c3a <__hexnan+0x7a>
 8006c12:	454c      	cmp	r4, r9
 8006c14:	d206      	bcs.n	8006c24 <__hexnan+0x64>
 8006c16:	2d07      	cmp	r5, #7
 8006c18:	dc04      	bgt.n	8006c24 <__hexnan+0x64>
 8006c1a:	462a      	mov	r2, r5
 8006c1c:	4649      	mov	r1, r9
 8006c1e:	4620      	mov	r0, r4
 8006c20:	f7ff ffa8 	bl	8006b74 <L_shift>
 8006c24:	4544      	cmp	r4, r8
 8006c26:	d950      	bls.n	8006cca <__hexnan+0x10a>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	f1a4 0904 	sub.w	r9, r4, #4
 8006c2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c32:	461d      	mov	r5, r3
 8006c34:	464c      	mov	r4, r9
 8006c36:	f8cd b008 	str.w	fp, [sp, #8]
 8006c3a:	9a03      	ldr	r2, [sp, #12]
 8006c3c:	e7d7      	b.n	8006bee <__hexnan+0x2e>
 8006c3e:	2929      	cmp	r1, #41	; 0x29
 8006c40:	d156      	bne.n	8006cf0 <__hexnan+0x130>
 8006c42:	3202      	adds	r2, #2
 8006c44:	f8ca 2000 	str.w	r2, [sl]
 8006c48:	f1bb 0f00 	cmp.w	fp, #0
 8006c4c:	d050      	beq.n	8006cf0 <__hexnan+0x130>
 8006c4e:	454c      	cmp	r4, r9
 8006c50:	d206      	bcs.n	8006c60 <__hexnan+0xa0>
 8006c52:	2d07      	cmp	r5, #7
 8006c54:	dc04      	bgt.n	8006c60 <__hexnan+0xa0>
 8006c56:	462a      	mov	r2, r5
 8006c58:	4649      	mov	r1, r9
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f7ff ff8a 	bl	8006b74 <L_shift>
 8006c60:	4544      	cmp	r4, r8
 8006c62:	d934      	bls.n	8006cce <__hexnan+0x10e>
 8006c64:	4623      	mov	r3, r4
 8006c66:	f1a8 0204 	sub.w	r2, r8, #4
 8006c6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8006c6e:	429f      	cmp	r7, r3
 8006c70:	f842 1f04 	str.w	r1, [r2, #4]!
 8006c74:	d2f9      	bcs.n	8006c6a <__hexnan+0xaa>
 8006c76:	1b3b      	subs	r3, r7, r4
 8006c78:	f023 0303 	bic.w	r3, r3, #3
 8006c7c:	3304      	adds	r3, #4
 8006c7e:	3401      	adds	r4, #1
 8006c80:	3e03      	subs	r6, #3
 8006c82:	42b4      	cmp	r4, r6
 8006c84:	bf88      	it	hi
 8006c86:	2304      	movhi	r3, #4
 8006c88:	2200      	movs	r2, #0
 8006c8a:	4443      	add	r3, r8
 8006c8c:	f843 2b04 	str.w	r2, [r3], #4
 8006c90:	429f      	cmp	r7, r3
 8006c92:	d2fb      	bcs.n	8006c8c <__hexnan+0xcc>
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	b91b      	cbnz	r3, 8006ca0 <__hexnan+0xe0>
 8006c98:	4547      	cmp	r7, r8
 8006c9a:	d127      	bne.n	8006cec <__hexnan+0x12c>
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	603b      	str	r3, [r7, #0]
 8006ca0:	2005      	movs	r0, #5
 8006ca2:	e026      	b.n	8006cf2 <__hexnan+0x132>
 8006ca4:	3501      	adds	r5, #1
 8006ca6:	2d08      	cmp	r5, #8
 8006ca8:	f10b 0b01 	add.w	fp, fp, #1
 8006cac:	dd06      	ble.n	8006cbc <__hexnan+0xfc>
 8006cae:	4544      	cmp	r4, r8
 8006cb0:	d9c3      	bls.n	8006c3a <__hexnan+0x7a>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	2501      	movs	r5, #1
 8006cb6:	f844 3c04 	str.w	r3, [r4, #-4]
 8006cba:	3c04      	subs	r4, #4
 8006cbc:	6822      	ldr	r2, [r4, #0]
 8006cbe:	f000 000f 	and.w	r0, r0, #15
 8006cc2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006cc6:	6022      	str	r2, [r4, #0]
 8006cc8:	e7b7      	b.n	8006c3a <__hexnan+0x7a>
 8006cca:	2508      	movs	r5, #8
 8006ccc:	e7b5      	b.n	8006c3a <__hexnan+0x7a>
 8006cce:	9b01      	ldr	r3, [sp, #4]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0df      	beq.n	8006c94 <__hexnan+0xd4>
 8006cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd8:	f1c3 0320 	rsb	r3, r3, #32
 8006cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8006ce0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006ce4:	401a      	ands	r2, r3
 8006ce6:	f846 2c04 	str.w	r2, [r6, #-4]
 8006cea:	e7d3      	b.n	8006c94 <__hexnan+0xd4>
 8006cec:	3f04      	subs	r7, #4
 8006cee:	e7d1      	b.n	8006c94 <__hexnan+0xd4>
 8006cf0:	2004      	movs	r0, #4
 8006cf2:	b007      	add	sp, #28
 8006cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006cf8 <_localeconv_r>:
 8006cf8:	4800      	ldr	r0, [pc, #0]	; (8006cfc <_localeconv_r+0x4>)
 8006cfa:	4770      	bx	lr
 8006cfc:	200001d4 	.word	0x200001d4

08006d00 <malloc>:
 8006d00:	4b02      	ldr	r3, [pc, #8]	; (8006d0c <malloc+0xc>)
 8006d02:	4601      	mov	r1, r0
 8006d04:	6818      	ldr	r0, [r3, #0]
 8006d06:	f000 bd65 	b.w	80077d4 <_malloc_r>
 8006d0a:	bf00      	nop
 8006d0c:	2000007c 	.word	0x2000007c

08006d10 <__ascii_mbtowc>:
 8006d10:	b082      	sub	sp, #8
 8006d12:	b901      	cbnz	r1, 8006d16 <__ascii_mbtowc+0x6>
 8006d14:	a901      	add	r1, sp, #4
 8006d16:	b142      	cbz	r2, 8006d2a <__ascii_mbtowc+0x1a>
 8006d18:	b14b      	cbz	r3, 8006d2e <__ascii_mbtowc+0x1e>
 8006d1a:	7813      	ldrb	r3, [r2, #0]
 8006d1c:	600b      	str	r3, [r1, #0]
 8006d1e:	7812      	ldrb	r2, [r2, #0]
 8006d20:	1e10      	subs	r0, r2, #0
 8006d22:	bf18      	it	ne
 8006d24:	2001      	movne	r0, #1
 8006d26:	b002      	add	sp, #8
 8006d28:	4770      	bx	lr
 8006d2a:	4610      	mov	r0, r2
 8006d2c:	e7fb      	b.n	8006d26 <__ascii_mbtowc+0x16>
 8006d2e:	f06f 0001 	mvn.w	r0, #1
 8006d32:	e7f8      	b.n	8006d26 <__ascii_mbtowc+0x16>

08006d34 <memchr>:
 8006d34:	4603      	mov	r3, r0
 8006d36:	b510      	push	{r4, lr}
 8006d38:	b2c9      	uxtb	r1, r1
 8006d3a:	4402      	add	r2, r0
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	4618      	mov	r0, r3
 8006d40:	d101      	bne.n	8006d46 <memchr+0x12>
 8006d42:	2000      	movs	r0, #0
 8006d44:	e003      	b.n	8006d4e <memchr+0x1a>
 8006d46:	7804      	ldrb	r4, [r0, #0]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	428c      	cmp	r4, r1
 8006d4c:	d1f6      	bne.n	8006d3c <memchr+0x8>
 8006d4e:	bd10      	pop	{r4, pc}

08006d50 <memcpy>:
 8006d50:	440a      	add	r2, r1
 8006d52:	4291      	cmp	r1, r2
 8006d54:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d58:	d100      	bne.n	8006d5c <memcpy+0xc>
 8006d5a:	4770      	bx	lr
 8006d5c:	b510      	push	{r4, lr}
 8006d5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d62:	4291      	cmp	r1, r2
 8006d64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d68:	d1f9      	bne.n	8006d5e <memcpy+0xe>
 8006d6a:	bd10      	pop	{r4, pc}

08006d6c <_Balloc>:
 8006d6c:	b570      	push	{r4, r5, r6, lr}
 8006d6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d70:	4604      	mov	r4, r0
 8006d72:	460d      	mov	r5, r1
 8006d74:	b976      	cbnz	r6, 8006d94 <_Balloc+0x28>
 8006d76:	2010      	movs	r0, #16
 8006d78:	f7ff ffc2 	bl	8006d00 <malloc>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	6260      	str	r0, [r4, #36]	; 0x24
 8006d80:	b920      	cbnz	r0, 8006d8c <_Balloc+0x20>
 8006d82:	2166      	movs	r1, #102	; 0x66
 8006d84:	4b17      	ldr	r3, [pc, #92]	; (8006de4 <_Balloc+0x78>)
 8006d86:	4818      	ldr	r0, [pc, #96]	; (8006de8 <_Balloc+0x7c>)
 8006d88:	f000 ff2c 	bl	8007be4 <__assert_func>
 8006d8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d90:	6006      	str	r6, [r0, #0]
 8006d92:	60c6      	str	r6, [r0, #12]
 8006d94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006d96:	68f3      	ldr	r3, [r6, #12]
 8006d98:	b183      	cbz	r3, 8006dbc <_Balloc+0x50>
 8006d9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006da2:	b9b8      	cbnz	r0, 8006dd4 <_Balloc+0x68>
 8006da4:	2101      	movs	r1, #1
 8006da6:	fa01 f605 	lsl.w	r6, r1, r5
 8006daa:	1d72      	adds	r2, r6, #5
 8006dac:	4620      	mov	r0, r4
 8006dae:	0092      	lsls	r2, r2, #2
 8006db0:	f000 fc94 	bl	80076dc <_calloc_r>
 8006db4:	b160      	cbz	r0, 8006dd0 <_Balloc+0x64>
 8006db6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006dba:	e00e      	b.n	8006dda <_Balloc+0x6e>
 8006dbc:	2221      	movs	r2, #33	; 0x21
 8006dbe:	2104      	movs	r1, #4
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	f000 fc8b 	bl	80076dc <_calloc_r>
 8006dc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dc8:	60f0      	str	r0, [r6, #12]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d1e4      	bne.n	8006d9a <_Balloc+0x2e>
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	bd70      	pop	{r4, r5, r6, pc}
 8006dd4:	6802      	ldr	r2, [r0, #0]
 8006dd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006dda:	2300      	movs	r3, #0
 8006ddc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006de0:	e7f7      	b.n	8006dd2 <_Balloc+0x66>
 8006de2:	bf00      	nop
 8006de4:	08009716 	.word	0x08009716
 8006de8:	08009814 	.word	0x08009814

08006dec <_Bfree>:
 8006dec:	b570      	push	{r4, r5, r6, lr}
 8006dee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006df0:	4605      	mov	r5, r0
 8006df2:	460c      	mov	r4, r1
 8006df4:	b976      	cbnz	r6, 8006e14 <_Bfree+0x28>
 8006df6:	2010      	movs	r0, #16
 8006df8:	f7ff ff82 	bl	8006d00 <malloc>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	6268      	str	r0, [r5, #36]	; 0x24
 8006e00:	b920      	cbnz	r0, 8006e0c <_Bfree+0x20>
 8006e02:	218a      	movs	r1, #138	; 0x8a
 8006e04:	4b08      	ldr	r3, [pc, #32]	; (8006e28 <_Bfree+0x3c>)
 8006e06:	4809      	ldr	r0, [pc, #36]	; (8006e2c <_Bfree+0x40>)
 8006e08:	f000 feec 	bl	8007be4 <__assert_func>
 8006e0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e10:	6006      	str	r6, [r0, #0]
 8006e12:	60c6      	str	r6, [r0, #12]
 8006e14:	b13c      	cbz	r4, 8006e26 <_Bfree+0x3a>
 8006e16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e18:	6862      	ldr	r2, [r4, #4]
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e20:	6021      	str	r1, [r4, #0]
 8006e22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e26:	bd70      	pop	{r4, r5, r6, pc}
 8006e28:	08009716 	.word	0x08009716
 8006e2c:	08009814 	.word	0x08009814

08006e30 <__multadd>:
 8006e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e34:	4607      	mov	r7, r0
 8006e36:	460c      	mov	r4, r1
 8006e38:	461e      	mov	r6, r3
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	690d      	ldr	r5, [r1, #16]
 8006e3e:	f101 0c14 	add.w	ip, r1, #20
 8006e42:	f8dc 3000 	ldr.w	r3, [ip]
 8006e46:	3001      	adds	r0, #1
 8006e48:	b299      	uxth	r1, r3
 8006e4a:	fb02 6101 	mla	r1, r2, r1, r6
 8006e4e:	0c1e      	lsrs	r6, r3, #16
 8006e50:	0c0b      	lsrs	r3, r1, #16
 8006e52:	fb02 3306 	mla	r3, r2, r6, r3
 8006e56:	b289      	uxth	r1, r1
 8006e58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e5c:	4285      	cmp	r5, r0
 8006e5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e62:	f84c 1b04 	str.w	r1, [ip], #4
 8006e66:	dcec      	bgt.n	8006e42 <__multadd+0x12>
 8006e68:	b30e      	cbz	r6, 8006eae <__multadd+0x7e>
 8006e6a:	68a3      	ldr	r3, [r4, #8]
 8006e6c:	42ab      	cmp	r3, r5
 8006e6e:	dc19      	bgt.n	8006ea4 <__multadd+0x74>
 8006e70:	6861      	ldr	r1, [r4, #4]
 8006e72:	4638      	mov	r0, r7
 8006e74:	3101      	adds	r1, #1
 8006e76:	f7ff ff79 	bl	8006d6c <_Balloc>
 8006e7a:	4680      	mov	r8, r0
 8006e7c:	b928      	cbnz	r0, 8006e8a <__multadd+0x5a>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	21b5      	movs	r1, #181	; 0xb5
 8006e82:	4b0c      	ldr	r3, [pc, #48]	; (8006eb4 <__multadd+0x84>)
 8006e84:	480c      	ldr	r0, [pc, #48]	; (8006eb8 <__multadd+0x88>)
 8006e86:	f000 fead 	bl	8007be4 <__assert_func>
 8006e8a:	6922      	ldr	r2, [r4, #16]
 8006e8c:	f104 010c 	add.w	r1, r4, #12
 8006e90:	3202      	adds	r2, #2
 8006e92:	0092      	lsls	r2, r2, #2
 8006e94:	300c      	adds	r0, #12
 8006e96:	f7ff ff5b 	bl	8006d50 <memcpy>
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	f7ff ffa5 	bl	8006dec <_Bfree>
 8006ea2:	4644      	mov	r4, r8
 8006ea4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ea8:	3501      	adds	r5, #1
 8006eaa:	615e      	str	r6, [r3, #20]
 8006eac:	6125      	str	r5, [r4, #16]
 8006eae:	4620      	mov	r0, r4
 8006eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eb4:	08009788 	.word	0x08009788
 8006eb8:	08009814 	.word	0x08009814

08006ebc <__s2b>:
 8006ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ec0:	4615      	mov	r5, r2
 8006ec2:	2209      	movs	r2, #9
 8006ec4:	461f      	mov	r7, r3
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	460c      	mov	r4, r1
 8006eca:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ece:	4606      	mov	r6, r0
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	2100      	movs	r1, #0
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	db09      	blt.n	8006eec <__s2b+0x30>
 8006ed8:	4630      	mov	r0, r6
 8006eda:	f7ff ff47 	bl	8006d6c <_Balloc>
 8006ede:	b940      	cbnz	r0, 8006ef2 <__s2b+0x36>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	21ce      	movs	r1, #206	; 0xce
 8006ee4:	4b18      	ldr	r3, [pc, #96]	; (8006f48 <__s2b+0x8c>)
 8006ee6:	4819      	ldr	r0, [pc, #100]	; (8006f4c <__s2b+0x90>)
 8006ee8:	f000 fe7c 	bl	8007be4 <__assert_func>
 8006eec:	0052      	lsls	r2, r2, #1
 8006eee:	3101      	adds	r1, #1
 8006ef0:	e7f0      	b.n	8006ed4 <__s2b+0x18>
 8006ef2:	9b08      	ldr	r3, [sp, #32]
 8006ef4:	2d09      	cmp	r5, #9
 8006ef6:	6143      	str	r3, [r0, #20]
 8006ef8:	f04f 0301 	mov.w	r3, #1
 8006efc:	6103      	str	r3, [r0, #16]
 8006efe:	dd16      	ble.n	8006f2e <__s2b+0x72>
 8006f00:	f104 0909 	add.w	r9, r4, #9
 8006f04:	46c8      	mov	r8, r9
 8006f06:	442c      	add	r4, r5
 8006f08:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006f0c:	4601      	mov	r1, r0
 8006f0e:	220a      	movs	r2, #10
 8006f10:	4630      	mov	r0, r6
 8006f12:	3b30      	subs	r3, #48	; 0x30
 8006f14:	f7ff ff8c 	bl	8006e30 <__multadd>
 8006f18:	45a0      	cmp	r8, r4
 8006f1a:	d1f5      	bne.n	8006f08 <__s2b+0x4c>
 8006f1c:	f1a5 0408 	sub.w	r4, r5, #8
 8006f20:	444c      	add	r4, r9
 8006f22:	1b2d      	subs	r5, r5, r4
 8006f24:	1963      	adds	r3, r4, r5
 8006f26:	42bb      	cmp	r3, r7
 8006f28:	db04      	blt.n	8006f34 <__s2b+0x78>
 8006f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f2e:	2509      	movs	r5, #9
 8006f30:	340a      	adds	r4, #10
 8006f32:	e7f6      	b.n	8006f22 <__s2b+0x66>
 8006f34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f38:	4601      	mov	r1, r0
 8006f3a:	220a      	movs	r2, #10
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	3b30      	subs	r3, #48	; 0x30
 8006f40:	f7ff ff76 	bl	8006e30 <__multadd>
 8006f44:	e7ee      	b.n	8006f24 <__s2b+0x68>
 8006f46:	bf00      	nop
 8006f48:	08009788 	.word	0x08009788
 8006f4c:	08009814 	.word	0x08009814

08006f50 <__hi0bits>:
 8006f50:	0c02      	lsrs	r2, r0, #16
 8006f52:	0412      	lsls	r2, r2, #16
 8006f54:	4603      	mov	r3, r0
 8006f56:	b9ca      	cbnz	r2, 8006f8c <__hi0bits+0x3c>
 8006f58:	0403      	lsls	r3, r0, #16
 8006f5a:	2010      	movs	r0, #16
 8006f5c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006f60:	bf04      	itt	eq
 8006f62:	021b      	lsleq	r3, r3, #8
 8006f64:	3008      	addeq	r0, #8
 8006f66:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006f6a:	bf04      	itt	eq
 8006f6c:	011b      	lsleq	r3, r3, #4
 8006f6e:	3004      	addeq	r0, #4
 8006f70:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006f74:	bf04      	itt	eq
 8006f76:	009b      	lsleq	r3, r3, #2
 8006f78:	3002      	addeq	r0, #2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	db05      	blt.n	8006f8a <__hi0bits+0x3a>
 8006f7e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006f82:	f100 0001 	add.w	r0, r0, #1
 8006f86:	bf08      	it	eq
 8006f88:	2020      	moveq	r0, #32
 8006f8a:	4770      	bx	lr
 8006f8c:	2000      	movs	r0, #0
 8006f8e:	e7e5      	b.n	8006f5c <__hi0bits+0xc>

08006f90 <__lo0bits>:
 8006f90:	6803      	ldr	r3, [r0, #0]
 8006f92:	4602      	mov	r2, r0
 8006f94:	f013 0007 	ands.w	r0, r3, #7
 8006f98:	d00b      	beq.n	8006fb2 <__lo0bits+0x22>
 8006f9a:	07d9      	lsls	r1, r3, #31
 8006f9c:	d421      	bmi.n	8006fe2 <__lo0bits+0x52>
 8006f9e:	0798      	lsls	r0, r3, #30
 8006fa0:	bf49      	itett	mi
 8006fa2:	085b      	lsrmi	r3, r3, #1
 8006fa4:	089b      	lsrpl	r3, r3, #2
 8006fa6:	2001      	movmi	r0, #1
 8006fa8:	6013      	strmi	r3, [r2, #0]
 8006faa:	bf5c      	itt	pl
 8006fac:	2002      	movpl	r0, #2
 8006fae:	6013      	strpl	r3, [r2, #0]
 8006fb0:	4770      	bx	lr
 8006fb2:	b299      	uxth	r1, r3
 8006fb4:	b909      	cbnz	r1, 8006fba <__lo0bits+0x2a>
 8006fb6:	2010      	movs	r0, #16
 8006fb8:	0c1b      	lsrs	r3, r3, #16
 8006fba:	b2d9      	uxtb	r1, r3
 8006fbc:	b909      	cbnz	r1, 8006fc2 <__lo0bits+0x32>
 8006fbe:	3008      	adds	r0, #8
 8006fc0:	0a1b      	lsrs	r3, r3, #8
 8006fc2:	0719      	lsls	r1, r3, #28
 8006fc4:	bf04      	itt	eq
 8006fc6:	091b      	lsreq	r3, r3, #4
 8006fc8:	3004      	addeq	r0, #4
 8006fca:	0799      	lsls	r1, r3, #30
 8006fcc:	bf04      	itt	eq
 8006fce:	089b      	lsreq	r3, r3, #2
 8006fd0:	3002      	addeq	r0, #2
 8006fd2:	07d9      	lsls	r1, r3, #31
 8006fd4:	d403      	bmi.n	8006fde <__lo0bits+0x4e>
 8006fd6:	085b      	lsrs	r3, r3, #1
 8006fd8:	f100 0001 	add.w	r0, r0, #1
 8006fdc:	d003      	beq.n	8006fe6 <__lo0bits+0x56>
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	4770      	bx	lr
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	4770      	bx	lr
 8006fe6:	2020      	movs	r0, #32
 8006fe8:	4770      	bx	lr
	...

08006fec <__i2b>:
 8006fec:	b510      	push	{r4, lr}
 8006fee:	460c      	mov	r4, r1
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	f7ff febb 	bl	8006d6c <_Balloc>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	b928      	cbnz	r0, 8007006 <__i2b+0x1a>
 8006ffa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006ffe:	4b04      	ldr	r3, [pc, #16]	; (8007010 <__i2b+0x24>)
 8007000:	4804      	ldr	r0, [pc, #16]	; (8007014 <__i2b+0x28>)
 8007002:	f000 fdef 	bl	8007be4 <__assert_func>
 8007006:	2301      	movs	r3, #1
 8007008:	6144      	str	r4, [r0, #20]
 800700a:	6103      	str	r3, [r0, #16]
 800700c:	bd10      	pop	{r4, pc}
 800700e:	bf00      	nop
 8007010:	08009788 	.word	0x08009788
 8007014:	08009814 	.word	0x08009814

08007018 <__multiply>:
 8007018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	4691      	mov	r9, r2
 800701e:	690a      	ldr	r2, [r1, #16]
 8007020:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007024:	460c      	mov	r4, r1
 8007026:	429a      	cmp	r2, r3
 8007028:	bfbe      	ittt	lt
 800702a:	460b      	movlt	r3, r1
 800702c:	464c      	movlt	r4, r9
 800702e:	4699      	movlt	r9, r3
 8007030:	6927      	ldr	r7, [r4, #16]
 8007032:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007036:	68a3      	ldr	r3, [r4, #8]
 8007038:	6861      	ldr	r1, [r4, #4]
 800703a:	eb07 060a 	add.w	r6, r7, sl
 800703e:	42b3      	cmp	r3, r6
 8007040:	b085      	sub	sp, #20
 8007042:	bfb8      	it	lt
 8007044:	3101      	addlt	r1, #1
 8007046:	f7ff fe91 	bl	8006d6c <_Balloc>
 800704a:	b930      	cbnz	r0, 800705a <__multiply+0x42>
 800704c:	4602      	mov	r2, r0
 800704e:	f240 115d 	movw	r1, #349	; 0x15d
 8007052:	4b43      	ldr	r3, [pc, #268]	; (8007160 <__multiply+0x148>)
 8007054:	4843      	ldr	r0, [pc, #268]	; (8007164 <__multiply+0x14c>)
 8007056:	f000 fdc5 	bl	8007be4 <__assert_func>
 800705a:	f100 0514 	add.w	r5, r0, #20
 800705e:	462b      	mov	r3, r5
 8007060:	2200      	movs	r2, #0
 8007062:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007066:	4543      	cmp	r3, r8
 8007068:	d321      	bcc.n	80070ae <__multiply+0x96>
 800706a:	f104 0314 	add.w	r3, r4, #20
 800706e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007072:	f109 0314 	add.w	r3, r9, #20
 8007076:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800707a:	9202      	str	r2, [sp, #8]
 800707c:	1b3a      	subs	r2, r7, r4
 800707e:	3a15      	subs	r2, #21
 8007080:	f022 0203 	bic.w	r2, r2, #3
 8007084:	3204      	adds	r2, #4
 8007086:	f104 0115 	add.w	r1, r4, #21
 800708a:	428f      	cmp	r7, r1
 800708c:	bf38      	it	cc
 800708e:	2204      	movcc	r2, #4
 8007090:	9201      	str	r2, [sp, #4]
 8007092:	9a02      	ldr	r2, [sp, #8]
 8007094:	9303      	str	r3, [sp, #12]
 8007096:	429a      	cmp	r2, r3
 8007098:	d80c      	bhi.n	80070b4 <__multiply+0x9c>
 800709a:	2e00      	cmp	r6, #0
 800709c:	dd03      	ble.n	80070a6 <__multiply+0x8e>
 800709e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d059      	beq.n	800715a <__multiply+0x142>
 80070a6:	6106      	str	r6, [r0, #16]
 80070a8:	b005      	add	sp, #20
 80070aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ae:	f843 2b04 	str.w	r2, [r3], #4
 80070b2:	e7d8      	b.n	8007066 <__multiply+0x4e>
 80070b4:	f8b3 a000 	ldrh.w	sl, [r3]
 80070b8:	f1ba 0f00 	cmp.w	sl, #0
 80070bc:	d023      	beq.n	8007106 <__multiply+0xee>
 80070be:	46a9      	mov	r9, r5
 80070c0:	f04f 0c00 	mov.w	ip, #0
 80070c4:	f104 0e14 	add.w	lr, r4, #20
 80070c8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80070cc:	f8d9 1000 	ldr.w	r1, [r9]
 80070d0:	fa1f fb82 	uxth.w	fp, r2
 80070d4:	b289      	uxth	r1, r1
 80070d6:	fb0a 110b 	mla	r1, sl, fp, r1
 80070da:	4461      	add	r1, ip
 80070dc:	f8d9 c000 	ldr.w	ip, [r9]
 80070e0:	0c12      	lsrs	r2, r2, #16
 80070e2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80070e6:	fb0a c202 	mla	r2, sl, r2, ip
 80070ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80070ee:	b289      	uxth	r1, r1
 80070f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070f4:	4577      	cmp	r7, lr
 80070f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070fa:	f849 1b04 	str.w	r1, [r9], #4
 80070fe:	d8e3      	bhi.n	80070c8 <__multiply+0xb0>
 8007100:	9a01      	ldr	r2, [sp, #4]
 8007102:	f845 c002 	str.w	ip, [r5, r2]
 8007106:	9a03      	ldr	r2, [sp, #12]
 8007108:	3304      	adds	r3, #4
 800710a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800710e:	f1b9 0f00 	cmp.w	r9, #0
 8007112:	d020      	beq.n	8007156 <__multiply+0x13e>
 8007114:	46ae      	mov	lr, r5
 8007116:	f04f 0a00 	mov.w	sl, #0
 800711a:	6829      	ldr	r1, [r5, #0]
 800711c:	f104 0c14 	add.w	ip, r4, #20
 8007120:	f8bc b000 	ldrh.w	fp, [ip]
 8007124:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007128:	b289      	uxth	r1, r1
 800712a:	fb09 220b 	mla	r2, r9, fp, r2
 800712e:	4492      	add	sl, r2
 8007130:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007134:	f84e 1b04 	str.w	r1, [lr], #4
 8007138:	f85c 2b04 	ldr.w	r2, [ip], #4
 800713c:	f8be 1000 	ldrh.w	r1, [lr]
 8007140:	0c12      	lsrs	r2, r2, #16
 8007142:	fb09 1102 	mla	r1, r9, r2, r1
 8007146:	4567      	cmp	r7, ip
 8007148:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800714c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007150:	d8e6      	bhi.n	8007120 <__multiply+0x108>
 8007152:	9a01      	ldr	r2, [sp, #4]
 8007154:	50a9      	str	r1, [r5, r2]
 8007156:	3504      	adds	r5, #4
 8007158:	e79b      	b.n	8007092 <__multiply+0x7a>
 800715a:	3e01      	subs	r6, #1
 800715c:	e79d      	b.n	800709a <__multiply+0x82>
 800715e:	bf00      	nop
 8007160:	08009788 	.word	0x08009788
 8007164:	08009814 	.word	0x08009814

08007168 <__pow5mult>:
 8007168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800716c:	4615      	mov	r5, r2
 800716e:	f012 0203 	ands.w	r2, r2, #3
 8007172:	4606      	mov	r6, r0
 8007174:	460f      	mov	r7, r1
 8007176:	d007      	beq.n	8007188 <__pow5mult+0x20>
 8007178:	4c25      	ldr	r4, [pc, #148]	; (8007210 <__pow5mult+0xa8>)
 800717a:	3a01      	subs	r2, #1
 800717c:	2300      	movs	r3, #0
 800717e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007182:	f7ff fe55 	bl	8006e30 <__multadd>
 8007186:	4607      	mov	r7, r0
 8007188:	10ad      	asrs	r5, r5, #2
 800718a:	d03d      	beq.n	8007208 <__pow5mult+0xa0>
 800718c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800718e:	b97c      	cbnz	r4, 80071b0 <__pow5mult+0x48>
 8007190:	2010      	movs	r0, #16
 8007192:	f7ff fdb5 	bl	8006d00 <malloc>
 8007196:	4602      	mov	r2, r0
 8007198:	6270      	str	r0, [r6, #36]	; 0x24
 800719a:	b928      	cbnz	r0, 80071a8 <__pow5mult+0x40>
 800719c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80071a0:	4b1c      	ldr	r3, [pc, #112]	; (8007214 <__pow5mult+0xac>)
 80071a2:	481d      	ldr	r0, [pc, #116]	; (8007218 <__pow5mult+0xb0>)
 80071a4:	f000 fd1e 	bl	8007be4 <__assert_func>
 80071a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071ac:	6004      	str	r4, [r0, #0]
 80071ae:	60c4      	str	r4, [r0, #12]
 80071b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80071b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071b8:	b94c      	cbnz	r4, 80071ce <__pow5mult+0x66>
 80071ba:	f240 2171 	movw	r1, #625	; 0x271
 80071be:	4630      	mov	r0, r6
 80071c0:	f7ff ff14 	bl	8006fec <__i2b>
 80071c4:	2300      	movs	r3, #0
 80071c6:	4604      	mov	r4, r0
 80071c8:	f8c8 0008 	str.w	r0, [r8, #8]
 80071cc:	6003      	str	r3, [r0, #0]
 80071ce:	f04f 0900 	mov.w	r9, #0
 80071d2:	07eb      	lsls	r3, r5, #31
 80071d4:	d50a      	bpl.n	80071ec <__pow5mult+0x84>
 80071d6:	4639      	mov	r1, r7
 80071d8:	4622      	mov	r2, r4
 80071da:	4630      	mov	r0, r6
 80071dc:	f7ff ff1c 	bl	8007018 <__multiply>
 80071e0:	4680      	mov	r8, r0
 80071e2:	4639      	mov	r1, r7
 80071e4:	4630      	mov	r0, r6
 80071e6:	f7ff fe01 	bl	8006dec <_Bfree>
 80071ea:	4647      	mov	r7, r8
 80071ec:	106d      	asrs	r5, r5, #1
 80071ee:	d00b      	beq.n	8007208 <__pow5mult+0xa0>
 80071f0:	6820      	ldr	r0, [r4, #0]
 80071f2:	b938      	cbnz	r0, 8007204 <__pow5mult+0x9c>
 80071f4:	4622      	mov	r2, r4
 80071f6:	4621      	mov	r1, r4
 80071f8:	4630      	mov	r0, r6
 80071fa:	f7ff ff0d 	bl	8007018 <__multiply>
 80071fe:	6020      	str	r0, [r4, #0]
 8007200:	f8c0 9000 	str.w	r9, [r0]
 8007204:	4604      	mov	r4, r0
 8007206:	e7e4      	b.n	80071d2 <__pow5mult+0x6a>
 8007208:	4638      	mov	r0, r7
 800720a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800720e:	bf00      	nop
 8007210:	08009960 	.word	0x08009960
 8007214:	08009716 	.word	0x08009716
 8007218:	08009814 	.word	0x08009814

0800721c <__lshift>:
 800721c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007220:	460c      	mov	r4, r1
 8007222:	4607      	mov	r7, r0
 8007224:	4691      	mov	r9, r2
 8007226:	6923      	ldr	r3, [r4, #16]
 8007228:	6849      	ldr	r1, [r1, #4]
 800722a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800722e:	68a3      	ldr	r3, [r4, #8]
 8007230:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007234:	f108 0601 	add.w	r6, r8, #1
 8007238:	42b3      	cmp	r3, r6
 800723a:	db0b      	blt.n	8007254 <__lshift+0x38>
 800723c:	4638      	mov	r0, r7
 800723e:	f7ff fd95 	bl	8006d6c <_Balloc>
 8007242:	4605      	mov	r5, r0
 8007244:	b948      	cbnz	r0, 800725a <__lshift+0x3e>
 8007246:	4602      	mov	r2, r0
 8007248:	f240 11d9 	movw	r1, #473	; 0x1d9
 800724c:	4b29      	ldr	r3, [pc, #164]	; (80072f4 <__lshift+0xd8>)
 800724e:	482a      	ldr	r0, [pc, #168]	; (80072f8 <__lshift+0xdc>)
 8007250:	f000 fcc8 	bl	8007be4 <__assert_func>
 8007254:	3101      	adds	r1, #1
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	e7ee      	b.n	8007238 <__lshift+0x1c>
 800725a:	2300      	movs	r3, #0
 800725c:	f100 0114 	add.w	r1, r0, #20
 8007260:	f100 0210 	add.w	r2, r0, #16
 8007264:	4618      	mov	r0, r3
 8007266:	4553      	cmp	r3, sl
 8007268:	db37      	blt.n	80072da <__lshift+0xbe>
 800726a:	6920      	ldr	r0, [r4, #16]
 800726c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007270:	f104 0314 	add.w	r3, r4, #20
 8007274:	f019 091f 	ands.w	r9, r9, #31
 8007278:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800727c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007280:	d02f      	beq.n	80072e2 <__lshift+0xc6>
 8007282:	468a      	mov	sl, r1
 8007284:	f04f 0c00 	mov.w	ip, #0
 8007288:	f1c9 0e20 	rsb	lr, r9, #32
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	fa02 f209 	lsl.w	r2, r2, r9
 8007292:	ea42 020c 	orr.w	r2, r2, ip
 8007296:	f84a 2b04 	str.w	r2, [sl], #4
 800729a:	f853 2b04 	ldr.w	r2, [r3], #4
 800729e:	4298      	cmp	r0, r3
 80072a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80072a4:	d8f2      	bhi.n	800728c <__lshift+0x70>
 80072a6:	1b03      	subs	r3, r0, r4
 80072a8:	3b15      	subs	r3, #21
 80072aa:	f023 0303 	bic.w	r3, r3, #3
 80072ae:	3304      	adds	r3, #4
 80072b0:	f104 0215 	add.w	r2, r4, #21
 80072b4:	4290      	cmp	r0, r2
 80072b6:	bf38      	it	cc
 80072b8:	2304      	movcc	r3, #4
 80072ba:	f841 c003 	str.w	ip, [r1, r3]
 80072be:	f1bc 0f00 	cmp.w	ip, #0
 80072c2:	d001      	beq.n	80072c8 <__lshift+0xac>
 80072c4:	f108 0602 	add.w	r6, r8, #2
 80072c8:	3e01      	subs	r6, #1
 80072ca:	4638      	mov	r0, r7
 80072cc:	4621      	mov	r1, r4
 80072ce:	612e      	str	r6, [r5, #16]
 80072d0:	f7ff fd8c 	bl	8006dec <_Bfree>
 80072d4:	4628      	mov	r0, r5
 80072d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072da:	f842 0f04 	str.w	r0, [r2, #4]!
 80072de:	3301      	adds	r3, #1
 80072e0:	e7c1      	b.n	8007266 <__lshift+0x4a>
 80072e2:	3904      	subs	r1, #4
 80072e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072e8:	4298      	cmp	r0, r3
 80072ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80072ee:	d8f9      	bhi.n	80072e4 <__lshift+0xc8>
 80072f0:	e7ea      	b.n	80072c8 <__lshift+0xac>
 80072f2:	bf00      	nop
 80072f4:	08009788 	.word	0x08009788
 80072f8:	08009814 	.word	0x08009814

080072fc <__mcmp>:
 80072fc:	4603      	mov	r3, r0
 80072fe:	690a      	ldr	r2, [r1, #16]
 8007300:	6900      	ldr	r0, [r0, #16]
 8007302:	b530      	push	{r4, r5, lr}
 8007304:	1a80      	subs	r0, r0, r2
 8007306:	d10d      	bne.n	8007324 <__mcmp+0x28>
 8007308:	3314      	adds	r3, #20
 800730a:	3114      	adds	r1, #20
 800730c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007310:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007314:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007318:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800731c:	4295      	cmp	r5, r2
 800731e:	d002      	beq.n	8007326 <__mcmp+0x2a>
 8007320:	d304      	bcc.n	800732c <__mcmp+0x30>
 8007322:	2001      	movs	r0, #1
 8007324:	bd30      	pop	{r4, r5, pc}
 8007326:	42a3      	cmp	r3, r4
 8007328:	d3f4      	bcc.n	8007314 <__mcmp+0x18>
 800732a:	e7fb      	b.n	8007324 <__mcmp+0x28>
 800732c:	f04f 30ff 	mov.w	r0, #4294967295
 8007330:	e7f8      	b.n	8007324 <__mcmp+0x28>
	...

08007334 <__mdiff>:
 8007334:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007338:	460d      	mov	r5, r1
 800733a:	4607      	mov	r7, r0
 800733c:	4611      	mov	r1, r2
 800733e:	4628      	mov	r0, r5
 8007340:	4614      	mov	r4, r2
 8007342:	f7ff ffdb 	bl	80072fc <__mcmp>
 8007346:	1e06      	subs	r6, r0, #0
 8007348:	d111      	bne.n	800736e <__mdiff+0x3a>
 800734a:	4631      	mov	r1, r6
 800734c:	4638      	mov	r0, r7
 800734e:	f7ff fd0d 	bl	8006d6c <_Balloc>
 8007352:	4602      	mov	r2, r0
 8007354:	b928      	cbnz	r0, 8007362 <__mdiff+0x2e>
 8007356:	f240 2132 	movw	r1, #562	; 0x232
 800735a:	4b3a      	ldr	r3, [pc, #232]	; (8007444 <__mdiff+0x110>)
 800735c:	483a      	ldr	r0, [pc, #232]	; (8007448 <__mdiff+0x114>)
 800735e:	f000 fc41 	bl	8007be4 <__assert_func>
 8007362:	2301      	movs	r3, #1
 8007364:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007368:	4610      	mov	r0, r2
 800736a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736e:	bfa4      	itt	ge
 8007370:	4623      	movge	r3, r4
 8007372:	462c      	movge	r4, r5
 8007374:	4638      	mov	r0, r7
 8007376:	6861      	ldr	r1, [r4, #4]
 8007378:	bfa6      	itte	ge
 800737a:	461d      	movge	r5, r3
 800737c:	2600      	movge	r6, #0
 800737e:	2601      	movlt	r6, #1
 8007380:	f7ff fcf4 	bl	8006d6c <_Balloc>
 8007384:	4602      	mov	r2, r0
 8007386:	b918      	cbnz	r0, 8007390 <__mdiff+0x5c>
 8007388:	f44f 7110 	mov.w	r1, #576	; 0x240
 800738c:	4b2d      	ldr	r3, [pc, #180]	; (8007444 <__mdiff+0x110>)
 800738e:	e7e5      	b.n	800735c <__mdiff+0x28>
 8007390:	f102 0814 	add.w	r8, r2, #20
 8007394:	46c2      	mov	sl, r8
 8007396:	f04f 0c00 	mov.w	ip, #0
 800739a:	6927      	ldr	r7, [r4, #16]
 800739c:	60c6      	str	r6, [r0, #12]
 800739e:	692e      	ldr	r6, [r5, #16]
 80073a0:	f104 0014 	add.w	r0, r4, #20
 80073a4:	f105 0914 	add.w	r9, r5, #20
 80073a8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80073ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80073b0:	3410      	adds	r4, #16
 80073b2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80073b6:	f859 3b04 	ldr.w	r3, [r9], #4
 80073ba:	fa1f f18b 	uxth.w	r1, fp
 80073be:	448c      	add	ip, r1
 80073c0:	b299      	uxth	r1, r3
 80073c2:	0c1b      	lsrs	r3, r3, #16
 80073c4:	ebac 0101 	sub.w	r1, ip, r1
 80073c8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80073cc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80073d0:	b289      	uxth	r1, r1
 80073d2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80073d6:	454e      	cmp	r6, r9
 80073d8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80073dc:	f84a 3b04 	str.w	r3, [sl], #4
 80073e0:	d8e7      	bhi.n	80073b2 <__mdiff+0x7e>
 80073e2:	1b73      	subs	r3, r6, r5
 80073e4:	3b15      	subs	r3, #21
 80073e6:	f023 0303 	bic.w	r3, r3, #3
 80073ea:	3515      	adds	r5, #21
 80073ec:	3304      	adds	r3, #4
 80073ee:	42ae      	cmp	r6, r5
 80073f0:	bf38      	it	cc
 80073f2:	2304      	movcc	r3, #4
 80073f4:	4418      	add	r0, r3
 80073f6:	4443      	add	r3, r8
 80073f8:	461e      	mov	r6, r3
 80073fa:	4605      	mov	r5, r0
 80073fc:	4575      	cmp	r5, lr
 80073fe:	d30e      	bcc.n	800741e <__mdiff+0xea>
 8007400:	f10e 0103 	add.w	r1, lr, #3
 8007404:	1a09      	subs	r1, r1, r0
 8007406:	f021 0103 	bic.w	r1, r1, #3
 800740a:	3803      	subs	r0, #3
 800740c:	4586      	cmp	lr, r0
 800740e:	bf38      	it	cc
 8007410:	2100      	movcc	r1, #0
 8007412:	4419      	add	r1, r3
 8007414:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007418:	b18b      	cbz	r3, 800743e <__mdiff+0x10a>
 800741a:	6117      	str	r7, [r2, #16]
 800741c:	e7a4      	b.n	8007368 <__mdiff+0x34>
 800741e:	f855 8b04 	ldr.w	r8, [r5], #4
 8007422:	fa1f f188 	uxth.w	r1, r8
 8007426:	4461      	add	r1, ip
 8007428:	140c      	asrs	r4, r1, #16
 800742a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800742e:	b289      	uxth	r1, r1
 8007430:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007434:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007438:	f846 1b04 	str.w	r1, [r6], #4
 800743c:	e7de      	b.n	80073fc <__mdiff+0xc8>
 800743e:	3f01      	subs	r7, #1
 8007440:	e7e8      	b.n	8007414 <__mdiff+0xe0>
 8007442:	bf00      	nop
 8007444:	08009788 	.word	0x08009788
 8007448:	08009814 	.word	0x08009814

0800744c <__ulp>:
 800744c:	4b11      	ldr	r3, [pc, #68]	; (8007494 <__ulp+0x48>)
 800744e:	400b      	ands	r3, r1
 8007450:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007454:	2b00      	cmp	r3, #0
 8007456:	dd02      	ble.n	800745e <__ulp+0x12>
 8007458:	2000      	movs	r0, #0
 800745a:	4619      	mov	r1, r3
 800745c:	4770      	bx	lr
 800745e:	425b      	negs	r3, r3
 8007460:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007464:	f04f 0000 	mov.w	r0, #0
 8007468:	f04f 0100 	mov.w	r1, #0
 800746c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007470:	da04      	bge.n	800747c <__ulp+0x30>
 8007472:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007476:	fa43 f102 	asr.w	r1, r3, r2
 800747a:	4770      	bx	lr
 800747c:	f1a2 0314 	sub.w	r3, r2, #20
 8007480:	2b1e      	cmp	r3, #30
 8007482:	bfd6      	itet	le
 8007484:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007488:	2301      	movgt	r3, #1
 800748a:	fa22 f303 	lsrle.w	r3, r2, r3
 800748e:	4618      	mov	r0, r3
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	7ff00000 	.word	0x7ff00000

08007498 <__b2d>:
 8007498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800749c:	6907      	ldr	r7, [r0, #16]
 800749e:	f100 0914 	add.w	r9, r0, #20
 80074a2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80074a6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80074aa:	f1a7 0804 	sub.w	r8, r7, #4
 80074ae:	4630      	mov	r0, r6
 80074b0:	f7ff fd4e 	bl	8006f50 <__hi0bits>
 80074b4:	f1c0 0320 	rsb	r3, r0, #32
 80074b8:	280a      	cmp	r0, #10
 80074ba:	600b      	str	r3, [r1, #0]
 80074bc:	491f      	ldr	r1, [pc, #124]	; (800753c <__b2d+0xa4>)
 80074be:	dc17      	bgt.n	80074f0 <__b2d+0x58>
 80074c0:	45c1      	cmp	r9, r8
 80074c2:	bf28      	it	cs
 80074c4:	2200      	movcs	r2, #0
 80074c6:	f1c0 0c0b 	rsb	ip, r0, #11
 80074ca:	fa26 f30c 	lsr.w	r3, r6, ip
 80074ce:	bf38      	it	cc
 80074d0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80074d4:	ea43 0501 	orr.w	r5, r3, r1
 80074d8:	f100 0315 	add.w	r3, r0, #21
 80074dc:	fa06 f303 	lsl.w	r3, r6, r3
 80074e0:	fa22 f20c 	lsr.w	r2, r2, ip
 80074e4:	ea43 0402 	orr.w	r4, r3, r2
 80074e8:	4620      	mov	r0, r4
 80074ea:	4629      	mov	r1, r5
 80074ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074f0:	45c1      	cmp	r9, r8
 80074f2:	bf2e      	itee	cs
 80074f4:	2200      	movcs	r2, #0
 80074f6:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80074fa:	f1a7 0808 	subcc.w	r8, r7, #8
 80074fe:	f1b0 030b 	subs.w	r3, r0, #11
 8007502:	d016      	beq.n	8007532 <__b2d+0x9a>
 8007504:	f1c3 0720 	rsb	r7, r3, #32
 8007508:	fa22 f107 	lsr.w	r1, r2, r7
 800750c:	45c8      	cmp	r8, r9
 800750e:	fa06 f603 	lsl.w	r6, r6, r3
 8007512:	ea46 0601 	orr.w	r6, r6, r1
 8007516:	bf94      	ite	ls
 8007518:	2100      	movls	r1, #0
 800751a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800751e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007522:	fa02 f003 	lsl.w	r0, r2, r3
 8007526:	40f9      	lsrs	r1, r7
 8007528:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800752c:	ea40 0401 	orr.w	r4, r0, r1
 8007530:	e7da      	b.n	80074e8 <__b2d+0x50>
 8007532:	4614      	mov	r4, r2
 8007534:	ea46 0501 	orr.w	r5, r6, r1
 8007538:	e7d6      	b.n	80074e8 <__b2d+0x50>
 800753a:	bf00      	nop
 800753c:	3ff00000 	.word	0x3ff00000

08007540 <__d2b>:
 8007540:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007544:	2101      	movs	r1, #1
 8007546:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800754a:	4690      	mov	r8, r2
 800754c:	461d      	mov	r5, r3
 800754e:	f7ff fc0d 	bl	8006d6c <_Balloc>
 8007552:	4604      	mov	r4, r0
 8007554:	b930      	cbnz	r0, 8007564 <__d2b+0x24>
 8007556:	4602      	mov	r2, r0
 8007558:	f240 310a 	movw	r1, #778	; 0x30a
 800755c:	4b24      	ldr	r3, [pc, #144]	; (80075f0 <__d2b+0xb0>)
 800755e:	4825      	ldr	r0, [pc, #148]	; (80075f4 <__d2b+0xb4>)
 8007560:	f000 fb40 	bl	8007be4 <__assert_func>
 8007564:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007568:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800756c:	bb2d      	cbnz	r5, 80075ba <__d2b+0x7a>
 800756e:	9301      	str	r3, [sp, #4]
 8007570:	f1b8 0300 	subs.w	r3, r8, #0
 8007574:	d026      	beq.n	80075c4 <__d2b+0x84>
 8007576:	4668      	mov	r0, sp
 8007578:	9300      	str	r3, [sp, #0]
 800757a:	f7ff fd09 	bl	8006f90 <__lo0bits>
 800757e:	9900      	ldr	r1, [sp, #0]
 8007580:	b1f0      	cbz	r0, 80075c0 <__d2b+0x80>
 8007582:	9a01      	ldr	r2, [sp, #4]
 8007584:	f1c0 0320 	rsb	r3, r0, #32
 8007588:	fa02 f303 	lsl.w	r3, r2, r3
 800758c:	430b      	orrs	r3, r1
 800758e:	40c2      	lsrs	r2, r0
 8007590:	6163      	str	r3, [r4, #20]
 8007592:	9201      	str	r2, [sp, #4]
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	bf14      	ite	ne
 800759a:	2102      	movne	r1, #2
 800759c:	2101      	moveq	r1, #1
 800759e:	61a3      	str	r3, [r4, #24]
 80075a0:	6121      	str	r1, [r4, #16]
 80075a2:	b1c5      	cbz	r5, 80075d6 <__d2b+0x96>
 80075a4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80075a8:	4405      	add	r5, r0
 80075aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80075ae:	603d      	str	r5, [r7, #0]
 80075b0:	6030      	str	r0, [r6, #0]
 80075b2:	4620      	mov	r0, r4
 80075b4:	b002      	add	sp, #8
 80075b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075be:	e7d6      	b.n	800756e <__d2b+0x2e>
 80075c0:	6161      	str	r1, [r4, #20]
 80075c2:	e7e7      	b.n	8007594 <__d2b+0x54>
 80075c4:	a801      	add	r0, sp, #4
 80075c6:	f7ff fce3 	bl	8006f90 <__lo0bits>
 80075ca:	2101      	movs	r1, #1
 80075cc:	9b01      	ldr	r3, [sp, #4]
 80075ce:	6121      	str	r1, [r4, #16]
 80075d0:	6163      	str	r3, [r4, #20]
 80075d2:	3020      	adds	r0, #32
 80075d4:	e7e5      	b.n	80075a2 <__d2b+0x62>
 80075d6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80075da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80075de:	6038      	str	r0, [r7, #0]
 80075e0:	6918      	ldr	r0, [r3, #16]
 80075e2:	f7ff fcb5 	bl	8006f50 <__hi0bits>
 80075e6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80075ea:	6031      	str	r1, [r6, #0]
 80075ec:	e7e1      	b.n	80075b2 <__d2b+0x72>
 80075ee:	bf00      	nop
 80075f0:	08009788 	.word	0x08009788
 80075f4:	08009814 	.word	0x08009814

080075f8 <__ratio>:
 80075f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	4688      	mov	r8, r1
 80075fe:	4669      	mov	r1, sp
 8007600:	4681      	mov	r9, r0
 8007602:	f7ff ff49 	bl	8007498 <__b2d>
 8007606:	460f      	mov	r7, r1
 8007608:	4604      	mov	r4, r0
 800760a:	460d      	mov	r5, r1
 800760c:	4640      	mov	r0, r8
 800760e:	a901      	add	r1, sp, #4
 8007610:	f7ff ff42 	bl	8007498 <__b2d>
 8007614:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007618:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800761c:	468b      	mov	fp, r1
 800761e:	eba3 0c02 	sub.w	ip, r3, r2
 8007622:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007626:	1a9b      	subs	r3, r3, r2
 8007628:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800762c:	2b00      	cmp	r3, #0
 800762e:	bfd5      	itete	le
 8007630:	460a      	movle	r2, r1
 8007632:	462a      	movgt	r2, r5
 8007634:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007638:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800763c:	bfd8      	it	le
 800763e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007642:	465b      	mov	r3, fp
 8007644:	4602      	mov	r2, r0
 8007646:	4639      	mov	r1, r7
 8007648:	4620      	mov	r0, r4
 800764a:	f7f9 f86f 	bl	800072c <__aeabi_ddiv>
 800764e:	b003      	add	sp, #12
 8007650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007654 <__copybits>:
 8007654:	3901      	subs	r1, #1
 8007656:	b570      	push	{r4, r5, r6, lr}
 8007658:	1149      	asrs	r1, r1, #5
 800765a:	6914      	ldr	r4, [r2, #16]
 800765c:	3101      	adds	r1, #1
 800765e:	f102 0314 	add.w	r3, r2, #20
 8007662:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007666:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800766a:	1f05      	subs	r5, r0, #4
 800766c:	42a3      	cmp	r3, r4
 800766e:	d30c      	bcc.n	800768a <__copybits+0x36>
 8007670:	1aa3      	subs	r3, r4, r2
 8007672:	3b11      	subs	r3, #17
 8007674:	f023 0303 	bic.w	r3, r3, #3
 8007678:	3211      	adds	r2, #17
 800767a:	42a2      	cmp	r2, r4
 800767c:	bf88      	it	hi
 800767e:	2300      	movhi	r3, #0
 8007680:	4418      	add	r0, r3
 8007682:	2300      	movs	r3, #0
 8007684:	4288      	cmp	r0, r1
 8007686:	d305      	bcc.n	8007694 <__copybits+0x40>
 8007688:	bd70      	pop	{r4, r5, r6, pc}
 800768a:	f853 6b04 	ldr.w	r6, [r3], #4
 800768e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007692:	e7eb      	b.n	800766c <__copybits+0x18>
 8007694:	f840 3b04 	str.w	r3, [r0], #4
 8007698:	e7f4      	b.n	8007684 <__copybits+0x30>

0800769a <__any_on>:
 800769a:	f100 0214 	add.w	r2, r0, #20
 800769e:	6900      	ldr	r0, [r0, #16]
 80076a0:	114b      	asrs	r3, r1, #5
 80076a2:	4298      	cmp	r0, r3
 80076a4:	b510      	push	{r4, lr}
 80076a6:	db11      	blt.n	80076cc <__any_on+0x32>
 80076a8:	dd0a      	ble.n	80076c0 <__any_on+0x26>
 80076aa:	f011 011f 	ands.w	r1, r1, #31
 80076ae:	d007      	beq.n	80076c0 <__any_on+0x26>
 80076b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80076b4:	fa24 f001 	lsr.w	r0, r4, r1
 80076b8:	fa00 f101 	lsl.w	r1, r0, r1
 80076bc:	428c      	cmp	r4, r1
 80076be:	d10b      	bne.n	80076d8 <__any_on+0x3e>
 80076c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d803      	bhi.n	80076d0 <__any_on+0x36>
 80076c8:	2000      	movs	r0, #0
 80076ca:	bd10      	pop	{r4, pc}
 80076cc:	4603      	mov	r3, r0
 80076ce:	e7f7      	b.n	80076c0 <__any_on+0x26>
 80076d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80076d4:	2900      	cmp	r1, #0
 80076d6:	d0f5      	beq.n	80076c4 <__any_on+0x2a>
 80076d8:	2001      	movs	r0, #1
 80076da:	e7f6      	b.n	80076ca <__any_on+0x30>

080076dc <_calloc_r>:
 80076dc:	b570      	push	{r4, r5, r6, lr}
 80076de:	fba1 5402 	umull	r5, r4, r1, r2
 80076e2:	b934      	cbnz	r4, 80076f2 <_calloc_r+0x16>
 80076e4:	4629      	mov	r1, r5
 80076e6:	f000 f875 	bl	80077d4 <_malloc_r>
 80076ea:	4606      	mov	r6, r0
 80076ec:	b928      	cbnz	r0, 80076fa <_calloc_r+0x1e>
 80076ee:	4630      	mov	r0, r6
 80076f0:	bd70      	pop	{r4, r5, r6, pc}
 80076f2:	220c      	movs	r2, #12
 80076f4:	2600      	movs	r6, #0
 80076f6:	6002      	str	r2, [r0, #0]
 80076f8:	e7f9      	b.n	80076ee <_calloc_r+0x12>
 80076fa:	462a      	mov	r2, r5
 80076fc:	4621      	mov	r1, r4
 80076fe:	f7fc fbf1 	bl	8003ee4 <memset>
 8007702:	e7f4      	b.n	80076ee <_calloc_r+0x12>

08007704 <_free_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4605      	mov	r5, r0
 8007708:	2900      	cmp	r1, #0
 800770a:	d040      	beq.n	800778e <_free_r+0x8a>
 800770c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007710:	1f0c      	subs	r4, r1, #4
 8007712:	2b00      	cmp	r3, #0
 8007714:	bfb8      	it	lt
 8007716:	18e4      	addlt	r4, r4, r3
 8007718:	f000 faae 	bl	8007c78 <__malloc_lock>
 800771c:	4a1c      	ldr	r2, [pc, #112]	; (8007790 <_free_r+0x8c>)
 800771e:	6813      	ldr	r3, [r2, #0]
 8007720:	b933      	cbnz	r3, 8007730 <_free_r+0x2c>
 8007722:	6063      	str	r3, [r4, #4]
 8007724:	6014      	str	r4, [r2, #0]
 8007726:	4628      	mov	r0, r5
 8007728:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800772c:	f000 baaa 	b.w	8007c84 <__malloc_unlock>
 8007730:	42a3      	cmp	r3, r4
 8007732:	d908      	bls.n	8007746 <_free_r+0x42>
 8007734:	6820      	ldr	r0, [r4, #0]
 8007736:	1821      	adds	r1, r4, r0
 8007738:	428b      	cmp	r3, r1
 800773a:	bf01      	itttt	eq
 800773c:	6819      	ldreq	r1, [r3, #0]
 800773e:	685b      	ldreq	r3, [r3, #4]
 8007740:	1809      	addeq	r1, r1, r0
 8007742:	6021      	streq	r1, [r4, #0]
 8007744:	e7ed      	b.n	8007722 <_free_r+0x1e>
 8007746:	461a      	mov	r2, r3
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	b10b      	cbz	r3, 8007750 <_free_r+0x4c>
 800774c:	42a3      	cmp	r3, r4
 800774e:	d9fa      	bls.n	8007746 <_free_r+0x42>
 8007750:	6811      	ldr	r1, [r2, #0]
 8007752:	1850      	adds	r0, r2, r1
 8007754:	42a0      	cmp	r0, r4
 8007756:	d10b      	bne.n	8007770 <_free_r+0x6c>
 8007758:	6820      	ldr	r0, [r4, #0]
 800775a:	4401      	add	r1, r0
 800775c:	1850      	adds	r0, r2, r1
 800775e:	4283      	cmp	r3, r0
 8007760:	6011      	str	r1, [r2, #0]
 8007762:	d1e0      	bne.n	8007726 <_free_r+0x22>
 8007764:	6818      	ldr	r0, [r3, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	4401      	add	r1, r0
 800776a:	6011      	str	r1, [r2, #0]
 800776c:	6053      	str	r3, [r2, #4]
 800776e:	e7da      	b.n	8007726 <_free_r+0x22>
 8007770:	d902      	bls.n	8007778 <_free_r+0x74>
 8007772:	230c      	movs	r3, #12
 8007774:	602b      	str	r3, [r5, #0]
 8007776:	e7d6      	b.n	8007726 <_free_r+0x22>
 8007778:	6820      	ldr	r0, [r4, #0]
 800777a:	1821      	adds	r1, r4, r0
 800777c:	428b      	cmp	r3, r1
 800777e:	bf01      	itttt	eq
 8007780:	6819      	ldreq	r1, [r3, #0]
 8007782:	685b      	ldreq	r3, [r3, #4]
 8007784:	1809      	addeq	r1, r1, r0
 8007786:	6021      	streq	r1, [r4, #0]
 8007788:	6063      	str	r3, [r4, #4]
 800778a:	6054      	str	r4, [r2, #4]
 800778c:	e7cb      	b.n	8007726 <_free_r+0x22>
 800778e:	bd38      	pop	{r3, r4, r5, pc}
 8007790:	200002dc 	.word	0x200002dc

08007794 <sbrk_aligned>:
 8007794:	b570      	push	{r4, r5, r6, lr}
 8007796:	4e0e      	ldr	r6, [pc, #56]	; (80077d0 <sbrk_aligned+0x3c>)
 8007798:	460c      	mov	r4, r1
 800779a:	6831      	ldr	r1, [r6, #0]
 800779c:	4605      	mov	r5, r0
 800779e:	b911      	cbnz	r1, 80077a6 <sbrk_aligned+0x12>
 80077a0:	f000 f9ee 	bl	8007b80 <_sbrk_r>
 80077a4:	6030      	str	r0, [r6, #0]
 80077a6:	4621      	mov	r1, r4
 80077a8:	4628      	mov	r0, r5
 80077aa:	f000 f9e9 	bl	8007b80 <_sbrk_r>
 80077ae:	1c43      	adds	r3, r0, #1
 80077b0:	d00a      	beq.n	80077c8 <sbrk_aligned+0x34>
 80077b2:	1cc4      	adds	r4, r0, #3
 80077b4:	f024 0403 	bic.w	r4, r4, #3
 80077b8:	42a0      	cmp	r0, r4
 80077ba:	d007      	beq.n	80077cc <sbrk_aligned+0x38>
 80077bc:	1a21      	subs	r1, r4, r0
 80077be:	4628      	mov	r0, r5
 80077c0:	f000 f9de 	bl	8007b80 <_sbrk_r>
 80077c4:	3001      	adds	r0, #1
 80077c6:	d101      	bne.n	80077cc <sbrk_aligned+0x38>
 80077c8:	f04f 34ff 	mov.w	r4, #4294967295
 80077cc:	4620      	mov	r0, r4
 80077ce:	bd70      	pop	{r4, r5, r6, pc}
 80077d0:	200002e0 	.word	0x200002e0

080077d4 <_malloc_r>:
 80077d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077d8:	1ccd      	adds	r5, r1, #3
 80077da:	f025 0503 	bic.w	r5, r5, #3
 80077de:	3508      	adds	r5, #8
 80077e0:	2d0c      	cmp	r5, #12
 80077e2:	bf38      	it	cc
 80077e4:	250c      	movcc	r5, #12
 80077e6:	2d00      	cmp	r5, #0
 80077e8:	4607      	mov	r7, r0
 80077ea:	db01      	blt.n	80077f0 <_malloc_r+0x1c>
 80077ec:	42a9      	cmp	r1, r5
 80077ee:	d905      	bls.n	80077fc <_malloc_r+0x28>
 80077f0:	230c      	movs	r3, #12
 80077f2:	2600      	movs	r6, #0
 80077f4:	603b      	str	r3, [r7, #0]
 80077f6:	4630      	mov	r0, r6
 80077f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077fc:	4e2e      	ldr	r6, [pc, #184]	; (80078b8 <_malloc_r+0xe4>)
 80077fe:	f000 fa3b 	bl	8007c78 <__malloc_lock>
 8007802:	6833      	ldr	r3, [r6, #0]
 8007804:	461c      	mov	r4, r3
 8007806:	bb34      	cbnz	r4, 8007856 <_malloc_r+0x82>
 8007808:	4629      	mov	r1, r5
 800780a:	4638      	mov	r0, r7
 800780c:	f7ff ffc2 	bl	8007794 <sbrk_aligned>
 8007810:	1c43      	adds	r3, r0, #1
 8007812:	4604      	mov	r4, r0
 8007814:	d14d      	bne.n	80078b2 <_malloc_r+0xde>
 8007816:	6834      	ldr	r4, [r6, #0]
 8007818:	4626      	mov	r6, r4
 800781a:	2e00      	cmp	r6, #0
 800781c:	d140      	bne.n	80078a0 <_malloc_r+0xcc>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	4631      	mov	r1, r6
 8007822:	4638      	mov	r0, r7
 8007824:	eb04 0803 	add.w	r8, r4, r3
 8007828:	f000 f9aa 	bl	8007b80 <_sbrk_r>
 800782c:	4580      	cmp	r8, r0
 800782e:	d13a      	bne.n	80078a6 <_malloc_r+0xd2>
 8007830:	6821      	ldr	r1, [r4, #0]
 8007832:	3503      	adds	r5, #3
 8007834:	1a6d      	subs	r5, r5, r1
 8007836:	f025 0503 	bic.w	r5, r5, #3
 800783a:	3508      	adds	r5, #8
 800783c:	2d0c      	cmp	r5, #12
 800783e:	bf38      	it	cc
 8007840:	250c      	movcc	r5, #12
 8007842:	4638      	mov	r0, r7
 8007844:	4629      	mov	r1, r5
 8007846:	f7ff ffa5 	bl	8007794 <sbrk_aligned>
 800784a:	3001      	adds	r0, #1
 800784c:	d02b      	beq.n	80078a6 <_malloc_r+0xd2>
 800784e:	6823      	ldr	r3, [r4, #0]
 8007850:	442b      	add	r3, r5
 8007852:	6023      	str	r3, [r4, #0]
 8007854:	e00e      	b.n	8007874 <_malloc_r+0xa0>
 8007856:	6822      	ldr	r2, [r4, #0]
 8007858:	1b52      	subs	r2, r2, r5
 800785a:	d41e      	bmi.n	800789a <_malloc_r+0xc6>
 800785c:	2a0b      	cmp	r2, #11
 800785e:	d916      	bls.n	800788e <_malloc_r+0xba>
 8007860:	1961      	adds	r1, r4, r5
 8007862:	42a3      	cmp	r3, r4
 8007864:	6025      	str	r5, [r4, #0]
 8007866:	bf18      	it	ne
 8007868:	6059      	strne	r1, [r3, #4]
 800786a:	6863      	ldr	r3, [r4, #4]
 800786c:	bf08      	it	eq
 800786e:	6031      	streq	r1, [r6, #0]
 8007870:	5162      	str	r2, [r4, r5]
 8007872:	604b      	str	r3, [r1, #4]
 8007874:	4638      	mov	r0, r7
 8007876:	f104 060b 	add.w	r6, r4, #11
 800787a:	f000 fa03 	bl	8007c84 <__malloc_unlock>
 800787e:	f026 0607 	bic.w	r6, r6, #7
 8007882:	1d23      	adds	r3, r4, #4
 8007884:	1af2      	subs	r2, r6, r3
 8007886:	d0b6      	beq.n	80077f6 <_malloc_r+0x22>
 8007888:	1b9b      	subs	r3, r3, r6
 800788a:	50a3      	str	r3, [r4, r2]
 800788c:	e7b3      	b.n	80077f6 <_malloc_r+0x22>
 800788e:	6862      	ldr	r2, [r4, #4]
 8007890:	42a3      	cmp	r3, r4
 8007892:	bf0c      	ite	eq
 8007894:	6032      	streq	r2, [r6, #0]
 8007896:	605a      	strne	r2, [r3, #4]
 8007898:	e7ec      	b.n	8007874 <_malloc_r+0xa0>
 800789a:	4623      	mov	r3, r4
 800789c:	6864      	ldr	r4, [r4, #4]
 800789e:	e7b2      	b.n	8007806 <_malloc_r+0x32>
 80078a0:	4634      	mov	r4, r6
 80078a2:	6876      	ldr	r6, [r6, #4]
 80078a4:	e7b9      	b.n	800781a <_malloc_r+0x46>
 80078a6:	230c      	movs	r3, #12
 80078a8:	4638      	mov	r0, r7
 80078aa:	603b      	str	r3, [r7, #0]
 80078ac:	f000 f9ea 	bl	8007c84 <__malloc_unlock>
 80078b0:	e7a1      	b.n	80077f6 <_malloc_r+0x22>
 80078b2:	6025      	str	r5, [r4, #0]
 80078b4:	e7de      	b.n	8007874 <_malloc_r+0xa0>
 80078b6:	bf00      	nop
 80078b8:	200002dc 	.word	0x200002dc

080078bc <__ssputs_r>:
 80078bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078c0:	688e      	ldr	r6, [r1, #8]
 80078c2:	4682      	mov	sl, r0
 80078c4:	429e      	cmp	r6, r3
 80078c6:	460c      	mov	r4, r1
 80078c8:	4690      	mov	r8, r2
 80078ca:	461f      	mov	r7, r3
 80078cc:	d838      	bhi.n	8007940 <__ssputs_r+0x84>
 80078ce:	898a      	ldrh	r2, [r1, #12]
 80078d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80078d4:	d032      	beq.n	800793c <__ssputs_r+0x80>
 80078d6:	6825      	ldr	r5, [r4, #0]
 80078d8:	6909      	ldr	r1, [r1, #16]
 80078da:	3301      	adds	r3, #1
 80078dc:	eba5 0901 	sub.w	r9, r5, r1
 80078e0:	6965      	ldr	r5, [r4, #20]
 80078e2:	444b      	add	r3, r9
 80078e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078ec:	106d      	asrs	r5, r5, #1
 80078ee:	429d      	cmp	r5, r3
 80078f0:	bf38      	it	cc
 80078f2:	461d      	movcc	r5, r3
 80078f4:	0553      	lsls	r3, r2, #21
 80078f6:	d531      	bpl.n	800795c <__ssputs_r+0xa0>
 80078f8:	4629      	mov	r1, r5
 80078fa:	f7ff ff6b 	bl	80077d4 <_malloc_r>
 80078fe:	4606      	mov	r6, r0
 8007900:	b950      	cbnz	r0, 8007918 <__ssputs_r+0x5c>
 8007902:	230c      	movs	r3, #12
 8007904:	f04f 30ff 	mov.w	r0, #4294967295
 8007908:	f8ca 3000 	str.w	r3, [sl]
 800790c:	89a3      	ldrh	r3, [r4, #12]
 800790e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007912:	81a3      	strh	r3, [r4, #12]
 8007914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007918:	464a      	mov	r2, r9
 800791a:	6921      	ldr	r1, [r4, #16]
 800791c:	f7ff fa18 	bl	8006d50 <memcpy>
 8007920:	89a3      	ldrh	r3, [r4, #12]
 8007922:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800792a:	81a3      	strh	r3, [r4, #12]
 800792c:	6126      	str	r6, [r4, #16]
 800792e:	444e      	add	r6, r9
 8007930:	6026      	str	r6, [r4, #0]
 8007932:	463e      	mov	r6, r7
 8007934:	6165      	str	r5, [r4, #20]
 8007936:	eba5 0509 	sub.w	r5, r5, r9
 800793a:	60a5      	str	r5, [r4, #8]
 800793c:	42be      	cmp	r6, r7
 800793e:	d900      	bls.n	8007942 <__ssputs_r+0x86>
 8007940:	463e      	mov	r6, r7
 8007942:	4632      	mov	r2, r6
 8007944:	4641      	mov	r1, r8
 8007946:	6820      	ldr	r0, [r4, #0]
 8007948:	f000 f97c 	bl	8007c44 <memmove>
 800794c:	68a3      	ldr	r3, [r4, #8]
 800794e:	2000      	movs	r0, #0
 8007950:	1b9b      	subs	r3, r3, r6
 8007952:	60a3      	str	r3, [r4, #8]
 8007954:	6823      	ldr	r3, [r4, #0]
 8007956:	4433      	add	r3, r6
 8007958:	6023      	str	r3, [r4, #0]
 800795a:	e7db      	b.n	8007914 <__ssputs_r+0x58>
 800795c:	462a      	mov	r2, r5
 800795e:	f000 f997 	bl	8007c90 <_realloc_r>
 8007962:	4606      	mov	r6, r0
 8007964:	2800      	cmp	r0, #0
 8007966:	d1e1      	bne.n	800792c <__ssputs_r+0x70>
 8007968:	4650      	mov	r0, sl
 800796a:	6921      	ldr	r1, [r4, #16]
 800796c:	f7ff feca 	bl	8007704 <_free_r>
 8007970:	e7c7      	b.n	8007902 <__ssputs_r+0x46>
	...

08007974 <_svfiprintf_r>:
 8007974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007978:	4698      	mov	r8, r3
 800797a:	898b      	ldrh	r3, [r1, #12]
 800797c:	4607      	mov	r7, r0
 800797e:	061b      	lsls	r3, r3, #24
 8007980:	460d      	mov	r5, r1
 8007982:	4614      	mov	r4, r2
 8007984:	b09d      	sub	sp, #116	; 0x74
 8007986:	d50e      	bpl.n	80079a6 <_svfiprintf_r+0x32>
 8007988:	690b      	ldr	r3, [r1, #16]
 800798a:	b963      	cbnz	r3, 80079a6 <_svfiprintf_r+0x32>
 800798c:	2140      	movs	r1, #64	; 0x40
 800798e:	f7ff ff21 	bl	80077d4 <_malloc_r>
 8007992:	6028      	str	r0, [r5, #0]
 8007994:	6128      	str	r0, [r5, #16]
 8007996:	b920      	cbnz	r0, 80079a2 <_svfiprintf_r+0x2e>
 8007998:	230c      	movs	r3, #12
 800799a:	603b      	str	r3, [r7, #0]
 800799c:	f04f 30ff 	mov.w	r0, #4294967295
 80079a0:	e0d1      	b.n	8007b46 <_svfiprintf_r+0x1d2>
 80079a2:	2340      	movs	r3, #64	; 0x40
 80079a4:	616b      	str	r3, [r5, #20]
 80079a6:	2300      	movs	r3, #0
 80079a8:	9309      	str	r3, [sp, #36]	; 0x24
 80079aa:	2320      	movs	r3, #32
 80079ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80079b0:	2330      	movs	r3, #48	; 0x30
 80079b2:	f04f 0901 	mov.w	r9, #1
 80079b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80079ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007b60 <_svfiprintf_r+0x1ec>
 80079be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80079c2:	4623      	mov	r3, r4
 80079c4:	469a      	mov	sl, r3
 80079c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079ca:	b10a      	cbz	r2, 80079d0 <_svfiprintf_r+0x5c>
 80079cc:	2a25      	cmp	r2, #37	; 0x25
 80079ce:	d1f9      	bne.n	80079c4 <_svfiprintf_r+0x50>
 80079d0:	ebba 0b04 	subs.w	fp, sl, r4
 80079d4:	d00b      	beq.n	80079ee <_svfiprintf_r+0x7a>
 80079d6:	465b      	mov	r3, fp
 80079d8:	4622      	mov	r2, r4
 80079da:	4629      	mov	r1, r5
 80079dc:	4638      	mov	r0, r7
 80079de:	f7ff ff6d 	bl	80078bc <__ssputs_r>
 80079e2:	3001      	adds	r0, #1
 80079e4:	f000 80aa 	beq.w	8007b3c <_svfiprintf_r+0x1c8>
 80079e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079ea:	445a      	add	r2, fp
 80079ec:	9209      	str	r2, [sp, #36]	; 0x24
 80079ee:	f89a 3000 	ldrb.w	r3, [sl]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 80a2 	beq.w	8007b3c <_svfiprintf_r+0x1c8>
 80079f8:	2300      	movs	r3, #0
 80079fa:	f04f 32ff 	mov.w	r2, #4294967295
 80079fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a02:	f10a 0a01 	add.w	sl, sl, #1
 8007a06:	9304      	str	r3, [sp, #16]
 8007a08:	9307      	str	r3, [sp, #28]
 8007a0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a0e:	931a      	str	r3, [sp, #104]	; 0x68
 8007a10:	4654      	mov	r4, sl
 8007a12:	2205      	movs	r2, #5
 8007a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a18:	4851      	ldr	r0, [pc, #324]	; (8007b60 <_svfiprintf_r+0x1ec>)
 8007a1a:	f7ff f98b 	bl	8006d34 <memchr>
 8007a1e:	9a04      	ldr	r2, [sp, #16]
 8007a20:	b9d8      	cbnz	r0, 8007a5a <_svfiprintf_r+0xe6>
 8007a22:	06d0      	lsls	r0, r2, #27
 8007a24:	bf44      	itt	mi
 8007a26:	2320      	movmi	r3, #32
 8007a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a2c:	0711      	lsls	r1, r2, #28
 8007a2e:	bf44      	itt	mi
 8007a30:	232b      	movmi	r3, #43	; 0x2b
 8007a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a36:	f89a 3000 	ldrb.w	r3, [sl]
 8007a3a:	2b2a      	cmp	r3, #42	; 0x2a
 8007a3c:	d015      	beq.n	8007a6a <_svfiprintf_r+0xf6>
 8007a3e:	4654      	mov	r4, sl
 8007a40:	2000      	movs	r0, #0
 8007a42:	f04f 0c0a 	mov.w	ip, #10
 8007a46:	9a07      	ldr	r2, [sp, #28]
 8007a48:	4621      	mov	r1, r4
 8007a4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a4e:	3b30      	subs	r3, #48	; 0x30
 8007a50:	2b09      	cmp	r3, #9
 8007a52:	d94e      	bls.n	8007af2 <_svfiprintf_r+0x17e>
 8007a54:	b1b0      	cbz	r0, 8007a84 <_svfiprintf_r+0x110>
 8007a56:	9207      	str	r2, [sp, #28]
 8007a58:	e014      	b.n	8007a84 <_svfiprintf_r+0x110>
 8007a5a:	eba0 0308 	sub.w	r3, r0, r8
 8007a5e:	fa09 f303 	lsl.w	r3, r9, r3
 8007a62:	4313      	orrs	r3, r2
 8007a64:	46a2      	mov	sl, r4
 8007a66:	9304      	str	r3, [sp, #16]
 8007a68:	e7d2      	b.n	8007a10 <_svfiprintf_r+0x9c>
 8007a6a:	9b03      	ldr	r3, [sp, #12]
 8007a6c:	1d19      	adds	r1, r3, #4
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	9103      	str	r1, [sp, #12]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	bfbb      	ittet	lt
 8007a76:	425b      	neglt	r3, r3
 8007a78:	f042 0202 	orrlt.w	r2, r2, #2
 8007a7c:	9307      	strge	r3, [sp, #28]
 8007a7e:	9307      	strlt	r3, [sp, #28]
 8007a80:	bfb8      	it	lt
 8007a82:	9204      	strlt	r2, [sp, #16]
 8007a84:	7823      	ldrb	r3, [r4, #0]
 8007a86:	2b2e      	cmp	r3, #46	; 0x2e
 8007a88:	d10c      	bne.n	8007aa4 <_svfiprintf_r+0x130>
 8007a8a:	7863      	ldrb	r3, [r4, #1]
 8007a8c:	2b2a      	cmp	r3, #42	; 0x2a
 8007a8e:	d135      	bne.n	8007afc <_svfiprintf_r+0x188>
 8007a90:	9b03      	ldr	r3, [sp, #12]
 8007a92:	3402      	adds	r4, #2
 8007a94:	1d1a      	adds	r2, r3, #4
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	9203      	str	r2, [sp, #12]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	bfb8      	it	lt
 8007a9e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007aa2:	9305      	str	r3, [sp, #20]
 8007aa4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007b64 <_svfiprintf_r+0x1f0>
 8007aa8:	2203      	movs	r2, #3
 8007aaa:	4650      	mov	r0, sl
 8007aac:	7821      	ldrb	r1, [r4, #0]
 8007aae:	f7ff f941 	bl	8006d34 <memchr>
 8007ab2:	b140      	cbz	r0, 8007ac6 <_svfiprintf_r+0x152>
 8007ab4:	2340      	movs	r3, #64	; 0x40
 8007ab6:	eba0 000a 	sub.w	r0, r0, sl
 8007aba:	fa03 f000 	lsl.w	r0, r3, r0
 8007abe:	9b04      	ldr	r3, [sp, #16]
 8007ac0:	3401      	adds	r4, #1
 8007ac2:	4303      	orrs	r3, r0
 8007ac4:	9304      	str	r3, [sp, #16]
 8007ac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aca:	2206      	movs	r2, #6
 8007acc:	4826      	ldr	r0, [pc, #152]	; (8007b68 <_svfiprintf_r+0x1f4>)
 8007ace:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ad2:	f7ff f92f 	bl	8006d34 <memchr>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	d038      	beq.n	8007b4c <_svfiprintf_r+0x1d8>
 8007ada:	4b24      	ldr	r3, [pc, #144]	; (8007b6c <_svfiprintf_r+0x1f8>)
 8007adc:	bb1b      	cbnz	r3, 8007b26 <_svfiprintf_r+0x1b2>
 8007ade:	9b03      	ldr	r3, [sp, #12]
 8007ae0:	3307      	adds	r3, #7
 8007ae2:	f023 0307 	bic.w	r3, r3, #7
 8007ae6:	3308      	adds	r3, #8
 8007ae8:	9303      	str	r3, [sp, #12]
 8007aea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aec:	4433      	add	r3, r6
 8007aee:	9309      	str	r3, [sp, #36]	; 0x24
 8007af0:	e767      	b.n	80079c2 <_svfiprintf_r+0x4e>
 8007af2:	460c      	mov	r4, r1
 8007af4:	2001      	movs	r0, #1
 8007af6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007afa:	e7a5      	b.n	8007a48 <_svfiprintf_r+0xd4>
 8007afc:	2300      	movs	r3, #0
 8007afe:	f04f 0c0a 	mov.w	ip, #10
 8007b02:	4619      	mov	r1, r3
 8007b04:	3401      	adds	r4, #1
 8007b06:	9305      	str	r3, [sp, #20]
 8007b08:	4620      	mov	r0, r4
 8007b0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b0e:	3a30      	subs	r2, #48	; 0x30
 8007b10:	2a09      	cmp	r2, #9
 8007b12:	d903      	bls.n	8007b1c <_svfiprintf_r+0x1a8>
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d0c5      	beq.n	8007aa4 <_svfiprintf_r+0x130>
 8007b18:	9105      	str	r1, [sp, #20]
 8007b1a:	e7c3      	b.n	8007aa4 <_svfiprintf_r+0x130>
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	2301      	movs	r3, #1
 8007b20:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b24:	e7f0      	b.n	8007b08 <_svfiprintf_r+0x194>
 8007b26:	ab03      	add	r3, sp, #12
 8007b28:	9300      	str	r3, [sp, #0]
 8007b2a:	462a      	mov	r2, r5
 8007b2c:	4638      	mov	r0, r7
 8007b2e:	4b10      	ldr	r3, [pc, #64]	; (8007b70 <_svfiprintf_r+0x1fc>)
 8007b30:	a904      	add	r1, sp, #16
 8007b32:	f7fc fa7d 	bl	8004030 <_printf_float>
 8007b36:	1c42      	adds	r2, r0, #1
 8007b38:	4606      	mov	r6, r0
 8007b3a:	d1d6      	bne.n	8007aea <_svfiprintf_r+0x176>
 8007b3c:	89ab      	ldrh	r3, [r5, #12]
 8007b3e:	065b      	lsls	r3, r3, #25
 8007b40:	f53f af2c 	bmi.w	800799c <_svfiprintf_r+0x28>
 8007b44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b46:	b01d      	add	sp, #116	; 0x74
 8007b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b4c:	ab03      	add	r3, sp, #12
 8007b4e:	9300      	str	r3, [sp, #0]
 8007b50:	462a      	mov	r2, r5
 8007b52:	4638      	mov	r0, r7
 8007b54:	4b06      	ldr	r3, [pc, #24]	; (8007b70 <_svfiprintf_r+0x1fc>)
 8007b56:	a904      	add	r1, sp, #16
 8007b58:	f7fc fd06 	bl	8004568 <_printf_i>
 8007b5c:	e7eb      	b.n	8007b36 <_svfiprintf_r+0x1c2>
 8007b5e:	bf00      	nop
 8007b60:	0800996c 	.word	0x0800996c
 8007b64:	08009972 	.word	0x08009972
 8007b68:	08009976 	.word	0x08009976
 8007b6c:	08004031 	.word	0x08004031
 8007b70:	080078bd 	.word	0x080078bd

08007b74 <nan>:
 8007b74:	2000      	movs	r0, #0
 8007b76:	4901      	ldr	r1, [pc, #4]	; (8007b7c <nan+0x8>)
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	7ff80000 	.word	0x7ff80000

08007b80 <_sbrk_r>:
 8007b80:	b538      	push	{r3, r4, r5, lr}
 8007b82:	2300      	movs	r3, #0
 8007b84:	4d05      	ldr	r5, [pc, #20]	; (8007b9c <_sbrk_r+0x1c>)
 8007b86:	4604      	mov	r4, r0
 8007b88:	4608      	mov	r0, r1
 8007b8a:	602b      	str	r3, [r5, #0]
 8007b8c:	f7f9 fd02 	bl	8001594 <_sbrk>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	d102      	bne.n	8007b9a <_sbrk_r+0x1a>
 8007b94:	682b      	ldr	r3, [r5, #0]
 8007b96:	b103      	cbz	r3, 8007b9a <_sbrk_r+0x1a>
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	bd38      	pop	{r3, r4, r5, pc}
 8007b9c:	200002e4 	.word	0x200002e4

08007ba0 <strncmp>:
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	b510      	push	{r4, lr}
 8007ba4:	b172      	cbz	r2, 8007bc4 <strncmp+0x24>
 8007ba6:	3901      	subs	r1, #1
 8007ba8:	1884      	adds	r4, r0, r2
 8007baa:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007bae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007bb2:	4290      	cmp	r0, r2
 8007bb4:	d101      	bne.n	8007bba <strncmp+0x1a>
 8007bb6:	42a3      	cmp	r3, r4
 8007bb8:	d101      	bne.n	8007bbe <strncmp+0x1e>
 8007bba:	1a80      	subs	r0, r0, r2
 8007bbc:	bd10      	pop	{r4, pc}
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	d1f3      	bne.n	8007baa <strncmp+0xa>
 8007bc2:	e7fa      	b.n	8007bba <strncmp+0x1a>
 8007bc4:	4610      	mov	r0, r2
 8007bc6:	e7f9      	b.n	8007bbc <strncmp+0x1c>

08007bc8 <__ascii_wctomb>:
 8007bc8:	4603      	mov	r3, r0
 8007bca:	4608      	mov	r0, r1
 8007bcc:	b141      	cbz	r1, 8007be0 <__ascii_wctomb+0x18>
 8007bce:	2aff      	cmp	r2, #255	; 0xff
 8007bd0:	d904      	bls.n	8007bdc <__ascii_wctomb+0x14>
 8007bd2:	228a      	movs	r2, #138	; 0x8a
 8007bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	4770      	bx	lr
 8007bdc:	2001      	movs	r0, #1
 8007bde:	700a      	strb	r2, [r1, #0]
 8007be0:	4770      	bx	lr
	...

08007be4 <__assert_func>:
 8007be4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007be6:	4614      	mov	r4, r2
 8007be8:	461a      	mov	r2, r3
 8007bea:	4b09      	ldr	r3, [pc, #36]	; (8007c10 <__assert_func+0x2c>)
 8007bec:	4605      	mov	r5, r0
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68d8      	ldr	r0, [r3, #12]
 8007bf2:	b14c      	cbz	r4, 8007c08 <__assert_func+0x24>
 8007bf4:	4b07      	ldr	r3, [pc, #28]	; (8007c14 <__assert_func+0x30>)
 8007bf6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bfa:	9100      	str	r1, [sp, #0]
 8007bfc:	462b      	mov	r3, r5
 8007bfe:	4906      	ldr	r1, [pc, #24]	; (8007c18 <__assert_func+0x34>)
 8007c00:	f000 f80e 	bl	8007c20 <fiprintf>
 8007c04:	f000 fa8a 	bl	800811c <abort>
 8007c08:	4b04      	ldr	r3, [pc, #16]	; (8007c1c <__assert_func+0x38>)
 8007c0a:	461c      	mov	r4, r3
 8007c0c:	e7f3      	b.n	8007bf6 <__assert_func+0x12>
 8007c0e:	bf00      	nop
 8007c10:	2000007c 	.word	0x2000007c
 8007c14:	0800997d 	.word	0x0800997d
 8007c18:	0800998a 	.word	0x0800998a
 8007c1c:	080099b8 	.word	0x080099b8

08007c20 <fiprintf>:
 8007c20:	b40e      	push	{r1, r2, r3}
 8007c22:	b503      	push	{r0, r1, lr}
 8007c24:	4601      	mov	r1, r0
 8007c26:	ab03      	add	r3, sp, #12
 8007c28:	4805      	ldr	r0, [pc, #20]	; (8007c40 <fiprintf+0x20>)
 8007c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c2e:	6800      	ldr	r0, [r0, #0]
 8007c30:	9301      	str	r3, [sp, #4]
 8007c32:	f000 f883 	bl	8007d3c <_vfiprintf_r>
 8007c36:	b002      	add	sp, #8
 8007c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c3c:	b003      	add	sp, #12
 8007c3e:	4770      	bx	lr
 8007c40:	2000007c 	.word	0x2000007c

08007c44 <memmove>:
 8007c44:	4288      	cmp	r0, r1
 8007c46:	b510      	push	{r4, lr}
 8007c48:	eb01 0402 	add.w	r4, r1, r2
 8007c4c:	d902      	bls.n	8007c54 <memmove+0x10>
 8007c4e:	4284      	cmp	r4, r0
 8007c50:	4623      	mov	r3, r4
 8007c52:	d807      	bhi.n	8007c64 <memmove+0x20>
 8007c54:	1e43      	subs	r3, r0, #1
 8007c56:	42a1      	cmp	r1, r4
 8007c58:	d008      	beq.n	8007c6c <memmove+0x28>
 8007c5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c62:	e7f8      	b.n	8007c56 <memmove+0x12>
 8007c64:	4601      	mov	r1, r0
 8007c66:	4402      	add	r2, r0
 8007c68:	428a      	cmp	r2, r1
 8007c6a:	d100      	bne.n	8007c6e <memmove+0x2a>
 8007c6c:	bd10      	pop	{r4, pc}
 8007c6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c76:	e7f7      	b.n	8007c68 <memmove+0x24>

08007c78 <__malloc_lock>:
 8007c78:	4801      	ldr	r0, [pc, #4]	; (8007c80 <__malloc_lock+0x8>)
 8007c7a:	f000 bc0b 	b.w	8008494 <__retarget_lock_acquire_recursive>
 8007c7e:	bf00      	nop
 8007c80:	200002e8 	.word	0x200002e8

08007c84 <__malloc_unlock>:
 8007c84:	4801      	ldr	r0, [pc, #4]	; (8007c8c <__malloc_unlock+0x8>)
 8007c86:	f000 bc06 	b.w	8008496 <__retarget_lock_release_recursive>
 8007c8a:	bf00      	nop
 8007c8c:	200002e8 	.word	0x200002e8

08007c90 <_realloc_r>:
 8007c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c94:	4680      	mov	r8, r0
 8007c96:	4614      	mov	r4, r2
 8007c98:	460e      	mov	r6, r1
 8007c9a:	b921      	cbnz	r1, 8007ca6 <_realloc_r+0x16>
 8007c9c:	4611      	mov	r1, r2
 8007c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ca2:	f7ff bd97 	b.w	80077d4 <_malloc_r>
 8007ca6:	b92a      	cbnz	r2, 8007cb4 <_realloc_r+0x24>
 8007ca8:	f7ff fd2c 	bl	8007704 <_free_r>
 8007cac:	4625      	mov	r5, r4
 8007cae:	4628      	mov	r0, r5
 8007cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cb4:	f000 fc56 	bl	8008564 <_malloc_usable_size_r>
 8007cb8:	4284      	cmp	r4, r0
 8007cba:	4607      	mov	r7, r0
 8007cbc:	d802      	bhi.n	8007cc4 <_realloc_r+0x34>
 8007cbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cc2:	d812      	bhi.n	8007cea <_realloc_r+0x5a>
 8007cc4:	4621      	mov	r1, r4
 8007cc6:	4640      	mov	r0, r8
 8007cc8:	f7ff fd84 	bl	80077d4 <_malloc_r>
 8007ccc:	4605      	mov	r5, r0
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	d0ed      	beq.n	8007cae <_realloc_r+0x1e>
 8007cd2:	42bc      	cmp	r4, r7
 8007cd4:	4622      	mov	r2, r4
 8007cd6:	4631      	mov	r1, r6
 8007cd8:	bf28      	it	cs
 8007cda:	463a      	movcs	r2, r7
 8007cdc:	f7ff f838 	bl	8006d50 <memcpy>
 8007ce0:	4631      	mov	r1, r6
 8007ce2:	4640      	mov	r0, r8
 8007ce4:	f7ff fd0e 	bl	8007704 <_free_r>
 8007ce8:	e7e1      	b.n	8007cae <_realloc_r+0x1e>
 8007cea:	4635      	mov	r5, r6
 8007cec:	e7df      	b.n	8007cae <_realloc_r+0x1e>

08007cee <__sfputc_r>:
 8007cee:	6893      	ldr	r3, [r2, #8]
 8007cf0:	b410      	push	{r4}
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	6093      	str	r3, [r2, #8]
 8007cf8:	da07      	bge.n	8007d0a <__sfputc_r+0x1c>
 8007cfa:	6994      	ldr	r4, [r2, #24]
 8007cfc:	42a3      	cmp	r3, r4
 8007cfe:	db01      	blt.n	8007d04 <__sfputc_r+0x16>
 8007d00:	290a      	cmp	r1, #10
 8007d02:	d102      	bne.n	8007d0a <__sfputc_r+0x1c>
 8007d04:	bc10      	pop	{r4}
 8007d06:	f000 b949 	b.w	8007f9c <__swbuf_r>
 8007d0a:	6813      	ldr	r3, [r2, #0]
 8007d0c:	1c58      	adds	r0, r3, #1
 8007d0e:	6010      	str	r0, [r2, #0]
 8007d10:	7019      	strb	r1, [r3, #0]
 8007d12:	4608      	mov	r0, r1
 8007d14:	bc10      	pop	{r4}
 8007d16:	4770      	bx	lr

08007d18 <__sfputs_r>:
 8007d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d1a:	4606      	mov	r6, r0
 8007d1c:	460f      	mov	r7, r1
 8007d1e:	4614      	mov	r4, r2
 8007d20:	18d5      	adds	r5, r2, r3
 8007d22:	42ac      	cmp	r4, r5
 8007d24:	d101      	bne.n	8007d2a <__sfputs_r+0x12>
 8007d26:	2000      	movs	r0, #0
 8007d28:	e007      	b.n	8007d3a <__sfputs_r+0x22>
 8007d2a:	463a      	mov	r2, r7
 8007d2c:	4630      	mov	r0, r6
 8007d2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d32:	f7ff ffdc 	bl	8007cee <__sfputc_r>
 8007d36:	1c43      	adds	r3, r0, #1
 8007d38:	d1f3      	bne.n	8007d22 <__sfputs_r+0xa>
 8007d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d3c <_vfiprintf_r>:
 8007d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d40:	460d      	mov	r5, r1
 8007d42:	4614      	mov	r4, r2
 8007d44:	4698      	mov	r8, r3
 8007d46:	4606      	mov	r6, r0
 8007d48:	b09d      	sub	sp, #116	; 0x74
 8007d4a:	b118      	cbz	r0, 8007d54 <_vfiprintf_r+0x18>
 8007d4c:	6983      	ldr	r3, [r0, #24]
 8007d4e:	b90b      	cbnz	r3, 8007d54 <_vfiprintf_r+0x18>
 8007d50:	f000 fb02 	bl	8008358 <__sinit>
 8007d54:	4b89      	ldr	r3, [pc, #548]	; (8007f7c <_vfiprintf_r+0x240>)
 8007d56:	429d      	cmp	r5, r3
 8007d58:	d11b      	bne.n	8007d92 <_vfiprintf_r+0x56>
 8007d5a:	6875      	ldr	r5, [r6, #4]
 8007d5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d5e:	07d9      	lsls	r1, r3, #31
 8007d60:	d405      	bmi.n	8007d6e <_vfiprintf_r+0x32>
 8007d62:	89ab      	ldrh	r3, [r5, #12]
 8007d64:	059a      	lsls	r2, r3, #22
 8007d66:	d402      	bmi.n	8007d6e <_vfiprintf_r+0x32>
 8007d68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d6a:	f000 fb93 	bl	8008494 <__retarget_lock_acquire_recursive>
 8007d6e:	89ab      	ldrh	r3, [r5, #12]
 8007d70:	071b      	lsls	r3, r3, #28
 8007d72:	d501      	bpl.n	8007d78 <_vfiprintf_r+0x3c>
 8007d74:	692b      	ldr	r3, [r5, #16]
 8007d76:	b9eb      	cbnz	r3, 8007db4 <_vfiprintf_r+0x78>
 8007d78:	4629      	mov	r1, r5
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	f000 f960 	bl	8008040 <__swsetup_r>
 8007d80:	b1c0      	cbz	r0, 8007db4 <_vfiprintf_r+0x78>
 8007d82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d84:	07dc      	lsls	r4, r3, #31
 8007d86:	d50e      	bpl.n	8007da6 <_vfiprintf_r+0x6a>
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8c:	b01d      	add	sp, #116	; 0x74
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	4b7b      	ldr	r3, [pc, #492]	; (8007f80 <_vfiprintf_r+0x244>)
 8007d94:	429d      	cmp	r5, r3
 8007d96:	d101      	bne.n	8007d9c <_vfiprintf_r+0x60>
 8007d98:	68b5      	ldr	r5, [r6, #8]
 8007d9a:	e7df      	b.n	8007d5c <_vfiprintf_r+0x20>
 8007d9c:	4b79      	ldr	r3, [pc, #484]	; (8007f84 <_vfiprintf_r+0x248>)
 8007d9e:	429d      	cmp	r5, r3
 8007da0:	bf08      	it	eq
 8007da2:	68f5      	ldreq	r5, [r6, #12]
 8007da4:	e7da      	b.n	8007d5c <_vfiprintf_r+0x20>
 8007da6:	89ab      	ldrh	r3, [r5, #12]
 8007da8:	0598      	lsls	r0, r3, #22
 8007daa:	d4ed      	bmi.n	8007d88 <_vfiprintf_r+0x4c>
 8007dac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dae:	f000 fb72 	bl	8008496 <__retarget_lock_release_recursive>
 8007db2:	e7e9      	b.n	8007d88 <_vfiprintf_r+0x4c>
 8007db4:	2300      	movs	r3, #0
 8007db6:	9309      	str	r3, [sp, #36]	; 0x24
 8007db8:	2320      	movs	r3, #32
 8007dba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007dbe:	2330      	movs	r3, #48	; 0x30
 8007dc0:	f04f 0901 	mov.w	r9, #1
 8007dc4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007dc8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007f88 <_vfiprintf_r+0x24c>
 8007dcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007dd0:	4623      	mov	r3, r4
 8007dd2:	469a      	mov	sl, r3
 8007dd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dd8:	b10a      	cbz	r2, 8007dde <_vfiprintf_r+0xa2>
 8007dda:	2a25      	cmp	r2, #37	; 0x25
 8007ddc:	d1f9      	bne.n	8007dd2 <_vfiprintf_r+0x96>
 8007dde:	ebba 0b04 	subs.w	fp, sl, r4
 8007de2:	d00b      	beq.n	8007dfc <_vfiprintf_r+0xc0>
 8007de4:	465b      	mov	r3, fp
 8007de6:	4622      	mov	r2, r4
 8007de8:	4629      	mov	r1, r5
 8007dea:	4630      	mov	r0, r6
 8007dec:	f7ff ff94 	bl	8007d18 <__sfputs_r>
 8007df0:	3001      	adds	r0, #1
 8007df2:	f000 80aa 	beq.w	8007f4a <_vfiprintf_r+0x20e>
 8007df6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007df8:	445a      	add	r2, fp
 8007dfa:	9209      	str	r2, [sp, #36]	; 0x24
 8007dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f000 80a2 	beq.w	8007f4a <_vfiprintf_r+0x20e>
 8007e06:	2300      	movs	r3, #0
 8007e08:	f04f 32ff 	mov.w	r2, #4294967295
 8007e0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e10:	f10a 0a01 	add.w	sl, sl, #1
 8007e14:	9304      	str	r3, [sp, #16]
 8007e16:	9307      	str	r3, [sp, #28]
 8007e18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e1c:	931a      	str	r3, [sp, #104]	; 0x68
 8007e1e:	4654      	mov	r4, sl
 8007e20:	2205      	movs	r2, #5
 8007e22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e26:	4858      	ldr	r0, [pc, #352]	; (8007f88 <_vfiprintf_r+0x24c>)
 8007e28:	f7fe ff84 	bl	8006d34 <memchr>
 8007e2c:	9a04      	ldr	r2, [sp, #16]
 8007e2e:	b9d8      	cbnz	r0, 8007e68 <_vfiprintf_r+0x12c>
 8007e30:	06d1      	lsls	r1, r2, #27
 8007e32:	bf44      	itt	mi
 8007e34:	2320      	movmi	r3, #32
 8007e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e3a:	0713      	lsls	r3, r2, #28
 8007e3c:	bf44      	itt	mi
 8007e3e:	232b      	movmi	r3, #43	; 0x2b
 8007e40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e44:	f89a 3000 	ldrb.w	r3, [sl]
 8007e48:	2b2a      	cmp	r3, #42	; 0x2a
 8007e4a:	d015      	beq.n	8007e78 <_vfiprintf_r+0x13c>
 8007e4c:	4654      	mov	r4, sl
 8007e4e:	2000      	movs	r0, #0
 8007e50:	f04f 0c0a 	mov.w	ip, #10
 8007e54:	9a07      	ldr	r2, [sp, #28]
 8007e56:	4621      	mov	r1, r4
 8007e58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e5c:	3b30      	subs	r3, #48	; 0x30
 8007e5e:	2b09      	cmp	r3, #9
 8007e60:	d94e      	bls.n	8007f00 <_vfiprintf_r+0x1c4>
 8007e62:	b1b0      	cbz	r0, 8007e92 <_vfiprintf_r+0x156>
 8007e64:	9207      	str	r2, [sp, #28]
 8007e66:	e014      	b.n	8007e92 <_vfiprintf_r+0x156>
 8007e68:	eba0 0308 	sub.w	r3, r0, r8
 8007e6c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e70:	4313      	orrs	r3, r2
 8007e72:	46a2      	mov	sl, r4
 8007e74:	9304      	str	r3, [sp, #16]
 8007e76:	e7d2      	b.n	8007e1e <_vfiprintf_r+0xe2>
 8007e78:	9b03      	ldr	r3, [sp, #12]
 8007e7a:	1d19      	adds	r1, r3, #4
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	9103      	str	r1, [sp, #12]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	bfbb      	ittet	lt
 8007e84:	425b      	neglt	r3, r3
 8007e86:	f042 0202 	orrlt.w	r2, r2, #2
 8007e8a:	9307      	strge	r3, [sp, #28]
 8007e8c:	9307      	strlt	r3, [sp, #28]
 8007e8e:	bfb8      	it	lt
 8007e90:	9204      	strlt	r2, [sp, #16]
 8007e92:	7823      	ldrb	r3, [r4, #0]
 8007e94:	2b2e      	cmp	r3, #46	; 0x2e
 8007e96:	d10c      	bne.n	8007eb2 <_vfiprintf_r+0x176>
 8007e98:	7863      	ldrb	r3, [r4, #1]
 8007e9a:	2b2a      	cmp	r3, #42	; 0x2a
 8007e9c:	d135      	bne.n	8007f0a <_vfiprintf_r+0x1ce>
 8007e9e:	9b03      	ldr	r3, [sp, #12]
 8007ea0:	3402      	adds	r4, #2
 8007ea2:	1d1a      	adds	r2, r3, #4
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	9203      	str	r2, [sp, #12]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	bfb8      	it	lt
 8007eac:	f04f 33ff 	movlt.w	r3, #4294967295
 8007eb0:	9305      	str	r3, [sp, #20]
 8007eb2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007f8c <_vfiprintf_r+0x250>
 8007eb6:	2203      	movs	r2, #3
 8007eb8:	4650      	mov	r0, sl
 8007eba:	7821      	ldrb	r1, [r4, #0]
 8007ebc:	f7fe ff3a 	bl	8006d34 <memchr>
 8007ec0:	b140      	cbz	r0, 8007ed4 <_vfiprintf_r+0x198>
 8007ec2:	2340      	movs	r3, #64	; 0x40
 8007ec4:	eba0 000a 	sub.w	r0, r0, sl
 8007ec8:	fa03 f000 	lsl.w	r0, r3, r0
 8007ecc:	9b04      	ldr	r3, [sp, #16]
 8007ece:	3401      	adds	r4, #1
 8007ed0:	4303      	orrs	r3, r0
 8007ed2:	9304      	str	r3, [sp, #16]
 8007ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ed8:	2206      	movs	r2, #6
 8007eda:	482d      	ldr	r0, [pc, #180]	; (8007f90 <_vfiprintf_r+0x254>)
 8007edc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ee0:	f7fe ff28 	bl	8006d34 <memchr>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	d03f      	beq.n	8007f68 <_vfiprintf_r+0x22c>
 8007ee8:	4b2a      	ldr	r3, [pc, #168]	; (8007f94 <_vfiprintf_r+0x258>)
 8007eea:	bb1b      	cbnz	r3, 8007f34 <_vfiprintf_r+0x1f8>
 8007eec:	9b03      	ldr	r3, [sp, #12]
 8007eee:	3307      	adds	r3, #7
 8007ef0:	f023 0307 	bic.w	r3, r3, #7
 8007ef4:	3308      	adds	r3, #8
 8007ef6:	9303      	str	r3, [sp, #12]
 8007ef8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007efa:	443b      	add	r3, r7
 8007efc:	9309      	str	r3, [sp, #36]	; 0x24
 8007efe:	e767      	b.n	8007dd0 <_vfiprintf_r+0x94>
 8007f00:	460c      	mov	r4, r1
 8007f02:	2001      	movs	r0, #1
 8007f04:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f08:	e7a5      	b.n	8007e56 <_vfiprintf_r+0x11a>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	f04f 0c0a 	mov.w	ip, #10
 8007f10:	4619      	mov	r1, r3
 8007f12:	3401      	adds	r4, #1
 8007f14:	9305      	str	r3, [sp, #20]
 8007f16:	4620      	mov	r0, r4
 8007f18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f1c:	3a30      	subs	r2, #48	; 0x30
 8007f1e:	2a09      	cmp	r2, #9
 8007f20:	d903      	bls.n	8007f2a <_vfiprintf_r+0x1ee>
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d0c5      	beq.n	8007eb2 <_vfiprintf_r+0x176>
 8007f26:	9105      	str	r1, [sp, #20]
 8007f28:	e7c3      	b.n	8007eb2 <_vfiprintf_r+0x176>
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f32:	e7f0      	b.n	8007f16 <_vfiprintf_r+0x1da>
 8007f34:	ab03      	add	r3, sp, #12
 8007f36:	9300      	str	r3, [sp, #0]
 8007f38:	462a      	mov	r2, r5
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	4b16      	ldr	r3, [pc, #88]	; (8007f98 <_vfiprintf_r+0x25c>)
 8007f3e:	a904      	add	r1, sp, #16
 8007f40:	f7fc f876 	bl	8004030 <_printf_float>
 8007f44:	4607      	mov	r7, r0
 8007f46:	1c78      	adds	r0, r7, #1
 8007f48:	d1d6      	bne.n	8007ef8 <_vfiprintf_r+0x1bc>
 8007f4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f4c:	07d9      	lsls	r1, r3, #31
 8007f4e:	d405      	bmi.n	8007f5c <_vfiprintf_r+0x220>
 8007f50:	89ab      	ldrh	r3, [r5, #12]
 8007f52:	059a      	lsls	r2, r3, #22
 8007f54:	d402      	bmi.n	8007f5c <_vfiprintf_r+0x220>
 8007f56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f58:	f000 fa9d 	bl	8008496 <__retarget_lock_release_recursive>
 8007f5c:	89ab      	ldrh	r3, [r5, #12]
 8007f5e:	065b      	lsls	r3, r3, #25
 8007f60:	f53f af12 	bmi.w	8007d88 <_vfiprintf_r+0x4c>
 8007f64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f66:	e711      	b.n	8007d8c <_vfiprintf_r+0x50>
 8007f68:	ab03      	add	r3, sp, #12
 8007f6a:	9300      	str	r3, [sp, #0]
 8007f6c:	462a      	mov	r2, r5
 8007f6e:	4630      	mov	r0, r6
 8007f70:	4b09      	ldr	r3, [pc, #36]	; (8007f98 <_vfiprintf_r+0x25c>)
 8007f72:	a904      	add	r1, sp, #16
 8007f74:	f7fc faf8 	bl	8004568 <_printf_i>
 8007f78:	e7e4      	b.n	8007f44 <_vfiprintf_r+0x208>
 8007f7a:	bf00      	nop
 8007f7c:	080099dc 	.word	0x080099dc
 8007f80:	080099fc 	.word	0x080099fc
 8007f84:	080099bc 	.word	0x080099bc
 8007f88:	0800996c 	.word	0x0800996c
 8007f8c:	08009972 	.word	0x08009972
 8007f90:	08009976 	.word	0x08009976
 8007f94:	08004031 	.word	0x08004031
 8007f98:	08007d19 	.word	0x08007d19

08007f9c <__swbuf_r>:
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9e:	460e      	mov	r6, r1
 8007fa0:	4614      	mov	r4, r2
 8007fa2:	4605      	mov	r5, r0
 8007fa4:	b118      	cbz	r0, 8007fae <__swbuf_r+0x12>
 8007fa6:	6983      	ldr	r3, [r0, #24]
 8007fa8:	b90b      	cbnz	r3, 8007fae <__swbuf_r+0x12>
 8007faa:	f000 f9d5 	bl	8008358 <__sinit>
 8007fae:	4b21      	ldr	r3, [pc, #132]	; (8008034 <__swbuf_r+0x98>)
 8007fb0:	429c      	cmp	r4, r3
 8007fb2:	d12b      	bne.n	800800c <__swbuf_r+0x70>
 8007fb4:	686c      	ldr	r4, [r5, #4]
 8007fb6:	69a3      	ldr	r3, [r4, #24]
 8007fb8:	60a3      	str	r3, [r4, #8]
 8007fba:	89a3      	ldrh	r3, [r4, #12]
 8007fbc:	071a      	lsls	r2, r3, #28
 8007fbe:	d52f      	bpl.n	8008020 <__swbuf_r+0x84>
 8007fc0:	6923      	ldr	r3, [r4, #16]
 8007fc2:	b36b      	cbz	r3, 8008020 <__swbuf_r+0x84>
 8007fc4:	6923      	ldr	r3, [r4, #16]
 8007fc6:	6820      	ldr	r0, [r4, #0]
 8007fc8:	b2f6      	uxtb	r6, r6
 8007fca:	1ac0      	subs	r0, r0, r3
 8007fcc:	6963      	ldr	r3, [r4, #20]
 8007fce:	4637      	mov	r7, r6
 8007fd0:	4283      	cmp	r3, r0
 8007fd2:	dc04      	bgt.n	8007fde <__swbuf_r+0x42>
 8007fd4:	4621      	mov	r1, r4
 8007fd6:	4628      	mov	r0, r5
 8007fd8:	f000 f92a 	bl	8008230 <_fflush_r>
 8007fdc:	bb30      	cbnz	r0, 800802c <__swbuf_r+0x90>
 8007fde:	68a3      	ldr	r3, [r4, #8]
 8007fe0:	3001      	adds	r0, #1
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	60a3      	str	r3, [r4, #8]
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	1c5a      	adds	r2, r3, #1
 8007fea:	6022      	str	r2, [r4, #0]
 8007fec:	701e      	strb	r6, [r3, #0]
 8007fee:	6963      	ldr	r3, [r4, #20]
 8007ff0:	4283      	cmp	r3, r0
 8007ff2:	d004      	beq.n	8007ffe <__swbuf_r+0x62>
 8007ff4:	89a3      	ldrh	r3, [r4, #12]
 8007ff6:	07db      	lsls	r3, r3, #31
 8007ff8:	d506      	bpl.n	8008008 <__swbuf_r+0x6c>
 8007ffa:	2e0a      	cmp	r6, #10
 8007ffc:	d104      	bne.n	8008008 <__swbuf_r+0x6c>
 8007ffe:	4621      	mov	r1, r4
 8008000:	4628      	mov	r0, r5
 8008002:	f000 f915 	bl	8008230 <_fflush_r>
 8008006:	b988      	cbnz	r0, 800802c <__swbuf_r+0x90>
 8008008:	4638      	mov	r0, r7
 800800a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800800c:	4b0a      	ldr	r3, [pc, #40]	; (8008038 <__swbuf_r+0x9c>)
 800800e:	429c      	cmp	r4, r3
 8008010:	d101      	bne.n	8008016 <__swbuf_r+0x7a>
 8008012:	68ac      	ldr	r4, [r5, #8]
 8008014:	e7cf      	b.n	8007fb6 <__swbuf_r+0x1a>
 8008016:	4b09      	ldr	r3, [pc, #36]	; (800803c <__swbuf_r+0xa0>)
 8008018:	429c      	cmp	r4, r3
 800801a:	bf08      	it	eq
 800801c:	68ec      	ldreq	r4, [r5, #12]
 800801e:	e7ca      	b.n	8007fb6 <__swbuf_r+0x1a>
 8008020:	4621      	mov	r1, r4
 8008022:	4628      	mov	r0, r5
 8008024:	f000 f80c 	bl	8008040 <__swsetup_r>
 8008028:	2800      	cmp	r0, #0
 800802a:	d0cb      	beq.n	8007fc4 <__swbuf_r+0x28>
 800802c:	f04f 37ff 	mov.w	r7, #4294967295
 8008030:	e7ea      	b.n	8008008 <__swbuf_r+0x6c>
 8008032:	bf00      	nop
 8008034:	080099dc 	.word	0x080099dc
 8008038:	080099fc 	.word	0x080099fc
 800803c:	080099bc 	.word	0x080099bc

08008040 <__swsetup_r>:
 8008040:	4b32      	ldr	r3, [pc, #200]	; (800810c <__swsetup_r+0xcc>)
 8008042:	b570      	push	{r4, r5, r6, lr}
 8008044:	681d      	ldr	r5, [r3, #0]
 8008046:	4606      	mov	r6, r0
 8008048:	460c      	mov	r4, r1
 800804a:	b125      	cbz	r5, 8008056 <__swsetup_r+0x16>
 800804c:	69ab      	ldr	r3, [r5, #24]
 800804e:	b913      	cbnz	r3, 8008056 <__swsetup_r+0x16>
 8008050:	4628      	mov	r0, r5
 8008052:	f000 f981 	bl	8008358 <__sinit>
 8008056:	4b2e      	ldr	r3, [pc, #184]	; (8008110 <__swsetup_r+0xd0>)
 8008058:	429c      	cmp	r4, r3
 800805a:	d10f      	bne.n	800807c <__swsetup_r+0x3c>
 800805c:	686c      	ldr	r4, [r5, #4]
 800805e:	89a3      	ldrh	r3, [r4, #12]
 8008060:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008064:	0719      	lsls	r1, r3, #28
 8008066:	d42c      	bmi.n	80080c2 <__swsetup_r+0x82>
 8008068:	06dd      	lsls	r5, r3, #27
 800806a:	d411      	bmi.n	8008090 <__swsetup_r+0x50>
 800806c:	2309      	movs	r3, #9
 800806e:	6033      	str	r3, [r6, #0]
 8008070:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008074:	f04f 30ff 	mov.w	r0, #4294967295
 8008078:	81a3      	strh	r3, [r4, #12]
 800807a:	e03e      	b.n	80080fa <__swsetup_r+0xba>
 800807c:	4b25      	ldr	r3, [pc, #148]	; (8008114 <__swsetup_r+0xd4>)
 800807e:	429c      	cmp	r4, r3
 8008080:	d101      	bne.n	8008086 <__swsetup_r+0x46>
 8008082:	68ac      	ldr	r4, [r5, #8]
 8008084:	e7eb      	b.n	800805e <__swsetup_r+0x1e>
 8008086:	4b24      	ldr	r3, [pc, #144]	; (8008118 <__swsetup_r+0xd8>)
 8008088:	429c      	cmp	r4, r3
 800808a:	bf08      	it	eq
 800808c:	68ec      	ldreq	r4, [r5, #12]
 800808e:	e7e6      	b.n	800805e <__swsetup_r+0x1e>
 8008090:	0758      	lsls	r0, r3, #29
 8008092:	d512      	bpl.n	80080ba <__swsetup_r+0x7a>
 8008094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008096:	b141      	cbz	r1, 80080aa <__swsetup_r+0x6a>
 8008098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800809c:	4299      	cmp	r1, r3
 800809e:	d002      	beq.n	80080a6 <__swsetup_r+0x66>
 80080a0:	4630      	mov	r0, r6
 80080a2:	f7ff fb2f 	bl	8007704 <_free_r>
 80080a6:	2300      	movs	r3, #0
 80080a8:	6363      	str	r3, [r4, #52]	; 0x34
 80080aa:	89a3      	ldrh	r3, [r4, #12]
 80080ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080b0:	81a3      	strh	r3, [r4, #12]
 80080b2:	2300      	movs	r3, #0
 80080b4:	6063      	str	r3, [r4, #4]
 80080b6:	6923      	ldr	r3, [r4, #16]
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	89a3      	ldrh	r3, [r4, #12]
 80080bc:	f043 0308 	orr.w	r3, r3, #8
 80080c0:	81a3      	strh	r3, [r4, #12]
 80080c2:	6923      	ldr	r3, [r4, #16]
 80080c4:	b94b      	cbnz	r3, 80080da <__swsetup_r+0x9a>
 80080c6:	89a3      	ldrh	r3, [r4, #12]
 80080c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080d0:	d003      	beq.n	80080da <__swsetup_r+0x9a>
 80080d2:	4621      	mov	r1, r4
 80080d4:	4630      	mov	r0, r6
 80080d6:	f000 fa05 	bl	80084e4 <__smakebuf_r>
 80080da:	89a0      	ldrh	r0, [r4, #12]
 80080dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080e0:	f010 0301 	ands.w	r3, r0, #1
 80080e4:	d00a      	beq.n	80080fc <__swsetup_r+0xbc>
 80080e6:	2300      	movs	r3, #0
 80080e8:	60a3      	str	r3, [r4, #8]
 80080ea:	6963      	ldr	r3, [r4, #20]
 80080ec:	425b      	negs	r3, r3
 80080ee:	61a3      	str	r3, [r4, #24]
 80080f0:	6923      	ldr	r3, [r4, #16]
 80080f2:	b943      	cbnz	r3, 8008106 <__swsetup_r+0xc6>
 80080f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80080f8:	d1ba      	bne.n	8008070 <__swsetup_r+0x30>
 80080fa:	bd70      	pop	{r4, r5, r6, pc}
 80080fc:	0781      	lsls	r1, r0, #30
 80080fe:	bf58      	it	pl
 8008100:	6963      	ldrpl	r3, [r4, #20]
 8008102:	60a3      	str	r3, [r4, #8]
 8008104:	e7f4      	b.n	80080f0 <__swsetup_r+0xb0>
 8008106:	2000      	movs	r0, #0
 8008108:	e7f7      	b.n	80080fa <__swsetup_r+0xba>
 800810a:	bf00      	nop
 800810c:	2000007c 	.word	0x2000007c
 8008110:	080099dc 	.word	0x080099dc
 8008114:	080099fc 	.word	0x080099fc
 8008118:	080099bc 	.word	0x080099bc

0800811c <abort>:
 800811c:	2006      	movs	r0, #6
 800811e:	b508      	push	{r3, lr}
 8008120:	f000 fa50 	bl	80085c4 <raise>
 8008124:	2001      	movs	r0, #1
 8008126:	f7f9 f9c1 	bl	80014ac <_exit>
	...

0800812c <__sflush_r>:
 800812c:	898a      	ldrh	r2, [r1, #12]
 800812e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008130:	4605      	mov	r5, r0
 8008132:	0710      	lsls	r0, r2, #28
 8008134:	460c      	mov	r4, r1
 8008136:	d457      	bmi.n	80081e8 <__sflush_r+0xbc>
 8008138:	684b      	ldr	r3, [r1, #4]
 800813a:	2b00      	cmp	r3, #0
 800813c:	dc04      	bgt.n	8008148 <__sflush_r+0x1c>
 800813e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008140:	2b00      	cmp	r3, #0
 8008142:	dc01      	bgt.n	8008148 <__sflush_r+0x1c>
 8008144:	2000      	movs	r0, #0
 8008146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008148:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800814a:	2e00      	cmp	r6, #0
 800814c:	d0fa      	beq.n	8008144 <__sflush_r+0x18>
 800814e:	2300      	movs	r3, #0
 8008150:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008154:	682f      	ldr	r7, [r5, #0]
 8008156:	602b      	str	r3, [r5, #0]
 8008158:	d032      	beq.n	80081c0 <__sflush_r+0x94>
 800815a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800815c:	89a3      	ldrh	r3, [r4, #12]
 800815e:	075a      	lsls	r2, r3, #29
 8008160:	d505      	bpl.n	800816e <__sflush_r+0x42>
 8008162:	6863      	ldr	r3, [r4, #4]
 8008164:	1ac0      	subs	r0, r0, r3
 8008166:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008168:	b10b      	cbz	r3, 800816e <__sflush_r+0x42>
 800816a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800816c:	1ac0      	subs	r0, r0, r3
 800816e:	2300      	movs	r3, #0
 8008170:	4602      	mov	r2, r0
 8008172:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008174:	4628      	mov	r0, r5
 8008176:	6a21      	ldr	r1, [r4, #32]
 8008178:	47b0      	blx	r6
 800817a:	1c43      	adds	r3, r0, #1
 800817c:	89a3      	ldrh	r3, [r4, #12]
 800817e:	d106      	bne.n	800818e <__sflush_r+0x62>
 8008180:	6829      	ldr	r1, [r5, #0]
 8008182:	291d      	cmp	r1, #29
 8008184:	d82c      	bhi.n	80081e0 <__sflush_r+0xb4>
 8008186:	4a29      	ldr	r2, [pc, #164]	; (800822c <__sflush_r+0x100>)
 8008188:	40ca      	lsrs	r2, r1
 800818a:	07d6      	lsls	r6, r2, #31
 800818c:	d528      	bpl.n	80081e0 <__sflush_r+0xb4>
 800818e:	2200      	movs	r2, #0
 8008190:	6062      	str	r2, [r4, #4]
 8008192:	6922      	ldr	r2, [r4, #16]
 8008194:	04d9      	lsls	r1, r3, #19
 8008196:	6022      	str	r2, [r4, #0]
 8008198:	d504      	bpl.n	80081a4 <__sflush_r+0x78>
 800819a:	1c42      	adds	r2, r0, #1
 800819c:	d101      	bne.n	80081a2 <__sflush_r+0x76>
 800819e:	682b      	ldr	r3, [r5, #0]
 80081a0:	b903      	cbnz	r3, 80081a4 <__sflush_r+0x78>
 80081a2:	6560      	str	r0, [r4, #84]	; 0x54
 80081a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081a6:	602f      	str	r7, [r5, #0]
 80081a8:	2900      	cmp	r1, #0
 80081aa:	d0cb      	beq.n	8008144 <__sflush_r+0x18>
 80081ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081b0:	4299      	cmp	r1, r3
 80081b2:	d002      	beq.n	80081ba <__sflush_r+0x8e>
 80081b4:	4628      	mov	r0, r5
 80081b6:	f7ff faa5 	bl	8007704 <_free_r>
 80081ba:	2000      	movs	r0, #0
 80081bc:	6360      	str	r0, [r4, #52]	; 0x34
 80081be:	e7c2      	b.n	8008146 <__sflush_r+0x1a>
 80081c0:	6a21      	ldr	r1, [r4, #32]
 80081c2:	2301      	movs	r3, #1
 80081c4:	4628      	mov	r0, r5
 80081c6:	47b0      	blx	r6
 80081c8:	1c41      	adds	r1, r0, #1
 80081ca:	d1c7      	bne.n	800815c <__sflush_r+0x30>
 80081cc:	682b      	ldr	r3, [r5, #0]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d0c4      	beq.n	800815c <__sflush_r+0x30>
 80081d2:	2b1d      	cmp	r3, #29
 80081d4:	d001      	beq.n	80081da <__sflush_r+0xae>
 80081d6:	2b16      	cmp	r3, #22
 80081d8:	d101      	bne.n	80081de <__sflush_r+0xb2>
 80081da:	602f      	str	r7, [r5, #0]
 80081dc:	e7b2      	b.n	8008144 <__sflush_r+0x18>
 80081de:	89a3      	ldrh	r3, [r4, #12]
 80081e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081e4:	81a3      	strh	r3, [r4, #12]
 80081e6:	e7ae      	b.n	8008146 <__sflush_r+0x1a>
 80081e8:	690f      	ldr	r7, [r1, #16]
 80081ea:	2f00      	cmp	r7, #0
 80081ec:	d0aa      	beq.n	8008144 <__sflush_r+0x18>
 80081ee:	0793      	lsls	r3, r2, #30
 80081f0:	bf18      	it	ne
 80081f2:	2300      	movne	r3, #0
 80081f4:	680e      	ldr	r6, [r1, #0]
 80081f6:	bf08      	it	eq
 80081f8:	694b      	ldreq	r3, [r1, #20]
 80081fa:	1bf6      	subs	r6, r6, r7
 80081fc:	600f      	str	r7, [r1, #0]
 80081fe:	608b      	str	r3, [r1, #8]
 8008200:	2e00      	cmp	r6, #0
 8008202:	dd9f      	ble.n	8008144 <__sflush_r+0x18>
 8008204:	4633      	mov	r3, r6
 8008206:	463a      	mov	r2, r7
 8008208:	4628      	mov	r0, r5
 800820a:	6a21      	ldr	r1, [r4, #32]
 800820c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008210:	47e0      	blx	ip
 8008212:	2800      	cmp	r0, #0
 8008214:	dc06      	bgt.n	8008224 <__sflush_r+0xf8>
 8008216:	89a3      	ldrh	r3, [r4, #12]
 8008218:	f04f 30ff 	mov.w	r0, #4294967295
 800821c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	e790      	b.n	8008146 <__sflush_r+0x1a>
 8008224:	4407      	add	r7, r0
 8008226:	1a36      	subs	r6, r6, r0
 8008228:	e7ea      	b.n	8008200 <__sflush_r+0xd4>
 800822a:	bf00      	nop
 800822c:	20400001 	.word	0x20400001

08008230 <_fflush_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	690b      	ldr	r3, [r1, #16]
 8008234:	4605      	mov	r5, r0
 8008236:	460c      	mov	r4, r1
 8008238:	b913      	cbnz	r3, 8008240 <_fflush_r+0x10>
 800823a:	2500      	movs	r5, #0
 800823c:	4628      	mov	r0, r5
 800823e:	bd38      	pop	{r3, r4, r5, pc}
 8008240:	b118      	cbz	r0, 800824a <_fflush_r+0x1a>
 8008242:	6983      	ldr	r3, [r0, #24]
 8008244:	b90b      	cbnz	r3, 800824a <_fflush_r+0x1a>
 8008246:	f000 f887 	bl	8008358 <__sinit>
 800824a:	4b14      	ldr	r3, [pc, #80]	; (800829c <_fflush_r+0x6c>)
 800824c:	429c      	cmp	r4, r3
 800824e:	d11b      	bne.n	8008288 <_fflush_r+0x58>
 8008250:	686c      	ldr	r4, [r5, #4]
 8008252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d0ef      	beq.n	800823a <_fflush_r+0xa>
 800825a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800825c:	07d0      	lsls	r0, r2, #31
 800825e:	d404      	bmi.n	800826a <_fflush_r+0x3a>
 8008260:	0599      	lsls	r1, r3, #22
 8008262:	d402      	bmi.n	800826a <_fflush_r+0x3a>
 8008264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008266:	f000 f915 	bl	8008494 <__retarget_lock_acquire_recursive>
 800826a:	4628      	mov	r0, r5
 800826c:	4621      	mov	r1, r4
 800826e:	f7ff ff5d 	bl	800812c <__sflush_r>
 8008272:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008274:	4605      	mov	r5, r0
 8008276:	07da      	lsls	r2, r3, #31
 8008278:	d4e0      	bmi.n	800823c <_fflush_r+0xc>
 800827a:	89a3      	ldrh	r3, [r4, #12]
 800827c:	059b      	lsls	r3, r3, #22
 800827e:	d4dd      	bmi.n	800823c <_fflush_r+0xc>
 8008280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008282:	f000 f908 	bl	8008496 <__retarget_lock_release_recursive>
 8008286:	e7d9      	b.n	800823c <_fflush_r+0xc>
 8008288:	4b05      	ldr	r3, [pc, #20]	; (80082a0 <_fflush_r+0x70>)
 800828a:	429c      	cmp	r4, r3
 800828c:	d101      	bne.n	8008292 <_fflush_r+0x62>
 800828e:	68ac      	ldr	r4, [r5, #8]
 8008290:	e7df      	b.n	8008252 <_fflush_r+0x22>
 8008292:	4b04      	ldr	r3, [pc, #16]	; (80082a4 <_fflush_r+0x74>)
 8008294:	429c      	cmp	r4, r3
 8008296:	bf08      	it	eq
 8008298:	68ec      	ldreq	r4, [r5, #12]
 800829a:	e7da      	b.n	8008252 <_fflush_r+0x22>
 800829c:	080099dc 	.word	0x080099dc
 80082a0:	080099fc 	.word	0x080099fc
 80082a4:	080099bc 	.word	0x080099bc

080082a8 <std>:
 80082a8:	2300      	movs	r3, #0
 80082aa:	b510      	push	{r4, lr}
 80082ac:	4604      	mov	r4, r0
 80082ae:	e9c0 3300 	strd	r3, r3, [r0]
 80082b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082b6:	6083      	str	r3, [r0, #8]
 80082b8:	8181      	strh	r1, [r0, #12]
 80082ba:	6643      	str	r3, [r0, #100]	; 0x64
 80082bc:	81c2      	strh	r2, [r0, #14]
 80082be:	6183      	str	r3, [r0, #24]
 80082c0:	4619      	mov	r1, r3
 80082c2:	2208      	movs	r2, #8
 80082c4:	305c      	adds	r0, #92	; 0x5c
 80082c6:	f7fb fe0d 	bl	8003ee4 <memset>
 80082ca:	4b05      	ldr	r3, [pc, #20]	; (80082e0 <std+0x38>)
 80082cc:	6224      	str	r4, [r4, #32]
 80082ce:	6263      	str	r3, [r4, #36]	; 0x24
 80082d0:	4b04      	ldr	r3, [pc, #16]	; (80082e4 <std+0x3c>)
 80082d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80082d4:	4b04      	ldr	r3, [pc, #16]	; (80082e8 <std+0x40>)
 80082d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082d8:	4b04      	ldr	r3, [pc, #16]	; (80082ec <std+0x44>)
 80082da:	6323      	str	r3, [r4, #48]	; 0x30
 80082dc:	bd10      	pop	{r4, pc}
 80082de:	bf00      	nop
 80082e0:	080085fd 	.word	0x080085fd
 80082e4:	0800861f 	.word	0x0800861f
 80082e8:	08008657 	.word	0x08008657
 80082ec:	0800867b 	.word	0x0800867b

080082f0 <_cleanup_r>:
 80082f0:	4901      	ldr	r1, [pc, #4]	; (80082f8 <_cleanup_r+0x8>)
 80082f2:	f000 b8af 	b.w	8008454 <_fwalk_reent>
 80082f6:	bf00      	nop
 80082f8:	08008231 	.word	0x08008231

080082fc <__sfmoreglue>:
 80082fc:	2268      	movs	r2, #104	; 0x68
 80082fe:	b570      	push	{r4, r5, r6, lr}
 8008300:	1e4d      	subs	r5, r1, #1
 8008302:	4355      	muls	r5, r2
 8008304:	460e      	mov	r6, r1
 8008306:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800830a:	f7ff fa63 	bl	80077d4 <_malloc_r>
 800830e:	4604      	mov	r4, r0
 8008310:	b140      	cbz	r0, 8008324 <__sfmoreglue+0x28>
 8008312:	2100      	movs	r1, #0
 8008314:	e9c0 1600 	strd	r1, r6, [r0]
 8008318:	300c      	adds	r0, #12
 800831a:	60a0      	str	r0, [r4, #8]
 800831c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008320:	f7fb fde0 	bl	8003ee4 <memset>
 8008324:	4620      	mov	r0, r4
 8008326:	bd70      	pop	{r4, r5, r6, pc}

08008328 <__sfp_lock_acquire>:
 8008328:	4801      	ldr	r0, [pc, #4]	; (8008330 <__sfp_lock_acquire+0x8>)
 800832a:	f000 b8b3 	b.w	8008494 <__retarget_lock_acquire_recursive>
 800832e:	bf00      	nop
 8008330:	200002e9 	.word	0x200002e9

08008334 <__sfp_lock_release>:
 8008334:	4801      	ldr	r0, [pc, #4]	; (800833c <__sfp_lock_release+0x8>)
 8008336:	f000 b8ae 	b.w	8008496 <__retarget_lock_release_recursive>
 800833a:	bf00      	nop
 800833c:	200002e9 	.word	0x200002e9

08008340 <__sinit_lock_acquire>:
 8008340:	4801      	ldr	r0, [pc, #4]	; (8008348 <__sinit_lock_acquire+0x8>)
 8008342:	f000 b8a7 	b.w	8008494 <__retarget_lock_acquire_recursive>
 8008346:	bf00      	nop
 8008348:	200002ea 	.word	0x200002ea

0800834c <__sinit_lock_release>:
 800834c:	4801      	ldr	r0, [pc, #4]	; (8008354 <__sinit_lock_release+0x8>)
 800834e:	f000 b8a2 	b.w	8008496 <__retarget_lock_release_recursive>
 8008352:	bf00      	nop
 8008354:	200002ea 	.word	0x200002ea

08008358 <__sinit>:
 8008358:	b510      	push	{r4, lr}
 800835a:	4604      	mov	r4, r0
 800835c:	f7ff fff0 	bl	8008340 <__sinit_lock_acquire>
 8008360:	69a3      	ldr	r3, [r4, #24]
 8008362:	b11b      	cbz	r3, 800836c <__sinit+0x14>
 8008364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008368:	f7ff bff0 	b.w	800834c <__sinit_lock_release>
 800836c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008370:	6523      	str	r3, [r4, #80]	; 0x50
 8008372:	4b13      	ldr	r3, [pc, #76]	; (80083c0 <__sinit+0x68>)
 8008374:	4a13      	ldr	r2, [pc, #76]	; (80083c4 <__sinit+0x6c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	62a2      	str	r2, [r4, #40]	; 0x28
 800837a:	42a3      	cmp	r3, r4
 800837c:	bf08      	it	eq
 800837e:	2301      	moveq	r3, #1
 8008380:	4620      	mov	r0, r4
 8008382:	bf08      	it	eq
 8008384:	61a3      	streq	r3, [r4, #24]
 8008386:	f000 f81f 	bl	80083c8 <__sfp>
 800838a:	6060      	str	r0, [r4, #4]
 800838c:	4620      	mov	r0, r4
 800838e:	f000 f81b 	bl	80083c8 <__sfp>
 8008392:	60a0      	str	r0, [r4, #8]
 8008394:	4620      	mov	r0, r4
 8008396:	f000 f817 	bl	80083c8 <__sfp>
 800839a:	2200      	movs	r2, #0
 800839c:	2104      	movs	r1, #4
 800839e:	60e0      	str	r0, [r4, #12]
 80083a0:	6860      	ldr	r0, [r4, #4]
 80083a2:	f7ff ff81 	bl	80082a8 <std>
 80083a6:	2201      	movs	r2, #1
 80083a8:	2109      	movs	r1, #9
 80083aa:	68a0      	ldr	r0, [r4, #8]
 80083ac:	f7ff ff7c 	bl	80082a8 <std>
 80083b0:	2202      	movs	r2, #2
 80083b2:	2112      	movs	r1, #18
 80083b4:	68e0      	ldr	r0, [r4, #12]
 80083b6:	f7ff ff77 	bl	80082a8 <std>
 80083ba:	2301      	movs	r3, #1
 80083bc:	61a3      	str	r3, [r4, #24]
 80083be:	e7d1      	b.n	8008364 <__sinit+0xc>
 80083c0:	08009574 	.word	0x08009574
 80083c4:	080082f1 	.word	0x080082f1

080083c8 <__sfp>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	4607      	mov	r7, r0
 80083cc:	f7ff ffac 	bl	8008328 <__sfp_lock_acquire>
 80083d0:	4b1e      	ldr	r3, [pc, #120]	; (800844c <__sfp+0x84>)
 80083d2:	681e      	ldr	r6, [r3, #0]
 80083d4:	69b3      	ldr	r3, [r6, #24]
 80083d6:	b913      	cbnz	r3, 80083de <__sfp+0x16>
 80083d8:	4630      	mov	r0, r6
 80083da:	f7ff ffbd 	bl	8008358 <__sinit>
 80083de:	3648      	adds	r6, #72	; 0x48
 80083e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083e4:	3b01      	subs	r3, #1
 80083e6:	d503      	bpl.n	80083f0 <__sfp+0x28>
 80083e8:	6833      	ldr	r3, [r6, #0]
 80083ea:	b30b      	cbz	r3, 8008430 <__sfp+0x68>
 80083ec:	6836      	ldr	r6, [r6, #0]
 80083ee:	e7f7      	b.n	80083e0 <__sfp+0x18>
 80083f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80083f4:	b9d5      	cbnz	r5, 800842c <__sfp+0x64>
 80083f6:	4b16      	ldr	r3, [pc, #88]	; (8008450 <__sfp+0x88>)
 80083f8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083fc:	60e3      	str	r3, [r4, #12]
 80083fe:	6665      	str	r5, [r4, #100]	; 0x64
 8008400:	f000 f847 	bl	8008492 <__retarget_lock_init_recursive>
 8008404:	f7ff ff96 	bl	8008334 <__sfp_lock_release>
 8008408:	2208      	movs	r2, #8
 800840a:	4629      	mov	r1, r5
 800840c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008410:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008414:	6025      	str	r5, [r4, #0]
 8008416:	61a5      	str	r5, [r4, #24]
 8008418:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800841c:	f7fb fd62 	bl	8003ee4 <memset>
 8008420:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008424:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008428:	4620      	mov	r0, r4
 800842a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800842c:	3468      	adds	r4, #104	; 0x68
 800842e:	e7d9      	b.n	80083e4 <__sfp+0x1c>
 8008430:	2104      	movs	r1, #4
 8008432:	4638      	mov	r0, r7
 8008434:	f7ff ff62 	bl	80082fc <__sfmoreglue>
 8008438:	4604      	mov	r4, r0
 800843a:	6030      	str	r0, [r6, #0]
 800843c:	2800      	cmp	r0, #0
 800843e:	d1d5      	bne.n	80083ec <__sfp+0x24>
 8008440:	f7ff ff78 	bl	8008334 <__sfp_lock_release>
 8008444:	230c      	movs	r3, #12
 8008446:	603b      	str	r3, [r7, #0]
 8008448:	e7ee      	b.n	8008428 <__sfp+0x60>
 800844a:	bf00      	nop
 800844c:	08009574 	.word	0x08009574
 8008450:	ffff0001 	.word	0xffff0001

08008454 <_fwalk_reent>:
 8008454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008458:	4606      	mov	r6, r0
 800845a:	4688      	mov	r8, r1
 800845c:	2700      	movs	r7, #0
 800845e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008462:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008466:	f1b9 0901 	subs.w	r9, r9, #1
 800846a:	d505      	bpl.n	8008478 <_fwalk_reent+0x24>
 800846c:	6824      	ldr	r4, [r4, #0]
 800846e:	2c00      	cmp	r4, #0
 8008470:	d1f7      	bne.n	8008462 <_fwalk_reent+0xe>
 8008472:	4638      	mov	r0, r7
 8008474:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008478:	89ab      	ldrh	r3, [r5, #12]
 800847a:	2b01      	cmp	r3, #1
 800847c:	d907      	bls.n	800848e <_fwalk_reent+0x3a>
 800847e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008482:	3301      	adds	r3, #1
 8008484:	d003      	beq.n	800848e <_fwalk_reent+0x3a>
 8008486:	4629      	mov	r1, r5
 8008488:	4630      	mov	r0, r6
 800848a:	47c0      	blx	r8
 800848c:	4307      	orrs	r7, r0
 800848e:	3568      	adds	r5, #104	; 0x68
 8008490:	e7e9      	b.n	8008466 <_fwalk_reent+0x12>

08008492 <__retarget_lock_init_recursive>:
 8008492:	4770      	bx	lr

08008494 <__retarget_lock_acquire_recursive>:
 8008494:	4770      	bx	lr

08008496 <__retarget_lock_release_recursive>:
 8008496:	4770      	bx	lr

08008498 <__swhatbuf_r>:
 8008498:	b570      	push	{r4, r5, r6, lr}
 800849a:	460e      	mov	r6, r1
 800849c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084a0:	4614      	mov	r4, r2
 80084a2:	2900      	cmp	r1, #0
 80084a4:	461d      	mov	r5, r3
 80084a6:	b096      	sub	sp, #88	; 0x58
 80084a8:	da08      	bge.n	80084bc <__swhatbuf_r+0x24>
 80084aa:	2200      	movs	r2, #0
 80084ac:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80084b0:	602a      	str	r2, [r5, #0]
 80084b2:	061a      	lsls	r2, r3, #24
 80084b4:	d410      	bmi.n	80084d8 <__swhatbuf_r+0x40>
 80084b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084ba:	e00e      	b.n	80084da <__swhatbuf_r+0x42>
 80084bc:	466a      	mov	r2, sp
 80084be:	f000 f903 	bl	80086c8 <_fstat_r>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	dbf1      	blt.n	80084aa <__swhatbuf_r+0x12>
 80084c6:	9a01      	ldr	r2, [sp, #4]
 80084c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084d0:	425a      	negs	r2, r3
 80084d2:	415a      	adcs	r2, r3
 80084d4:	602a      	str	r2, [r5, #0]
 80084d6:	e7ee      	b.n	80084b6 <__swhatbuf_r+0x1e>
 80084d8:	2340      	movs	r3, #64	; 0x40
 80084da:	2000      	movs	r0, #0
 80084dc:	6023      	str	r3, [r4, #0]
 80084de:	b016      	add	sp, #88	; 0x58
 80084e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080084e4 <__smakebuf_r>:
 80084e4:	898b      	ldrh	r3, [r1, #12]
 80084e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084e8:	079d      	lsls	r5, r3, #30
 80084ea:	4606      	mov	r6, r0
 80084ec:	460c      	mov	r4, r1
 80084ee:	d507      	bpl.n	8008500 <__smakebuf_r+0x1c>
 80084f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084f4:	6023      	str	r3, [r4, #0]
 80084f6:	6123      	str	r3, [r4, #16]
 80084f8:	2301      	movs	r3, #1
 80084fa:	6163      	str	r3, [r4, #20]
 80084fc:	b002      	add	sp, #8
 80084fe:	bd70      	pop	{r4, r5, r6, pc}
 8008500:	466a      	mov	r2, sp
 8008502:	ab01      	add	r3, sp, #4
 8008504:	f7ff ffc8 	bl	8008498 <__swhatbuf_r>
 8008508:	9900      	ldr	r1, [sp, #0]
 800850a:	4605      	mov	r5, r0
 800850c:	4630      	mov	r0, r6
 800850e:	f7ff f961 	bl	80077d4 <_malloc_r>
 8008512:	b948      	cbnz	r0, 8008528 <__smakebuf_r+0x44>
 8008514:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008518:	059a      	lsls	r2, r3, #22
 800851a:	d4ef      	bmi.n	80084fc <__smakebuf_r+0x18>
 800851c:	f023 0303 	bic.w	r3, r3, #3
 8008520:	f043 0302 	orr.w	r3, r3, #2
 8008524:	81a3      	strh	r3, [r4, #12]
 8008526:	e7e3      	b.n	80084f0 <__smakebuf_r+0xc>
 8008528:	4b0d      	ldr	r3, [pc, #52]	; (8008560 <__smakebuf_r+0x7c>)
 800852a:	62b3      	str	r3, [r6, #40]	; 0x28
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	6020      	str	r0, [r4, #0]
 8008530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008534:	81a3      	strh	r3, [r4, #12]
 8008536:	9b00      	ldr	r3, [sp, #0]
 8008538:	6120      	str	r0, [r4, #16]
 800853a:	6163      	str	r3, [r4, #20]
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	b15b      	cbz	r3, 8008558 <__smakebuf_r+0x74>
 8008540:	4630      	mov	r0, r6
 8008542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008546:	f000 f8d1 	bl	80086ec <_isatty_r>
 800854a:	b128      	cbz	r0, 8008558 <__smakebuf_r+0x74>
 800854c:	89a3      	ldrh	r3, [r4, #12]
 800854e:	f023 0303 	bic.w	r3, r3, #3
 8008552:	f043 0301 	orr.w	r3, r3, #1
 8008556:	81a3      	strh	r3, [r4, #12]
 8008558:	89a0      	ldrh	r0, [r4, #12]
 800855a:	4305      	orrs	r5, r0
 800855c:	81a5      	strh	r5, [r4, #12]
 800855e:	e7cd      	b.n	80084fc <__smakebuf_r+0x18>
 8008560:	080082f1 	.word	0x080082f1

08008564 <_malloc_usable_size_r>:
 8008564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008568:	1f18      	subs	r0, r3, #4
 800856a:	2b00      	cmp	r3, #0
 800856c:	bfbc      	itt	lt
 800856e:	580b      	ldrlt	r3, [r1, r0]
 8008570:	18c0      	addlt	r0, r0, r3
 8008572:	4770      	bx	lr

08008574 <_raise_r>:
 8008574:	291f      	cmp	r1, #31
 8008576:	b538      	push	{r3, r4, r5, lr}
 8008578:	4604      	mov	r4, r0
 800857a:	460d      	mov	r5, r1
 800857c:	d904      	bls.n	8008588 <_raise_r+0x14>
 800857e:	2316      	movs	r3, #22
 8008580:	6003      	str	r3, [r0, #0]
 8008582:	f04f 30ff 	mov.w	r0, #4294967295
 8008586:	bd38      	pop	{r3, r4, r5, pc}
 8008588:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800858a:	b112      	cbz	r2, 8008592 <_raise_r+0x1e>
 800858c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008590:	b94b      	cbnz	r3, 80085a6 <_raise_r+0x32>
 8008592:	4620      	mov	r0, r4
 8008594:	f000 f830 	bl	80085f8 <_getpid_r>
 8008598:	462a      	mov	r2, r5
 800859a:	4601      	mov	r1, r0
 800859c:	4620      	mov	r0, r4
 800859e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085a2:	f000 b817 	b.w	80085d4 <_kill_r>
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d00a      	beq.n	80085c0 <_raise_r+0x4c>
 80085aa:	1c59      	adds	r1, r3, #1
 80085ac:	d103      	bne.n	80085b6 <_raise_r+0x42>
 80085ae:	2316      	movs	r3, #22
 80085b0:	6003      	str	r3, [r0, #0]
 80085b2:	2001      	movs	r0, #1
 80085b4:	e7e7      	b.n	8008586 <_raise_r+0x12>
 80085b6:	2400      	movs	r4, #0
 80085b8:	4628      	mov	r0, r5
 80085ba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085be:	4798      	blx	r3
 80085c0:	2000      	movs	r0, #0
 80085c2:	e7e0      	b.n	8008586 <_raise_r+0x12>

080085c4 <raise>:
 80085c4:	4b02      	ldr	r3, [pc, #8]	; (80085d0 <raise+0xc>)
 80085c6:	4601      	mov	r1, r0
 80085c8:	6818      	ldr	r0, [r3, #0]
 80085ca:	f7ff bfd3 	b.w	8008574 <_raise_r>
 80085ce:	bf00      	nop
 80085d0:	2000007c 	.word	0x2000007c

080085d4 <_kill_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	2300      	movs	r3, #0
 80085d8:	4d06      	ldr	r5, [pc, #24]	; (80085f4 <_kill_r+0x20>)
 80085da:	4604      	mov	r4, r0
 80085dc:	4608      	mov	r0, r1
 80085de:	4611      	mov	r1, r2
 80085e0:	602b      	str	r3, [r5, #0]
 80085e2:	f7f8 ff53 	bl	800148c <_kill>
 80085e6:	1c43      	adds	r3, r0, #1
 80085e8:	d102      	bne.n	80085f0 <_kill_r+0x1c>
 80085ea:	682b      	ldr	r3, [r5, #0]
 80085ec:	b103      	cbz	r3, 80085f0 <_kill_r+0x1c>
 80085ee:	6023      	str	r3, [r4, #0]
 80085f0:	bd38      	pop	{r3, r4, r5, pc}
 80085f2:	bf00      	nop
 80085f4:	200002e4 	.word	0x200002e4

080085f8 <_getpid_r>:
 80085f8:	f7f8 bf41 	b.w	800147e <_getpid>

080085fc <__sread>:
 80085fc:	b510      	push	{r4, lr}
 80085fe:	460c      	mov	r4, r1
 8008600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008604:	f000 f894 	bl	8008730 <_read_r>
 8008608:	2800      	cmp	r0, #0
 800860a:	bfab      	itete	ge
 800860c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800860e:	89a3      	ldrhlt	r3, [r4, #12]
 8008610:	181b      	addge	r3, r3, r0
 8008612:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008616:	bfac      	ite	ge
 8008618:	6563      	strge	r3, [r4, #84]	; 0x54
 800861a:	81a3      	strhlt	r3, [r4, #12]
 800861c:	bd10      	pop	{r4, pc}

0800861e <__swrite>:
 800861e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008622:	461f      	mov	r7, r3
 8008624:	898b      	ldrh	r3, [r1, #12]
 8008626:	4605      	mov	r5, r0
 8008628:	05db      	lsls	r3, r3, #23
 800862a:	460c      	mov	r4, r1
 800862c:	4616      	mov	r6, r2
 800862e:	d505      	bpl.n	800863c <__swrite+0x1e>
 8008630:	2302      	movs	r3, #2
 8008632:	2200      	movs	r2, #0
 8008634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008638:	f000 f868 	bl	800870c <_lseek_r>
 800863c:	89a3      	ldrh	r3, [r4, #12]
 800863e:	4632      	mov	r2, r6
 8008640:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008644:	81a3      	strh	r3, [r4, #12]
 8008646:	4628      	mov	r0, r5
 8008648:	463b      	mov	r3, r7
 800864a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800864e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008652:	f000 b817 	b.w	8008684 <_write_r>

08008656 <__sseek>:
 8008656:	b510      	push	{r4, lr}
 8008658:	460c      	mov	r4, r1
 800865a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800865e:	f000 f855 	bl	800870c <_lseek_r>
 8008662:	1c43      	adds	r3, r0, #1
 8008664:	89a3      	ldrh	r3, [r4, #12]
 8008666:	bf15      	itete	ne
 8008668:	6560      	strne	r0, [r4, #84]	; 0x54
 800866a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800866e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008672:	81a3      	strheq	r3, [r4, #12]
 8008674:	bf18      	it	ne
 8008676:	81a3      	strhne	r3, [r4, #12]
 8008678:	bd10      	pop	{r4, pc}

0800867a <__sclose>:
 800867a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800867e:	f000 b813 	b.w	80086a8 <_close_r>
	...

08008684 <_write_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	4604      	mov	r4, r0
 8008688:	4608      	mov	r0, r1
 800868a:	4611      	mov	r1, r2
 800868c:	2200      	movs	r2, #0
 800868e:	4d05      	ldr	r5, [pc, #20]	; (80086a4 <_write_r+0x20>)
 8008690:	602a      	str	r2, [r5, #0]
 8008692:	461a      	mov	r2, r3
 8008694:	f7f8 ff31 	bl	80014fa <_write>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d102      	bne.n	80086a2 <_write_r+0x1e>
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	b103      	cbz	r3, 80086a2 <_write_r+0x1e>
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	bd38      	pop	{r3, r4, r5, pc}
 80086a4:	200002e4 	.word	0x200002e4

080086a8 <_close_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	2300      	movs	r3, #0
 80086ac:	4d05      	ldr	r5, [pc, #20]	; (80086c4 <_close_r+0x1c>)
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	602b      	str	r3, [r5, #0]
 80086b4:	f7f8 ff3d 	bl	8001532 <_close>
 80086b8:	1c43      	adds	r3, r0, #1
 80086ba:	d102      	bne.n	80086c2 <_close_r+0x1a>
 80086bc:	682b      	ldr	r3, [r5, #0]
 80086be:	b103      	cbz	r3, 80086c2 <_close_r+0x1a>
 80086c0:	6023      	str	r3, [r4, #0]
 80086c2:	bd38      	pop	{r3, r4, r5, pc}
 80086c4:	200002e4 	.word	0x200002e4

080086c8 <_fstat_r>:
 80086c8:	b538      	push	{r3, r4, r5, lr}
 80086ca:	2300      	movs	r3, #0
 80086cc:	4d06      	ldr	r5, [pc, #24]	; (80086e8 <_fstat_r+0x20>)
 80086ce:	4604      	mov	r4, r0
 80086d0:	4608      	mov	r0, r1
 80086d2:	4611      	mov	r1, r2
 80086d4:	602b      	str	r3, [r5, #0]
 80086d6:	f7f8 ff37 	bl	8001548 <_fstat>
 80086da:	1c43      	adds	r3, r0, #1
 80086dc:	d102      	bne.n	80086e4 <_fstat_r+0x1c>
 80086de:	682b      	ldr	r3, [r5, #0]
 80086e0:	b103      	cbz	r3, 80086e4 <_fstat_r+0x1c>
 80086e2:	6023      	str	r3, [r4, #0]
 80086e4:	bd38      	pop	{r3, r4, r5, pc}
 80086e6:	bf00      	nop
 80086e8:	200002e4 	.word	0x200002e4

080086ec <_isatty_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	2300      	movs	r3, #0
 80086f0:	4d05      	ldr	r5, [pc, #20]	; (8008708 <_isatty_r+0x1c>)
 80086f2:	4604      	mov	r4, r0
 80086f4:	4608      	mov	r0, r1
 80086f6:	602b      	str	r3, [r5, #0]
 80086f8:	f7f8 ff35 	bl	8001566 <_isatty>
 80086fc:	1c43      	adds	r3, r0, #1
 80086fe:	d102      	bne.n	8008706 <_isatty_r+0x1a>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	b103      	cbz	r3, 8008706 <_isatty_r+0x1a>
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	bd38      	pop	{r3, r4, r5, pc}
 8008708:	200002e4 	.word	0x200002e4

0800870c <_lseek_r>:
 800870c:	b538      	push	{r3, r4, r5, lr}
 800870e:	4604      	mov	r4, r0
 8008710:	4608      	mov	r0, r1
 8008712:	4611      	mov	r1, r2
 8008714:	2200      	movs	r2, #0
 8008716:	4d05      	ldr	r5, [pc, #20]	; (800872c <_lseek_r+0x20>)
 8008718:	602a      	str	r2, [r5, #0]
 800871a:	461a      	mov	r2, r3
 800871c:	f7f8 ff2d 	bl	800157a <_lseek>
 8008720:	1c43      	adds	r3, r0, #1
 8008722:	d102      	bne.n	800872a <_lseek_r+0x1e>
 8008724:	682b      	ldr	r3, [r5, #0]
 8008726:	b103      	cbz	r3, 800872a <_lseek_r+0x1e>
 8008728:	6023      	str	r3, [r4, #0]
 800872a:	bd38      	pop	{r3, r4, r5, pc}
 800872c:	200002e4 	.word	0x200002e4

08008730 <_read_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4604      	mov	r4, r0
 8008734:	4608      	mov	r0, r1
 8008736:	4611      	mov	r1, r2
 8008738:	2200      	movs	r2, #0
 800873a:	4d05      	ldr	r5, [pc, #20]	; (8008750 <_read_r+0x20>)
 800873c:	602a      	str	r2, [r5, #0]
 800873e:	461a      	mov	r2, r3
 8008740:	f7f8 febe 	bl	80014c0 <_read>
 8008744:	1c43      	adds	r3, r0, #1
 8008746:	d102      	bne.n	800874e <_read_r+0x1e>
 8008748:	682b      	ldr	r3, [r5, #0]
 800874a:	b103      	cbz	r3, 800874e <_read_r+0x1e>
 800874c:	6023      	str	r3, [r4, #0]
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	200002e4 	.word	0x200002e4

08008754 <pow>:
 8008754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008758:	4614      	mov	r4, r2
 800875a:	461d      	mov	r5, r3
 800875c:	4680      	mov	r8, r0
 800875e:	4689      	mov	r9, r1
 8008760:	f000 f862 	bl	8008828 <__ieee754_pow>
 8008764:	4622      	mov	r2, r4
 8008766:	4606      	mov	r6, r0
 8008768:	460f      	mov	r7, r1
 800876a:	462b      	mov	r3, r5
 800876c:	4620      	mov	r0, r4
 800876e:	4629      	mov	r1, r5
 8008770:	f7f8 f94c 	bl	8000a0c <__aeabi_dcmpun>
 8008774:	bbc8      	cbnz	r0, 80087ea <pow+0x96>
 8008776:	2200      	movs	r2, #0
 8008778:	2300      	movs	r3, #0
 800877a:	4640      	mov	r0, r8
 800877c:	4649      	mov	r1, r9
 800877e:	f7f8 f913 	bl	80009a8 <__aeabi_dcmpeq>
 8008782:	b1b8      	cbz	r0, 80087b4 <pow+0x60>
 8008784:	2200      	movs	r2, #0
 8008786:	2300      	movs	r3, #0
 8008788:	4620      	mov	r0, r4
 800878a:	4629      	mov	r1, r5
 800878c:	f7f8 f90c 	bl	80009a8 <__aeabi_dcmpeq>
 8008790:	2800      	cmp	r0, #0
 8008792:	d141      	bne.n	8008818 <pow+0xc4>
 8008794:	4620      	mov	r0, r4
 8008796:	4629      	mov	r1, r5
 8008798:	f000 fe3b 	bl	8009412 <finite>
 800879c:	b328      	cbz	r0, 80087ea <pow+0x96>
 800879e:	2200      	movs	r2, #0
 80087a0:	2300      	movs	r3, #0
 80087a2:	4620      	mov	r0, r4
 80087a4:	4629      	mov	r1, r5
 80087a6:	f7f8 f909 	bl	80009bc <__aeabi_dcmplt>
 80087aa:	b1f0      	cbz	r0, 80087ea <pow+0x96>
 80087ac:	f7fb fb70 	bl	8003e90 <__errno>
 80087b0:	2322      	movs	r3, #34	; 0x22
 80087b2:	e019      	b.n	80087e8 <pow+0x94>
 80087b4:	4630      	mov	r0, r6
 80087b6:	4639      	mov	r1, r7
 80087b8:	f000 fe2b 	bl	8009412 <finite>
 80087bc:	b9c8      	cbnz	r0, 80087f2 <pow+0x9e>
 80087be:	4640      	mov	r0, r8
 80087c0:	4649      	mov	r1, r9
 80087c2:	f000 fe26 	bl	8009412 <finite>
 80087c6:	b1a0      	cbz	r0, 80087f2 <pow+0x9e>
 80087c8:	4620      	mov	r0, r4
 80087ca:	4629      	mov	r1, r5
 80087cc:	f000 fe21 	bl	8009412 <finite>
 80087d0:	b178      	cbz	r0, 80087f2 <pow+0x9e>
 80087d2:	4632      	mov	r2, r6
 80087d4:	463b      	mov	r3, r7
 80087d6:	4630      	mov	r0, r6
 80087d8:	4639      	mov	r1, r7
 80087da:	f7f8 f917 	bl	8000a0c <__aeabi_dcmpun>
 80087de:	2800      	cmp	r0, #0
 80087e0:	d0e4      	beq.n	80087ac <pow+0x58>
 80087e2:	f7fb fb55 	bl	8003e90 <__errno>
 80087e6:	2321      	movs	r3, #33	; 0x21
 80087e8:	6003      	str	r3, [r0, #0]
 80087ea:	4630      	mov	r0, r6
 80087ec:	4639      	mov	r1, r7
 80087ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087f2:	2200      	movs	r2, #0
 80087f4:	2300      	movs	r3, #0
 80087f6:	4630      	mov	r0, r6
 80087f8:	4639      	mov	r1, r7
 80087fa:	f7f8 f8d5 	bl	80009a8 <__aeabi_dcmpeq>
 80087fe:	2800      	cmp	r0, #0
 8008800:	d0f3      	beq.n	80087ea <pow+0x96>
 8008802:	4640      	mov	r0, r8
 8008804:	4649      	mov	r1, r9
 8008806:	f000 fe04 	bl	8009412 <finite>
 800880a:	2800      	cmp	r0, #0
 800880c:	d0ed      	beq.n	80087ea <pow+0x96>
 800880e:	4620      	mov	r0, r4
 8008810:	4629      	mov	r1, r5
 8008812:	f000 fdfe 	bl	8009412 <finite>
 8008816:	e7c8      	b.n	80087aa <pow+0x56>
 8008818:	2600      	movs	r6, #0
 800881a:	4f01      	ldr	r7, [pc, #4]	; (8008820 <pow+0xcc>)
 800881c:	e7e5      	b.n	80087ea <pow+0x96>
 800881e:	bf00      	nop
 8008820:	3ff00000 	.word	0x3ff00000
 8008824:	00000000 	.word	0x00000000

08008828 <__ieee754_pow>:
 8008828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	b093      	sub	sp, #76	; 0x4c
 800882e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008832:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8008836:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800883a:	4689      	mov	r9, r1
 800883c:	ea56 0102 	orrs.w	r1, r6, r2
 8008840:	4680      	mov	r8, r0
 8008842:	d111      	bne.n	8008868 <__ieee754_pow+0x40>
 8008844:	1803      	adds	r3, r0, r0
 8008846:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800884a:	4152      	adcs	r2, r2
 800884c:	4299      	cmp	r1, r3
 800884e:	4b82      	ldr	r3, [pc, #520]	; (8008a58 <__ieee754_pow+0x230>)
 8008850:	4193      	sbcs	r3, r2
 8008852:	f080 84b9 	bcs.w	80091c8 <__ieee754_pow+0x9a0>
 8008856:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800885a:	4640      	mov	r0, r8
 800885c:	4649      	mov	r1, r9
 800885e:	f7f7 fc85 	bl	800016c <__adddf3>
 8008862:	4683      	mov	fp, r0
 8008864:	468c      	mov	ip, r1
 8008866:	e06f      	b.n	8008948 <__ieee754_pow+0x120>
 8008868:	4b7c      	ldr	r3, [pc, #496]	; (8008a5c <__ieee754_pow+0x234>)
 800886a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800886e:	429c      	cmp	r4, r3
 8008870:	464d      	mov	r5, r9
 8008872:	4682      	mov	sl, r0
 8008874:	dc06      	bgt.n	8008884 <__ieee754_pow+0x5c>
 8008876:	d101      	bne.n	800887c <__ieee754_pow+0x54>
 8008878:	2800      	cmp	r0, #0
 800887a:	d1ec      	bne.n	8008856 <__ieee754_pow+0x2e>
 800887c:	429e      	cmp	r6, r3
 800887e:	dc01      	bgt.n	8008884 <__ieee754_pow+0x5c>
 8008880:	d10f      	bne.n	80088a2 <__ieee754_pow+0x7a>
 8008882:	b172      	cbz	r2, 80088a2 <__ieee754_pow+0x7a>
 8008884:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008888:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800888c:	ea55 050a 	orrs.w	r5, r5, sl
 8008890:	d1e1      	bne.n	8008856 <__ieee754_pow+0x2e>
 8008892:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008896:	18db      	adds	r3, r3, r3
 8008898:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800889c:	4152      	adcs	r2, r2
 800889e:	429d      	cmp	r5, r3
 80088a0:	e7d5      	b.n	800884e <__ieee754_pow+0x26>
 80088a2:	2d00      	cmp	r5, #0
 80088a4:	da39      	bge.n	800891a <__ieee754_pow+0xf2>
 80088a6:	4b6e      	ldr	r3, [pc, #440]	; (8008a60 <__ieee754_pow+0x238>)
 80088a8:	429e      	cmp	r6, r3
 80088aa:	dc52      	bgt.n	8008952 <__ieee754_pow+0x12a>
 80088ac:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80088b0:	429e      	cmp	r6, r3
 80088b2:	f340 849c 	ble.w	80091ee <__ieee754_pow+0x9c6>
 80088b6:	1533      	asrs	r3, r6, #20
 80088b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80088bc:	2b14      	cmp	r3, #20
 80088be:	dd0f      	ble.n	80088e0 <__ieee754_pow+0xb8>
 80088c0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80088c4:	fa22 f103 	lsr.w	r1, r2, r3
 80088c8:	fa01 f303 	lsl.w	r3, r1, r3
 80088cc:	4293      	cmp	r3, r2
 80088ce:	f040 848e 	bne.w	80091ee <__ieee754_pow+0x9c6>
 80088d2:	f001 0101 	and.w	r1, r1, #1
 80088d6:	f1c1 0302 	rsb	r3, r1, #2
 80088da:	9300      	str	r3, [sp, #0]
 80088dc:	b182      	cbz	r2, 8008900 <__ieee754_pow+0xd8>
 80088de:	e05d      	b.n	800899c <__ieee754_pow+0x174>
 80088e0:	2a00      	cmp	r2, #0
 80088e2:	d159      	bne.n	8008998 <__ieee754_pow+0x170>
 80088e4:	f1c3 0314 	rsb	r3, r3, #20
 80088e8:	fa46 f103 	asr.w	r1, r6, r3
 80088ec:	fa01 f303 	lsl.w	r3, r1, r3
 80088f0:	42b3      	cmp	r3, r6
 80088f2:	f040 8479 	bne.w	80091e8 <__ieee754_pow+0x9c0>
 80088f6:	f001 0101 	and.w	r1, r1, #1
 80088fa:	f1c1 0302 	rsb	r3, r1, #2
 80088fe:	9300      	str	r3, [sp, #0]
 8008900:	4b58      	ldr	r3, [pc, #352]	; (8008a64 <__ieee754_pow+0x23c>)
 8008902:	429e      	cmp	r6, r3
 8008904:	d132      	bne.n	800896c <__ieee754_pow+0x144>
 8008906:	2f00      	cmp	r7, #0
 8008908:	f280 846a 	bge.w	80091e0 <__ieee754_pow+0x9b8>
 800890c:	4642      	mov	r2, r8
 800890e:	464b      	mov	r3, r9
 8008910:	2000      	movs	r0, #0
 8008912:	4954      	ldr	r1, [pc, #336]	; (8008a64 <__ieee754_pow+0x23c>)
 8008914:	f7f7 ff0a 	bl	800072c <__aeabi_ddiv>
 8008918:	e7a3      	b.n	8008862 <__ieee754_pow+0x3a>
 800891a:	2300      	movs	r3, #0
 800891c:	9300      	str	r3, [sp, #0]
 800891e:	2a00      	cmp	r2, #0
 8008920:	d13c      	bne.n	800899c <__ieee754_pow+0x174>
 8008922:	4b4e      	ldr	r3, [pc, #312]	; (8008a5c <__ieee754_pow+0x234>)
 8008924:	429e      	cmp	r6, r3
 8008926:	d1eb      	bne.n	8008900 <__ieee754_pow+0xd8>
 8008928:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800892c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008930:	ea53 030a 	orrs.w	r3, r3, sl
 8008934:	f000 8448 	beq.w	80091c8 <__ieee754_pow+0x9a0>
 8008938:	4b4b      	ldr	r3, [pc, #300]	; (8008a68 <__ieee754_pow+0x240>)
 800893a:	429c      	cmp	r4, r3
 800893c:	dd0b      	ble.n	8008956 <__ieee754_pow+0x12e>
 800893e:	2f00      	cmp	r7, #0
 8008940:	f2c0 8448 	blt.w	80091d4 <__ieee754_pow+0x9ac>
 8008944:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8008948:	4658      	mov	r0, fp
 800894a:	4661      	mov	r1, ip
 800894c:	b013      	add	sp, #76	; 0x4c
 800894e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008952:	2302      	movs	r3, #2
 8008954:	e7e2      	b.n	800891c <__ieee754_pow+0xf4>
 8008956:	2f00      	cmp	r7, #0
 8008958:	f04f 0b00 	mov.w	fp, #0
 800895c:	f04f 0c00 	mov.w	ip, #0
 8008960:	daf2      	bge.n	8008948 <__ieee754_pow+0x120>
 8008962:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8008966:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800896a:	e7ed      	b.n	8008948 <__ieee754_pow+0x120>
 800896c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8008970:	d106      	bne.n	8008980 <__ieee754_pow+0x158>
 8008972:	4642      	mov	r2, r8
 8008974:	464b      	mov	r3, r9
 8008976:	4640      	mov	r0, r8
 8008978:	4649      	mov	r1, r9
 800897a:	f7f7 fdad 	bl	80004d8 <__aeabi_dmul>
 800897e:	e770      	b.n	8008862 <__ieee754_pow+0x3a>
 8008980:	4b3a      	ldr	r3, [pc, #232]	; (8008a6c <__ieee754_pow+0x244>)
 8008982:	429f      	cmp	r7, r3
 8008984:	d10a      	bne.n	800899c <__ieee754_pow+0x174>
 8008986:	2d00      	cmp	r5, #0
 8008988:	db08      	blt.n	800899c <__ieee754_pow+0x174>
 800898a:	4640      	mov	r0, r8
 800898c:	4649      	mov	r1, r9
 800898e:	b013      	add	sp, #76	; 0x4c
 8008990:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	f000 bc5e 	b.w	8009254 <__ieee754_sqrt>
 8008998:	2300      	movs	r3, #0
 800899a:	9300      	str	r3, [sp, #0]
 800899c:	4640      	mov	r0, r8
 800899e:	4649      	mov	r1, r9
 80089a0:	f000 fd34 	bl	800940c <fabs>
 80089a4:	4683      	mov	fp, r0
 80089a6:	468c      	mov	ip, r1
 80089a8:	f1ba 0f00 	cmp.w	sl, #0
 80089ac:	d128      	bne.n	8008a00 <__ieee754_pow+0x1d8>
 80089ae:	b124      	cbz	r4, 80089ba <__ieee754_pow+0x192>
 80089b0:	4b2c      	ldr	r3, [pc, #176]	; (8008a64 <__ieee754_pow+0x23c>)
 80089b2:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d122      	bne.n	8008a00 <__ieee754_pow+0x1d8>
 80089ba:	2f00      	cmp	r7, #0
 80089bc:	da07      	bge.n	80089ce <__ieee754_pow+0x1a6>
 80089be:	465a      	mov	r2, fp
 80089c0:	4663      	mov	r3, ip
 80089c2:	2000      	movs	r0, #0
 80089c4:	4927      	ldr	r1, [pc, #156]	; (8008a64 <__ieee754_pow+0x23c>)
 80089c6:	f7f7 feb1 	bl	800072c <__aeabi_ddiv>
 80089ca:	4683      	mov	fp, r0
 80089cc:	468c      	mov	ip, r1
 80089ce:	2d00      	cmp	r5, #0
 80089d0:	daba      	bge.n	8008948 <__ieee754_pow+0x120>
 80089d2:	9b00      	ldr	r3, [sp, #0]
 80089d4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80089d8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80089dc:	4323      	orrs	r3, r4
 80089de:	d108      	bne.n	80089f2 <__ieee754_pow+0x1ca>
 80089e0:	465a      	mov	r2, fp
 80089e2:	4663      	mov	r3, ip
 80089e4:	4658      	mov	r0, fp
 80089e6:	4661      	mov	r1, ip
 80089e8:	f7f7 fbbe 	bl	8000168 <__aeabi_dsub>
 80089ec:	4602      	mov	r2, r0
 80089ee:	460b      	mov	r3, r1
 80089f0:	e790      	b.n	8008914 <__ieee754_pow+0xec>
 80089f2:	9b00      	ldr	r3, [sp, #0]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d1a7      	bne.n	8008948 <__ieee754_pow+0x120>
 80089f8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80089fc:	469c      	mov	ip, r3
 80089fe:	e7a3      	b.n	8008948 <__ieee754_pow+0x120>
 8008a00:	0feb      	lsrs	r3, r5, #31
 8008a02:	3b01      	subs	r3, #1
 8008a04:	930c      	str	r3, [sp, #48]	; 0x30
 8008a06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a08:	9b00      	ldr	r3, [sp, #0]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	d104      	bne.n	8008a18 <__ieee754_pow+0x1f0>
 8008a0e:	4642      	mov	r2, r8
 8008a10:	464b      	mov	r3, r9
 8008a12:	4640      	mov	r0, r8
 8008a14:	4649      	mov	r1, r9
 8008a16:	e7e7      	b.n	80089e8 <__ieee754_pow+0x1c0>
 8008a18:	4b15      	ldr	r3, [pc, #84]	; (8008a70 <__ieee754_pow+0x248>)
 8008a1a:	429e      	cmp	r6, r3
 8008a1c:	f340 80f6 	ble.w	8008c0c <__ieee754_pow+0x3e4>
 8008a20:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008a24:	429e      	cmp	r6, r3
 8008a26:	4b10      	ldr	r3, [pc, #64]	; (8008a68 <__ieee754_pow+0x240>)
 8008a28:	dd09      	ble.n	8008a3e <__ieee754_pow+0x216>
 8008a2a:	429c      	cmp	r4, r3
 8008a2c:	dc0c      	bgt.n	8008a48 <__ieee754_pow+0x220>
 8008a2e:	2f00      	cmp	r7, #0
 8008a30:	da0c      	bge.n	8008a4c <__ieee754_pow+0x224>
 8008a32:	2000      	movs	r0, #0
 8008a34:	b013      	add	sp, #76	; 0x4c
 8008a36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a3a:	f000 bce2 	b.w	8009402 <__math_oflow>
 8008a3e:	429c      	cmp	r4, r3
 8008a40:	dbf5      	blt.n	8008a2e <__ieee754_pow+0x206>
 8008a42:	4b08      	ldr	r3, [pc, #32]	; (8008a64 <__ieee754_pow+0x23c>)
 8008a44:	429c      	cmp	r4, r3
 8008a46:	dd15      	ble.n	8008a74 <__ieee754_pow+0x24c>
 8008a48:	2f00      	cmp	r7, #0
 8008a4a:	dcf2      	bgt.n	8008a32 <__ieee754_pow+0x20a>
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	b013      	add	sp, #76	; 0x4c
 8008a50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a54:	f000 bcd0 	b.w	80093f8 <__math_uflow>
 8008a58:	fff00000 	.word	0xfff00000
 8008a5c:	7ff00000 	.word	0x7ff00000
 8008a60:	433fffff 	.word	0x433fffff
 8008a64:	3ff00000 	.word	0x3ff00000
 8008a68:	3fefffff 	.word	0x3fefffff
 8008a6c:	3fe00000 	.word	0x3fe00000
 8008a70:	41e00000 	.word	0x41e00000
 8008a74:	4661      	mov	r1, ip
 8008a76:	2200      	movs	r2, #0
 8008a78:	4658      	mov	r0, fp
 8008a7a:	4b5f      	ldr	r3, [pc, #380]	; (8008bf8 <__ieee754_pow+0x3d0>)
 8008a7c:	f7f7 fb74 	bl	8000168 <__aeabi_dsub>
 8008a80:	a355      	add	r3, pc, #340	; (adr r3, 8008bd8 <__ieee754_pow+0x3b0>)
 8008a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a86:	4604      	mov	r4, r0
 8008a88:	460d      	mov	r5, r1
 8008a8a:	f7f7 fd25 	bl	80004d8 <__aeabi_dmul>
 8008a8e:	a354      	add	r3, pc, #336	; (adr r3, 8008be0 <__ieee754_pow+0x3b8>)
 8008a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a94:	4606      	mov	r6, r0
 8008a96:	460f      	mov	r7, r1
 8008a98:	4620      	mov	r0, r4
 8008a9a:	4629      	mov	r1, r5
 8008a9c:	f7f7 fd1c 	bl	80004d8 <__aeabi_dmul>
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	4682      	mov	sl, r0
 8008aa4:	468b      	mov	fp, r1
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	4b54      	ldr	r3, [pc, #336]	; (8008bfc <__ieee754_pow+0x3d4>)
 8008aac:	f7f7 fd14 	bl	80004d8 <__aeabi_dmul>
 8008ab0:	4602      	mov	r2, r0
 8008ab2:	460b      	mov	r3, r1
 8008ab4:	a14c      	add	r1, pc, #304	; (adr r1, 8008be8 <__ieee754_pow+0x3c0>)
 8008ab6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aba:	f7f7 fb55 	bl	8000168 <__aeabi_dsub>
 8008abe:	4622      	mov	r2, r4
 8008ac0:	462b      	mov	r3, r5
 8008ac2:	f7f7 fd09 	bl	80004d8 <__aeabi_dmul>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	460b      	mov	r3, r1
 8008aca:	2000      	movs	r0, #0
 8008acc:	494c      	ldr	r1, [pc, #304]	; (8008c00 <__ieee754_pow+0x3d8>)
 8008ace:	f7f7 fb4b 	bl	8000168 <__aeabi_dsub>
 8008ad2:	4622      	mov	r2, r4
 8008ad4:	462b      	mov	r3, r5
 8008ad6:	4680      	mov	r8, r0
 8008ad8:	4689      	mov	r9, r1
 8008ada:	4620      	mov	r0, r4
 8008adc:	4629      	mov	r1, r5
 8008ade:	f7f7 fcfb 	bl	80004d8 <__aeabi_dmul>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	4640      	mov	r0, r8
 8008ae8:	4649      	mov	r1, r9
 8008aea:	f7f7 fcf5 	bl	80004d8 <__aeabi_dmul>
 8008aee:	a340      	add	r3, pc, #256	; (adr r3, 8008bf0 <__ieee754_pow+0x3c8>)
 8008af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af4:	f7f7 fcf0 	bl	80004d8 <__aeabi_dmul>
 8008af8:	4602      	mov	r2, r0
 8008afa:	460b      	mov	r3, r1
 8008afc:	4650      	mov	r0, sl
 8008afe:	4659      	mov	r1, fp
 8008b00:	f7f7 fb32 	bl	8000168 <__aeabi_dsub>
 8008b04:	f04f 0a00 	mov.w	sl, #0
 8008b08:	4602      	mov	r2, r0
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	4604      	mov	r4, r0
 8008b0e:	460d      	mov	r5, r1
 8008b10:	4630      	mov	r0, r6
 8008b12:	4639      	mov	r1, r7
 8008b14:	f7f7 fb2a 	bl	800016c <__adddf3>
 8008b18:	4632      	mov	r2, r6
 8008b1a:	463b      	mov	r3, r7
 8008b1c:	4650      	mov	r0, sl
 8008b1e:	468b      	mov	fp, r1
 8008b20:	f7f7 fb22 	bl	8000168 <__aeabi_dsub>
 8008b24:	4602      	mov	r2, r0
 8008b26:	460b      	mov	r3, r1
 8008b28:	4620      	mov	r0, r4
 8008b2a:	4629      	mov	r1, r5
 8008b2c:	f7f7 fb1c 	bl	8000168 <__aeabi_dsub>
 8008b30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008b34:	9b00      	ldr	r3, [sp, #0]
 8008b36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	f04f 0600 	mov.w	r6, #0
 8008b40:	f04f 0200 	mov.w	r2, #0
 8008b44:	bf0c      	ite	eq
 8008b46:	4b2f      	ldreq	r3, [pc, #188]	; (8008c04 <__ieee754_pow+0x3dc>)
 8008b48:	4b2b      	ldrne	r3, [pc, #172]	; (8008bf8 <__ieee754_pow+0x3d0>)
 8008b4a:	4604      	mov	r4, r0
 8008b4c:	460d      	mov	r5, r1
 8008b4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b52:	e9cd 2300 	strd	r2, r3, [sp]
 8008b56:	4632      	mov	r2, r6
 8008b58:	463b      	mov	r3, r7
 8008b5a:	f7f7 fb05 	bl	8000168 <__aeabi_dsub>
 8008b5e:	4652      	mov	r2, sl
 8008b60:	465b      	mov	r3, fp
 8008b62:	f7f7 fcb9 	bl	80004d8 <__aeabi_dmul>
 8008b66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b6a:	4680      	mov	r8, r0
 8008b6c:	4689      	mov	r9, r1
 8008b6e:	4620      	mov	r0, r4
 8008b70:	4629      	mov	r1, r5
 8008b72:	f7f7 fcb1 	bl	80004d8 <__aeabi_dmul>
 8008b76:	4602      	mov	r2, r0
 8008b78:	460b      	mov	r3, r1
 8008b7a:	4640      	mov	r0, r8
 8008b7c:	4649      	mov	r1, r9
 8008b7e:	f7f7 faf5 	bl	800016c <__adddf3>
 8008b82:	4632      	mov	r2, r6
 8008b84:	463b      	mov	r3, r7
 8008b86:	4680      	mov	r8, r0
 8008b88:	4689      	mov	r9, r1
 8008b8a:	4650      	mov	r0, sl
 8008b8c:	4659      	mov	r1, fp
 8008b8e:	f7f7 fca3 	bl	80004d8 <__aeabi_dmul>
 8008b92:	4604      	mov	r4, r0
 8008b94:	460d      	mov	r5, r1
 8008b96:	460b      	mov	r3, r1
 8008b98:	4602      	mov	r2, r0
 8008b9a:	4649      	mov	r1, r9
 8008b9c:	4640      	mov	r0, r8
 8008b9e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008ba2:	f7f7 fae3 	bl	800016c <__adddf3>
 8008ba6:	4b18      	ldr	r3, [pc, #96]	; (8008c08 <__ieee754_pow+0x3e0>)
 8008ba8:	4682      	mov	sl, r0
 8008baa:	4299      	cmp	r1, r3
 8008bac:	460f      	mov	r7, r1
 8008bae:	460e      	mov	r6, r1
 8008bb0:	f340 82e5 	ble.w	800917e <__ieee754_pow+0x956>
 8008bb4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008bb8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008bbc:	4303      	orrs	r3, r0
 8008bbe:	f000 81df 	beq.w	8008f80 <__ieee754_pow+0x758>
 8008bc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	2300      	movs	r3, #0
 8008bca:	f7f7 fef7 	bl	80009bc <__aeabi_dcmplt>
 8008bce:	3800      	subs	r0, #0
 8008bd0:	bf18      	it	ne
 8008bd2:	2001      	movne	r0, #1
 8008bd4:	e72e      	b.n	8008a34 <__ieee754_pow+0x20c>
 8008bd6:	bf00      	nop
 8008bd8:	60000000 	.word	0x60000000
 8008bdc:	3ff71547 	.word	0x3ff71547
 8008be0:	f85ddf44 	.word	0xf85ddf44
 8008be4:	3e54ae0b 	.word	0x3e54ae0b
 8008be8:	55555555 	.word	0x55555555
 8008bec:	3fd55555 	.word	0x3fd55555
 8008bf0:	652b82fe 	.word	0x652b82fe
 8008bf4:	3ff71547 	.word	0x3ff71547
 8008bf8:	3ff00000 	.word	0x3ff00000
 8008bfc:	3fd00000 	.word	0x3fd00000
 8008c00:	3fe00000 	.word	0x3fe00000
 8008c04:	bff00000 	.word	0xbff00000
 8008c08:	408fffff 	.word	0x408fffff
 8008c0c:	4bd2      	ldr	r3, [pc, #840]	; (8008f58 <__ieee754_pow+0x730>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	402b      	ands	r3, r5
 8008c12:	b943      	cbnz	r3, 8008c26 <__ieee754_pow+0x3fe>
 8008c14:	4658      	mov	r0, fp
 8008c16:	4661      	mov	r1, ip
 8008c18:	4bd0      	ldr	r3, [pc, #832]	; (8008f5c <__ieee754_pow+0x734>)
 8008c1a:	f7f7 fc5d 	bl	80004d8 <__aeabi_dmul>
 8008c1e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008c22:	4683      	mov	fp, r0
 8008c24:	460c      	mov	r4, r1
 8008c26:	1523      	asrs	r3, r4, #20
 8008c28:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008c2c:	4413      	add	r3, r2
 8008c2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c30:	4bcb      	ldr	r3, [pc, #812]	; (8008f60 <__ieee754_pow+0x738>)
 8008c32:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008c36:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008c3a:	429c      	cmp	r4, r3
 8008c3c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008c40:	dd08      	ble.n	8008c54 <__ieee754_pow+0x42c>
 8008c42:	4bc8      	ldr	r3, [pc, #800]	; (8008f64 <__ieee754_pow+0x73c>)
 8008c44:	429c      	cmp	r4, r3
 8008c46:	f340 8199 	ble.w	8008f7c <__ieee754_pow+0x754>
 8008c4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c4c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008c50:	3301      	adds	r3, #1
 8008c52:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c54:	2600      	movs	r6, #0
 8008c56:	00f3      	lsls	r3, r6, #3
 8008c58:	930d      	str	r3, [sp, #52]	; 0x34
 8008c5a:	4bc3      	ldr	r3, [pc, #780]	; (8008f68 <__ieee754_pow+0x740>)
 8008c5c:	4658      	mov	r0, fp
 8008c5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008c62:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008c66:	4629      	mov	r1, r5
 8008c68:	461a      	mov	r2, r3
 8008c6a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8008c6e:	4623      	mov	r3, r4
 8008c70:	f7f7 fa7a 	bl	8000168 <__aeabi_dsub>
 8008c74:	46da      	mov	sl, fp
 8008c76:	462b      	mov	r3, r5
 8008c78:	4652      	mov	r2, sl
 8008c7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008c7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c82:	f7f7 fa73 	bl	800016c <__adddf3>
 8008c86:	4602      	mov	r2, r0
 8008c88:	460b      	mov	r3, r1
 8008c8a:	2000      	movs	r0, #0
 8008c8c:	49b7      	ldr	r1, [pc, #732]	; (8008f6c <__ieee754_pow+0x744>)
 8008c8e:	f7f7 fd4d 	bl	800072c <__aeabi_ddiv>
 8008c92:	4602      	mov	r2, r0
 8008c94:	460b      	mov	r3, r1
 8008c96:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c9a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008c9e:	f7f7 fc1b 	bl	80004d8 <__aeabi_dmul>
 8008ca2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008ca6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8008caa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008cae:	2300      	movs	r3, #0
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	46ab      	mov	fp, r5
 8008cb4:	106d      	asrs	r5, r5, #1
 8008cb6:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008cba:	9304      	str	r3, [sp, #16]
 8008cbc:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008cc0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008cc4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8008cc8:	4640      	mov	r0, r8
 8008cca:	4649      	mov	r1, r9
 8008ccc:	4614      	mov	r4, r2
 8008cce:	461d      	mov	r5, r3
 8008cd0:	f7f7 fc02 	bl	80004d8 <__aeabi_dmul>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	460b      	mov	r3, r1
 8008cd8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008cdc:	f7f7 fa44 	bl	8000168 <__aeabi_dsub>
 8008ce0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008ce4:	4606      	mov	r6, r0
 8008ce6:	460f      	mov	r7, r1
 8008ce8:	4620      	mov	r0, r4
 8008cea:	4629      	mov	r1, r5
 8008cec:	f7f7 fa3c 	bl	8000168 <__aeabi_dsub>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	4650      	mov	r0, sl
 8008cf6:	4659      	mov	r1, fp
 8008cf8:	f7f7 fa36 	bl	8000168 <__aeabi_dsub>
 8008cfc:	4642      	mov	r2, r8
 8008cfe:	464b      	mov	r3, r9
 8008d00:	f7f7 fbea 	bl	80004d8 <__aeabi_dmul>
 8008d04:	4602      	mov	r2, r0
 8008d06:	460b      	mov	r3, r1
 8008d08:	4630      	mov	r0, r6
 8008d0a:	4639      	mov	r1, r7
 8008d0c:	f7f7 fa2c 	bl	8000168 <__aeabi_dsub>
 8008d10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d14:	f7f7 fbe0 	bl	80004d8 <__aeabi_dmul>
 8008d18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d1c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008d20:	4610      	mov	r0, r2
 8008d22:	4619      	mov	r1, r3
 8008d24:	f7f7 fbd8 	bl	80004d8 <__aeabi_dmul>
 8008d28:	a379      	add	r3, pc, #484	; (adr r3, 8008f10 <__ieee754_pow+0x6e8>)
 8008d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d2e:	4604      	mov	r4, r0
 8008d30:	460d      	mov	r5, r1
 8008d32:	f7f7 fbd1 	bl	80004d8 <__aeabi_dmul>
 8008d36:	a378      	add	r3, pc, #480	; (adr r3, 8008f18 <__ieee754_pow+0x6f0>)
 8008d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3c:	f7f7 fa16 	bl	800016c <__adddf3>
 8008d40:	4622      	mov	r2, r4
 8008d42:	462b      	mov	r3, r5
 8008d44:	f7f7 fbc8 	bl	80004d8 <__aeabi_dmul>
 8008d48:	a375      	add	r3, pc, #468	; (adr r3, 8008f20 <__ieee754_pow+0x6f8>)
 8008d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4e:	f7f7 fa0d 	bl	800016c <__adddf3>
 8008d52:	4622      	mov	r2, r4
 8008d54:	462b      	mov	r3, r5
 8008d56:	f7f7 fbbf 	bl	80004d8 <__aeabi_dmul>
 8008d5a:	a373      	add	r3, pc, #460	; (adr r3, 8008f28 <__ieee754_pow+0x700>)
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f7f7 fa04 	bl	800016c <__adddf3>
 8008d64:	4622      	mov	r2, r4
 8008d66:	462b      	mov	r3, r5
 8008d68:	f7f7 fbb6 	bl	80004d8 <__aeabi_dmul>
 8008d6c:	a370      	add	r3, pc, #448	; (adr r3, 8008f30 <__ieee754_pow+0x708>)
 8008d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d72:	f7f7 f9fb 	bl	800016c <__adddf3>
 8008d76:	4622      	mov	r2, r4
 8008d78:	462b      	mov	r3, r5
 8008d7a:	f7f7 fbad 	bl	80004d8 <__aeabi_dmul>
 8008d7e:	a36e      	add	r3, pc, #440	; (adr r3, 8008f38 <__ieee754_pow+0x710>)
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	f7f7 f9f2 	bl	800016c <__adddf3>
 8008d88:	4622      	mov	r2, r4
 8008d8a:	4606      	mov	r6, r0
 8008d8c:	460f      	mov	r7, r1
 8008d8e:	462b      	mov	r3, r5
 8008d90:	4620      	mov	r0, r4
 8008d92:	4629      	mov	r1, r5
 8008d94:	f7f7 fba0 	bl	80004d8 <__aeabi_dmul>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	460b      	mov	r3, r1
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	4639      	mov	r1, r7
 8008da0:	f7f7 fb9a 	bl	80004d8 <__aeabi_dmul>
 8008da4:	4604      	mov	r4, r0
 8008da6:	460d      	mov	r5, r1
 8008da8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dac:	4642      	mov	r2, r8
 8008dae:	464b      	mov	r3, r9
 8008db0:	f7f7 f9dc 	bl	800016c <__adddf3>
 8008db4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008db8:	f7f7 fb8e 	bl	80004d8 <__aeabi_dmul>
 8008dbc:	4622      	mov	r2, r4
 8008dbe:	462b      	mov	r3, r5
 8008dc0:	f7f7 f9d4 	bl	800016c <__adddf3>
 8008dc4:	4642      	mov	r2, r8
 8008dc6:	4606      	mov	r6, r0
 8008dc8:	460f      	mov	r7, r1
 8008dca:	464b      	mov	r3, r9
 8008dcc:	4640      	mov	r0, r8
 8008dce:	4649      	mov	r1, r9
 8008dd0:	f7f7 fb82 	bl	80004d8 <__aeabi_dmul>
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	4b66      	ldr	r3, [pc, #408]	; (8008f70 <__ieee754_pow+0x748>)
 8008dd8:	4682      	mov	sl, r0
 8008dda:	468b      	mov	fp, r1
 8008ddc:	f7f7 f9c6 	bl	800016c <__adddf3>
 8008de0:	4632      	mov	r2, r6
 8008de2:	463b      	mov	r3, r7
 8008de4:	f7f7 f9c2 	bl	800016c <__adddf3>
 8008de8:	2400      	movs	r4, #0
 8008dea:	460d      	mov	r5, r1
 8008dec:	4622      	mov	r2, r4
 8008dee:	460b      	mov	r3, r1
 8008df0:	4640      	mov	r0, r8
 8008df2:	4649      	mov	r1, r9
 8008df4:	f7f7 fb70 	bl	80004d8 <__aeabi_dmul>
 8008df8:	2200      	movs	r2, #0
 8008dfa:	4680      	mov	r8, r0
 8008dfc:	4689      	mov	r9, r1
 8008dfe:	4620      	mov	r0, r4
 8008e00:	4629      	mov	r1, r5
 8008e02:	4b5b      	ldr	r3, [pc, #364]	; (8008f70 <__ieee754_pow+0x748>)
 8008e04:	f7f7 f9b0 	bl	8000168 <__aeabi_dsub>
 8008e08:	4652      	mov	r2, sl
 8008e0a:	465b      	mov	r3, fp
 8008e0c:	f7f7 f9ac 	bl	8000168 <__aeabi_dsub>
 8008e10:	4602      	mov	r2, r0
 8008e12:	460b      	mov	r3, r1
 8008e14:	4630      	mov	r0, r6
 8008e16:	4639      	mov	r1, r7
 8008e18:	f7f7 f9a6 	bl	8000168 <__aeabi_dsub>
 8008e1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e20:	f7f7 fb5a 	bl	80004d8 <__aeabi_dmul>
 8008e24:	4622      	mov	r2, r4
 8008e26:	4606      	mov	r6, r0
 8008e28:	460f      	mov	r7, r1
 8008e2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e2e:	462b      	mov	r3, r5
 8008e30:	f7f7 fb52 	bl	80004d8 <__aeabi_dmul>
 8008e34:	4602      	mov	r2, r0
 8008e36:	460b      	mov	r3, r1
 8008e38:	4630      	mov	r0, r6
 8008e3a:	4639      	mov	r1, r7
 8008e3c:	f7f7 f996 	bl	800016c <__adddf3>
 8008e40:	2400      	movs	r4, #0
 8008e42:	4606      	mov	r6, r0
 8008e44:	460f      	mov	r7, r1
 8008e46:	4602      	mov	r2, r0
 8008e48:	460b      	mov	r3, r1
 8008e4a:	4640      	mov	r0, r8
 8008e4c:	4649      	mov	r1, r9
 8008e4e:	f7f7 f98d 	bl	800016c <__adddf3>
 8008e52:	a33b      	add	r3, pc, #236	; (adr r3, 8008f40 <__ieee754_pow+0x718>)
 8008e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e58:	4620      	mov	r0, r4
 8008e5a:	460d      	mov	r5, r1
 8008e5c:	f7f7 fb3c 	bl	80004d8 <__aeabi_dmul>
 8008e60:	4642      	mov	r2, r8
 8008e62:	464b      	mov	r3, r9
 8008e64:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008e68:	4620      	mov	r0, r4
 8008e6a:	4629      	mov	r1, r5
 8008e6c:	f7f7 f97c 	bl	8000168 <__aeabi_dsub>
 8008e70:	4602      	mov	r2, r0
 8008e72:	460b      	mov	r3, r1
 8008e74:	4630      	mov	r0, r6
 8008e76:	4639      	mov	r1, r7
 8008e78:	f7f7 f976 	bl	8000168 <__aeabi_dsub>
 8008e7c:	a332      	add	r3, pc, #200	; (adr r3, 8008f48 <__ieee754_pow+0x720>)
 8008e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e82:	f7f7 fb29 	bl	80004d8 <__aeabi_dmul>
 8008e86:	a332      	add	r3, pc, #200	; (adr r3, 8008f50 <__ieee754_pow+0x728>)
 8008e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8c:	4606      	mov	r6, r0
 8008e8e:	460f      	mov	r7, r1
 8008e90:	4620      	mov	r0, r4
 8008e92:	4629      	mov	r1, r5
 8008e94:	f7f7 fb20 	bl	80004d8 <__aeabi_dmul>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	460b      	mov	r3, r1
 8008e9c:	4630      	mov	r0, r6
 8008e9e:	4639      	mov	r1, r7
 8008ea0:	f7f7 f964 	bl	800016c <__adddf3>
 8008ea4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ea6:	4b33      	ldr	r3, [pc, #204]	; (8008f74 <__ieee754_pow+0x74c>)
 8008ea8:	f04f 0a00 	mov.w	sl, #0
 8008eac:	4413      	add	r3, r2
 8008eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb2:	f7f7 f95b 	bl	800016c <__adddf3>
 8008eb6:	4680      	mov	r8, r0
 8008eb8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008eba:	4689      	mov	r9, r1
 8008ebc:	f7f7 faa2 	bl	8000404 <__aeabi_i2d>
 8008ec0:	4604      	mov	r4, r0
 8008ec2:	460d      	mov	r5, r1
 8008ec4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ec6:	4b2c      	ldr	r3, [pc, #176]	; (8008f78 <__ieee754_pow+0x750>)
 8008ec8:	4413      	add	r3, r2
 8008eca:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008ece:	4642      	mov	r2, r8
 8008ed0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ed4:	464b      	mov	r3, r9
 8008ed6:	f7f7 f949 	bl	800016c <__adddf3>
 8008eda:	4632      	mov	r2, r6
 8008edc:	463b      	mov	r3, r7
 8008ede:	f7f7 f945 	bl	800016c <__adddf3>
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	462b      	mov	r3, r5
 8008ee6:	f7f7 f941 	bl	800016c <__adddf3>
 8008eea:	4622      	mov	r2, r4
 8008eec:	462b      	mov	r3, r5
 8008eee:	4650      	mov	r0, sl
 8008ef0:	468b      	mov	fp, r1
 8008ef2:	f7f7 f939 	bl	8000168 <__aeabi_dsub>
 8008ef6:	4632      	mov	r2, r6
 8008ef8:	463b      	mov	r3, r7
 8008efa:	f7f7 f935 	bl	8000168 <__aeabi_dsub>
 8008efe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f02:	f7f7 f931 	bl	8000168 <__aeabi_dsub>
 8008f06:	4602      	mov	r2, r0
 8008f08:	460b      	mov	r3, r1
 8008f0a:	4640      	mov	r0, r8
 8008f0c:	4649      	mov	r1, r9
 8008f0e:	e60d      	b.n	8008b2c <__ieee754_pow+0x304>
 8008f10:	4a454eef 	.word	0x4a454eef
 8008f14:	3fca7e28 	.word	0x3fca7e28
 8008f18:	93c9db65 	.word	0x93c9db65
 8008f1c:	3fcd864a 	.word	0x3fcd864a
 8008f20:	a91d4101 	.word	0xa91d4101
 8008f24:	3fd17460 	.word	0x3fd17460
 8008f28:	518f264d 	.word	0x518f264d
 8008f2c:	3fd55555 	.word	0x3fd55555
 8008f30:	db6fabff 	.word	0xdb6fabff
 8008f34:	3fdb6db6 	.word	0x3fdb6db6
 8008f38:	33333303 	.word	0x33333303
 8008f3c:	3fe33333 	.word	0x3fe33333
 8008f40:	e0000000 	.word	0xe0000000
 8008f44:	3feec709 	.word	0x3feec709
 8008f48:	dc3a03fd 	.word	0xdc3a03fd
 8008f4c:	3feec709 	.word	0x3feec709
 8008f50:	145b01f5 	.word	0x145b01f5
 8008f54:	be3e2fe0 	.word	0xbe3e2fe0
 8008f58:	7ff00000 	.word	0x7ff00000
 8008f5c:	43400000 	.word	0x43400000
 8008f60:	0003988e 	.word	0x0003988e
 8008f64:	000bb679 	.word	0x000bb679
 8008f68:	08009a20 	.word	0x08009a20
 8008f6c:	3ff00000 	.word	0x3ff00000
 8008f70:	40080000 	.word	0x40080000
 8008f74:	08009a40 	.word	0x08009a40
 8008f78:	08009a30 	.word	0x08009a30
 8008f7c:	2601      	movs	r6, #1
 8008f7e:	e66a      	b.n	8008c56 <__ieee754_pow+0x42e>
 8008f80:	a39d      	add	r3, pc, #628	; (adr r3, 80091f8 <__ieee754_pow+0x9d0>)
 8008f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f86:	4640      	mov	r0, r8
 8008f88:	4649      	mov	r1, r9
 8008f8a:	f7f7 f8ef 	bl	800016c <__adddf3>
 8008f8e:	4622      	mov	r2, r4
 8008f90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f94:	462b      	mov	r3, r5
 8008f96:	4650      	mov	r0, sl
 8008f98:	4639      	mov	r1, r7
 8008f9a:	f7f7 f8e5 	bl	8000168 <__aeabi_dsub>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fa6:	f7f7 fd27 	bl	80009f8 <__aeabi_dcmpgt>
 8008faa:	2800      	cmp	r0, #0
 8008fac:	f47f ae09 	bne.w	8008bc2 <__ieee754_pow+0x39a>
 8008fb0:	4aa3      	ldr	r2, [pc, #652]	; (8009240 <__ieee754_pow+0xa18>)
 8008fb2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	f340 8101 	ble.w	80091be <__ieee754_pow+0x996>
 8008fbc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	151b      	asrs	r3, r3, #20
 8008fc4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008fc8:	fa4a f303 	asr.w	r3, sl, r3
 8008fcc:	4433      	add	r3, r6
 8008fce:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008fd2:	4f9c      	ldr	r7, [pc, #624]	; (8009244 <__ieee754_pow+0xa1c>)
 8008fd4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008fd8:	4117      	asrs	r7, r2
 8008fda:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008fde:	ea23 0107 	bic.w	r1, r3, r7
 8008fe2:	f1c2 0214 	rsb	r2, r2, #20
 8008fe6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008fea:	460b      	mov	r3, r1
 8008fec:	fa4a fa02 	asr.w	sl, sl, r2
 8008ff0:	2e00      	cmp	r6, #0
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	bfb8      	it	lt
 8008ffa:	f1ca 0a00 	rsblt	sl, sl, #0
 8008ffe:	f7f7 f8b3 	bl	8000168 <__aeabi_dsub>
 8009002:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009006:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800900a:	2400      	movs	r4, #0
 800900c:	4642      	mov	r2, r8
 800900e:	464b      	mov	r3, r9
 8009010:	f7f7 f8ac 	bl	800016c <__adddf3>
 8009014:	a37a      	add	r3, pc, #488	; (adr r3, 8009200 <__ieee754_pow+0x9d8>)
 8009016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901a:	4620      	mov	r0, r4
 800901c:	460d      	mov	r5, r1
 800901e:	f7f7 fa5b 	bl	80004d8 <__aeabi_dmul>
 8009022:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009026:	4606      	mov	r6, r0
 8009028:	460f      	mov	r7, r1
 800902a:	4620      	mov	r0, r4
 800902c:	4629      	mov	r1, r5
 800902e:	f7f7 f89b 	bl	8000168 <__aeabi_dsub>
 8009032:	4602      	mov	r2, r0
 8009034:	460b      	mov	r3, r1
 8009036:	4640      	mov	r0, r8
 8009038:	4649      	mov	r1, r9
 800903a:	f7f7 f895 	bl	8000168 <__aeabi_dsub>
 800903e:	a372      	add	r3, pc, #456	; (adr r3, 8009208 <__ieee754_pow+0x9e0>)
 8009040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009044:	f7f7 fa48 	bl	80004d8 <__aeabi_dmul>
 8009048:	a371      	add	r3, pc, #452	; (adr r3, 8009210 <__ieee754_pow+0x9e8>)
 800904a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904e:	4680      	mov	r8, r0
 8009050:	4689      	mov	r9, r1
 8009052:	4620      	mov	r0, r4
 8009054:	4629      	mov	r1, r5
 8009056:	f7f7 fa3f 	bl	80004d8 <__aeabi_dmul>
 800905a:	4602      	mov	r2, r0
 800905c:	460b      	mov	r3, r1
 800905e:	4640      	mov	r0, r8
 8009060:	4649      	mov	r1, r9
 8009062:	f7f7 f883 	bl	800016c <__adddf3>
 8009066:	4604      	mov	r4, r0
 8009068:	460d      	mov	r5, r1
 800906a:	4602      	mov	r2, r0
 800906c:	460b      	mov	r3, r1
 800906e:	4630      	mov	r0, r6
 8009070:	4639      	mov	r1, r7
 8009072:	f7f7 f87b 	bl	800016c <__adddf3>
 8009076:	4632      	mov	r2, r6
 8009078:	463b      	mov	r3, r7
 800907a:	4680      	mov	r8, r0
 800907c:	4689      	mov	r9, r1
 800907e:	f7f7 f873 	bl	8000168 <__aeabi_dsub>
 8009082:	4602      	mov	r2, r0
 8009084:	460b      	mov	r3, r1
 8009086:	4620      	mov	r0, r4
 8009088:	4629      	mov	r1, r5
 800908a:	f7f7 f86d 	bl	8000168 <__aeabi_dsub>
 800908e:	4642      	mov	r2, r8
 8009090:	4606      	mov	r6, r0
 8009092:	460f      	mov	r7, r1
 8009094:	464b      	mov	r3, r9
 8009096:	4640      	mov	r0, r8
 8009098:	4649      	mov	r1, r9
 800909a:	f7f7 fa1d 	bl	80004d8 <__aeabi_dmul>
 800909e:	a35e      	add	r3, pc, #376	; (adr r3, 8009218 <__ieee754_pow+0x9f0>)
 80090a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a4:	4604      	mov	r4, r0
 80090a6:	460d      	mov	r5, r1
 80090a8:	f7f7 fa16 	bl	80004d8 <__aeabi_dmul>
 80090ac:	a35c      	add	r3, pc, #368	; (adr r3, 8009220 <__ieee754_pow+0x9f8>)
 80090ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b2:	f7f7 f859 	bl	8000168 <__aeabi_dsub>
 80090b6:	4622      	mov	r2, r4
 80090b8:	462b      	mov	r3, r5
 80090ba:	f7f7 fa0d 	bl	80004d8 <__aeabi_dmul>
 80090be:	a35a      	add	r3, pc, #360	; (adr r3, 8009228 <__ieee754_pow+0xa00>)
 80090c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c4:	f7f7 f852 	bl	800016c <__adddf3>
 80090c8:	4622      	mov	r2, r4
 80090ca:	462b      	mov	r3, r5
 80090cc:	f7f7 fa04 	bl	80004d8 <__aeabi_dmul>
 80090d0:	a357      	add	r3, pc, #348	; (adr r3, 8009230 <__ieee754_pow+0xa08>)
 80090d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d6:	f7f7 f847 	bl	8000168 <__aeabi_dsub>
 80090da:	4622      	mov	r2, r4
 80090dc:	462b      	mov	r3, r5
 80090de:	f7f7 f9fb 	bl	80004d8 <__aeabi_dmul>
 80090e2:	a355      	add	r3, pc, #340	; (adr r3, 8009238 <__ieee754_pow+0xa10>)
 80090e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e8:	f7f7 f840 	bl	800016c <__adddf3>
 80090ec:	4622      	mov	r2, r4
 80090ee:	462b      	mov	r3, r5
 80090f0:	f7f7 f9f2 	bl	80004d8 <__aeabi_dmul>
 80090f4:	4602      	mov	r2, r0
 80090f6:	460b      	mov	r3, r1
 80090f8:	4640      	mov	r0, r8
 80090fa:	4649      	mov	r1, r9
 80090fc:	f7f7 f834 	bl	8000168 <__aeabi_dsub>
 8009100:	4604      	mov	r4, r0
 8009102:	460d      	mov	r5, r1
 8009104:	4602      	mov	r2, r0
 8009106:	460b      	mov	r3, r1
 8009108:	4640      	mov	r0, r8
 800910a:	4649      	mov	r1, r9
 800910c:	f7f7 f9e4 	bl	80004d8 <__aeabi_dmul>
 8009110:	2200      	movs	r2, #0
 8009112:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009116:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800911a:	4620      	mov	r0, r4
 800911c:	4629      	mov	r1, r5
 800911e:	f7f7 f823 	bl	8000168 <__aeabi_dsub>
 8009122:	4602      	mov	r2, r0
 8009124:	460b      	mov	r3, r1
 8009126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800912a:	f7f7 faff 	bl	800072c <__aeabi_ddiv>
 800912e:	4632      	mov	r2, r6
 8009130:	4604      	mov	r4, r0
 8009132:	460d      	mov	r5, r1
 8009134:	463b      	mov	r3, r7
 8009136:	4640      	mov	r0, r8
 8009138:	4649      	mov	r1, r9
 800913a:	f7f7 f9cd 	bl	80004d8 <__aeabi_dmul>
 800913e:	4632      	mov	r2, r6
 8009140:	463b      	mov	r3, r7
 8009142:	f7f7 f813 	bl	800016c <__adddf3>
 8009146:	4602      	mov	r2, r0
 8009148:	460b      	mov	r3, r1
 800914a:	4620      	mov	r0, r4
 800914c:	4629      	mov	r1, r5
 800914e:	f7f7 f80b 	bl	8000168 <__aeabi_dsub>
 8009152:	4642      	mov	r2, r8
 8009154:	464b      	mov	r3, r9
 8009156:	f7f7 f807 	bl	8000168 <__aeabi_dsub>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	2000      	movs	r0, #0
 8009160:	4939      	ldr	r1, [pc, #228]	; (8009248 <__ieee754_pow+0xa20>)
 8009162:	f7f7 f801 	bl	8000168 <__aeabi_dsub>
 8009166:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800916a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800916e:	da29      	bge.n	80091c4 <__ieee754_pow+0x99c>
 8009170:	4652      	mov	r2, sl
 8009172:	f000 f955 	bl	8009420 <scalbn>
 8009176:	e9dd 2300 	ldrd	r2, r3, [sp]
 800917a:	f7ff bbfe 	b.w	800897a <__ieee754_pow+0x152>
 800917e:	4b33      	ldr	r3, [pc, #204]	; (800924c <__ieee754_pow+0xa24>)
 8009180:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8009184:	429f      	cmp	r7, r3
 8009186:	f77f af13 	ble.w	8008fb0 <__ieee754_pow+0x788>
 800918a:	4b31      	ldr	r3, [pc, #196]	; (8009250 <__ieee754_pow+0xa28>)
 800918c:	440b      	add	r3, r1
 800918e:	4303      	orrs	r3, r0
 8009190:	d009      	beq.n	80091a6 <__ieee754_pow+0x97e>
 8009192:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009196:	2200      	movs	r2, #0
 8009198:	2300      	movs	r3, #0
 800919a:	f7f7 fc0f 	bl	80009bc <__aeabi_dcmplt>
 800919e:	3800      	subs	r0, #0
 80091a0:	bf18      	it	ne
 80091a2:	2001      	movne	r0, #1
 80091a4:	e453      	b.n	8008a4e <__ieee754_pow+0x226>
 80091a6:	4622      	mov	r2, r4
 80091a8:	462b      	mov	r3, r5
 80091aa:	f7f6 ffdd 	bl	8000168 <__aeabi_dsub>
 80091ae:	4642      	mov	r2, r8
 80091b0:	464b      	mov	r3, r9
 80091b2:	f7f7 fc17 	bl	80009e4 <__aeabi_dcmpge>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	f43f aefa 	beq.w	8008fb0 <__ieee754_pow+0x788>
 80091bc:	e7e9      	b.n	8009192 <__ieee754_pow+0x96a>
 80091be:	f04f 0a00 	mov.w	sl, #0
 80091c2:	e720      	b.n	8009006 <__ieee754_pow+0x7de>
 80091c4:	4621      	mov	r1, r4
 80091c6:	e7d6      	b.n	8009176 <__ieee754_pow+0x94e>
 80091c8:	f04f 0b00 	mov.w	fp, #0
 80091cc:	f8df c078 	ldr.w	ip, [pc, #120]	; 8009248 <__ieee754_pow+0xa20>
 80091d0:	f7ff bbba 	b.w	8008948 <__ieee754_pow+0x120>
 80091d4:	f04f 0b00 	mov.w	fp, #0
 80091d8:	f04f 0c00 	mov.w	ip, #0
 80091dc:	f7ff bbb4 	b.w	8008948 <__ieee754_pow+0x120>
 80091e0:	4640      	mov	r0, r8
 80091e2:	4649      	mov	r1, r9
 80091e4:	f7ff bb3d 	b.w	8008862 <__ieee754_pow+0x3a>
 80091e8:	9200      	str	r2, [sp, #0]
 80091ea:	f7ff bb89 	b.w	8008900 <__ieee754_pow+0xd8>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f7ff bb73 	b.w	80088da <__ieee754_pow+0xb2>
 80091f4:	f3af 8000 	nop.w
 80091f8:	652b82fe 	.word	0x652b82fe
 80091fc:	3c971547 	.word	0x3c971547
 8009200:	00000000 	.word	0x00000000
 8009204:	3fe62e43 	.word	0x3fe62e43
 8009208:	fefa39ef 	.word	0xfefa39ef
 800920c:	3fe62e42 	.word	0x3fe62e42
 8009210:	0ca86c39 	.word	0x0ca86c39
 8009214:	be205c61 	.word	0xbe205c61
 8009218:	72bea4d0 	.word	0x72bea4d0
 800921c:	3e663769 	.word	0x3e663769
 8009220:	c5d26bf1 	.word	0xc5d26bf1
 8009224:	3ebbbd41 	.word	0x3ebbbd41
 8009228:	af25de2c 	.word	0xaf25de2c
 800922c:	3f11566a 	.word	0x3f11566a
 8009230:	16bebd93 	.word	0x16bebd93
 8009234:	3f66c16c 	.word	0x3f66c16c
 8009238:	5555553e 	.word	0x5555553e
 800923c:	3fc55555 	.word	0x3fc55555
 8009240:	3fe00000 	.word	0x3fe00000
 8009244:	000fffff 	.word	0x000fffff
 8009248:	3ff00000 	.word	0x3ff00000
 800924c:	4090cbff 	.word	0x4090cbff
 8009250:	3f6f3400 	.word	0x3f6f3400

08009254 <__ieee754_sqrt>:
 8009254:	f8df c158 	ldr.w	ip, [pc, #344]	; 80093b0 <__ieee754_sqrt+0x15c>
 8009258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800925c:	ea3c 0c01 	bics.w	ip, ip, r1
 8009260:	4606      	mov	r6, r0
 8009262:	460d      	mov	r5, r1
 8009264:	460c      	mov	r4, r1
 8009266:	460a      	mov	r2, r1
 8009268:	4607      	mov	r7, r0
 800926a:	4603      	mov	r3, r0
 800926c:	d10f      	bne.n	800928e <__ieee754_sqrt+0x3a>
 800926e:	4602      	mov	r2, r0
 8009270:	460b      	mov	r3, r1
 8009272:	f7f7 f931 	bl	80004d8 <__aeabi_dmul>
 8009276:	4602      	mov	r2, r0
 8009278:	460b      	mov	r3, r1
 800927a:	4630      	mov	r0, r6
 800927c:	4629      	mov	r1, r5
 800927e:	f7f6 ff75 	bl	800016c <__adddf3>
 8009282:	4606      	mov	r6, r0
 8009284:	460d      	mov	r5, r1
 8009286:	4630      	mov	r0, r6
 8009288:	4629      	mov	r1, r5
 800928a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800928e:	2900      	cmp	r1, #0
 8009290:	dc0e      	bgt.n	80092b0 <__ieee754_sqrt+0x5c>
 8009292:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8009296:	ea5c 0707 	orrs.w	r7, ip, r7
 800929a:	d0f4      	beq.n	8009286 <__ieee754_sqrt+0x32>
 800929c:	b141      	cbz	r1, 80092b0 <__ieee754_sqrt+0x5c>
 800929e:	4602      	mov	r2, r0
 80092a0:	460b      	mov	r3, r1
 80092a2:	f7f6 ff61 	bl	8000168 <__aeabi_dsub>
 80092a6:	4602      	mov	r2, r0
 80092a8:	460b      	mov	r3, r1
 80092aa:	f7f7 fa3f 	bl	800072c <__aeabi_ddiv>
 80092ae:	e7e8      	b.n	8009282 <__ieee754_sqrt+0x2e>
 80092b0:	1521      	asrs	r1, r4, #20
 80092b2:	d075      	beq.n	80093a0 <__ieee754_sqrt+0x14c>
 80092b4:	07cc      	lsls	r4, r1, #31
 80092b6:	f04f 0400 	mov.w	r4, #0
 80092ba:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80092be:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 80092c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80092c6:	bf5e      	ittt	pl
 80092c8:	0fd9      	lsrpl	r1, r3, #31
 80092ca:	005b      	lslpl	r3, r3, #1
 80092cc:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 80092d0:	0fd9      	lsrs	r1, r3, #31
 80092d2:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80092d6:	2516      	movs	r5, #22
 80092d8:	4620      	mov	r0, r4
 80092da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80092de:	107f      	asrs	r7, r7, #1
 80092e0:	005b      	lsls	r3, r3, #1
 80092e2:	1846      	adds	r6, r0, r1
 80092e4:	4296      	cmp	r6, r2
 80092e6:	bfde      	ittt	le
 80092e8:	1b92      	suble	r2, r2, r6
 80092ea:	1870      	addle	r0, r6, r1
 80092ec:	1864      	addle	r4, r4, r1
 80092ee:	0052      	lsls	r2, r2, #1
 80092f0:	3d01      	subs	r5, #1
 80092f2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80092f6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80092fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80092fe:	d1f0      	bne.n	80092e2 <__ieee754_sqrt+0x8e>
 8009300:	4629      	mov	r1, r5
 8009302:	f04f 0e20 	mov.w	lr, #32
 8009306:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800930a:	4282      	cmp	r2, r0
 800930c:	eb06 0c05 	add.w	ip, r6, r5
 8009310:	dc02      	bgt.n	8009318 <__ieee754_sqrt+0xc4>
 8009312:	d113      	bne.n	800933c <__ieee754_sqrt+0xe8>
 8009314:	459c      	cmp	ip, r3
 8009316:	d811      	bhi.n	800933c <__ieee754_sqrt+0xe8>
 8009318:	f1bc 0f00 	cmp.w	ip, #0
 800931c:	eb0c 0506 	add.w	r5, ip, r6
 8009320:	da43      	bge.n	80093aa <__ieee754_sqrt+0x156>
 8009322:	2d00      	cmp	r5, #0
 8009324:	db41      	blt.n	80093aa <__ieee754_sqrt+0x156>
 8009326:	f100 0801 	add.w	r8, r0, #1
 800932a:	1a12      	subs	r2, r2, r0
 800932c:	4640      	mov	r0, r8
 800932e:	459c      	cmp	ip, r3
 8009330:	bf88      	it	hi
 8009332:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009336:	eba3 030c 	sub.w	r3, r3, ip
 800933a:	4431      	add	r1, r6
 800933c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009340:	f1be 0e01 	subs.w	lr, lr, #1
 8009344:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8009348:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800934c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009350:	d1db      	bne.n	800930a <__ieee754_sqrt+0xb6>
 8009352:	4313      	orrs	r3, r2
 8009354:	d006      	beq.n	8009364 <__ieee754_sqrt+0x110>
 8009356:	1c48      	adds	r0, r1, #1
 8009358:	bf0b      	itete	eq
 800935a:	4671      	moveq	r1, lr
 800935c:	3101      	addne	r1, #1
 800935e:	3401      	addeq	r4, #1
 8009360:	f021 0101 	bicne.w	r1, r1, #1
 8009364:	1063      	asrs	r3, r4, #1
 8009366:	0849      	lsrs	r1, r1, #1
 8009368:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800936c:	07e2      	lsls	r2, r4, #31
 800936e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009372:	bf48      	it	mi
 8009374:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8009378:	460e      	mov	r6, r1
 800937a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800937e:	e782      	b.n	8009286 <__ieee754_sqrt+0x32>
 8009380:	0ada      	lsrs	r2, r3, #11
 8009382:	3815      	subs	r0, #21
 8009384:	055b      	lsls	r3, r3, #21
 8009386:	2a00      	cmp	r2, #0
 8009388:	d0fa      	beq.n	8009380 <__ieee754_sqrt+0x12c>
 800938a:	02d5      	lsls	r5, r2, #11
 800938c:	d50a      	bpl.n	80093a4 <__ieee754_sqrt+0x150>
 800938e:	f1c1 0420 	rsb	r4, r1, #32
 8009392:	fa23 f404 	lsr.w	r4, r3, r4
 8009396:	1e4d      	subs	r5, r1, #1
 8009398:	408b      	lsls	r3, r1
 800939a:	4322      	orrs	r2, r4
 800939c:	1b41      	subs	r1, r0, r5
 800939e:	e789      	b.n	80092b4 <__ieee754_sqrt+0x60>
 80093a0:	4608      	mov	r0, r1
 80093a2:	e7f0      	b.n	8009386 <__ieee754_sqrt+0x132>
 80093a4:	0052      	lsls	r2, r2, #1
 80093a6:	3101      	adds	r1, #1
 80093a8:	e7ef      	b.n	800938a <__ieee754_sqrt+0x136>
 80093aa:	4680      	mov	r8, r0
 80093ac:	e7bd      	b.n	800932a <__ieee754_sqrt+0xd6>
 80093ae:	bf00      	nop
 80093b0:	7ff00000 	.word	0x7ff00000

080093b4 <with_errno>:
 80093b4:	b570      	push	{r4, r5, r6, lr}
 80093b6:	4604      	mov	r4, r0
 80093b8:	460d      	mov	r5, r1
 80093ba:	4616      	mov	r6, r2
 80093bc:	f7fa fd68 	bl	8003e90 <__errno>
 80093c0:	4629      	mov	r1, r5
 80093c2:	6006      	str	r6, [r0, #0]
 80093c4:	4620      	mov	r0, r4
 80093c6:	bd70      	pop	{r4, r5, r6, pc}

080093c8 <xflow>:
 80093c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093ca:	4615      	mov	r5, r2
 80093cc:	461c      	mov	r4, r3
 80093ce:	b180      	cbz	r0, 80093f2 <xflow+0x2a>
 80093d0:	4610      	mov	r0, r2
 80093d2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80093d6:	e9cd 0100 	strd	r0, r1, [sp]
 80093da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093de:	4628      	mov	r0, r5
 80093e0:	4621      	mov	r1, r4
 80093e2:	f7f7 f879 	bl	80004d8 <__aeabi_dmul>
 80093e6:	2222      	movs	r2, #34	; 0x22
 80093e8:	b003      	add	sp, #12
 80093ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093ee:	f7ff bfe1 	b.w	80093b4 <with_errno>
 80093f2:	4610      	mov	r0, r2
 80093f4:	4619      	mov	r1, r3
 80093f6:	e7ee      	b.n	80093d6 <xflow+0xe>

080093f8 <__math_uflow>:
 80093f8:	2200      	movs	r2, #0
 80093fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80093fe:	f7ff bfe3 	b.w	80093c8 <xflow>

08009402 <__math_oflow>:
 8009402:	2200      	movs	r2, #0
 8009404:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009408:	f7ff bfde 	b.w	80093c8 <xflow>

0800940c <fabs>:
 800940c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009410:	4770      	bx	lr

08009412 <finite>:
 8009412:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8009416:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800941a:	0fc0      	lsrs	r0, r0, #31
 800941c:	4770      	bx	lr
	...

08009420 <scalbn>:
 8009420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009422:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8009426:	4604      	mov	r4, r0
 8009428:	460d      	mov	r5, r1
 800942a:	4617      	mov	r7, r2
 800942c:	460b      	mov	r3, r1
 800942e:	b996      	cbnz	r6, 8009456 <scalbn+0x36>
 8009430:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009434:	4303      	orrs	r3, r0
 8009436:	d039      	beq.n	80094ac <scalbn+0x8c>
 8009438:	4b33      	ldr	r3, [pc, #204]	; (8009508 <scalbn+0xe8>)
 800943a:	2200      	movs	r2, #0
 800943c:	f7f7 f84c 	bl	80004d8 <__aeabi_dmul>
 8009440:	4b32      	ldr	r3, [pc, #200]	; (800950c <scalbn+0xec>)
 8009442:	4604      	mov	r4, r0
 8009444:	429f      	cmp	r7, r3
 8009446:	460d      	mov	r5, r1
 8009448:	da0f      	bge.n	800946a <scalbn+0x4a>
 800944a:	a32b      	add	r3, pc, #172	; (adr r3, 80094f8 <scalbn+0xd8>)
 800944c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009450:	f7f7 f842 	bl	80004d8 <__aeabi_dmul>
 8009454:	e006      	b.n	8009464 <scalbn+0x44>
 8009456:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800945a:	4296      	cmp	r6, r2
 800945c:	d10a      	bne.n	8009474 <scalbn+0x54>
 800945e:	4602      	mov	r2, r0
 8009460:	f7f6 fe84 	bl	800016c <__adddf3>
 8009464:	4604      	mov	r4, r0
 8009466:	460d      	mov	r5, r1
 8009468:	e020      	b.n	80094ac <scalbn+0x8c>
 800946a:	460b      	mov	r3, r1
 800946c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009470:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8009474:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8009478:	19b9      	adds	r1, r7, r6
 800947a:	4291      	cmp	r1, r2
 800947c:	dd0e      	ble.n	800949c <scalbn+0x7c>
 800947e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8009482:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8009486:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800948a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800948e:	4820      	ldr	r0, [pc, #128]	; (8009510 <scalbn+0xf0>)
 8009490:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8009494:	a31a      	add	r3, pc, #104	; (adr r3, 8009500 <scalbn+0xe0>)
 8009496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949a:	e7d9      	b.n	8009450 <scalbn+0x30>
 800949c:	2900      	cmp	r1, #0
 800949e:	dd08      	ble.n	80094b2 <scalbn+0x92>
 80094a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80094a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80094a8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80094ac:	4620      	mov	r0, r4
 80094ae:	4629      	mov	r1, r5
 80094b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094b2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80094b6:	da12      	bge.n	80094de <scalbn+0xbe>
 80094b8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80094bc:	429f      	cmp	r7, r3
 80094be:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80094c2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 80094c6:	dcdc      	bgt.n	8009482 <scalbn+0x62>
 80094c8:	a30b      	add	r3, pc, #44	; (adr r3, 80094f8 <scalbn+0xd8>)
 80094ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ce:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 80094d2:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 80094d6:	480f      	ldr	r0, [pc, #60]	; (8009514 <scalbn+0xf4>)
 80094d8:	f041 011f 	orr.w	r1, r1, #31
 80094dc:	e7b8      	b.n	8009450 <scalbn+0x30>
 80094de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80094e2:	3136      	adds	r1, #54	; 0x36
 80094e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80094e8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80094ec:	4620      	mov	r0, r4
 80094ee:	4629      	mov	r1, r5
 80094f0:	2200      	movs	r2, #0
 80094f2:	4b09      	ldr	r3, [pc, #36]	; (8009518 <scalbn+0xf8>)
 80094f4:	e7ac      	b.n	8009450 <scalbn+0x30>
 80094f6:	bf00      	nop
 80094f8:	c2f8f359 	.word	0xc2f8f359
 80094fc:	01a56e1f 	.word	0x01a56e1f
 8009500:	8800759c 	.word	0x8800759c
 8009504:	7e37e43c 	.word	0x7e37e43c
 8009508:	43500000 	.word	0x43500000
 800950c:	ffff3cb0 	.word	0xffff3cb0
 8009510:	8800759c 	.word	0x8800759c
 8009514:	c2f8f359 	.word	0xc2f8f359
 8009518:	3c900000 	.word	0x3c900000

0800951c <_init>:
 800951c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951e:	bf00      	nop
 8009520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009522:	bc08      	pop	{r3}
 8009524:	469e      	mov	lr, r3
 8009526:	4770      	bx	lr

08009528 <_fini>:
 8009528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952a:	bf00      	nop
 800952c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800952e:	bc08      	pop	{r3}
 8009530:	469e      	mov	lr, r3
 8009532:	4770      	bx	lr
