```verilog
module comparator_4bit(
    input [3:0] A,
    input [3:0] B,
    output A_greater,
    output A_equal,
    output A_less
);
    // Internal wires for comparison
    wire [4:0] diff;
    
    // Perform subtraction A - B
    assign diff = {1'b0, A} - {1'b0, B};

    // Determine if A is greater, equal, or less than B
    assign A_greater = (~diff[4]) & (diff[3:0] != 4'b0000);
    assign A_equal   = (diff[3:0] == 4'b0000);
    assign A_less    = diff[4];

endmodule
```