<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)</p>
        <p>Date: Thu May 25 14:06:22 2023
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>I_1/U0_GB0</td>
                <td>(1166, 163)</td>
                <td>I_1/U0_gbs_1</td>
                <td>5980</td>
            </tr>
            <tr>
                <td>2</td>
                <td>I_1/U0</td>
                <td>(1154, 162)</td>
                <td>I_1/U0_Y</td>
                <td>4832</td>
            </tr>
            <tr>
                <td>3</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_GB0</td>
                <td>(1175, 163)</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_gbs_1</td>
                <td>1365</td>
            </tr>
            <tr>
                <td>4</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0</td>
                <td>(1154, 163)</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td>307</td>
            </tr>
            <tr>
                <td>5</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0</td>
                <td>(1163, 163)</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_Y</td>
                <td>238</td>
            </tr>
            <tr>
                <td>6</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0</td>
                <td>(1163, 162)</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</td>
                <td>18</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>SYS_CLK</td>
                <td>E25</td>
                <td>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</td>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>(2256, 1)</td>
                <td>I_1/U0_GB0</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>SYS_CLK</td>
                <td>E25</td>
                <td>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</td>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>(2256, 1)</td>
                <td>I_1/U0</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep:Q</td>
                <td>(891, 16)</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_GB0</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>(595, 15)</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>3</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep:Q</td>
                <td>(891, 16)</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>4</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>(504, 2)</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <p>(none)</p>
        <h2>CCC Input Connections</h2>
        <p>(none)</p>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>I_1/U0_GB0</td>
                <td>(1166, 163)</td>
                <td>I_1/U0_gbs_1</td>
                <td>5980</td>
                <td>1</td>
                <td>(1742, 14)</td>
                <td>547</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1742, 41)</td>
                <td>936</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1742, 68)</td>
                <td>2142</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1742, 95)</td>
                <td>1663</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1742, 122)</td>
                <td>160</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1742, 149)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1742, 179)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1748, 14)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1748, 41)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1748, 68)</td>
                <td>333</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1748, 95)</td>
                <td>135</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1748, 122)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>I_1/U0</td>
                <td>(1154, 162)</td>
                <td>I_1/U0_Y</td>
                <td>4832</td>
                <td>1</td>
                <td>(577, 14)</td>
                <td>22</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(577, 41)</td>
                <td>29</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(577, 68)</td>
                <td>44</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(577, 95)</td>
                <td>47</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(577, 122)</td>
                <td>14</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(577, 149)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(583, 14)</td>
                <td>766</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(583, 41)</td>
                <td>1184</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(583, 68)</td>
                <td>1357</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(583, 95)</td>
                <td>902</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(583, 122)</td>
                <td>385</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(583, 149)</td>
                <td>73</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(583, 179)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(583, 206)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>3</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_GB0</td>
                <td>(1175, 163)</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_gbs_1</td>
                <td>1365</td>
                <td>1</td>
                <td>(1744, 13)</td>
                <td>293</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 40)</td>
                <td>399</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 67)</td>
                <td>389</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 94)</td>
                <td>213</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1744, 121)</td>
                <td>49</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1744, 148)</td>
                <td>7</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1744, 178)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1750, 13)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1750, 40)</td>
                <td>7</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1750, 94)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>4</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0</td>
                <td>(1154, 163)</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td>307</td>
                <td>1</td>
                <td>(578, 14)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(578, 41)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(578, 68)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(578, 95)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(578, 122)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(584, 14)</td>
                <td>122</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(584, 41)</td>
                <td>77</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(584, 68)</td>
                <td>51</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(584, 95)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(584, 122)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0</td>
                <td>(1163, 163)</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_Y</td>
                <td>238</td>
                <td>1</td>
                <td>(586, 13)</td>
                <td>29</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(586, 40)</td>
                <td>61</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(586, 67)</td>
                <td>62</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(586, 94)</td>
                <td>54</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(586, 121)</td>
                <td>31</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(586, 148)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>6</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0</td>
                <td>(1163, 162)</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</td>
                <td>18</td>
                <td>1</td>
                <td>(581, 67)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(581, 94)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(581, 121)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(581, 148)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(587, 13)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(587, 94)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(587, 121)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(587, 148)</td>
                <td>2</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>4</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>44</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>201</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>3680</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals below to dedicated global resources. Refer to the PolarFire and PolarFire SoC Clocking Resources User Guide for more information
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNICJD7:Y</td>
                <td>CoreJTAGDebug_TRST_C0_0_TGT_TCK_0</td>
                <td>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[4]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[3]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[2]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[0]:CLK</td>
            </tr>
        </table>
    </body>
</html>
