DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "i2c_top"
duLibraryName "idx_fpga_lib"
duName "i2c_master_top"
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
mwi 0
uid 417,0
)
(Instance
name "EngSM"
duLibraryName "idx_fpga_lib"
duName "lk204_sm"
elements [
]
mwi 0
uid 427,0
)
(Instance
name "poll_to"
duLibraryName "idx_fpga_lib"
duName "lk204_to"
elements [
]
mwi 0
uid 966,0
)
(Instance
name "EngI2C"
duLibraryName "idx_fpga_lib"
duName "lk204_i2c"
elements [
]
mwi 0
uid 1096,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_engine\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_engine\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_engine"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_engine"
)
(vvPair
variable "date"
value "09/12/2012"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "lk204_engine"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "lk204_engine"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_engine\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_engine\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.1c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:08:26"
)
(vvPair
variable "unit"
value "lk204_engine"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 292,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "2000,32625,3500,33375"
)
(Line
uid 12,0
sl 0
ro 270
xt "3500,33000,4000,33000"
pts [
"3500,33000"
"4000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-2700,32500,1000,33500"
st "CharData"
ju 2
blo "1000,33300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "CharData"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,45500,2800"
st "CharData     : std_logic_vector(8 DOWNTO 0)
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "2000,34625,3500,35375"
)
(Line
uid 26,0
sl 0
ro 270
xt "3500,35000,4000,35000"
pts [
"3500,35000"
"4000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-1400,34500,1000,35500"
st "Empty"
ju 2
blo "1000,35300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "Empty"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,35500,3600"
st "Empty        : std_logic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "2000,42625,3500,43375"
)
(Line
uid 40,0
sl 0
ro 270
xt "3500,43000,4000,43000"
pts [
"3500,43000"
"4000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-1000,42500,1000,43500"
st "F8M"
ju 2
blo "1000,43300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,36000,4400"
st "F8M          : std_ulogic
"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "2000,38625,3500,39375"
)
(Line
uid 54,0
sl 0
ro 270
xt "3500,39000,4000,39000"
pts [
"3500,39000"
"4000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "-700,38500,1000,39500"
st "Full"
ju 2
blo "1000,39300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "Full"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,35500,5200"
st "Full         : std_logic
"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "2000,33625,3500,34375"
)
(Line
uid 68,0
sl 0
ro 90
xt "3500,34000,4000,34000"
pts [
"4000,34000"
"3500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-500,33500,1000,34500"
st "RE"
ju 2
blo "1000,34300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 11
decl (Decl
n "RE"
t "std_logic"
o 8
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,35500,8400"
st "RE           : std_logic
"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "2000,43625,3500,44375"
)
(Line
uid 82,0
sl 0
ro 270
xt "3500,44000,4000,44000"
pts [
"3500,44000"
"4000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "-600,43500,1000,44500"
st "Rst"
ju 2
blo "1000,44300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "Rst"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,35500,6000"
st "Rst          : std_logic
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 90
xt "57500,35625,59000,36375"
)
(Line
uid 96,0
sl 0
ro 90
xt "57000,36000,57500,36000"
pts [
"57500,36000"
"57000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "60000,35500,63600,36500"
st "scl_pad_i"
blo "60000,36300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "scl_pad_i"
t "std_logic"
o 6
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,35500,6800"
st "scl_pad_i    : std_logic
"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "57500,33625,59000,34375"
)
(Line
uid 110,0
sl 0
ro 270
xt "57000,34000,57500,34000"
pts [
"57000,34000"
"57500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "60000,33500,63800,34500"
st "scl_pad_o"
blo "60000,34300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "scl_pad_o"
t "std_logic"
eolc "-- i2c clock line output"
preAdd 0
posAdd 0
o 12
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,48500,11600"
st "scl_pad_o    : std_logic -- i2c clock line output
"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "57500,34625,59000,35375"
)
(Line
uid 124,0
sl 0
ro 270
xt "57000,35000,57500,35000"
pts [
"57000,35000"
"57500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "60000,34500,65400,35500"
st "scl_padoen_o"
blo "60000,35300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "scl_padoen_o"
t "std_logic"
eolc "-- i2c clock line output enable, active low"
preAdd 0
posAdd 0
o 13
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,58000,12400"
st "scl_padoen_o : std_logic -- i2c clock line output enable, active low
"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 90
xt "57500,42625,59000,43375"
)
(Line
uid 138,0
sl 0
ro 90
xt "57000,43000,57500,43000"
pts [
"57500,43000"
"57000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "60000,42500,63800,43500"
st "sda_pad_i"
blo "60000,43300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "sda_pad_i"
t "std_logic"
o 7
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,35500,7600"
st "sda_pad_i    : std_logic
"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "57500,40625,59000,41375"
)
(Line
uid 152,0
sl 0
ro 270
xt "57000,41000,57500,41000"
pts [
"57000,41000"
"57500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "60000,40500,64000,41500"
st "sda_pad_o"
blo "60000,41300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "sda_pad_o"
t "std_logic"
eolc "-- i2c data line output"
preAdd 0
posAdd 0
o 14
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,48000,13200"
st "sda_pad_o    : std_logic -- i2c data line output
"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "57500,41625,59000,42375"
)
(Line
uid 166,0
sl 0
ro 270
xt "57000,42000,57500,42000"
pts [
"57000,42000"
"57500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "60000,41500,65600,42500"
st "sda_padoen_o"
blo "60000,42300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "sda_padoen_o"
t "std_logic"
eolc "-- i2c data line output enable, active low"
preAdd 0
posAdd 0
o 15
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,57500,14000"
st "sda_padoen_o : std_logic -- i2c data line output enable, active low
"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 90
xt "2000,36625,3500,37375"
)
(Line
uid 180,0
sl 0
ro 90
xt "3500,37000,4000,37000"
pts [
"4000,37000"
"3500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "-1500,36500,1000,37500"
st "SData"
ju 2
blo "1000,37300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "SData"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,45500,9200"
st "SData        : std_logic_vector(7 DOWNTO 0)
"
)
)
*27 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 90
xt "2000,40625,3500,41375"
)
(Line
uid 194,0
sl 0
ro 90
xt "3500,41000,4000,41000"
pts [
"4000,41000"
"3500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "-1500,40500,1000,41500"
st "Status"
ju 2
blo "1000,41300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "Status"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,46000,10000"
st "Status       : std_logic_vector(15 DOWNTO 0)
"
)
)
*29 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 90
xt "2000,37625,3500,38375"
)
(Line
uid 208,0
sl 0
ro 90
xt "3500,38000,4000,38000"
pts [
"4000,38000"
"3500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "-600,37500,1000,38500"
st "WE"
ju 2
blo "1000,38300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
lang 11
decl (Decl
n "WE"
t "std_logic"
o 11
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,35500,10800"
st "WE           : std_logic
"
)
)
*31 (Grouping
uid 249,0
optionalChildren [
*32 (CommentText
uid 251,0
shape (Rectangle
uid 252,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,56000,49000,57000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 253,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,56000,40900,57000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 254,0
shape (Rectangle
uid 255,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,52000,53000,53000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 256,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,52000,52200,53000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 257,0
shape (Rectangle
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,54000,49000,55000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 259,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,54000,37700,55000"
st "
LK204 Engine
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 260,0
shape (Rectangle
uid 261,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,54000,32000,55000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 262,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,54000,30300,55000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 263,0
shape (Rectangle
uid 264,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,53000,69000,57000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 265,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,53200,54700,54200"
st "
LK204 Engine
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 266,0
shape (Rectangle
uid 267,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,52000,69000,53000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 268,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,52000,56400,53000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 269,0
shape (Rectangle
uid 270,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,52000,49000,54000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 271,0
va (VaSet
fg "32768,0,0"
)
xt "35000,52000,42000,54000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 272,0
shape (Rectangle
uid 273,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,55000,32000,56000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 274,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,55000,30300,56000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 275,0
shape (Rectangle
uid 276,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,56000,32000,57000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 277,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,56000,30900,57000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 278,0
shape (Rectangle
uid 279,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,55000,49000,56000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 280,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,55000,44100,56000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 250,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,52000,69000,57000"
)
oxt "14000,66000,55000,71000"
)
*42 (SaComponent
uid 417,0
optionalChildren [
*43 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,40625,38000,41375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "39000,40500,41300,41500"
st "arst_i"
blo "39000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "arst_i"
t "std_logic"
eolc "-- asynchronous reset"
preAdd 0
posAdd 0
o 3
suid 1,0
i "not ARST_LVL"
)
)
)
*44 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,35625,53750,36375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "48400,35500,52000,36500"
st "scl_pad_i"
ju 2
blo "52000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_pad_i"
t "std_logic"
prec "-- i2c lines"
eolc "-- i2c clock line input"
preAdd 0
posAdd 0
o 12
suid 2,0
)
)
)
*45 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,33625,53750,34375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "48200,33500,52000,34500"
st "scl_pad_o"
ju 2
blo "52000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
eolc "-- i2c clock line output"
preAdd 0
posAdd 0
o 13
suid 3,0
)
)
)
*46 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,34625,53750,35375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "46600,34500,52000,35500"
st "scl_padoen_o"
ju 2
blo "52000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
eolc "-- i2c clock line output enable, active low"
preAdd 0
posAdd 0
o 14
suid 4,0
)
)
)
*47 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,42625,53750,43375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "48200,42500,52000,43500"
st "sda_pad_i"
ju 2
blo "52000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_pad_i"
t "std_logic"
eolc "-- i2c data line input"
preAdd 0
posAdd 0
o 15
suid 5,0
)
)
)
*48 (CptPort
uid 369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,40625,53750,41375"
)
tg (CPTG
uid 371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
)
xt "48000,40500,52000,41500"
st "sda_pad_o"
ju 2
blo "52000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
eolc "-- i2c data line output"
preAdd 0
posAdd 0
o 16
suid 6,0
)
)
)
*49 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,41625,53750,42375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "46400,41500,52000,42500"
st "sda_padoen_o"
ju 2
blo "52000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
eolc "-- i2c data line output enable, active low"
preAdd 0
posAdd 0
o 17
suid 7,0
)
)
)
*50 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,38625,38000,39375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
)
xt "39000,38500,42600,39500"
st "wb_ack_o"
blo "39000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
eolc "-- Bus cycle acknowledge output"
preAdd 0
posAdd 0
o 10
suid 8,0
)
)
)
*51 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,32625,38000,33375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "39000,32500,45000,33500"
st "wb_adr_i : (2:0)"
blo "39000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- lower address bits"
preAdd 0
posAdd 0
o 4
suid 9,0
)
)
)
*52 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,42625,38000,43375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "39000,42500,42200,43500"
st "wb_clk_i"
blo "39000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_clk_i"
t "std_logic"
prec "-- wishbone signals"
eolc "-- master clock input"
preAdd 0
posAdd 0
o 1
suid 10,0
)
)
)
*53 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,37625,38000,38375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "39000,37500,42400,38500"
st "wb_cyc_i"
blo "39000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_cyc_i"
t "std_logic"
eolc "-- Valid bus cycle input"
preAdd 0
posAdd 0
o 9
suid 11,0
)
)
)
*54 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,33625,38000,34375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
)
xt "39000,33500,44900,34500"
st "wb_dat_i : (7:0)"
blo "39000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus input"
preAdd 0
posAdd 0
o 5
suid 12,0
)
)
)
*55 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,34625,38000,35375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "39000,34500,45100,35500"
st "wb_dat_o : (7:0)"
blo "39000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus output"
preAdd 0
posAdd 0
o 6
suid 13,0
)
)
)
*56 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,39625,38000,40375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
)
xt "39000,39500,42700,40500"
st "wb_inta_o"
blo "39000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
eolc "-- interrupt request output signal"
preAdd 0
posAdd 0
o 11
suid 14,0
)
)
)
*57 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,43625,38000,44375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "39000,43500,42200,44500"
st "wb_rst_i"
blo "39000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_rst_i"
t "std_logic"
eolc "-- synchronous active high reset"
preAdd 0
posAdd 0
o 2
suid 15,0
i "'0'"
)
)
)
*58 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,36625,38000,37375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "39000,36500,42300,37500"
st "wb_stb_i"
blo "39000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_stb_i"
t "std_logic"
eolc "-- Strobe signals / core select signal"
preAdd 0
posAdd 0
o 8
suid 16,0
)
)
)
*59 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,35625,38000,36375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "39000,35500,42200,36500"
st "wb_we_i"
blo "39000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_we_i"
t "std_logic"
eolc "-- Write enable input"
preAdd 0
posAdd 0
o 7
suid 17,0
)
)
)
]
shape (Rectangle
uid 418,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,32000,53000,46000"
)
oxt "15000,13000,30000,27000"
ttg (MlTextGroup
uid 419,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 420,0
va (VaSet
font "Arial,8,1"
)
xt "42300,46000,47600,47000"
st "idx_fpga_lib"
blo "42300,46800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 421,0
va (VaSet
font "Arial,8,1"
)
xt "42300,47000,48700,48000"
st "i2c_master_top"
blo "42300,47800"
tm "CptNameMgr"
)
*62 (Text
uid 422,0
va (VaSet
font "Arial,8,1"
)
xt "42300,48000,45400,49000"
st "i2c_top"
blo "42300,48800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 423,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 424,0
text (MLText
uid 425,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "38000,29200,70000,30000"
st "ARST_LVL = '0'    ( std_logic ) -- asynchronous reset level "
)
header ""
)
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
)
viewicon (ZoomableIcon
uid 426,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,44250,39750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*63 (Blk
uid 427,0
shape (Rectangle
uid 428,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,32000,15000,46000"
)
oxt "13000,32000,19000,46000"
ttg (MlTextGroup
uid 429,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 430,0
va (VaSet
font "Arial,8,1"
)
xt "9350,33500,14650,34500"
st "idx_fpga_lib"
blo "9350,34300"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 431,0
va (VaSet
font "Arial,8,1"
)
xt "9350,34500,13050,35500"
st "lk204_sm"
blo "9350,35300"
tm "BlkNameMgr"
)
*66 (Text
uid 432,0
va (VaSet
font "Arial,8,1"
)
xt "9350,35500,12450,36500"
st "EngSM"
blo "9350,36300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 433,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 434,0
text (MLText
uid 435,0
va (VaSet
font "Courier New,8,0"
)
xt "10350,43500,10350,43500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 436,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,44250,10750,45750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*67 (Net
uid 449,0
decl (Decl
n "arst_i"
t "std_logic"
eolc "-- asynchronous reset"
preAdd 0
posAdd 0
o 25
suid 16,0
i "not ARST_LVL"
)
declText (MLText
uid 450,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,58500,23000"
st "SIGNAL arst_i       : std_logic := not ARST_LVL -- asynchronous reset
"
)
)
*68 (Net
uid 457,0
decl (Decl
n "wb_inta_o"
t "std_logic"
eolc "-- interrupt request output signal"
preAdd 0
posAdd 0
o 32
suid 17,0
)
declText (MLText
uid 458,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27800,57000,28600"
st "SIGNAL wb_inta_o    : std_logic -- interrupt request output signal
"
)
)
*69 (Net
uid 465,0
decl (Decl
n "wb_ack_o"
t "std_logic"
eolc "-- Bus cycle acknowledge output"
preAdd 0
posAdd 0
o 27
suid 18,0
)
declText (MLText
uid 466,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,55500,24600"
st "SIGNAL wb_ack_o     : std_logic -- Bus cycle acknowledge output
"
)
)
*70 (Net
uid 473,0
decl (Decl
n "wb_cyc_i"
t "std_logic"
eolc "-- Valid bus cycle input"
preAdd 0
posAdd 0
o 29
suid 19,0
)
declText (MLText
uid 474,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25400,52000,26200"
st "SIGNAL wb_cyc_i     : std_logic -- Valid bus cycle input
"
)
)
*71 (Net
uid 481,0
decl (Decl
n "wb_stb_i"
t "std_logic"
eolc "-- Strobe signals / core select signal"
preAdd 0
posAdd 0
o 33
suid 20,0
)
declText (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28600,59000,29400"
st "SIGNAL wb_stb_i     : std_logic -- Strobe signals / core select signal
"
)
)
*72 (Net
uid 489,0
decl (Decl
n "wb_we_i"
t "std_logic"
eolc "-- Write enable input"
preAdd 0
posAdd 0
o 34
suid 21,0
)
declText (MLText
uid 490,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29400,50500,30200"
st "SIGNAL wb_we_i      : std_logic -- Write enable input
"
)
)
*73 (Net
uid 497,0
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus output"
preAdd 0
posAdd 0
o 31
suid 22,0
)
declText (MLText
uid 498,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27000,58000,27800"
st "SIGNAL wb_dat_o     : std_logic_vector(7 downto 0) -- Databus output
"
)
)
*74 (Net
uid 505,0
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus input"
preAdd 0
posAdd 0
o 30
suid 23,0
)
declText (MLText
uid 506,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26200,57500,27000"
st "SIGNAL wb_dat_i     : std_logic_vector(7 downto 0) -- Databus input
"
)
)
*75 (Net
uid 513,0
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- lower address bits"
preAdd 0
posAdd 0
o 28
suid 24,0
)
declText (MLText
uid 514,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,60000,25400"
st "SIGNAL wb_adr_i     : std_logic_vector(2 downto 0) -- lower address bits
"
)
)
*76 (Net
uid 561,0
decl (Decl
n "WrI2C"
t "std_logic"
o 22
suid 26,0
)
declText (MLText
uid 562,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,39000,20600"
st "SIGNAL WrI2C        : std_logic
"
)
)
*77 (Net
uid 575,0
decl (Decl
n "I2Cwdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 29,0
)
declText (MLText
uid 576,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,49000,18200"
st "SIGNAL I2Cwdata     : std_logic_vector(7 DOWNTO 0)
"
)
)
*78 (Net
uid 587,0
decl (Decl
n "WrStop"
t "std_logic"
o 24
suid 31,0
)
declText (MLText
uid 588,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,39000,22200"
st "SIGNAL WrStop       : std_logic
"
)
)
*79 (Net
uid 639,0
decl (Decl
n "Done"
t "std_logic"
o 16
suid 34,0
)
declText (MLText
uid 640,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,39000,15800"
st "SIGNAL Done         : std_logic
"
)
)
*80 (Net
uid 641,0
decl (Decl
n "Err"
t "std_logic"
o 17
suid 35,0
)
declText (MLText
uid 642,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,39000,16600"
st "SIGNAL Err          : std_logic
"
)
)
*81 (Net
uid 653,0
decl (Decl
n "RdI2C"
t "std_logic"
o 20
suid 37,0
)
declText (MLText
uid 654,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,39000,19000"
st "SIGNAL RdI2C        : std_logic
"
)
)
*82 (Net
uid 665,0
decl (Decl
n "I2Crdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 18
suid 39,0
)
declText (MLText
uid 666,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,49000,17400"
st "SIGNAL I2Crdata     : std_logic_vector(7 DOWNTO 0)
"
)
)
*83 (Net
uid 867,0
decl (Decl
n "WrStart"
t "std_logic"
o 23
suid 41,0
)
declText (MLText
uid 868,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,39000,21400"
st "SIGNAL WrStart      : std_logic
"
)
)
*84 (Blk
uid 966,0
shape (Rectangle
uid 967,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,22000,15000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 968,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 969,0
va (VaSet
font "Arial,8,1"
)
xt "9350,22500,14650,23500"
st "idx_fpga_lib"
blo "9350,23300"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 970,0
va (VaSet
font "Arial,8,1"
)
xt "9350,23500,12750,24500"
st "lk204_to"
blo "9350,24300"
tm "BlkNameMgr"
)
*87 (Text
uid 971,0
va (VaSet
font "Arial,8,1"
)
xt "9350,24500,12350,25500"
st "poll_to"
blo "9350,25300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 972,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 973,0
text (MLText
uid 974,0
va (VaSet
font "Courier New,8,0"
)
xt "8350,30500,8350,30500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 975,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,25250,10750,26750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*88 (Net
uid 986,0
decl (Decl
n "timeout"
t "std_logic"
o 26
suid 43,0
)
declText (MLText
uid 987,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,39000,23800"
st "SIGNAL timeout      : std_logic
"
)
)
*89 (SaComponent
uid 1096,0
optionalChildren [
*90 (CptPort
uid 1020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,40625,30750,41375"
)
tg (CPTG
uid 1022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1023,0
va (VaSet
)
xt "26700,40500,29000,41500"
st "arst_i"
ju 2
blo "29000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "arst_i"
t "std_logic"
eolc "-- asynchronous reset"
preAdd 0
posAdd 0
o 14
suid 1,0
i "'1'"
)
)
)
*91 (CptPort
uid 1024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1025,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,38625,21000,39375"
)
tg (CPTG
uid 1026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1027,0
va (VaSet
)
xt "22000,38500,24200,39500"
st "Done"
blo "22000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Done"
t "std_logic"
o 11
suid 2,0
)
)
)
*92 (CptPort
uid 1028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,39625,21000,40375"
)
tg (CPTG
uid 1030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1031,0
va (VaSet
)
xt "22000,39500,23500,40500"
st "Err"
blo "22000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Err"
t "std_logic"
o 12
suid 3,0
)
)
)
*93 (CptPort
uid 1032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,42625,21000,43375"
)
tg (CPTG
uid 1034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1035,0
va (VaSet
)
xt "22000,42500,24000,43500"
st "F8M"
blo "22000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 4,0
)
)
)
*94 (CptPort
uid 1036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1037,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,37625,21000,38375"
)
tg (CPTG
uid 1038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1039,0
va (VaSet
)
xt "22000,37500,25300,38500"
st "I2Crdata"
blo "22000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "I2Crdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 5,0
)
)
)
*95 (CptPort
uid 1040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,36625,21000,37375"
)
tg (CPTG
uid 1042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1043,0
va (VaSet
)
xt "22000,36500,25500,37500"
st "I2Cwdata"
blo "22000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "I2Cwdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 6,0
)
)
)
*96 (CptPort
uid 1044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,35625,21000,36375"
)
tg (CPTG
uid 1046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1047,0
va (VaSet
)
xt "22000,35500,24600,36500"
st "RdI2C"
blo "22000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RdI2C"
t "std_logic"
o 3
suid 7,0
)
)
)
*97 (CptPort
uid 1048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,43625,21000,44375"
)
tg (CPTG
uid 1050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1051,0
va (VaSet
)
xt "22000,43500,23600,44500"
st "Rst"
blo "22000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "Rst"
t "std_logic"
o 4
suid 8,0
)
)
)
*98 (CptPort
uid 1052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1053,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,38625,30750,39375"
)
tg (CPTG
uid 1054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1055,0
va (VaSet
)
xt "25400,38500,29000,39500"
st "wb_ack_o"
ju 2
blo "29000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_ack_o"
t "std_logic"
eolc "-- Bus cycle acknowledge output"
preAdd 0
posAdd 0
o 8
suid 9,0
)
)
)
*99 (CptPort
uid 1056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,32625,30750,33375"
)
tg (CPTG
uid 1058,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1059,0
va (VaSet
)
xt "25600,32500,29000,33500"
st "wb_adr_i"
ju 2
blo "29000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- lower address bits"
preAdd 0
posAdd 0
o 15
suid 10,0
)
)
)
*100 (CptPort
uid 1060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,37625,30750,38375"
)
tg (CPTG
uid 1062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1063,0
va (VaSet
)
xt "25600,37500,29000,38500"
st "wb_cyc_i"
ju 2
blo "29000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
eolc "-- Valid bus cycle input"
preAdd 0
posAdd 0
o 16
suid 11,0
)
)
)
*101 (CptPort
uid 1064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,33625,30750,34375"
)
tg (CPTG
uid 1066,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1067,0
va (VaSet
)
xt "25700,33500,29000,34500"
st "wb_dat_i"
ju 2
blo "29000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus input"
preAdd 0
posAdd 0
o 17
suid 12,0
)
)
)
*102 (CptPort
uid 1068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1069,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,34625,30750,35375"
)
tg (CPTG
uid 1070,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1071,0
va (VaSet
)
xt "25500,34500,29000,35500"
st "wb_dat_o"
ju 2
blo "29000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus output"
preAdd 0
posAdd 0
o 9
suid 13,0
)
)
)
*103 (CptPort
uid 1072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1073,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,39625,30750,40375"
)
tg (CPTG
uid 1074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1075,0
va (VaSet
)
xt "25300,39500,29000,40500"
st "wb_inta_o"
ju 2
blo "29000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_inta_o"
t "std_logic"
eolc "-- interrupt request output signal"
preAdd 0
posAdd 0
o 10
suid 14,0
)
)
)
*104 (CptPort
uid 1076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1077,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,36625,30750,37375"
)
tg (CPTG
uid 1078,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1079,0
va (VaSet
)
xt "25700,36500,29000,37500"
st "wb_stb_i"
ju 2
blo "29000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
eolc "-- Strobe signals / core select signal"
preAdd 0
posAdd 0
o 18
suid 15,0
)
)
)
*105 (CptPort
uid 1080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,35625,30750,36375"
)
tg (CPTG
uid 1082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1083,0
va (VaSet
)
xt "25800,35500,29000,36500"
st "wb_we_i"
ju 2
blo "29000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
eolc "-- Write enable input"
preAdd 0
posAdd 0
o 19
suid 16,0
)
)
)
*106 (CptPort
uid 1084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,32625,21000,33375"
)
tg (CPTG
uid 1086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1087,0
va (VaSet
)
xt "22000,32500,24600,33500"
st "WrI2C"
blo "22000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "WrI2C"
t "std_logic"
o 5
suid 17,0
)
)
)
*107 (CptPort
uid 1088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,33625,21000,34375"
)
tg (CPTG
uid 1090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1091,0
va (VaSet
)
xt "22000,33500,25000,34500"
st "WrStart"
blo "22000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "WrStart"
t "std_logic"
o 6
suid 18,0
)
)
)
*108 (CptPort
uid 1092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,34625,21000,35375"
)
tg (CPTG
uid 1094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1095,0
va (VaSet
)
xt "22000,34500,24900,35500"
st "WrStop"
blo "22000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "WrStop"
t "std_logic"
o 7
suid 19,0
)
)
)
]
shape (Rectangle
uid 1097,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,32000,30000,46000"
)
oxt "15000,6000,22000,20000"
ttg (MlTextGroup
uid 1098,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 1099,0
va (VaSet
font "Arial,8,1"
)
xt "23850,42000,29150,43000"
st "idx_fpga_lib"
blo "23850,42800"
tm "BdLibraryNameMgr"
)
*110 (Text
uid 1100,0
va (VaSet
font "Arial,8,1"
)
xt "23850,43000,27450,44000"
st "lk204_i2c"
blo "23850,43800"
tm "CptNameMgr"
)
*111 (Text
uid 1101,0
va (VaSet
font "Arial,8,1"
)
xt "23850,44000,26950,45000"
st "EngI2C"
blo "23850,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1102,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1103,0
text (MLText
uid 1104,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,35000,30500,35800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1105,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,44250,22750,45750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*112 (Net
uid 1175,0
decl (Decl
n "TOrst"
t "std_logic"
o 21
suid 46,0
)
declText (MLText
uid 1176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,39000,19800"
st "SIGNAL TOrst        : std_logic
"
)
)
*113 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,33000,9000,33000"
pts [
"4000,33000"
"9000,33000"
]
)
start &1
end &63
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "1000,32000,7300,33000"
st "CharData : (8:0)"
blo "1000,32800"
tm "WireNameMgr"
)
)
on &2
)
*114 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "4000,35000,9000,35000"
pts [
"4000,35000"
"9000,35000"
]
)
start &3
end &63
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "6000,34000,8400,35000"
st "Empty"
blo "6000,34800"
tm "WireNameMgr"
)
)
on &4
)
*115 (Wire
uid 43,0
optionalChildren [
*116 (BdJunction
uid 447,0
ps "OnConnectorStrategy"
shape (Circle
uid 448,0
va (VaSet
vasetType 1
)
xt "6600,42600,7400,43400"
radius 400
)
)
*117 (BdJunction
uid 994,0
ps "OnConnectorStrategy"
shape (Circle
uid 995,0
va (VaSet
vasetType 1
)
xt "6600,42600,7400,43400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "4000,43000,9000,43000"
pts [
"4000,43000"
"9000,43000"
]
)
start &5
end &63
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "6000,42000,8000,43000"
st "F8M"
blo "6000,42800"
tm "WireNameMgr"
)
)
on &6
)
*118 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "4000,39000,9000,39000"
pts [
"4000,39000"
"9000,39000"
]
)
start &7
end &63
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "6000,38000,7700,39000"
st "Full"
blo "6000,38800"
tm "WireNameMgr"
)
)
on &8
)
*119 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "4000,34000,9000,34000"
pts [
"4000,34000"
"9000,34000"
]
)
start &9
end &63
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "3000,33000,4500,34000"
st "RE"
blo "3000,33800"
tm "WireNameMgr"
)
)
on &10
)
*120 (Wire
uid 85,0
optionalChildren [
*121 (BdJunction
uid 441,0
ps "OnConnectorStrategy"
shape (Circle
uid 442,0
va (VaSet
vasetType 1
)
xt "5600,43600,6400,44400"
radius 400
)
)
*122 (BdJunction
uid 1002,0
ps "OnConnectorStrategy"
shape (Circle
uid 1003,0
va (VaSet
vasetType 1
)
xt "5600,43600,6400,44400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "4000,44000,9000,44000"
pts [
"4000,44000"
"9000,44000"
]
)
start &11
end &63
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "6000,43000,7600,44000"
st "Rst"
blo "6000,43800"
tm "WireNameMgr"
)
)
on &12
)
*123 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "53750,36000,57000,36000"
pts [
"57000,36000"
"53750,36000"
]
)
start &13
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "59000,35000,62600,36000"
st "scl_pad_i"
blo "59000,35800"
tm "WireNameMgr"
)
)
on &14
)
*124 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "53750,34000,57000,34000"
pts [
"57000,34000"
"53750,34000"
]
)
start &15
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "56000,33000,59800,34000"
st "scl_pad_o"
blo "56000,33800"
tm "WireNameMgr"
)
)
on &16
)
*125 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "53750,35000,57000,35000"
pts [
"57000,35000"
"53750,35000"
]
)
start &17
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "56000,34000,61400,35000"
st "scl_padoen_o"
blo "56000,34800"
tm "WireNameMgr"
)
)
on &18
)
*126 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "53750,43000,57000,43000"
pts [
"57000,43000"
"53750,43000"
]
)
start &19
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "59000,42000,62800,43000"
st "sda_pad_i"
blo "59000,42800"
tm "WireNameMgr"
)
)
on &20
)
*127 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "53750,41000,57000,41000"
pts [
"57000,41000"
"53750,41000"
]
)
start &21
end &48
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "56000,40000,60000,41000"
st "sda_pad_o"
blo "56000,40800"
tm "WireNameMgr"
)
)
on &22
)
*128 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "53750,42000,57000,42000"
pts [
"57000,42000"
"53750,42000"
]
)
start &23
end &49
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "56000,41000,61600,42000"
st "sda_padoen_o"
blo "56000,41800"
tm "WireNameMgr"
)
)
on &24
)
*129 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,37000,9000,37000"
pts [
"4000,37000"
"9000,37000"
]
)
start &25
end &63
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "3000,36000,8100,37000"
st "SData : (7:0)"
blo "3000,36800"
tm "WireNameMgr"
)
)
on &26
)
*130 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,41000,9000,41000"
pts [
"4000,41000"
"9000,41000"
]
)
start &27
end &63
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
)
xt "3000,40000,8500,41000"
st "Status : (15:0)"
blo "3000,40800"
tm "WireNameMgr"
)
)
on &28
)
*131 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "4000,38000,9000,38000"
pts [
"4000,38000"
"9000,38000"
]
)
start &29
end &63
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "3000,37000,4600,38000"
st "WE"
blo "3000,37800"
tm "WireNameMgr"
)
)
on &30
)
*132 (Wire
uid 437,0
optionalChildren [
*133 (BdJunction
uid 595,0
ps "OnConnectorStrategy"
shape (Circle
uid 596,0
va (VaSet
vasetType 1
)
xt "18600,47600,19400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 438,0
va (VaSet
vasetType 3
)
xt "6000,44000,37250,48000"
pts [
"6000,44000"
"6000,48000"
"35000,48000"
"35000,44000"
"37250,44000"
]
)
start &121
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "35000,43000,36600,44000"
st "Rst"
blo "35000,43800"
tm "WireNameMgr"
)
)
on &12
)
*134 (Wire
uid 443,0
optionalChildren [
*135 (BdJunction
uid 611,0
ps "OnConnectorStrategy"
shape (Circle
uid 612,0
va (VaSet
vasetType 1
)
xt "17600,46600,18400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 444,0
va (VaSet
vasetType 3
)
xt "7000,43000,37250,47000"
pts [
"7000,43000"
"7000,47000"
"34000,47000"
"34000,43000"
"37250,43000"
]
)
start &116
end &52
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 446,0
va (VaSet
)
xt "35000,42000,37000,43000"
st "F8M"
blo "35000,42800"
tm "WireNameMgr"
)
)
on &6
)
*136 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "30750,41000,37250,41000"
pts [
"37250,41000"
"34000,41000"
"30750,41000"
]
)
start &43
end &90
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "34250,40000,36550,41000"
st "arst_i"
blo "34250,40800"
tm "WireNameMgr"
)
)
on &67
)
*137 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
)
xt "30750,40000,37250,40000"
pts [
"37250,40000"
"34000,40000"
"30750,40000"
]
)
start &56
end &103
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "32250,39000,35950,40000"
st "wb_inta_o"
blo "32250,39800"
tm "WireNameMgr"
)
)
on &68
)
*138 (Wire
uid 467,0
shape (OrthoPolyLine
uid 468,0
va (VaSet
vasetType 3
)
xt "30750,39000,37250,39000"
pts [
"37250,39000"
"34000,39000"
"30750,39000"
]
)
start &50
end &98
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 472,0
va (VaSet
)
xt "32250,38000,35850,39000"
st "wb_ack_o"
blo "32250,38800"
tm "WireNameMgr"
)
)
on &69
)
*139 (Wire
uid 475,0
shape (OrthoPolyLine
uid 476,0
va (VaSet
vasetType 3
)
xt "30750,38000,37250,38000"
pts [
"37250,38000"
"34000,38000"
"30750,38000"
]
)
start &53
end &100
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
va (VaSet
)
xt "33250,37000,36650,38000"
st "wb_cyc_i"
blo "33250,37800"
tm "WireNameMgr"
)
)
on &70
)
*140 (Wire
uid 483,0
shape (OrthoPolyLine
uid 484,0
va (VaSet
vasetType 3
)
xt "30750,37000,37250,37000"
pts [
"37250,37000"
"34000,37000"
"30750,37000"
]
)
start &58
end &104
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
)
xt "33250,36000,36550,37000"
st "wb_stb_i"
blo "33250,36800"
tm "WireNameMgr"
)
)
on &71
)
*141 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "30750,36000,37250,36000"
pts [
"37250,36000"
"34000,36000"
"30750,36000"
]
)
start &59
end &105
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
)
xt "33250,35000,36450,36000"
st "wb_we_i"
blo "33250,35800"
tm "WireNameMgr"
)
)
on &72
)
*142 (Wire
uid 499,0
shape (OrthoPolyLine
uid 500,0
va (VaSet
vasetType 3
)
xt "30750,35000,37250,35000"
pts [
"37250,35000"
"34000,35000"
"30750,35000"
]
)
start &55
end &102
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 504,0
va (VaSet
)
xt "31250,34000,37350,35000"
st "wb_dat_o : (7:0)"
blo "31250,34800"
tm "WireNameMgr"
)
)
on &73
)
*143 (Wire
uid 507,0
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "30750,34000,37250,34000"
pts [
"37250,34000"
"34000,34000"
"30750,34000"
]
)
start &54
end &101
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 512,0
va (VaSet
)
xt "31250,33000,37150,34000"
st "wb_dat_i : (7:0)"
blo "31250,33800"
tm "WireNameMgr"
)
)
on &74
)
*144 (Wire
uid 515,0
shape (OrthoPolyLine
uid 516,0
va (VaSet
vasetType 3
)
xt "30750,33000,37250,33000"
pts [
"37250,33000"
"34000,33000"
"30750,33000"
]
)
start &51
end &99
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 520,0
va (VaSet
)
xt "31250,32000,37250,33000"
st "wb_adr_i : (2:0)"
blo "31250,32800"
tm "WireNameMgr"
)
)
on &75
)
*145 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
)
xt "15000,33000,20250,33000"
pts [
"15000,33000"
"20250,33000"
]
)
start &63
end &106
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
)
xt "16000,32000,18600,33000"
st "WrI2C"
blo "16000,32800"
tm "WireNameMgr"
)
)
on &76
)
*146 (Wire
uid 565,0
shape (OrthoPolyLine
uid 566,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,37000,20250,37000"
pts [
"15000,37000"
"20250,37000"
]
)
start &63
end &95
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 572,0
va (VaSet
)
xt "16000,36000,19500,37000"
st "I2Cwdata"
blo "16000,36800"
tm "WireNameMgr"
)
)
on &77
)
*147 (Wire
uid 579,0
shape (OrthoPolyLine
uid 580,0
va (VaSet
vasetType 3
)
xt "15000,35000,20250,35000"
pts [
"15000,35000"
"20250,35000"
]
)
start &63
end &108
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 586,0
va (VaSet
)
xt "16000,34000,18900,35000"
st "WrStop"
blo "16000,34800"
tm "WireNameMgr"
)
)
on &78
)
*148 (Wire
uid 589,0
shape (OrthoPolyLine
uid 590,0
va (VaSet
vasetType 3
)
xt "19000,44000,20250,48000"
pts [
"19000,48000"
"19000,44000"
"20250,44000"
]
)
start &133
end &97
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
)
xt "18000,43000,19600,44000"
st "Rst"
blo "18000,43800"
tm "WireNameMgr"
)
)
on &12
)
*149 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
)
xt "18000,43000,20250,47000"
pts [
"18000,47000"
"18000,43000"
"20250,43000"
]
)
start &135
end &93
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 610,0
va (VaSet
)
xt "17000,42000,19000,43000"
st "F8M"
blo "17000,42800"
tm "WireNameMgr"
)
)
on &6
)
*150 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
)
xt "15000,39000,20250,39000"
pts [
"20250,39000"
"15000,39000"
]
)
start &91
end &63
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 628,0
va (VaSet
)
xt "16000,38000,18200,39000"
st "Done"
blo "16000,38800"
tm "WireNameMgr"
)
)
on &79
)
*151 (Wire
uid 631,0
shape (OrthoPolyLine
uid 632,0
va (VaSet
vasetType 3
)
xt "15000,40000,20250,40000"
pts [
"20250,40000"
"15000,40000"
]
)
start &92
end &63
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
)
xt "16000,39000,17500,40000"
st "Err"
blo "16000,39800"
tm "WireNameMgr"
)
)
on &80
)
*152 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "15000,36000,20250,36000"
pts [
"15000,36000"
"20250,36000"
]
)
start &63
end &96
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "16000,35000,18600,36000"
st "RdI2C"
blo "16000,35800"
tm "WireNameMgr"
)
)
on &81
)
*153 (Wire
uid 657,0
shape (OrthoPolyLine
uid 658,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,38000,20250,38000"
pts [
"20250,38000"
"15000,38000"
]
)
start &94
end &63
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
)
xt "16000,37000,19300,38000"
st "I2Crdata"
blo "16000,37800"
tm "WireNameMgr"
)
)
on &82
)
*154 (Wire
uid 859,0
shape (OrthoPolyLine
uid 860,0
va (VaSet
vasetType 3
)
xt "15000,34000,20250,34000"
pts [
"15000,34000"
"20250,34000"
]
)
start &63
end &107
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 866,0
va (VaSet
)
xt "16000,33000,19000,34000"
st "WrStart"
blo "16000,33800"
tm "WireNameMgr"
)
)
on &83
)
*155 (Wire
uid 978,0
shape (OrthoPolyLine
uid 979,0
va (VaSet
vasetType 3
)
xt "13000,27000,13000,32000"
pts [
"13000,27000"
"13000,32000"
]
)
start &84
end &63
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 985,0
ro 270
va (VaSet
)
xt "12000,28100,13000,30900"
st "timeout"
blo "12800,30900"
tm "WireNameMgr"
)
)
on &88
)
*156 (Wire
uid 988,0
shape (OrthoPolyLine
uid 989,0
va (VaSet
vasetType 3
)
xt "7000,26000,9000,43000"
pts [
"7000,43000"
"7000,26000"
"9000,26000"
]
)
start &117
end &84
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
)
xt "6000,25000,8000,26000"
st "F8M"
blo "6000,25800"
tm "WireNameMgr"
)
)
on &6
)
*157 (Wire
uid 996,0
shape (OrthoPolyLine
uid 997,0
va (VaSet
vasetType 3
)
xt "6000,25000,9000,44000"
pts [
"6000,44000"
"6000,25000"
"9000,25000"
]
)
start &122
end &84
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1001,0
va (VaSet
)
xt "6000,24000,7600,25000"
st "Rst"
blo "6000,24800"
tm "WireNameMgr"
)
)
on &12
)
*158 (Wire
uid 1006,0
shape (OrthoPolyLine
uid 1007,0
va (VaSet
vasetType 3
)
xt "11000,27000,11000,32000"
pts [
"11000,32000"
"11000,27000"
]
)
start &63
end &84
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1013,0
ro 270
va (VaSet
)
xt "10000,28500,11000,30900"
st "TOrst"
blo "10800,30900"
tm "WireNameMgr"
)
)
on &112
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *159 (PackageList
uid 281,0
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
uid 282,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*161 (MLText
uid 283,0
va (VaSet
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 284,0
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 285,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*163 (Text
uid 286,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*164 (MLText
uid 287,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*165 (Text
uid 288,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*166 (MLText
uid 289,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*167 (Text
uid 290,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*168 (MLText
uid 291,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,1002"
viewArea "-3739,-1020,70620,58761"
cachedDiagramExtent "-4000,0,70000,57000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 90
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,0"
lastUid 1247,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*170 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*171 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*173 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*174 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*176 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*177 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*179 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*180 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*183 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*185 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*187 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*189 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,14000,27100,15000"
st "Diagram Signals:"
blo "20000,14800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 46,0
usingSuid 1
emptyRow *190 (LEmptyRow
)
uid 294,0
optionalChildren [
*191 (RefLabelRowHdr
)
*192 (TitleRowHdr
)
*193 (FilterRowHdr
)
*194 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*195 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*196 (GroupColHdr
tm "GroupColHdrMgr"
)
*197 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*198 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*199 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*200 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*201 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*202 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*203 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "CharData"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 219,0
)
*204 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Empty"
t "std_logic"
o 2
suid 2,0
)
)
uid 221,0
)
*205 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 223,0
)
*206 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Full"
t "std_logic"
o 4
suid 4,0
)
)
uid 225,0
)
*207 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Rst"
t "std_logic"
o 5
suid 6,0
)
)
uid 227,0
)
*208 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "scl_pad_i"
t "std_logic"
o 6
suid 7,0
)
)
uid 229,0
)
*209 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "sda_pad_i"
t "std_logic"
o 7
suid 10,0
)
)
uid 231,0
)
*210 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "RE"
t "std_logic"
o 8
suid 5,0
)
)
uid 233,0
)
*211 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SData"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 13,0
)
)
uid 235,0
)
*212 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Status"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 14,0
)
)
uid 237,0
)
*213 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "WE"
t "std_logic"
o 11
suid 15,0
)
)
uid 239,0
)
*214 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
eolc "-- i2c clock line output"
preAdd 0
posAdd 0
o 12
suid 8,0
)
)
uid 241,0
)
*215 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
eolc "-- i2c clock line output enable, active low"
preAdd 0
posAdd 0
o 13
suid 9,0
)
)
uid 243,0
)
*216 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
eolc "-- i2c data line output"
preAdd 0
posAdd 0
o 14
suid 11,0
)
)
uid 245,0
)
*217 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
eolc "-- i2c data line output enable, active low"
preAdd 0
posAdd 0
o 15
suid 12,0
)
)
uid 247,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arst_i"
t "std_logic"
eolc "-- asynchronous reset"
preAdd 0
posAdd 0
o 25
suid 16,0
i "not ARST_LVL"
)
)
uid 521,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
eolc "-- interrupt request output signal"
preAdd 0
posAdd 0
o 32
suid 17,0
)
)
uid 523,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
eolc "-- Bus cycle acknowledge output"
preAdd 0
posAdd 0
o 27
suid 18,0
)
)
uid 525,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
eolc "-- Valid bus cycle input"
preAdd 0
posAdd 0
o 29
suid 19,0
)
)
uid 527,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
eolc "-- Strobe signals / core select signal"
preAdd 0
posAdd 0
o 33
suid 20,0
)
)
uid 529,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
eolc "-- Write enable input"
preAdd 0
posAdd 0
o 34
suid 21,0
)
)
uid 531,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus output"
preAdd 0
posAdd 0
o 31
suid 22,0
)
)
uid 533,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- Databus input"
preAdd 0
posAdd 0
o 30
suid 23,0
)
)
uid 535,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- lower address bits"
preAdd 0
posAdd 0
o 28
suid 24,0
)
)
uid 537,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrI2C"
t "std_logic"
o 22
suid 26,0
)
)
uid 613,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2Cwdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 29,0
)
)
uid 615,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrStop"
t "std_logic"
o 24
suid 31,0
)
)
uid 617,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 16
suid 34,0
)
)
uid 667,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 17
suid 35,0
)
)
uid 669,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdI2C"
t "std_logic"
o 20
suid 37,0
)
)
uid 671,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2Crdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 18
suid 39,0
)
)
uid 673,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrStart"
t "std_logic"
o 23
suid 41,0
)
)
uid 869,0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "timeout"
t "std_logic"
o 26
suid 43,0
)
)
uid 1016,0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TOrst"
t "std_logic"
o 21
suid 46,0
)
)
uid 1177,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 307,0
optionalChildren [
*237 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *238 (MRCItem
litem &190
pos 34
dimension 20
)
uid 309,0
optionalChildren [
*239 (MRCItem
litem &191
pos 0
dimension 20
uid 310,0
)
*240 (MRCItem
litem &192
pos 1
dimension 23
uid 311,0
)
*241 (MRCItem
litem &193
pos 2
hidden 1
dimension 20
uid 312,0
)
*242 (MRCItem
litem &203
pos 0
dimension 20
uid 220,0
)
*243 (MRCItem
litem &204
pos 1
dimension 20
uid 222,0
)
*244 (MRCItem
litem &205
pos 2
dimension 20
uid 224,0
)
*245 (MRCItem
litem &206
pos 3
dimension 20
uid 226,0
)
*246 (MRCItem
litem &207
pos 5
dimension 20
uid 228,0
)
*247 (MRCItem
litem &208
pos 6
dimension 20
uid 230,0
)
*248 (MRCItem
litem &209
pos 9
dimension 20
uid 232,0
)
*249 (MRCItem
litem &210
pos 4
dimension 20
uid 234,0
)
*250 (MRCItem
litem &211
pos 12
dimension 20
uid 236,0
)
*251 (MRCItem
litem &212
pos 13
dimension 20
uid 238,0
)
*252 (MRCItem
litem &213
pos 14
dimension 20
uid 240,0
)
*253 (MRCItem
litem &214
pos 7
dimension 20
uid 242,0
)
*254 (MRCItem
litem &215
pos 8
dimension 20
uid 244,0
)
*255 (MRCItem
litem &216
pos 10
dimension 20
uid 246,0
)
*256 (MRCItem
litem &217
pos 11
dimension 20
uid 248,0
)
*257 (MRCItem
litem &218
pos 15
dimension 20
uid 522,0
)
*258 (MRCItem
litem &219
pos 16
dimension 20
uid 524,0
)
*259 (MRCItem
litem &220
pos 17
dimension 20
uid 526,0
)
*260 (MRCItem
litem &221
pos 18
dimension 20
uid 528,0
)
*261 (MRCItem
litem &222
pos 19
dimension 20
uid 530,0
)
*262 (MRCItem
litem &223
pos 20
dimension 20
uid 532,0
)
*263 (MRCItem
litem &224
pos 21
dimension 20
uid 534,0
)
*264 (MRCItem
litem &225
pos 22
dimension 20
uid 536,0
)
*265 (MRCItem
litem &226
pos 23
dimension 20
uid 538,0
)
*266 (MRCItem
litem &227
pos 24
dimension 20
uid 614,0
)
*267 (MRCItem
litem &228
pos 25
dimension 20
uid 616,0
)
*268 (MRCItem
litem &229
pos 26
dimension 20
uid 618,0
)
*269 (MRCItem
litem &230
pos 27
dimension 20
uid 668,0
)
*270 (MRCItem
litem &231
pos 28
dimension 20
uid 670,0
)
*271 (MRCItem
litem &232
pos 29
dimension 20
uid 672,0
)
*272 (MRCItem
litem &233
pos 30
dimension 20
uid 674,0
)
*273 (MRCItem
litem &234
pos 31
dimension 20
uid 870,0
)
*274 (MRCItem
litem &235
pos 32
dimension 20
uid 1017,0
)
*275 (MRCItem
litem &236
pos 33
dimension 20
uid 1178,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 313,0
optionalChildren [
*276 (MRCItem
litem &194
pos 0
dimension 20
uid 314,0
)
*277 (MRCItem
litem &196
pos 1
dimension 50
uid 315,0
)
*278 (MRCItem
litem &197
pos 2
dimension 100
uid 316,0
)
*279 (MRCItem
litem &198
pos 3
dimension 50
uid 317,0
)
*280 (MRCItem
litem &199
pos 4
dimension 100
uid 318,0
)
*281 (MRCItem
litem &200
pos 5
dimension 100
uid 319,0
)
*282 (MRCItem
litem &201
pos 6
dimension 50
uid 320,0
)
*283 (MRCItem
litem &202
pos 7
dimension 80
uid 321,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 308,0
vaOverrides [
]
)
]
)
uid 293,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *284 (LEmptyRow
)
uid 323,0
optionalChildren [
*285 (RefLabelRowHdr
)
*286 (TitleRowHdr
)
*287 (FilterRowHdr
)
*288 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*289 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*290 (GroupColHdr
tm "GroupColHdrMgr"
)
*291 (NameColHdr
tm "GenericNameColHdrMgr"
)
*292 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*293 (InitColHdr
tm "GenericValueColHdrMgr"
)
*294 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*295 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 335,0
optionalChildren [
*296 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *297 (MRCItem
litem &284
pos 0
dimension 20
)
uid 337,0
optionalChildren [
*298 (MRCItem
litem &285
pos 0
dimension 20
uid 338,0
)
*299 (MRCItem
litem &286
pos 1
dimension 23
uid 339,0
)
*300 (MRCItem
litem &287
pos 2
hidden 1
dimension 20
uid 340,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 341,0
optionalChildren [
*301 (MRCItem
litem &288
pos 0
dimension 20
uid 342,0
)
*302 (MRCItem
litem &290
pos 1
dimension 50
uid 343,0
)
*303 (MRCItem
litem &291
pos 2
dimension 100
uid 344,0
)
*304 (MRCItem
litem &292
pos 3
dimension 100
uid 345,0
)
*305 (MRCItem
litem &293
pos 4
dimension 50
uid 346,0
)
*306 (MRCItem
litem &294
pos 5
dimension 50
uid 347,0
)
*307 (MRCItem
litem &295
pos 6
dimension 80
uid 348,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 336,0
vaOverrides [
]
)
]
)
uid 322,0
type 1
)
activeModelName "BlockDiag"
)
