<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[19]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[18]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[17]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[16]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[15]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[14]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[13]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[12]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[11]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[10]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[9]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[8]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[7]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[6]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[5]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[4]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[3]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[2]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[1]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/douta[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[19]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[18]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[17]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[16]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[15]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[14]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[13]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[12]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[11]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[10]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[9]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[8]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[7]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[6]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[5]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[4]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[3]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[2]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[1]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/dina[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/u_srout_bram/wea[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[10]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[9]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[8]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[7]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[6]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[5]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[4]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[3]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[2]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[1]"/>
        <net name="u_SerialDataRoutDemux/u_srout_bram/addra[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][19]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][18]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][17]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][16]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][15]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][14]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][13]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][12]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][11]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][10]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][9]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][8]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][7]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][6]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][5]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][4]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][3]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][2]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][1]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[1][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[11]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[10]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[9]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[8]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[7]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[6]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[5]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[4]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[3]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[2]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[1]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[0]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/st_bram2tmp[2]"/>
        <net name="u_SerialDataRoutDemux/st_bram2tmp[1]"/>
        <net name="u_SerialDataRoutDemux/st_bram2tmp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[11]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[10]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[9]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[8]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[7]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[6]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[5]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[4]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[3]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[2]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[1]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[1]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/navg_i[3]"/>
        <net name="u_SerialDataRoutDemux/navg_i[2]"/>
        <net name="u_SerialDataRoutDemux/navg_i[1]"/>
        <net name="u_SerialDataRoutDemux/navg_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][19]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][18]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][17]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][16]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][15]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][14]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][13]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][12]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][11]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][10]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][9]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][8]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][7]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][6]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][5]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][4]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][3]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][2]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][1]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[2][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/next_state[4]"/>
        <net name="u_SerialDataRoutDemux/next_state[3]"/>
        <net name="u_SerialDataRoutDemux/next_state[2]"/>
        <net name="u_SerialDataRoutDemux/next_state[1]"/>
        <net name="u_SerialDataRoutDemux/next_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][19]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][18]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][17]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][16]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][15]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][14]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][13]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][12]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][11]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][10]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][9]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][8]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][7]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][6]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][5]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][4]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][3]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][2]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][1]"/>
        <net name="u_SerialDataRoutDemux/pedarray_tmp2[0][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[10]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[9]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[8]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[7]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[6]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[5]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[4]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[3]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[2]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[1]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/jdx_tmp2bram[6]"/>
        <net name="u_SerialDataRoutDemux/jdx_tmp2bram[5]"/>
        <net name="u_SerialDataRoutDemux/jdx_tmp2bram[4]"/>
        <net name="u_SerialDataRoutDemux/jdx_tmp2bram[3]"/>
        <net name="u_SerialDataRoutDemux/jdx_tmp2bram[2]"/>
        <net name="u_SerialDataRoutDemux/jdx_tmp2bram[1]"/>
        <net name="u_SerialDataRoutDemux/jdx_tmp2bram[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[19]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[18]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[17]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[16]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[15]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[14]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[13]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[12]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[11]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[10]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[9]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[8]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[7]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[6]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[5]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[4]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[3]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[2]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[1]"/>
        <net name="u_SerialDataRoutDemux/srout_bram_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/samplesel[4]"/>
        <net name="u_SerialDataRoutDemux/samplesel[3]"/>
        <net name="u_SerialDataRoutDemux/samplesel[2]"/>
        <net name="u_SerialDataRoutDemux/samplesel[1]"/>
        <net name="u_SerialDataRoutDemux/samplesel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[11]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[10]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[9]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[8]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[7]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[6]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[5]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[4]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[3]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[2]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[1]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav_reg[2]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/BIT_CNT_reg_n_0__1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/BIT_CNT_reg_n_0__2[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/BIT_CNT_reg_n_0__3[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/BIT_CNT_reg_n_0_[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/jdx_bram2tmp"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/navgcnt[0]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/navgcnt[1]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/navgcnt[2]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/navgcnt[3]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/navgcnt[4]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/st_tmp2bram[0]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/st_tmp2bram[1]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/start_bram2tmp_xfer_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/start_tmp2bram_xfer_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/tmp2bram_addr"/>
      </nets>
    </probe>
  </probeset>
</probeData>
