// Seed: 3403451074
module module_0 ();
  wire  id_1;
  logic id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd76,
    parameter id_8 = 32'd16
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  function automatic reg [1 : -1] id_6;
    logic [id_1 : -1] id_7;
    begin : LABEL_0
      id_6 <= (id_4);
    end
  endfunction
  wire _id_8;
  wire id_9;
  logic [1 : id_8  !=  id_1] id_10;
  initial begin
    id_6();
  end
endmodule
