Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\alex1\Projects\hse_hlimds_labs\lab_05\Cyclone10LP_multiprocessor_project_max10\multiprocessor_tutorial_main_system.qsys --block-symbol-file --output-directory=C:\Users\alex1\Projects\hse_hlimds_labs\lab_05\Cyclone10LP_multiprocessor_project_max10\multiprocessor_tutorial_main_system --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding cpu_top [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu_top
Progress: Adding jtag_uart_top [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_top
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory
Progress: Adding philosopher_one [philosopher_one 1.0]
Progress: Reading input file
Progress: Adding chopstick_mutex [altera_avalon_mutex 17.0]
Warning: chopstick_mutex: Used altera_avalon_mutex 20.1 (instead of 17.0)
Progress: Parameterizing module chopstick_mutex
Progress: Adding clk [clock_source 17.0]
Warning: clk: Used clock_source 20.1 (instead of 17.0)
Progress: Parameterizing module clk
Progress: Adding cpu_one [altera_nios2_gen2 17.0]
Warning: cpu_one: Used altera_nios2_gen2 20.1 (instead of 17.0)
Progress: Parameterizing module cpu_one
Progress: Adding in_philo_bridge [altera_avalon_mm_bridge 17.0]
Warning: in_philo_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module in_philo_bridge
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Warning: jtag_uart: Used altera_avalon_jtag_uart 20.1 (instead of 17.0)
Progress: Parameterizing module jtag_uart
Progress: Adding out_philo_bridge [altera_avalon_mm_bridge 17.0]
Warning: out_philo_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module out_philo_bridge
Progress: Adding out_system_bridge [altera_avalon_mm_bridge 17.0]
Warning: out_system_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module out_system_bridge
Progress: Adding timer [altera_avalon_timer 17.0]
Warning: timer: Used altera_avalon_timer 20.1 (instead of 17.0)
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module philosopher_one
Progress: Adding philosopher_two [philosopher_two 1.0]
Progress: Reading input file
Progress: Adding chopstick_mutex [altera_avalon_mutex 17.0]
Warning: chopstick_mutex: Used altera_avalon_mutex 20.1 (instead of 17.0)
Progress: Parameterizing module chopstick_mutex
Progress: Adding clk [clock_source 17.0]
Warning: clk: Used clock_source 20.1 (instead of 17.0)
Progress: Parameterizing module clk
Progress: Adding cpu_two [altera_nios2_gen2 17.0]
Warning: cpu_two: Used altera_nios2_gen2 20.1 (instead of 17.0)
Progress: Parameterizing module cpu_two
Progress: Adding in_philo_bridge [altera_avalon_mm_bridge 17.0]
Warning: in_philo_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module in_philo_bridge
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Warning: jtag_uart: Used altera_avalon_jtag_uart 20.1 (instead of 17.0)
Progress: Parameterizing module jtag_uart
Progress: Adding out_philo_bridge [altera_avalon_mm_bridge 17.0]
Warning: out_philo_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module out_philo_bridge
Progress: Adding out_system_bridge [altera_avalon_mm_bridge 17.0]
Warning: out_system_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module out_system_bridge
Progress: Adding timer [altera_avalon_timer 17.0]
Warning: timer: Used altera_avalon_timer 20.1 (instead of 17.0)
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module philosopher_two
Progress: Adding philosopher_zero [philosopher_zero 1.0]
Progress: Reading input file
Progress: Adding chopstick_mutex [altera_avalon_mutex 17.0]
Warning: chopstick_mutex: Used altera_avalon_mutex 20.1 (instead of 17.0)
Progress: Parameterizing module chopstick_mutex
Progress: Adding clk [clock_source 17.0]
Warning: clk: Used clock_source 20.1 (instead of 17.0)
Progress: Parameterizing module clk
Progress: Adding cpu_zero [altera_nios2_gen2 17.0]
Warning: cpu_zero: Used altera_nios2_gen2 20.1 (instead of 17.0)
Progress: Parameterizing module cpu_zero
Progress: Adding in_philo_bridge [altera_avalon_mm_bridge 17.0]
Warning: in_philo_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module in_philo_bridge
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Warning: jtag_uart: Used altera_avalon_jtag_uart 20.1 (instead of 17.0)
Progress: Parameterizing module jtag_uart
Progress: Adding out_philo_bridge [altera_avalon_mm_bridge 17.0]
Warning: out_philo_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module out_philo_bridge
Progress: Adding out_system_bridge [altera_avalon_mm_bridge 17.0]
Warning: out_system_bridge: Used altera_avalon_mm_bridge 20.1 (instead of 17.0)
Progress: Parameterizing module out_system_bridge
Progress: Adding timer [altera_avalon_timer 17.0]
Warning: timer: Used altera_avalon_timer 20.1 (instead of 17.0)
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module philosopher_zero
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_top [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_top
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: multiprocessor_tutorial_main_system.jtag_uart_top: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.philosopher_one.chopstick_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: multiprocessor_tutorial_main_system.philosopher_one.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.philosopher_two.chopstick_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: multiprocessor_tutorial_main_system.philosopher_two.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.philosopher_zero.chopstick_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: multiprocessor_tutorial_main_system.philosopher_zero.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: multiprocessor_tutorial_main_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alex1\Projects\hse_hlimds_labs\lab_05\Cyclone10LP_multiprocessor_project_max10\multiprocessor_tutorial_main_system.qsys --synthesis=VERILOG --output-directory=C:\Users\alex1\Projects\hse_hlimds_labs\lab_05\Cyclone10LP_multiprocessor_project_max10\multiprocessor_tutorial_main_system\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding cpu_top [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu_top
Progress: Adding jtag_uart_top [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_top
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory
Progress: Adding philosopher_one [philosopher_one 1.0]
Progress: Parameterizing module philosopher_one
Progress: Adding philosopher_two [philosopher_two 1.0]
Progress: Parameterizing module philosopher_two
Progress: Adding philosopher_zero [philosopher_zero 1.0]
Progress: Parameterizing module philosopher_zero
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_top [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_top
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: multiprocessor_tutorial_main_system.jtag_uart_top: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.philosopher_one.chopstick_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: multiprocessor_tutorial_main_system.philosopher_one.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.philosopher_two.chopstick_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: multiprocessor_tutorial_main_system.philosopher_two.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.philosopher_zero.chopstick_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: multiprocessor_tutorial_main_system.philosopher_zero.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multiprocessor_tutorial_main_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: multiprocessor_tutorial_main_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: multiprocessor_tutorial_main_system: Generating multiprocessor_tutorial_main_system "multiprocessor_tutorial_main_system" for QUARTUS_SYNTH
Info: cpu_top: "multiprocessor_tutorial_main_system" instantiated altera_nios2_gen2 "cpu_top"
Info: jtag_uart_top: Starting RTL generation for module 'multiprocessor_tutorial_main_system_jtag_uart_top'
Info: jtag_uart_top:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=multiprocessor_tutorial_main_system_jtag_uart_top --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0002_jtag_uart_top_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0002_jtag_uart_top_gen//multiprocessor_tutorial_main_system_jtag_uart_top_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_top: Done RTL generation for module 'multiprocessor_tutorial_main_system_jtag_uart_top'
Info: jtag_uart_top: "multiprocessor_tutorial_main_system" instantiated altera_avalon_jtag_uart "jtag_uart_top"
Info: onchip_memory: Starting RTL generation for module 'multiprocessor_tutorial_main_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=multiprocessor_tutorial_main_system_onchip_memory --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0003_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0003_onchip_memory_gen//multiprocessor_tutorial_main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'multiprocessor_tutorial_main_system_onchip_memory'
Info: onchip_memory: "multiprocessor_tutorial_main_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: philosopher_one: "multiprocessor_tutorial_main_system" instantiated philosopher_one "philosopher_one"
Info: philosopher_two: "multiprocessor_tutorial_main_system" instantiated philosopher_two "philosopher_two"
Info: philosopher_zero: "multiprocessor_tutorial_main_system" instantiated philosopher_zero "philosopher_zero"
Info: sysid_qsys: "multiprocessor_tutorial_main_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_top: Starting RTL generation for module 'multiprocessor_tutorial_main_system_timer_top'
Info: timer_top:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=multiprocessor_tutorial_main_system_timer_top --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0005_timer_top_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0005_timer_top_gen//multiprocessor_tutorial_main_system_timer_top_component_configuration.pl  --do_build_sim=0  ]
Info: timer_top: Done RTL generation for module 'multiprocessor_tutorial_main_system_timer_top'
Info: timer_top: "multiprocessor_tutorial_main_system" instantiated altera_avalon_timer "timer_top"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "multiprocessor_tutorial_main_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "multiprocessor_tutorial_main_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "multiprocessor_tutorial_main_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'multiprocessor_tutorial_main_system_cpu_top_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=multiprocessor_tutorial_main_system_cpu_top_cpu --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0008_cpu_gen//multiprocessor_tutorial_main_system_cpu_top_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.01.31 12:21:07 (*) Starting Nios II generation
Info: cpu: # 2021.01.31 12:21:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.31 12:21:07 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.31 12:21:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.31 12:21:08 (*)   Creating plain-text RTL
Info: cpu: # 2021.01.31 12:21:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'multiprocessor_tutorial_main_system_cpu_top_cpu'
Info: cpu: "cpu_top" instantiated altera_nios2_gen2_unit "cpu"
Info: chopstick_mutex: Starting RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex'
Info: chopstick_mutex:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0009_chopstick_mutex_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0009_chopstick_mutex_gen//multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex_component_configuration.pl  --do_build_sim=0  ]
Info: chopstick_mutex: Done RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex'
Info: chopstick_mutex: "philosopher_one" instantiated altera_avalon_mutex "chopstick_mutex"
Info: cpu_one: "philosopher_one" instantiated altera_nios2_gen2 "cpu_one"
Info: in_philo_bridge: "philosopher_one" instantiated altera_avalon_mm_bridge "in_philo_bridge"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "philosopher_one" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu_two: "philosopher_two" instantiated altera_nios2_gen2 "cpu_two"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "philosopher_two" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu_zero: "philosopher_zero" instantiated altera_nios2_gen2 "cpu_zero"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "philosopher_zero" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu_top_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_top_data_master_translator"
Info: jtag_uart_top_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_top_avalon_jtag_slave_translator"
Info: cpu_top_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_top_data_master_agent"
Info: jtag_uart_top_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_top_avalon_jtag_slave_agent"
Info: jtag_uart_top_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_top_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: philosopher_two_outgoing_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "philosopher_two_outgoing_master_limiter"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: cpu: Starting RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0043_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0043_cpu_gen//multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.01.31 12:21:54 (*) Starting Nios II generation
Info: cpu: # 2021.01.31 12:21:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.31 12:21:54 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.31 12:21:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.31 12:21:55 (*)   Creating plain-text RTL
Info: cpu: # 2021.01.31 12:21:56 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu'
Info: cpu: "cpu_one" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/alex1/Projects/hse_hlimds_labs/lab_05/Cyclone10LP_multiprocessor_project_max10/multiprocessor_tutorial_main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu: Starting RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0059_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0059_cpu_gen//multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.01.31 12:21:57 (*) Starting Nios II generation
Info: cpu: # 2021.01.31 12:21:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.31 12:21:57 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.31 12:21:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.31 12:21:58 (*)   Creating plain-text RTL
Info: cpu: # 2021.01.31 12:21:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu'
Info: cpu: "cpu_two" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu --dir=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0060_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/alex1/AppData/Local/Temp/alt8658_7878143476033682804.dir/0060_cpu_gen//multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.01.31 12:21:59 (*) Starting Nios II generation
Info: cpu: # 2021.01.31 12:21:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.31 12:21:59 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.31 12:22:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.31 12:22:00 (*)   Creating plain-text RTL
Info: cpu: # 2021.01.31 12:22:01 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu'
Info: cpu: "cpu_zero" instantiated altera_nios2_gen2_unit "cpu"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: multiprocessor_tutorial_main_system: Done "multiprocessor_tutorial_main_system" with 73 modules, 112 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
