<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: real indexing tests
rc: 1 (means success: 0)
should_fail_because: it is illegal to do bit select on real data type
tags: 6.12 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-6
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>
defines: 
time_elapsed: 0.082s
ram usage: 11044 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-6 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-6 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>
%Error: <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html#l-12" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv:12</a>:14: Illegal bit or array select; type does not have a bit range, or bad dimension: data type is &#39;real&#39;
                                                                                 : ... In instance top
%Error: <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html#l-12" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv:12</a>:13: Expected integral (non-real) input to SEL
                                                                                 : ... In instance top
%Warning-REALCVT: <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html#l-12" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv:12</a>:13: Implicit conversion of real to integer
                  ... Use &#34;/* verilator lint_off REALCVT */&#34; and lint_on around source to disable this message.
%Error: Exiting due to 2 error(s)
+ exit 1

</pre>
</body>