Boomerang: A Metadata-Free Architecture for Control Flow Delivery.	Rakesh Kumar 0003,Cheng-Chieh Huang,Boris Grot,Vijay Nagarajan	10.1109/HPCA.2017.53
Pilot Register File: Energy Efficient Partitioned Register File for GPUs.	Mohammad Abdel-Majeed,Alireza Shafaei,Hyeran Jeon,Massoud Pedram,Murali Annavaram	10.1109/HPCA.2017.47
Compute Caches.	Shaizeen Aga,Supreet Jeloka,Arun Subramaniyan 0001,Satish Narayanasamy,David T. Blaauw,Reetuparna Das	10.1109/HPCA.2017.21
NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture.	Mohammad Alian,Ahmed H. M. O. Abulila,Lokesh Jindal,Daehoon Kim,Nam Sung Kim	10.1109/HPCA.2017.57
Fast Decentralized Power Capping for Server Clusters.	Reza Azimi,Masoud Badiei,Xin Zhan,Na Li 0002,Sherief Reda	10.1109/HPCA.2017.49
Maximizing Cache Performance Under Uncertainty.	Nathan Beckmann,Daniel Sánchez 0003	10.1109/HPCA.2017.43
Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques.	Yu Cai,Saugata Ghose,Yixin Luo,Ken Mai,Onur Mutlu,Erich F. Haratsch	10.1109/HPCA.2017.61
Random Folded Clos Topologies for Datacenter Networks.	Cristobal Camarero,Carmen Martínez,Ramón Beivide	10.1109/HPCA.2017.26
Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices.	Sang-uhn Cha,Seongil O,Hyunsung Shin,Sangjoon Hwang,Kwang-Il Park,Seong-Jin Jang,Joo-Sun Choi,Gyo-Young Jin,Young Hoon Son,Hyunyoon Cho,Jung Ho Ahn,Nam Sung Kim	10.1109/HPCA.2017.30
Architecting an Energy-Efficient DRAM System for GPUs.	Niladrish Chatterjee,Mike O&apos;Connor,Donghyuk Lee,Daniel R. Johnson,Stephen W. Keckler,Minsoo Rhu,William J. Dally	10.1109/HPCA.2017.58
Enabling Effective Module-Oblivious Power Gating for Embedded Processors.	Hari Cherupalli,Henry Duwe,Weidong Ye,Rakesh Kumar 0002,John Sartori	10.1109/HPCA.2017.48
High-Bandwidth Low-Latency Approximate Interconnection Networks.	Daichi Fujiki,Kiyo Ishii,Ikki Fujiwara,Hiroki Matsutani,Hideharu Amano,Henri Casanova,Michihiro Koibuchi	10.1109/HPCA.2017.38
Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources.	Jayesh Gaur,Mainak Chaudhuri,Pradeep Ramachandran,Sreenivas Subramoney	10.1109/HPCA.2017.46
Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.	Paolo Grani,Roberto Proietti,Venkatesh Akella,S. J. Ben Yoo	10.1109/HPCA.2017.17
Supporting Address Translation for Accelerator-Centric Architectures.	Yuchen Hao,Zhenman Fang,Glenn Reinman,Jason Cong	10.1109/HPCA.2017.19
SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies.	Hasan Hassan,Nandita Vijaykumar,Samira Manabi Khan,Saugata Ghose,Kevin K. Chang,Gennady Pekhimenko,Donghyuk Lee,Oguz Ergin,Onur Mutlu	10.1109/HPCA.2017.62
PABST: Proportionally Allocated Bandwidth at the Source and Target.	Derek R. Hower,Harold W. Cain,Carl A. Waldspurger	10.1109/HPCA.2017.33
Exploring Hyperdimensional Associative Memory.	Mohsen Imani,Abbas Rahimi,Deqian Kong,Tajana Rosing,Jan M. Rabaey	10.1109/HPCA.2017.28
Understanding and Optimizing Power Consumption in Memory Networks.	Xun Jian 0002,Pavan Kumar Hanumolu,Rakesh Kumar 0002	10.1109/HPCA.2017.60
KAML: A Flexible, High-Performance Key-Value SSD.	Yanqin Jin,Hung-Wei Tseng 0001,Yannis Papakonstantinou,Steven Swanson	10.1109/HPCA.2017.15
ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging.	Arpit Joshi,Vijay Nagarajan,Stratis Viglas,Marcelo Cintra	10.1109/HPCA.2017.50
Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs.	Snehasish Kumar,Nick Sumner,Vijayalakshmi Srinivasan,Steve Margerm,Arrvindh Shriraman	10.1109/HPCA.2017.59
Partial Row Activation for Low-Power DRAM System.	Yebin Lee,Hyeonggyu Kim,Seokin Hong,Soontae Kim	10.1109/HPCA.2017.35
G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs.	Zhenhong Liu,Syed Zohaib Gilani,Murali Annavaram,Nam Sung Kim	10.1109/HPCA.2017.51
Transparent and Efficient CFI Enforcement with Intel Processor Trace.	Yutao Liu,Peitao Shi,Xinran Wang,Haibo Chen 0001,Binyu Zang,Haibing Guan	10.1109/HPCA.2017.18
Cooper: Task Colocation with Cooperative Games.	Qiuyun Llull,Songchun Fan,Seyed Majid Zahedi,Benjamin C. Lee	10.1109/HPCA.2017.22
Near-Ideal Networks-on-Chip for Servers.	Pejman Lotfi-Kamran,Mehdi Modarressi,Hamid Sarbazi-Azad	10.1109/HPCA.2017.16
FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks.	Wenyan Lu,Guihai Yan,Jiajun Li,Shijun Gong,Yinhe Han 0001,Xiaowei Li 0001	10.1109/HPCA.2017.29
Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance.	Rafael K. V. Maeda,Qiong Cai,Jiang Xu 0001,Zhe Wang 0003,Zhongyuan Tian	10.1109/HPCA.2017.11
Dynamic GPGPU Power Management Using Adaptive Model Predictive Control.	Abhinandan Majumdar,Leonardo Piga,Indrani Paul,Joseph L. Greathouse,Wei Huang 0004,David H. Albonesi	10.1109/HPCA.2017.34
GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks.	Lifeng Nai,Ramyad Hadidi,Jaewoong Sim,Hyojong Kim,Pranith Kumar,Hyesoon Kim	10.1109/HPCA.2017.54
Reliability-Aware Scheduling on Heterogeneous Multicore Processors.	Ajeya Naithani,Stijn Eyerman,Lieven Eeckhout	10.1109/HPCA.2017.12
Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads.	Rajiv Nishtala,Paul M. Carpenter,Vinicius Petrucci,Xavier Martorell	10.1109/HPCA.2017.13
Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators.	Daniel Alfonso Gonçalves de Oliveira,Laércio Lima Pilla,Mauricio Hanzich,Vinicius Fratin,Fernando Fernandes 0001,Caio B. Lunardi,José María Cela,Philippe Olivier Alexandre Navaux,Luigi Carro,Paolo Rech	10.1109/HPCA.2017.41
MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories.	Andreas Prodromou,Mitesh R. Meswani,Nuwan Jayasena,Gabriel H. Loh,Dean M. Tullsen	10.1109/HPCA.2017.39
Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies.	Aniruddh Ramrakhyani,Tushar Krishna	10.1109/HPCA.2017.44
Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices.	Karthik Rao,Jun Wang 0077,Sudhakar Yalamanchili,Yorai Wardi,Handong Ye	10.1109/HPCA.2017.32
Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence.	Xiaowei Ren,Mieszko Lis	10.1109/HPCA.2017.40
SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures.	Yuhwan Ro,Hyunyoon Cho,Eojin Lee,Daejin Jung,Young Hoon Son,Jung Ho Ahn,Jae W. Lee	10.1109/HPCA.2017.31
SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization.	Jee Ho Ryoo,Mitesh R. Meswani,Andreas Prodromou,Lizy K. John	10.1109/HPCA.2017.20
A Split Cache Hierarchy for Enabling Data-Oriented Optimizations.	Andreas Sembrant,Erik Hagersten,David Black-Schaffer	10.1109/HPCA.2017.25
Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking.	Sudhanshu Shukla,Mainak Chaudhuri	10.1109/HPCA.2017.24
Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures.	Mingcong Song,Yang Hu 0001,Huixiang Chen 0001,Tao Li 0006	10.1109/HPCA.2017.52
PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning.	Linghao Song,Xuehai Qian,Hai Li 0001,Yiran Chen 0001	10.1109/HPCA.2017.55
BRAVO: Balanced Reliability-Aware Voltage Optimization.	Karthik Swaminathan,Nandhini Chandramoorthy,Chen-Yong Cher,Ramon Bertran,Alper Buyuktosunoglu,Pradip Bose	10.1109/HPCA.2017.56
Controlled Kernel Launch for Dynamic Parallelism in GPUs.	Xulong Tang,Ashutosh Pattnaik,Huaipan Jiang,Onur Kayiran,Adwait Jog,Sreepathi Pai,Mohamed Assem Ibrahim,Mahmut T. Kandemir,Chita R. Das	10.1109/HPCA.2017.14
Design and Analysis of an APU for Exascale Computing.	Thiruvengadam Vijayaraghavan,Yasuko Eckert,Gabriel H. Loh,Michael J. Schulte,Mike Ignatowski,Bradford M. Beckmann,William C. Brantley,Joseph L. Greathouse,Wei Huang 0004,Arun Karunanithi,Onur Kayiran,Mitesh R. Meswani,Indrani Paul,Matthew Poremba,Steven Raasch,Steven K. Reinhardt,Greg Sadowski,Vilas Sridharan	10.1109/HPCA.2017.42
SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support.	Xiaodong Wang,Shuang Chen 0002,Jeff Setter,José F. Martínez	10.1109/HPCA.2017.65
Secure Dynamic Memory Scheduling Against Timing Channel Attacks.	Yao Wang 0008,Benjamin Wu,G. Edward Suh	10.1109/HPCA.2017.27
Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings.	Rujia Wang,Youtao Zhang,Jun Yang 0002	10.1109/HPCA.2017.9
Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.	Sebastian Werner,Javier Navaridas,Mikel Luján	10.1109/HPCA.2017.23
Processing-in-Memory Enabled Graphics Processors for 3D Rendering.	Chenhao Xie 0001,Shuaiwen Leon Song,Jing Wang 0055,Weigong Zhang,Xin Fu	10.1109/HPCA.2017.37
Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors.	Salessawi Ferede Yitbarek,Misiker Tadesse Aga,Reetuparna Das,Todd M. Austin	10.1109/HPCA.2017.10
Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor.	Mingzhe Zhang,Lunkai Zhang,Lei Jiang 0001,Zhiyong Liu 0002,Frederic T. Chong	10.1109/HPCA.2017.45
Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks.	Yanqi Zhou,Sameer Wagh,Prateek Mittal,David Wentzlaff	10.1109/HPCA.2017.36
2017 IEEE International Symposium on High Performance Computer Architecture, HPCA 2017, Austin, TX, USA, February 4-8, 2017		
