Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 15:10:19 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/non_softmax/design.rpt
| Design       : nonsoftmax
| Device       : xc7vx690t
------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------+
|      Characteristics      |            Path #1           |
+---------------------------+------------------------------+
| Requirement               |                       10.000 |
| Path Delay                |                        1.046 |
| Logic Delay               | 0.501(48%)                   |
| Net Delay                 | 0.545(52%)                   |
| Clock Skew                |                        0.491 |
| Slack                     |                        4.290 |
| Clock Relationship        | Safely Timed                 |
| Logic Levels              |                            4 |
| Routes                    |                            0 |
| Logical Path              | IBUF LUT4 CARRY4 CARRY4 FDCE |
| Start Point Clock         | clk                          |
| End Point Clock           | clk                          |
| DSP Block                 | None                         |
| BRAM                      | None                         |
| IO Crossings              |                            0 |
| Config Crossings          |                            0 |
| SLR Crossings             |                            0 |
| PBlocks                   |                            0 |
| High Fanout               |                           26 |
| Dont Touch                |                            0 |
| Mark Debug                |                            0 |
| Start Point Pin Primitive | fm[1]                        |
| End Point Pin Primitive   | FDCE/CE                      |
| Start Point Pin           | fm[1]                        |
| End Point Pin             | comp_feedback_reg[0]/CE      |
+---------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+----+
| End Point Clock | Requirement |  0 |  1 | 2 |  4 |
+-----------------+-------------+----+----+---+----+
| clk             | 10.000ns    | 10 | 32 | 4 | 26 |
+-----------------+-------------+----+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 72 paths


