D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1   -part GW2A_18  -package PBGA484  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\synlog\report\DPHY_RX_TOP_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP.vm   -autoconstraint  -freq 150.000   D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\synwork\DPHY_RX_TOP_prem.srd  -sap  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP.sap  -otap  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP.tap  -omap  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP.map  -devicelib  D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v  -ologparam  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\syntmp\DPHY_RX_TOP.plg  -osyn  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP.srm  -prjdir  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\  -prjname  MIPI_Rx  -log  D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\synlog\DPHY_RX_TOP_fpga_mapper.srr  -sn  2019.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2A_18 -package PBGA484 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\DPHY_RX_TOP_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\DPHY_RX_TOP.vm -autoconstraint -freq 150.000 ..\synwork\DPHY_RX_TOP_prem.srd -sap ..\DPHY_RX_TOP.sap -otap ..\DPHY_RX_TOP.tap -omap ..\DPHY_RX_TOP.map -devicelib ..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v -ologparam DPHY_RX_TOP.plg -osyn ..\DPHY_RX_TOP.srm -prjdir ..\..\ -prjname MIPI_Rx -log ..\synlog\DPHY_RX_TOP_fpga_mapper.srr -sn 2019.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\DPHY_RX_TOP.vm|io:o|time:1583917193|size:126483|exec:0|csum:
file:..\synwork\DPHY_RX_TOP_prem.srd|io:i|time:1583917188|size:118816|exec:0|csum:1E060F4FFF54FB1736A983E3F11CA9A1
file:..\DPHY_RX_TOP.sap|io:o|time:1583917189|size:241|exec:0|csum:
file:..\DPHY_RX_TOP.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\DPHY_RX_TOP.map|io:o|time:1583917194|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v|io:i|time:1578425246|size:163815|exec:0|csum:9E2600B864B99F5A90D449698CC6DFCB
file:DPHY_RX_TOP.plg|io:o|time:1583917194|size:1618|exec:0|csum:
file:..\DPHY_RX_TOP.srm|io:o|time:1583917192|size:7798|exec:0|csum:
file:..\synlog\DPHY_RX_TOP_fpga_mapper.srr|io:o|time:1583917194|size:61413|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\bin64\m_generic.exe|io:i|time:1578513334|size:41912320|exec:1|csum:4FA1F9F349AA304B45D0BD1ACD2DF147
